-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

-- DATE "05/24/2016 22:05:32"

-- 
-- Device: Altera EP2C35F672C6 Package FBGA672
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY CYCLONEII;
LIBRARY IEEE;
USE CYCLONEII.CYCLONEII_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	mips_mono IS
    PORT (
	Branch : OUT std_logic;
	clock : IN std_logic;
	Instruction : OUT std_logic_vector(31 DOWNTO 0);
	PC : OUT std_logic_vector(31 DOWNTO 0);
	reset : IN std_logic;
	Operation : OUT std_logic_vector(2 DOWNTO 0);
	ALUOp : OUT std_logic_vector(1 DOWNTO 0);
	RegWrite : OUT std_logic;
	RegDst : OUT std_logic;
	MemToReg : OUT std_logic;
	MemWrite : OUT std_logic;
	ALUSrc : OUT std_logic;
	clkSys : OUT std_logic;
	Concat_out : OUT std_logic_vector(31 DOWNTO 0);
	\function\ : OUT std_logic_vector(5 DOWNTO 0);
	imed16 : OUT std_logic_vector(15 DOWNTO 0);
	imed26 : OUT std_logic_vector(25 DOWNTO 0);
	nextPC : OUT std_logic_vector(31 DOWNTO 0);
	op : OUT std_logic_vector(31 DOWNTO 26);
	rd : OUT std_logic_vector(15 DOWNTO 11);
	rs : OUT std_logic_vector(25 DOWNTO 21);
	rt : OUT std_logic_vector(20 DOWNTO 16);
	shamt : OUT std_logic_vector(10 DOWNTO 6)
	);
END mips_mono;

-- Design Ports Information
-- Branch	=>  Location: PIN_P24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction[31]	=>  Location: PIN_AE9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction[30]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction[29]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction[28]	=>  Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction[27]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction[26]	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction[25]	=>  Location: PIN_M24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction[24]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction[23]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction[22]	=>  Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction[21]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction[20]	=>  Location: PIN_AC10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction[19]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction[18]	=>  Location: PIN_AE10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction[17]	=>  Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction[16]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction[15]	=>  Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction[14]	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction[13]	=>  Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction[12]	=>  Location: PIN_T25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction[11]	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction[10]	=>  Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction[9]	=>  Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction[8]	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction[7]	=>  Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction[6]	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction[5]	=>  Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction[4]	=>  Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction[3]	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction[2]	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction[1]	=>  Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction[0]	=>  Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC[31]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC[30]	=>  Location: PIN_U25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC[29]	=>  Location: PIN_AD16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC[28]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC[27]	=>  Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC[26]	=>  Location: PIN_U23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC[25]	=>  Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC[24]	=>  Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC[23]	=>  Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC[22]	=>  Location: PIN_V17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC[21]	=>  Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC[20]	=>  Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC[19]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC[18]	=>  Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC[17]	=>  Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC[16]	=>  Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC[15]	=>  Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC[14]	=>  Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC[13]	=>  Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC[12]	=>  Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC[11]	=>  Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC[10]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC[9]	=>  Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC[8]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC[7]	=>  Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC[6]	=>  Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC[5]	=>  Location: PIN_AD23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC[4]	=>  Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC[3]	=>  Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC[2]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC[1]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC[0]	=>  Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Operation[2]	=>  Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Operation[1]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Operation[0]	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUOp[1]	=>  Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUOp[0]	=>  Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- RegWrite	=>  Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- RegDst	=>  Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MemToReg	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MemWrite	=>  Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUSrc	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- clkSys	=>  Location: PIN_R24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Concat_out[31]	=>  Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Concat_out[30]	=>  Location: PIN_U26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Concat_out[29]	=>  Location: PIN_U12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Concat_out[28]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Concat_out[27]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Concat_out[26]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Concat_out[25]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Concat_out[24]	=>  Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Concat_out[23]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Concat_out[22]	=>  Location: PIN_AF7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Concat_out[21]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Concat_out[20]	=>  Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Concat_out[19]	=>  Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Concat_out[18]	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Concat_out[17]	=>  Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Concat_out[16]	=>  Location: PIN_M19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Concat_out[15]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Concat_out[14]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Concat_out[13]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Concat_out[12]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Concat_out[11]	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Concat_out[10]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Concat_out[9]	=>  Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Concat_out[8]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Concat_out[7]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Concat_out[6]	=>  Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Concat_out[5]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Concat_out[4]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Concat_out[3]	=>  Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Concat_out[2]	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Concat_out[1]	=>  Location: PIN_C3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Concat_out[0]	=>  Location: PIN_AD24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- function[5]	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- function[4]	=>  Location: PIN_AC19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- function[3]	=>  Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- function[2]	=>  Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- function[1]	=>  Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- function[0]	=>  Location: PIN_U5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- imed16[15]	=>  Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- imed16[14]	=>  Location: PIN_U6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- imed16[13]	=>  Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- imed16[12]	=>  Location: PIN_R17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- imed16[11]	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- imed16[10]	=>  Location: PIN_V5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- imed16[9]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- imed16[8]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- imed16[7]	=>  Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- imed16[6]	=>  Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- imed16[5]	=>  Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- imed16[4]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- imed16[3]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- imed16[2]	=>  Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- imed16[1]	=>  Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- imed16[0]	=>  Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- imed26[25]	=>  Location: PIN_N24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- imed26[24]	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- imed26[23]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- imed26[22]	=>  Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- imed26[21]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- imed26[20]	=>  Location: PIN_AF8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- imed26[19]	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- imed26[18]	=>  Location: PIN_AC11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- imed26[17]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- imed26[16]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- imed26[15]	=>  Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- imed26[14]	=>  Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- imed26[13]	=>  Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- imed26[12]	=>  Location: PIN_T24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- imed26[11]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- imed26[10]	=>  Location: PIN_V6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- imed26[9]	=>  Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- imed26[8]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- imed26[7]	=>  Location: PIN_V3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- imed26[6]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- imed26[5]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- imed26[4]	=>  Location: PIN_AD19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- imed26[3]	=>  Location: PIN_U10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- imed26[2]	=>  Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- imed26[1]	=>  Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- imed26[0]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- nextPC[31]	=>  Location: PIN_AF19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- nextPC[30]	=>  Location: PIN_U24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- nextPC[29]	=>  Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- nextPC[28]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- nextPC[27]	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- nextPC[26]	=>  Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- nextPC[25]	=>  Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- nextPC[24]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- nextPC[23]	=>  Location: PIN_AC16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- nextPC[22]	=>  Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- nextPC[21]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- nextPC[20]	=>  Location: PIN_AC15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- nextPC[19]	=>  Location: PIN_AE18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- nextPC[18]	=>  Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- nextPC[17]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- nextPC[16]	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- nextPC[15]	=>  Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- nextPC[14]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- nextPC[13]	=>  Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- nextPC[12]	=>  Location: PIN_R25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- nextPC[11]	=>  Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- nextPC[10]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- nextPC[9]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- nextPC[8]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- nextPC[7]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- nextPC[6]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- nextPC[5]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- nextPC[4]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- nextPC[3]	=>  Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- nextPC[2]	=>  Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- nextPC[1]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- nextPC[0]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- op[31]	=>  Location: PIN_AC9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- op[30]	=>  Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- op[29]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- op[28]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- op[27]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- op[26]	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- rd[15]	=>  Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- rd[14]	=>  Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- rd[13]	=>  Location: PIN_Y11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- rd[12]	=>  Location: PIN_P17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- rd[11]	=>  Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- rs[25]	=>  Location: PIN_M25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- rs[24]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- rs[23]	=>  Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- rs[22]	=>  Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- rs[21]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- rt[20]	=>  Location: PIN_AE8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- rt[19]	=>  Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- rt[18]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- rt[17]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- rt[16]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- shamt[10]	=>  Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- shamt[9]	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- shamt[8]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- shamt[7]	=>  Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- shamt[6]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- clock	=>  Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- reset	=>  Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


ARCHITECTURE structure OF mips_mono IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_Branch : std_logic;
SIGNAL ww_clock : std_logic;
SIGNAL ww_Instruction : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_PC : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_reset : std_logic;
SIGNAL ww_Operation : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_ALUOp : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_RegWrite : std_logic;
SIGNAL ww_RegDst : std_logic;
SIGNAL ww_MemToReg : std_logic;
SIGNAL ww_MemWrite : std_logic;
SIGNAL ww_ALUSrc : std_logic;
SIGNAL ww_clkSys : std_logic;
SIGNAL ww_Concat_out : std_logic_vector(31 DOWNTO 0);
SIGNAL \ww_function\ : std_logic_vector(5 DOWNTO 0);
SIGNAL ww_imed16 : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_imed26 : std_logic_vector(25 DOWNTO 0);
SIGNAL ww_nextPC : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_op : std_logic_vector(31 DOWNTO 26);
SIGNAL ww_rd : std_logic_vector(15 DOWNTO 11);
SIGNAL ww_rs : std_logic_vector(25 DOWNTO 21);
SIGNAL ww_rt : std_logic_vector(20 DOWNTO 16);
SIGNAL ww_shamt : std_logic_vector(10 DOWNTO 6);
SIGNAL \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \inst4|inst2~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \clock~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \BancoRegistradores|t2|24~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|20|5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|20|5~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|21|20|5~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|21|20|5~8_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|21|20|18~combout\ : std_logic;
SIGNAL \BancoRegistradores|k0|06~regout\ : std_logic;
SIGNAL \BancoRegistradores|a2|06~regout\ : std_logic;
SIGNAL \BancoRegistradores|t7|06~regout\ : std_logic;
SIGNAL \BancoRegistradores|k0|05~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|18|28|5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|fp|05~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|18|28|5~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|s1|05~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|18|28|5~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|18|28|5~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|s2|05~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|18|28|5~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|s6|05~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|18|28|5~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|18|28|5~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|t9|05~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|18|28|5~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|18|28|5~8_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|18|28|5~9_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|18|28|18~combout\ : std_logic;
SIGNAL \BancoRegistradores|at|05~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|28|23|18|28|18~combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|18|28|5~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|28|5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|28|5~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|28|5~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|28|5~12_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|28|5~13_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|18|28|23|18|28|18~combout\ : std_logic;
SIGNAL \BancoRegistradores|fp|04~regout\ : std_logic;
SIGNAL \BancoRegistradores|t8|04~regout\ : std_logic;
SIGNAL \BancoRegistradores|k1|04~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|18|29|5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|18|29|5~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|t2|04~regout\ : std_logic;
SIGNAL \BancoRegistradores|t0|04~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|18|29|5~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|18|29|5~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|18|29|6~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|18|29|5~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|a3|04~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|18|29|5~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|at|04~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|28|23|18|29|18~combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|18|29|5~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|v1|04~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|18|29|5~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|18|29|6~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|29|5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|29|5~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|29|5~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|29|5~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|29|5~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|18|28|23|18|29|18~combout\ : std_logic;
SIGNAL \BancoRegistradores|v0|03~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|18|24|5~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|24|5~9_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|24|5~10_combout\ : std_logic;
SIGNAL \BancoRegistradores|s1|01~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|18|23|5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|18|23|5~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|s6|01~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|18|23|5~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|18|23|5~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|18|23|5~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|18|23|5~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|18|23|5~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|k1|01~regout\ : std_logic;
SIGNAL \BancoRegistradores|s7|01~regout\ : std_logic;
SIGNAL \BancoRegistradores|s3|01~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|18|23|5~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|ra|01~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|18|23|5~8_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|18|23|5~9_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|18|23|18~combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|18|23|5~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|18|23|5~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|23|5~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|23|5~8_combout\ : std_logic;
SIGNAL \BancoRegistradores|k0|00~regout\ : std_logic;
SIGNAL \BancoRegistradores|s4|00~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|18|20|5~10_combout\ : std_logic;
SIGNAL \BancoRegistradores|a2|00~regout\ : std_logic;
SIGNAL \BancoRegistradores|a1|00~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|18|20|5~14_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|18|20|5~15_combout\ : std_logic;
SIGNAL \BancoRegistradores|t6|00~regout\ : std_logic;
SIGNAL \BancoRegistradores|t5|00~regout\ : std_logic;
SIGNAL \BancoRegistradores|t4|00~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|18|20|5~18_combout\ : std_logic;
SIGNAL \BancoRegistradores|t7|00~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|18|20|5~19_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|20|5~18_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|20|5~19_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|18|27|5~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|18|27|5~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|18|27|5~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|18|27|5~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|18|27|5~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|18|27|5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|18|27|5~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|18|27|5~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|18|27|5~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|18|27|6~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|18|27|5~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|18|27|5~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|28|23|18|27|18~combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|18|27|5~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|18|27|5~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|18|27|6~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|20|26|5~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|s7|23~regout\ : std_logic;
SIGNAL \BancoRegistradores|s3|23~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|20|26|5~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|20|26|5~8_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|20|26|5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|t7|23~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|20|26|5~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|t3|23~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|28|23|20|26|18~combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|20|26|5~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|26|5~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|k0|22~regout\ : std_logic;
SIGNAL \BancoRegistradores|k1|22~regout\ : std_logic;
SIGNAL \BancoRegistradores|s7|22~regout\ : std_logic;
SIGNAL \BancoRegistradores|s3|22~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|20|27|5~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|ra|22~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|20|27|5~8_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|20|27|18~combout\ : std_logic;
SIGNAL \BancoRegistradores|t5|22~regout\ : std_logic;
SIGNAL \BancoRegistradores|t6|22~regout\ : std_logic;
SIGNAL \BancoRegistradores|t4|22~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|20|27|5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|t7|22~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|20|27|5~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|t3|22~regout\ : std_logic;
SIGNAL \BancoRegistradores|v0|22~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|20|27|5~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|a3|22~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|20|27|5~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|27|5~9_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|27|5~10_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|27|5~17_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|27|5~18_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|20|28|5~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|20|28|5~8_combout\ : std_logic;
SIGNAL \BancoRegistradores|t5|21~regout\ : std_logic;
SIGNAL \BancoRegistradores|t6|21~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|20|28|5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|20|28|5~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|t0|21~regout\ : std_logic;
SIGNAL \BancoRegistradores|a3|21~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|28|5~10_combout\ : std_logic;
SIGNAL \ULA|130|50~combout\ : std_logic;
SIGNAL \BancoRegistradores|k0|20~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|20|29|5~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|20|29|5~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|20|29|5~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|20|29|5~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|20|29|5~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|s3|20~regout\ : std_logic;
SIGNAL \BancoRegistradores|t6|20~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|20|29|5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|20|29|5~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|t1|20~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|20|29|5~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|29|5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|29|5~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|29|5~9_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|29|5~10_combout\ : std_logic;
SIGNAL \ULA|129|50~combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|20|25|5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|20|25|5~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|s5|19~regout\ : std_logic;
SIGNAL \BancoRegistradores|t9|19~regout\ : std_logic;
SIGNAL \BancoRegistradores|s1|19~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|20|25|5~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|sp|19~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|20|25|5~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|20|25|5~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|t4|19~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|20|25|5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|t7|19~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|20|25|5~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|20|25|5~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|20|25|5~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|20|25|6~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|20|25|5~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|20|25|5~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|28|23|20|25|18~combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|20|25|5~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|20|25|5~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|20|25|6~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|25|5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|25|5~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|s6|18~regout\ : std_logic;
SIGNAL \BancoRegistradores|t2|18~regout\ : std_logic;
SIGNAL \BancoRegistradores|v0|18~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|24|5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|24|5~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|24|5~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|18|28|23|20|24|18~combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|24|5~17_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|24|5~18_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|20|23|5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|20|23|5~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|t9|17~regout\ : std_logic;
SIGNAL \BancoRegistradores|s1|17~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|20|23|5~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|20|23|5~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|20|23|5~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|20|23|5~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|20|23|5~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|k1|17~regout\ : std_logic;
SIGNAL \BancoRegistradores|s7|17~regout\ : std_logic;
SIGNAL \BancoRegistradores|s3|17~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|20|23|5~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|ra|17~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|20|23|5~8_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|20|23|5~9_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|20|23|18~combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|23|5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|23|5~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|23|5~8_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|18|28|23|20|23|18~combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|23|5~14_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|23|5~17_combout\ : std_logic;
SIGNAL \BancoRegistradores|k0|16~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|20|20|5~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|20|20|5~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|20|20|5~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|20|20|5~8_combout\ : std_logic;
SIGNAL \BancoRegistradores|t5|16~regout\ : std_logic;
SIGNAL \BancoRegistradores|t6|16~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|20|20|5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|20|20|5~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|20|20|5~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|20|20|5~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|20|20|6~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|20|20|5~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|20|20|5~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|28|23|20|20|18~combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|20|20|5~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|20|20|5~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|20|20|6~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|19|26|5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|t8|15~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|19|26|5~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|19|26|5~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|19|26|18~combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|19|26|5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|19|26|5~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|a1|15~regout\ : std_logic;
SIGNAL \BancoRegistradores|a0|15~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|19|26|5~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|26|5~12_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|26|5~13_combout\ : std_logic;
SIGNAL \BancoRegistradores|t8|14~regout\ : std_logic;
SIGNAL \BancoRegistradores|s0|14~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|19|27|5~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|19|27|5~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|19|27|5~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|19|27|5~8_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|19|27|18~combout\ : std_logic;
SIGNAL \BancoRegistradores|t6|14~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|19|27|5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|27|5~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|k0|13~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|19|28|5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|19|28|5~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|19|28|5~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|19|28|5~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|19|28|5~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|28|5~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|28|5~8_combout\ : std_logic;
SIGNAL \BancoRegistradores|s6|12~regout\ : std_logic;
SIGNAL \BancoRegistradores|s2|12~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|19|29|5~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|19|29|5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|19|29|5~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|29|5~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|29|5~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|19|25|5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|19|25|5~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|19|25|5~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|19|25|5~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|19|25|5~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|gp|11~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|19|25|5~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|19|25|5~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|k1|11~regout\ : std_logic;
SIGNAL \BancoRegistradores|s7|11~regout\ : std_logic;
SIGNAL \BancoRegistradores|s3|11~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|19|25|5~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|ra|11~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|19|25|5~8_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|19|25|5~9_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|19|25|18~combout\ : std_logic;
SIGNAL \BancoRegistradores|t7|11~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|19|25|5~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|25|5~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|25|5~8_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|25|5~17_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|25|5~18_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|19|24|5~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|19|24|5~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|s4|10~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|19|24|5~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|ra|10~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|19|24|5~8_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|19|24|18~combout\ : std_logic;
SIGNAL \BancoRegistradores|t4|10~regout\ : std_logic;
SIGNAL \BancoRegistradores|t7|10~regout\ : std_logic;
SIGNAL \BancoRegistradores|v1|10~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|19|23|5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|s3|09~regout\ : std_logic;
SIGNAL \BancoRegistradores|s1|09~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|19|23|5~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|19|23|5~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|19|23|5~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|19|23|5~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|19|23|5~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|s7|09~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|19|23|5~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|19|23|18~combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|19|23|5~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|23|5~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|k0|08~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|19|20|5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|ra|08~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|20|5~12_combout\ : std_logic;
SIGNAL \BancoRegistradores|s5|07~regout\ : std_logic;
SIGNAL \BancoRegistradores|t9|07~regout\ : std_logic;
SIGNAL \BancoRegistradores|s1|07~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|18|26|5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|sp|07~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|18|26|5~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|k0|07~regout\ : std_logic;
SIGNAL \BancoRegistradores|s7|07~regout\ : std_logic;
SIGNAL \BancoRegistradores|s3|07~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|18|26|5~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|18|26|5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|18|26|5~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|26|5~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|26|5~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|26|5~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|26|5~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|26|5~8_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|26|5~9_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|26|5~10_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|26|5~11_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|26|5~12_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|26|5~13_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|18|28|23|18|26|18~combout\ : std_logic;
SIGNAL \ULA|88|50~combout\ : std_logic;
SIGNAL \177|20|20|18~combout\ : std_logic;
SIGNAL \BancoRegistradores|s1|27~regout\ : std_logic;
SIGNAL \BancoRegistradores|ra|27~regout\ : std_logic;
SIGNAL \BancoRegistradores|v0|27~regout\ : std_logic;
SIGNAL \BancoRegistradores|at|27~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|18|28|23|21|25|18~combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|25|5~14_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|21|24|5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|sp|26~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|21|24|5~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|21|24|5~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|21|24|5~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|21|24|5~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|gp|26~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|21|24|5~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|21|24|5~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|21|24|5~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|ra|26~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|21|24|5~8_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|21|24|5~9_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|21|24|18~combout\ : std_logic;
SIGNAL \BancoRegistradores|t3|26~regout\ : std_logic;
SIGNAL \BancoRegistradores|a2|26~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|24|5~17_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|24|5~18_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|21|23|5~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|21|23|5~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|s4|25~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|21|23|5~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|21|23|5~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|21|23|5~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|s7|25~regout\ : std_logic;
SIGNAL \BancoRegistradores|ra|25~regout\ : std_logic;
SIGNAL \BancoRegistradores|t6|25~regout\ : std_logic;
SIGNAL \BancoRegistradores|t4|25~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|21|23|5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|21|23|5~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|21|23|5~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|21|23|5~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|21|23|5~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|23|5~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|23|5~8_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|23|5~17_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|23|5~18_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|21|25|5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|21|25|5~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|21|25|5~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|21|25|5~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|21|25|6~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|21|25|5~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|21|25|5~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|28|23|21|25|18~combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|21|25|5~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|21|25|5~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|21|25|6~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|21|25|5~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|21|25|5~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|21|25|5~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|21|25|5~8_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|21|25|5~0_combout\ : std_logic;
SIGNAL \177|20|24|18~combout\ : std_logic;
SIGNAL \177|20|28|18~combout\ : std_logic;
SIGNAL \36~2_combout\ : std_logic;
SIGNAL \177|20|26|18~combout\ : std_logic;
SIGNAL \36~3_combout\ : std_logic;
SIGNAL \36~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|21|27|5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|21|27|5~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|s0|30~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|21|27|5~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|gp|30~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|21|27|5~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|k1|30~regout\ : std_logic;
SIGNAL \BancoRegistradores|s7|30~regout\ : std_logic;
SIGNAL \BancoRegistradores|s3|30~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|21|27|5~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|ra|30~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|21|27|5~8_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|21|27|18~combout\ : std_logic;
SIGNAL \BancoRegistradores|t5|30~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|21|27|5~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|a2|30~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|27|5~9_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|27|5~10_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|27|5~12_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|27|5~13_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|18|28|23|21|27|18~combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|27|5~14_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|27|5~15_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|27|5~17_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|27|5~18_combout\ : std_logic;
SIGNAL \BancoRegistradores|k0|29~regout\ : std_logic;
SIGNAL \BancoRegistradores|s5|29~regout\ : std_logic;
SIGNAL \BancoRegistradores|t9|29~regout\ : std_logic;
SIGNAL \BancoRegistradores|s4|29~regout\ : std_logic;
SIGNAL \BancoRegistradores|s7|29~regout\ : std_logic;
SIGNAL \BancoRegistradores|ra|29~regout\ : std_logic;
SIGNAL \BancoRegistradores|t4|29~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|21|28|5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|21|28|5~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|t2|29~regout\ : std_logic;
SIGNAL \BancoRegistradores|t1|29~regout\ : std_logic;
SIGNAL \BancoRegistradores|t0|29~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|21|28|5~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|t3|29~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|21|28|5~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|21|28|6~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|21|28|5~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|v0|29~regout\ : std_logic;
SIGNAL \BancoRegistradores|at|29~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|28|5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|28|5~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|28|5~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|28|5~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|28|5~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|28|5~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|28|5~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|28|5~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|28|5~8_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|28|5~9_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|28|5~10_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|28|5~11_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|18|28|23|21|28|18~combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|28|5~14_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|21|29|5~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|fp|28~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|21|29|5~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|21|29|5~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|21|29|5~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|21|29|18~combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|21|29|5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|21|29|5~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|29|5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|29|5~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|t8|31~regout\ : std_logic;
SIGNAL \BancoRegistradores|s0|31~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|26|5~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|t6|31~regout\ : std_logic;
SIGNAL \BancoRegistradores|t5|31~regout\ : std_logic;
SIGNAL \BancoRegistradores|t4|31~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|26|5~17_combout\ : std_logic;
SIGNAL \BancoRegistradores|t7|31~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|26|5~18_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|21|26|5~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|21|26|5~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|21|26|5~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|21|26|5~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|21|26|5~8_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|21|26|5~9_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|21|26|5~10_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|21|26|5~11_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|21|26|5~12_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|21|26|5~13_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|21|26|5~14_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|21|26|5~15_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|21|26|5~16_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|21|26|5~17_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|28|23|21|26|18~combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|21|26|5~18_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|21|26|5~19_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|21|26|5~20_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|21|26|5~21_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|21|26|5~22_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|21|26|5~23_combout\ : std_logic;
SIGNAL \ULA|57|48|21|5~0_combout\ : std_logic;
SIGNAL \ULA|57|48|21|5~3_combout\ : std_logic;
SIGNAL \177|21|26|18~combout\ : std_logic;
SIGNAL \ULA|142|48|20|5~0_combout\ : std_logic;
SIGNAL \18|177|40~combout\ : std_logic;
SIGNAL \18|178|40~combout\ : std_logic;
SIGNAL \18|170|40~combout\ : std_logic;
SIGNAL \18|155|40~combout\ : std_logic;
SIGNAL \18|153|40~combout\ : std_logic;
SIGNAL \18|154|40~combout\ : std_logic;
SIGNAL \27|153|38~0_combout\ : std_logic;
SIGNAL \27|162|38~0_combout\ : std_logic;
SIGNAL \27|161|38~0_combout\ : std_logic;
SIGNAL \177|21|28|18~combout\ : std_logic;
SIGNAL \ULA|140|53|31~0_combout\ : std_logic;
SIGNAL \ULA|138|48|21|5~0_combout\ : std_logic;
SIGNAL \177|21|29|18~combout\ : std_logic;
SIGNAL \ULA|138|48|21|5~1_combout\ : std_logic;
SIGNAL \ULA|138|48|21|5~2_combout\ : std_logic;
SIGNAL \177|18|29|18~combout\ : std_logic;
SIGNAL \ULA|91|48|20|5~0_combout\ : std_logic;
SIGNAL \177|18|28|18~combout\ : std_logic;
SIGNAL \ULA|90|48|20|5~0_combout\ : std_logic;
SIGNAL \36~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|18|23|5~0_combout\ : std_logic;
SIGNAL \177|18|24|18~combout\ : std_logic;
SIGNAL \177|19|25|18~combout\ : std_logic;
SIGNAL \35|21|25|5~0_combout\ : std_logic;
SIGNAL \18|177|31~combout\ : std_logic;
SIGNAL \35|21|20|5~0_combout\ : std_logic;
SIGNAL \35|20|29|5~1_combout\ : std_logic;
SIGNAL \35|20|29|5~2_combout\ : std_logic;
SIGNAL \35|19|27|5~1_combout\ : std_logic;
SIGNAL \35|19|23|5~0_combout\ : std_logic;
SIGNAL \35|19|20|5~1_combout\ : std_logic;
SIGNAL \35|19|20|5~2_combout\ : std_logic;
SIGNAL \18|153|31~combout\ : std_logic;
SIGNAL \18|152|31~combout\ : std_logic;
SIGNAL \33|21|26|5~0_combout\ : std_logic;
SIGNAL \177|20|27|6~combout\ : std_logic;
SIGNAL \177|19|20|6~combout\ : std_logic;
SIGNAL \177|19|24|6~combout\ : std_logic;
SIGNAL \177|21|26|6~combout\ : std_logic;
SIGNAL \177|18|29|6~combout\ : std_logic;
SIGNAL \177|18|28|6~combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|21|24|5~2_combout\ : std_logic;
SIGNAL \177|21|23|6~combout\ : std_logic;
SIGNAL \177|19|28|6~combout\ : std_logic;
SIGNAL \26|135~combout\ : std_logic;
SIGNAL \26|136~combout\ : std_logic;
SIGNAL \26|141~combout\ : std_logic;
SIGNAL \26|145~combout\ : std_logic;
SIGNAL \26|149~combout\ : std_logic;
SIGNAL \26|164~combout\ : std_logic;
SIGNAL \26|159~combout\ : std_logic;
SIGNAL \26|160~combout\ : std_logic;
SIGNAL \clock~combout\ : std_logic;
SIGNAL \BancoRegistradores|k0|06~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|s1|05~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|a3|04~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|s1|01~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|k0|00~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|t7|00~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|s3|23~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|k1|22~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|ra|22~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|t3|22~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|v0|22~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|s3|20~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|v0|18~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|t5|16~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|k0|13~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|s7|11~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|s3|11~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|s4|10~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|t7|10~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|t4|10~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|s1|09~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|k0|08~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|k0|07~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|t5|30~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|a2|30~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|s5|29~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|at|29~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|t8|31~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|t7|31~feeder_combout\ : std_logic;
SIGNAL \clock~clk_delay_ctrl_clkout\ : std_logic;
SIGNAL \clock~clkctrl_outclk\ : std_logic;
SIGNAL \26|161~combout\ : std_logic;
SIGNAL \18|151|40~combout\ : std_logic;
SIGNAL \35|19|20|5~0_combout\ : std_logic;
SIGNAL \18|162|40~combout\ : std_logic;
SIGNAL \35|19|23|5~1_combout\ : std_logic;
SIGNAL \35|19|23|5~2_combout\ : std_logic;
SIGNAL \reset~combout\ : std_logic;
SIGNAL \inst2|60~0_combout\ : std_logic;
SIGNAL \135|75~combout\ : std_logic;
SIGNAL \inst2|108~2_combout\ : std_logic;
SIGNAL \177|21|20|18~combout\ : std_logic;
SIGNAL \inst2|60~combout\ : std_logic;
SIGNAL \ULA|134|48|21|5~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|26|5~1_combout\ : std_logic;
SIGNAL \inst2|108~0_combout\ : std_logic;
SIGNAL \inst2|61~combout\ : std_logic;
SIGNAL \135|77~0_combout\ : std_logic;
SIGNAL \33|18|25|5~0_combout\ : std_logic;
SIGNAL \inst4|inst~0_combout\ : std_logic;
SIGNAL \inst4|inst~regout\ : std_logic;
SIGNAL \inst4|inst1~0_combout\ : std_logic;
SIGNAL \inst4|inst1~regout\ : std_logic;
SIGNAL \inst4|inst2~0_combout\ : std_logic;
SIGNAL \inst4|inst2~regout\ : std_logic;
SIGNAL \inst2|117~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|140~3_combout\ : std_logic;
SIGNAL \50|26|5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|117|163|129~0_combout\ : std_logic;
SIGNAL \50|23|5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|132~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|t5|03~regout\ : std_logic;
SIGNAL \50|22|5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|138~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|131~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|t6|03~regout\ : std_logic;
SIGNAL \BancoRegistradores|142~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|134~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|t4|03~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|18|25|5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|18|25|5~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|133~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|t3|03~regout\ : std_logic;
SIGNAL \50|24|5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|136~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|t1|03~regout\ : std_logic;
SIGNAL \BancoRegistradores|137~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|t0|03~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|18|25|5~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|18|25|5~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|18|25|6~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|21|26|5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|28|23|18|25|18~combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|21|26|5~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|18|25|5~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|124~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|126~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|v1|03~regout\ : std_logic;
SIGNAL \BancoRegistradores|129~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|a3|03~regout\ : std_logic;
SIGNAL \BancoRegistradores|144~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|128~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|a2|03~regout\ : std_logic;
SIGNAL \BancoRegistradores|124~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|a1|03~regout\ : std_logic;
SIGNAL \BancoRegistradores|125~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|a0|03~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|18|25|5~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|18|25|5~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|18|25|5~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|18|25|6~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|18|25|5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|130~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|t7|03~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|25|5~17_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|25|5~18_combout\ : std_logic;
SIGNAL \BancoRegistradores|140~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|sp|03~regout\ : std_logic;
SIGNAL \BancoRegistradores|117|163|129~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|148~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|s5|03~regout\ : std_logic;
SIGNAL \BancoRegistradores|151~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|s1|03~regout\ : std_logic;
SIGNAL \BancoRegistradores|t9|03~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|143~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|t9|03~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|25|5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|25|5~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|141~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|k1|03~regout\ : std_logic;
SIGNAL \BancoRegistradores|150~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|s3|03~regout\ : std_logic;
SIGNAL \BancoRegistradores|147~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|s7|03~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|25|5~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|25|5~8_combout\ : std_logic;
SIGNAL \BancoRegistradores|144~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|117|163|129~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|144~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|k0|03~regout\ : std_logic;
SIGNAL \BancoRegistradores|146~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|s6|03~regout\ : std_logic;
SIGNAL \BancoRegistradores|152~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|s2|03~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|25|5~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|25|5~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|149~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|s4|03~regout\ : std_logic;
SIGNAL \BancoRegistradores|137~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|153~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|s0|03~regout\ : std_logic;
SIGNAL \BancoRegistradores|t8|03~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|145~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|t8|03~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|25|5~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|25|5~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|25|5~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|25|5~9_combout\ : std_logic;
SIGNAL \BancoRegistradores|135~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|t2|03~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|25|5~10_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|25|5~11_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|26|5~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|25|5~12_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|25|5~13_combout\ : std_logic;
SIGNAL \BancoRegistradores|122~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|at|03~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|18|28|23|18|25|18~combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|26|5~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|25|5~14_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|25|5~15_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|25|5~16_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|25|5~19_combout\ : std_logic;
SIGNAL \177|18|25|6~combout\ : std_logic;
SIGNAL \23|156~combout\ : std_logic;
SIGNAL \177|18|25|18~combout\ : std_logic;
SIGNAL \ULA|79|48|20|5~0_combout\ : std_logic;
SIGNAL \135|73~combout\ : std_logic;
SIGNAL \ULA|79|50~combout\ : std_logic;
SIGNAL \ULA|79|48|21|5~0_combout\ : std_logic;
SIGNAL \ULA|79|48|21|5~1_combout\ : std_logic;
SIGNAL \inst2|108~3_combout\ : std_logic;
SIGNAL \33|18|29|5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|t4|04~regout\ : std_logic;
SIGNAL \BancoRegistradores|t5|04~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|t5|04~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|29|5~17_combout\ : std_logic;
SIGNAL \BancoRegistradores|t6|04~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|t6|04~regout\ : std_logic;
SIGNAL \BancoRegistradores|t7|04~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|29|5~18_combout\ : std_logic;
SIGNAL \BancoRegistradores|t3|04~regout\ : std_logic;
SIGNAL \BancoRegistradores|t1|04~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|29|5~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|ra|04~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|139~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|ra|04~regout\ : std_logic;
SIGNAL \BancoRegistradores|s3|04~regout\ : std_logic;
SIGNAL \BancoRegistradores|s7|04~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|s7|04~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|29|5~9_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|29|5~10_combout\ : std_logic;
SIGNAL \BancoRegistradores|sp|04~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|sp|04~regout\ : std_logic;
SIGNAL \BancoRegistradores|t9|04~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|t9|04~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|29|5~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|29|5~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|29|5~8_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|29|5~11_combout\ : std_logic;
SIGNAL \BancoRegistradores|123~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|v0|04~regout\ : std_logic;
SIGNAL \BancoRegistradores|a2|04~regout\ : std_logic;
SIGNAL \BancoRegistradores|a1|04~regout\ : std_logic;
SIGNAL \BancoRegistradores|a0|04~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|29|5~12_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|29|5~13_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|29|5~14_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|29|5~15_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|29|5~16_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|29|5~19_combout\ : std_logic;
SIGNAL \ULA|91|50~combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|18|29|5~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|18|29|5~8_combout\ : std_logic;
SIGNAL \BancoRegistradores|s5|04~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|s5|04~regout\ : std_logic;
SIGNAL \BancoRegistradores|s1|04~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|18|29|5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|18|29|5~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|k0|04~regout\ : std_logic;
SIGNAL \BancoRegistradores|s6|04~regout\ : std_logic;
SIGNAL \BancoRegistradores|s2|04~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|18|29|5~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|18|29|5~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|s4|04~regout\ : std_logic;
SIGNAL \BancoRegistradores|s0|04~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|s0|04~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|18|29|5~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|gp|04~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|142~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|gp|04~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|18|29|5~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|18|29|5~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|18|29|5~9_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|18|29|5~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|18|25|5~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|18|25|5~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|18|25|5~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|18|25|5~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|18|25|5~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|ra|03~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|18|25|5~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|18|25|5~8_combout\ : std_logic;
SIGNAL \BancoRegistradores|gp|03~regout\ : std_logic;
SIGNAL \BancoRegistradores|138~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|fp|03~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|18|25|5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|18|25|5~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|18|25|5~9_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|18|25|18~combout\ : std_logic;
SIGNAL \BancoRegistradores|gp|02~regout\ : std_logic;
SIGNAL \BancoRegistradores|fp|02~regout\ : std_logic;
SIGNAL \BancoRegistradores|t8|02~regout\ : std_logic;
SIGNAL \BancoRegistradores|k0|02~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|18|24|5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|18|24|5~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|s7|02~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|s7|02~regout\ : std_logic;
SIGNAL \BancoRegistradores|s1|02~regout\ : std_logic;
SIGNAL \BancoRegistradores|s3|02~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|18|24|5~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|18|24|5~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|s0|02~regout\ : std_logic;
SIGNAL \BancoRegistradores|s2|02~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|18|24|5~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|s6|02~regout\ : std_logic;
SIGNAL \BancoRegistradores|s4|02~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|18|24|5~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|18|24|5~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|t9|02~regout\ : std_logic;
SIGNAL \BancoRegistradores|k1|02~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|18|24|5~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|ra|02~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|ra|02~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|18|24|5~8_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|18|24|5~9_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|18|24|18~combout\ : std_logic;
SIGNAL \BancoRegistradores|t1|02~regout\ : std_logic;
SIGNAL \BancoRegistradores|t0|02~regout\ : std_logic;
SIGNAL \BancoRegistradores|t2|02~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|24|5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|24|5~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|t7|02~regout\ : std_logic;
SIGNAL \BancoRegistradores|t5|02~regout\ : std_logic;
SIGNAL \BancoRegistradores|t4|02~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|t4|02~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|24|5~17_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|24|5~18_combout\ : std_logic;
SIGNAL \BancoRegistradores|sp|02~regout\ : std_logic;
SIGNAL \BancoRegistradores|s5|02~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|24|5~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|24|5~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|24|5~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|24|5~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|24|5~8_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|24|5~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|24|5~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|24|5~11_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|26|5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|v1|02~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|18|28|23|18|24|18~combout\ : std_logic;
SIGNAL \BancoRegistradores|a3|02~regout\ : std_logic;
SIGNAL \BancoRegistradores|a2|02~regout\ : std_logic;
SIGNAL \BancoRegistradores|a0|02~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|a0|02~regout\ : std_logic;
SIGNAL \BancoRegistradores|a1|02~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|a1|02~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|24|5~12_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|24|5~13_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|24|5~14_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|24|5~15_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|24|5~16_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|24|5~19_combout\ : std_logic;
SIGNAL \ULA|78|50~combout\ : std_logic;
SIGNAL \33|18|28|5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|t6|05~regout\ : std_logic;
SIGNAL \BancoRegistradores|t4|05~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|18|28|5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|t5|05~regout\ : std_logic;
SIGNAL \BancoRegistradores|t7|05~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|18|28|5~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|t3|05~regout\ : std_logic;
SIGNAL \BancoRegistradores|t2|05~regout\ : std_logic;
SIGNAL \BancoRegistradores|t0|05~regout\ : std_logic;
SIGNAL \BancoRegistradores|t1|05~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|18|28|5~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|18|28|5~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|18|28|6~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|v1|05~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|v1|05~regout\ : std_logic;
SIGNAL \BancoRegistradores|a2|05~regout\ : std_logic;
SIGNAL \BancoRegistradores|a3|05~regout\ : std_logic;
SIGNAL \BancoRegistradores|a0|05~regout\ : std_logic;
SIGNAL \BancoRegistradores|a1|05~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|a1|05~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|18|28|5~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|18|28|5~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|18|28|5~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|18|28|6~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|18|28|5~0_combout\ : std_logic;
SIGNAL \23|154~combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|28|5~17_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|28|5~18_combout\ : std_logic;
SIGNAL \BancoRegistradores|s7|05~regout\ : std_logic;
SIGNAL \BancoRegistradores|s3|05~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|28|5~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|k1|05~regout\ : std_logic;
SIGNAL \BancoRegistradores|ra|05~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|28|5~8_combout\ : std_logic;
SIGNAL \BancoRegistradores|s5|05~regout\ : std_logic;
SIGNAL \BancoRegistradores|sp|05~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|28|5~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|s4|05~regout\ : std_logic;
SIGNAL \BancoRegistradores|gp|05~regout\ : std_logic;
SIGNAL \BancoRegistradores|s0|05~regout\ : std_logic;
SIGNAL \BancoRegistradores|t8|05~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|28|5~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|28|5~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|28|5~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|28|5~9_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|28|5~10_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|28|5~11_combout\ : std_logic;
SIGNAL \BancoRegistradores|v0|05~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|28|5~14_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|28|5~15_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|28|5~16_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|28|5~19_combout\ : std_logic;
SIGNAL \ULA|90|50~combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|18|29|18~combout\ : std_logic;
SIGNAL \ULA|91|53|38~0_combout\ : std_logic;
SIGNAL \ULA|90|48|21|5~0_combout\ : std_logic;
SIGNAL \ULA|90|48|21|5~1_combout\ : std_logic;
SIGNAL \23|162~combout\ : std_logic;
SIGNAL \23|161~combout\ : std_logic;
SIGNAL \177|18|26|18~combout\ : std_logic;
SIGNAL \23|160~combout\ : std_logic;
SIGNAL \177|19|20|18~combout\ : std_logic;
SIGNAL \23|159~combout\ : std_logic;
SIGNAL \177|19|23|18~combout\ : std_logic;
SIGNAL \BancoRegistradores|t6|08~regout\ : std_logic;
SIGNAL \BancoRegistradores|t5|08~regout\ : std_logic;
SIGNAL \BancoRegistradores|t4|08~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|20|5~17_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|20|5~18_combout\ : std_logic;
SIGNAL \BancoRegistradores|t1|08~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|t1|08~regout\ : std_logic;
SIGNAL \BancoRegistradores|t0|08~regout\ : std_logic;
SIGNAL \BancoRegistradores|t2|08~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|t2|08~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|20|5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|t3|08~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|t3|08~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|20|5~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|a2|08~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|a2|08~regout\ : std_logic;
SIGNAL \BancoRegistradores|a3|08~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|20|5~13_combout\ : std_logic;
SIGNAL \BancoRegistradores|at|08~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|at|08~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|18|28|23|19|20|18~combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|20|5~14_combout\ : std_logic;
SIGNAL \BancoRegistradores|v1|08~regout\ : std_logic;
SIGNAL \BancoRegistradores|v0|08~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|v0|08~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|20|5~15_combout\ : std_logic;
SIGNAL \BancoRegistradores|s6|08~regout\ : std_logic;
SIGNAL \BancoRegistradores|s2|08~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|s2|08~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|20|5~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|fp|08~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|20|5~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|s5|08~regout\ : std_logic;
SIGNAL \BancoRegistradores|s1|08~regout\ : std_logic;
SIGNAL \BancoRegistradores|t9|08~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|20|5~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|20|5~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|gp|08~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|gp|08~regout\ : std_logic;
SIGNAL \BancoRegistradores|s4|08~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|s4|08~regout\ : std_logic;
SIGNAL \BancoRegistradores|t8|08~regout\ : std_logic;
SIGNAL \BancoRegistradores|s0|08~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|s0|08~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|20|5~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|20|5~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|20|5~8_combout\ : std_logic;
SIGNAL \BancoRegistradores|s3|08~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|20|5~9_combout\ : std_logic;
SIGNAL \BancoRegistradores|k1|08~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|20|5~10_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|20|5~11_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|20|5~16_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|20|5~19_combout\ : std_logic;
SIGNAL \BancoRegistradores|s4|09~regout\ : std_logic;
SIGNAL \BancoRegistradores|s0|09~regout\ : std_logic;
SIGNAL \BancoRegistradores|t8|09~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|23|5~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|23|5~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|s2|09~regout\ : std_logic;
SIGNAL \BancoRegistradores|s6|09~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|23|5~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|k0|09~regout\ : std_logic;
SIGNAL \BancoRegistradores|fp|09~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|23|5~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|23|5~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|ra|09~regout\ : std_logic;
SIGNAL \BancoRegistradores|k1|09~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|23|5~8_combout\ : std_logic;
SIGNAL \BancoRegistradores|sp|09~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|sp|09~regout\ : std_logic;
SIGNAL \BancoRegistradores|t9|09~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|23|5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|s5|09~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|s5|09~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|23|5~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|23|5~9_combout\ : std_logic;
SIGNAL \BancoRegistradores|t7|09~regout\ : std_logic;
SIGNAL \BancoRegistradores|t6|09~regout\ : std_logic;
SIGNAL \BancoRegistradores|t4|09~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|23|5~17_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|23|5~18_combout\ : std_logic;
SIGNAL \BancoRegistradores|t2|09~regout\ : std_logic;
SIGNAL \BancoRegistradores|t1|09~regout\ : std_logic;
SIGNAL \BancoRegistradores|t0|09~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|23|5~10_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|23|5~11_combout\ : std_logic;
SIGNAL \BancoRegistradores|v0|09~regout\ : std_logic;
SIGNAL \BancoRegistradores|at|09~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|at|09~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|18|28|23|19|23|18~combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|23|5~14_combout\ : std_logic;
SIGNAL \BancoRegistradores|v1|09~regout\ : std_logic;
SIGNAL \BancoRegistradores|a1|09~regout\ : std_logic;
SIGNAL \BancoRegistradores|a0|09~regout\ : std_logic;
SIGNAL \BancoRegistradores|a2|09~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|a2|09~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|23|5~12_combout\ : std_logic;
SIGNAL \BancoRegistradores|a3|09~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|a3|09~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|23|5~13_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|23|5~15_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|23|5~16_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|23|5~19_combout\ : std_logic;
SIGNAL \177|19|29|6~combout\ : std_logic;
SIGNAL \BancoRegistradores|t2|12~regout\ : std_logic;
SIGNAL \BancoRegistradores|t3|12~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|19|29|5~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|t5|12~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|19|29|5~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|19|29|6~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|a1|12~regout\ : std_logic;
SIGNAL \BancoRegistradores|a3|12~regout\ : std_logic;
SIGNAL \BancoRegistradores|a2|12~regout\ : std_logic;
SIGNAL \BancoRegistradores|a0|12~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|19|29|5~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|19|29|5~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|at|12~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|28|23|19|29|18~combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|19|29|5~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|v1|12~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|19|29|5~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|19|29|6~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|s1|12~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|s1|12~regout\ : std_logic;
SIGNAL \BancoRegistradores|t9|12~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|19|29|5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|sp|12~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|19|29|5~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|k1|12~regout\ : std_logic;
SIGNAL \BancoRegistradores|ra|12~regout\ : std_logic;
SIGNAL \BancoRegistradores|s7|12~regout\ : std_logic;
SIGNAL \BancoRegistradores|s3|12~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|19|29|5~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|19|29|5~8_combout\ : std_logic;
SIGNAL \BancoRegistradores|k0|12~regout\ : std_logic;
SIGNAL \BancoRegistradores|fp|12~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|19|29|5~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|t8|12~regout\ : std_logic;
SIGNAL \BancoRegistradores|s0|12~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|19|29|5~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|s4|12~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|s4|12~regout\ : std_logic;
SIGNAL \BancoRegistradores|gp|12~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|19|29|5~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|19|29|5~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|19|29|5~9_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|19|29|5~2_combout\ : std_logic;
SIGNAL \23|166~combout\ : std_logic;
SIGNAL \177|19|29|18~combout\ : std_logic;
SIGNAL \ULA|95|48|20|5~0_combout\ : std_logic;
SIGNAL \ULA|96|50~combout\ : std_logic;
SIGNAL \BancoRegistradores|v1|11~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|v1|11~regout\ : std_logic;
SIGNAL \BancoRegistradores|a3|11~regout\ : std_logic;
SIGNAL \BancoRegistradores|a1|11~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|19|25|5~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|19|25|5~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|v0|11~regout\ : std_logic;
SIGNAL \BancoRegistradores|at|11~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|28|23|19|25|18~combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|19|25|5~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|19|25|5~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|t3|11~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|19|25|5~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|t5|11~regout\ : std_logic;
SIGNAL \BancoRegistradores|t6|11~regout\ : std_logic;
SIGNAL \BancoRegistradores|t4|11~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|19|25|5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|19|25|5~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|19|25|6~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|19|25|6~1_combout\ : std_logic;
SIGNAL \23|157~combout\ : std_logic;
SIGNAL \ULA|97|50~combout\ : std_logic;
SIGNAL \BancoRegistradores|t5|10~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|t5|10~regout\ : std_logic;
SIGNAL \BancoRegistradores|t6|10~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|t6|10~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|19|24|5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|19|24|5~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|t2|10~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|19|24|5~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|19|24|5~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|19|24|6~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|at|10~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|28|23|19|24|18~combout\ : std_logic;
SIGNAL \BancoRegistradores|a1|10~regout\ : std_logic;
SIGNAL \BancoRegistradores|a2|10~regout\ : std_logic;
SIGNAL \BancoRegistradores|a0|10~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|19|24|5~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|19|24|5~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|19|24|5~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|v0|10~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|19|24|5~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|19|24|6~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|28|23|19|23|18~combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|19|23|5~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|19|23|5~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|19|23|5~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|t3|09~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|19|23|5~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|19|23|5~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|t5|09~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|19|23|5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|19|23|5~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|19|23|6~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|19|23|6~1_combout\ : std_logic;
SIGNAL \ULA|98|50~combout\ : std_logic;
SIGNAL \BancoRegistradores|s7|08~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|19|20|5~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|19|20|5~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|19|20|5~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|19|20|5~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|19|20|5~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|19|20|5~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|sp|08~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|19|20|5~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|19|20|5~8_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|19|20|5~9_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|19|20|18~combout\ : std_logic;
SIGNAL \ULA|99|50~combout\ : std_logic;
SIGNAL \BancoRegistradores|ra|07~regout\ : std_logic;
SIGNAL \BancoRegistradores|k1|07~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|18|26|5~8_combout\ : std_logic;
SIGNAL \BancoRegistradores|s4|07~regout\ : std_logic;
SIGNAL \BancoRegistradores|gp|07~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|gp|07~regout\ : std_logic;
SIGNAL \BancoRegistradores|t8|07~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|t8|07~regout\ : std_logic;
SIGNAL \BancoRegistradores|s0|07~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|s0|07~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|18|26|5~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|18|26|5~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|fp|07~regout\ : std_logic;
SIGNAL \BancoRegistradores|s6|07~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|s6|07~regout\ : std_logic;
SIGNAL \BancoRegistradores|s2|07~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|s2|07~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|18|26|5~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|18|26|5~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|18|26|5~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|18|26|5~9_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|18|26|18~combout\ : std_logic;
SIGNAL \BancoRegistradores|a2|07~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|a2|07~regout\ : std_logic;
SIGNAL \BancoRegistradores|a3|07~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|a3|07~regout\ : std_logic;
SIGNAL \BancoRegistradores|a0|07~regout\ : std_logic;
SIGNAL \BancoRegistradores|a1|07~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|18|26|5~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|18|26|5~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|v0|07~regout\ : std_logic;
SIGNAL \BancoRegistradores|at|07~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|28|23|18|26|18~combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|18|26|5~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|18|26|5~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|t3|07~regout\ : std_logic;
SIGNAL \BancoRegistradores|t2|07~regout\ : std_logic;
SIGNAL \BancoRegistradores|t1|07~regout\ : std_logic;
SIGNAL \BancoRegistradores|t0|07~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|18|26|5~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|18|26|5~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|18|26|6~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|18|26|6~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|sp|06~regout\ : std_logic;
SIGNAL \BancoRegistradores|ra|06~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|ra|06~regout\ : std_logic;
SIGNAL \BancoRegistradores|s7|06~regout\ : std_logic;
SIGNAL \BancoRegistradores|s5|06~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|18|27|5~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|18|27|5~8_combout\ : std_logic;
SIGNAL \BancoRegistradores|gp|06~regout\ : std_logic;
SIGNAL \BancoRegistradores|fp|06~regout\ : std_logic;
SIGNAL \BancoRegistradores|s6|06~regout\ : std_logic;
SIGNAL \BancoRegistradores|s4|06~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|s4|06~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|18|27|5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|18|27|5~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|18|27|5~9_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|18|27|18~combout\ : std_logic;
SIGNAL \ULA|90|53|38~0_combout\ : std_logic;
SIGNAL \ULA|89|53|38~0_combout\ : std_logic;
SIGNAL \ULA|88|53|38~0_combout\ : std_logic;
SIGNAL \ULA|99|53|38~0_combout\ : std_logic;
SIGNAL \ULA|98|53|38~0_combout\ : std_logic;
SIGNAL \ULA|97|53|38~0_combout\ : std_logic;
SIGNAL \ULA|96|53|38~0_combout\ : std_logic;
SIGNAL \ULA|95|50~combout\ : std_logic;
SIGNAL \ULA|95|48|21|5~0_combout\ : std_logic;
SIGNAL \ULA|95|48|21|5~1_combout\ : std_logic;
SIGNAL \33|19|29|5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|t7|12~regout\ : std_logic;
SIGNAL \BancoRegistradores|t6|12~regout\ : std_logic;
SIGNAL \BancoRegistradores|t4|12~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|29|5~17_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|29|5~18_combout\ : std_logic;
SIGNAL \BancoRegistradores|t1|12~regout\ : std_logic;
SIGNAL \BancoRegistradores|t0|12~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|29|5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|29|5~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|v0|12~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|18|28|23|19|29|18~combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|29|5~12_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|29|5~13_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|29|5~14_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|29|5~15_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|29|5~9_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|29|5~10_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|29|5~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|29|5~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|s5|12~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|29|5~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|29|5~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|29|5~8_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|29|5~11_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|29|5~16_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|29|5~19_combout\ : std_logic;
SIGNAL \23|135~combout\ : std_logic;
SIGNAL \177|21|27|18~combout\ : std_logic;
SIGNAL \ULA|140|53|31~1_combout\ : std_logic;
SIGNAL \ULA|140|48|21|5~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|fp|30~regout\ : std_logic;
SIGNAL \BancoRegistradores|k0|30~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|21|27|5~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|21|27|5~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|sp|30~regout\ : std_logic;
SIGNAL \BancoRegistradores|s5|30~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|s5|30~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|21|27|5~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|21|27|5~9_combout\ : std_logic;
SIGNAL \BancoRegistradores|v0|30~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|v0|30~regout\ : std_logic;
SIGNAL \BancoRegistradores|a3|30~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|a3|30~regout\ : std_logic;
SIGNAL \BancoRegistradores|a1|30~regout\ : std_logic;
SIGNAL \BancoRegistradores|a0|30~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|21|27|5~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|21|27|5~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|at|30~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|28|23|21|27|18~combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|21|27|5~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|v1|30~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|v1|30~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|21|27|5~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|t3|30~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|21|27|5~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|t4|30~regout\ : std_logic;
SIGNAL \BancoRegistradores|t6|30~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|t6|30~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|21|27|5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|t7|30~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|21|27|5~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|21|27|6~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|21|27|6~1_combout\ : std_logic;
SIGNAL \ULA|140|48|21|5~1_combout\ : std_logic;
SIGNAL \ULA|140|48|21|5~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|28|23|21|28|18~combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|21|28|5~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|a2|29~regout\ : std_logic;
SIGNAL \BancoRegistradores|a3|29~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|a3|29~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|21|28|5~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|21|28|5~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|21|28|6~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|s3|29~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|21|28|5~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|k1|29~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|21|28|5~8_combout\ : std_logic;
SIGNAL \BancoRegistradores|sp|29~regout\ : std_logic;
SIGNAL \BancoRegistradores|s1|29~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|21|28|5~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|21|28|5~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|gp|29~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|gp|29~regout\ : std_logic;
SIGNAL \BancoRegistradores|t8|29~regout\ : std_logic;
SIGNAL \BancoRegistradores|s0|29~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|21|28|5~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|21|28|5~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|21|28|5~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|fp|29~regout\ : std_logic;
SIGNAL \BancoRegistradores|s2|29~regout\ : std_logic;
SIGNAL \BancoRegistradores|s6|29~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|21|28|5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|21|28|5~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|21|28|5~9_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|21|28|18~combout\ : std_logic;
SIGNAL \BancoRegistradores|v0|28~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|v0|28~regout\ : std_logic;
SIGNAL \BancoRegistradores|v1|28~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|v1|28~regout\ : std_logic;
SIGNAL \BancoRegistradores|a2|28~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|a2|28~regout\ : std_logic;
SIGNAL \BancoRegistradores|a3|28~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|a3|28~regout\ : std_logic;
SIGNAL \BancoRegistradores|a0|28~regout\ : std_logic;
SIGNAL \BancoRegistradores|a1|28~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|21|29|5~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|21|29|5~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|at|28~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|28|23|21|29|18~combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|21|29|5~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|21|29|5~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|t1|28~regout\ : std_logic;
SIGNAL \BancoRegistradores|t0|28~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|21|29|5~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|t3|28~regout\ : std_logic;
SIGNAL \BancoRegistradores|t2|28~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|21|29|5~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|21|29|6~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|21|29|6~1_combout\ : std_logic;
SIGNAL \23|137~combout\ : std_logic;
SIGNAL \ULA|138|50~combout\ : std_logic;
SIGNAL \23|141~combout\ : std_logic;
SIGNAL \ULA|137|50~combout\ : std_logic;
SIGNAL \BancoRegistradores|gp|27~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|gp|27~regout\ : std_logic;
SIGNAL \BancoRegistradores|s0|27~regout\ : std_logic;
SIGNAL \BancoRegistradores|t8|27~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|t8|27~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|21|25|5~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|s4|27~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|21|25|5~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|21|25|5~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|k0|27~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|k0|27~regout\ : std_logic;
SIGNAL \BancoRegistradores|fp|27~regout\ : std_logic;
SIGNAL \BancoRegistradores|s6|27~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|21|25|5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|21|25|5~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|21|25|5~9_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|21|25|18~combout\ : std_logic;
SIGNAL \23|140~combout\ : std_logic;
SIGNAL \ULA|136|50~combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|28|23|21|24|18~combout\ : std_logic;
SIGNAL \BancoRegistradores|a3|26~regout\ : std_logic;
SIGNAL \BancoRegistradores|a1|26~regout\ : std_logic;
SIGNAL \BancoRegistradores|a0|26~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|21|24|5~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|21|24|5~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|21|24|5~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|v0|26~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|21|24|5~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|t7|26~regout\ : std_logic;
SIGNAL \BancoRegistradores|t6|26~regout\ : std_logic;
SIGNAL \BancoRegistradores|t4|26~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|21|24|5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|t5|26~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|21|24|5~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|t0|26~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|21|24|5~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|21|24|5~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|21|24|6~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|21|24|6~1_combout\ : std_logic;
SIGNAL \23|139~combout\ : std_logic;
SIGNAL \ULA|135|50~combout\ : std_logic;
SIGNAL \BancoRegistradores|s3|25~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|21|23|5~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|k1|25~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|21|23|5~8_combout\ : std_logic;
SIGNAL \BancoRegistradores|k0|25~regout\ : std_logic;
SIGNAL \BancoRegistradores|s6|25~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|s6|25~regout\ : std_logic;
SIGNAL \BancoRegistradores|s2|25~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|21|23|5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|21|23|5~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|21|23|5~9_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|21|23|18~combout\ : std_logic;
SIGNAL \23|138~combout\ : std_logic;
SIGNAL \BancoRegistradores|t7|24~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|t7|24~regout\ : std_logic;
SIGNAL \BancoRegistradores|t6|24~regout\ : std_logic;
SIGNAL \BancoRegistradores|t4|24~regout\ : std_logic;
SIGNAL \BancoRegistradores|t5|24~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|20|5~17_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|20|5~18_combout\ : std_logic;
SIGNAL \BancoRegistradores|v1|24~regout\ : std_logic;
SIGNAL \BancoRegistradores|v0|24~regout\ : std_logic;
SIGNAL \BancoRegistradores|at|24~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|18|28|23|21|20|18~combout\ : std_logic;
SIGNAL \BancoRegistradores|a2|24~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|a2|24~regout\ : std_logic;
SIGNAL \BancoRegistradores|a1|24~regout\ : std_logic;
SIGNAL \BancoRegistradores|a0|24~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|20|5~12_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|20|5~13_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|20|5~14_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|20|5~15_combout\ : std_logic;
SIGNAL \BancoRegistradores|ra|24~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|ra|24~regout\ : std_logic;
SIGNAL \BancoRegistradores|k1|24~regout\ : std_logic;
SIGNAL \BancoRegistradores|s3|24~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|s3|24~regout\ : std_logic;
SIGNAL \BancoRegistradores|s7|24~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|20|5~9_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|20|5~10_combout\ : std_logic;
SIGNAL \BancoRegistradores|fp|24~regout\ : std_logic;
SIGNAL \BancoRegistradores|s2|24~regout\ : std_logic;
SIGNAL \BancoRegistradores|s6|24~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|20|5~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|k0|24~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|20|5~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|gp|24~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|gp|24~regout\ : std_logic;
SIGNAL \BancoRegistradores|s4|24~regout\ : std_logic;
SIGNAL \BancoRegistradores|s0|24~regout\ : std_logic;
SIGNAL \BancoRegistradores|t8|24~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|20|5~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|20|5~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|sp|24~regout\ : std_logic;
SIGNAL \BancoRegistradores|s5|24~regout\ : std_logic;
SIGNAL \BancoRegistradores|s1|24~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|s1|24~regout\ : std_logic;
SIGNAL \BancoRegistradores|t9|24~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|20|5~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|20|5~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|20|5~8_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|20|5~11_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|20|5~16_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|20|5~19_combout\ : std_logic;
SIGNAL \ULA|134|50~combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|20|26|5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|ra|23~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|ra|23~regout\ : std_logic;
SIGNAL \BancoRegistradores|k1|23~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|k1|23~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|26|5~8_combout\ : std_logic;
SIGNAL \BancoRegistradores|s5|23~regout\ : std_logic;
SIGNAL \BancoRegistradores|sp|23~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|sp|23~regout\ : std_logic;
SIGNAL \BancoRegistradores|t9|23~regout\ : std_logic;
SIGNAL \BancoRegistradores|s1|23~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|s1|23~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|26|5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|26|5~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|gp|23~regout\ : std_logic;
SIGNAL \BancoRegistradores|s4|23~regout\ : std_logic;
SIGNAL \BancoRegistradores|s0|23~regout\ : std_logic;
SIGNAL \BancoRegistradores|t8|23~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|26|5~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|26|5~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|fp|23~regout\ : std_logic;
SIGNAL \BancoRegistradores|s2|23~regout\ : std_logic;
SIGNAL \BancoRegistradores|s6|23~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|26|5~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|26|5~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|26|5~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|26|5~9_combout\ : std_logic;
SIGNAL \BancoRegistradores|t6|23~regout\ : std_logic;
SIGNAL \BancoRegistradores|t5|23~regout\ : std_logic;
SIGNAL \BancoRegistradores|t4|23~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|26|5~17_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|26|5~18_combout\ : std_logic;
SIGNAL \BancoRegistradores|t0|23~regout\ : std_logic;
SIGNAL \BancoRegistradores|t1|23~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|26|5~10_combout\ : std_logic;
SIGNAL \BancoRegistradores|t2|23~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|26|5~11_combout\ : std_logic;
SIGNAL \BancoRegistradores|v0|23~regout\ : std_logic;
SIGNAL \BancoRegistradores|at|23~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|18|28|23|20|26|18~combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|26|5~14_combout\ : std_logic;
SIGNAL \BancoRegistradores|a2|23~regout\ : std_logic;
SIGNAL \BancoRegistradores|a3|23~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|a3|23~regout\ : std_logic;
SIGNAL \BancoRegistradores|a0|23~regout\ : std_logic;
SIGNAL \BancoRegistradores|a1|23~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|26|5~12_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|26|5~13_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|26|5~15_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|26|5~16_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|26|5~19_combout\ : std_logic;
SIGNAL \177|20|26|6~combout\ : std_logic;
SIGNAL \ULA|132|48|20|5~0_combout\ : std_logic;
SIGNAL \ULA|132|48|21|5~1_combout\ : std_logic;
SIGNAL \ULA|132|50~combout\ : std_logic;
SIGNAL \BancoRegistradores|sp|22~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|sp|22~regout\ : std_logic;
SIGNAL \BancoRegistradores|s1|22~regout\ : std_logic;
SIGNAL \BancoRegistradores|t9|22~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|20|27|5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|20|27|5~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|fp|22~regout\ : std_logic;
SIGNAL \BancoRegistradores|s2|22~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|20|27|5~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|20|27|5~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|s4|22~regout\ : std_logic;
SIGNAL \BancoRegistradores|s0|22~regout\ : std_logic;
SIGNAL \BancoRegistradores|t8|22~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|20|27|5~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|gp|22~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|20|27|5~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|20|27|5~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|20|27|5~9_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|20|27|5~2_combout\ : std_logic;
SIGNAL \23|145~combout\ : std_logic;
SIGNAL \177|20|27|18~combout\ : std_logic;
SIGNAL \ULA|131|48|20|5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|t5|01~regout\ : std_logic;
SIGNAL \BancoRegistradores|t6|01~regout\ : std_logic;
SIGNAL \BancoRegistradores|t4|01~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|23|5~17_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|23|5~18_combout\ : std_logic;
SIGNAL \BancoRegistradores|sp|01~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|sp|01~regout\ : std_logic;
SIGNAL \BancoRegistradores|t9|01~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|23|5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|s5|01~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|23|5~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|fp|01~regout\ : std_logic;
SIGNAL \BancoRegistradores|k0|01~regout\ : std_logic;
SIGNAL \BancoRegistradores|s2|01~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|23|5~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|23|5~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|s4|01~regout\ : std_logic;
SIGNAL \BancoRegistradores|gp|01~regout\ : std_logic;
SIGNAL \BancoRegistradores|s0|01~regout\ : std_logic;
SIGNAL \BancoRegistradores|t8|01~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|23|5~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|23|5~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|23|5~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|23|5~9_combout\ : std_logic;
SIGNAL \BancoRegistradores|t2|01~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|t2|01~regout\ : std_logic;
SIGNAL \BancoRegistradores|t3|01~regout\ : std_logic;
SIGNAL \BancoRegistradores|t0|01~regout\ : std_logic;
SIGNAL \BancoRegistradores|t1|01~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|t1|01~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|23|5~10_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|23|5~11_combout\ : std_logic;
SIGNAL \BancoRegistradores|v0|01~regout\ : std_logic;
SIGNAL \BancoRegistradores|at|01~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|at|01~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|18|28|23|18|23|18~combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|23|5~14_combout\ : std_logic;
SIGNAL \BancoRegistradores|v1|01~regout\ : std_logic;
SIGNAL \BancoRegistradores|a3|01~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|a3|01~regout\ : std_logic;
SIGNAL \BancoRegistradores|a1|01~regout\ : std_logic;
SIGNAL \BancoRegistradores|a0|01~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|23|5~12_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|23|5~13_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|23|5~15_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|23|5~16_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|23|5~19_combout\ : std_logic;
SIGNAL \177|19|26|6~combout\ : std_logic;
SIGNAL \BancoRegistradores|ra|15~regout\ : std_logic;
SIGNAL \BancoRegistradores|k1|15~regout\ : std_logic;
SIGNAL \BancoRegistradores|s3|15~regout\ : std_logic;
SIGNAL \BancoRegistradores|s7|15~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|19|26|5~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|19|26|5~8_combout\ : std_logic;
SIGNAL \BancoRegistradores|k0|15~regout\ : std_logic;
SIGNAL \BancoRegistradores|fp|15~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|19|26|5~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|sp|15~regout\ : std_logic;
SIGNAL \BancoRegistradores|s1|15~regout\ : std_logic;
SIGNAL \BancoRegistradores|t9|15~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|19|26|5~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|19|26|5~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|19|26|5~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|19|26|5~9_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|19|26|5~0_combout\ : std_logic;
SIGNAL \23|164~combout\ : std_logic;
SIGNAL \177|19|26|18~combout\ : std_logic;
SIGNAL \ULA|92|48|20|5~0_combout\ : std_logic;
SIGNAL \23|165~combout\ : std_logic;
SIGNAL \ULA|93|50~combout\ : std_logic;
SIGNAL \BancoRegistradores|v0|14~regout\ : std_logic;
SIGNAL \BancoRegistradores|v1|14~regout\ : std_logic;
SIGNAL \BancoRegistradores|at|14~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|28|23|19|27|18~combout\ : std_logic;
SIGNAL \BancoRegistradores|a3|14~regout\ : std_logic;
SIGNAL \BancoRegistradores|a2|14~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|19|27|5~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|19|27|5~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|19|27|5~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|19|27|5~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|t1|14~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|19|27|5~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|t3|14~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|19|27|5~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|t7|14~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|t7|14~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|19|27|5~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|19|27|6~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|19|27|6~1_combout\ : std_logic;
SIGNAL \23|167~combout\ : std_logic;
SIGNAL \ULA|94|50~combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|19|28|18~combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|19|29|18~combout\ : std_logic;
SIGNAL \ULA|95|53|38~0_combout\ : std_logic;
SIGNAL \ULA|94|53|38~0_combout\ : std_logic;
SIGNAL \ULA|93|53|38~0_combout\ : std_logic;
SIGNAL \ULA|92|50~combout\ : std_logic;
SIGNAL \ULA|92|48|21|5~0_combout\ : std_logic;
SIGNAL \ULA|92|48|21|5~1_combout\ : std_logic;
SIGNAL \33|19|26|5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|t4|15~regout\ : std_logic;
SIGNAL \BancoRegistradores|t6|15~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|26|5~17_combout\ : std_logic;
SIGNAL \BancoRegistradores|t7|15~regout\ : std_logic;
SIGNAL \BancoRegistradores|t5|15~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|26|5~18_combout\ : std_logic;
SIGNAL \BancoRegistradores|t3|15~regout\ : std_logic;
SIGNAL \BancoRegistradores|t0|15~regout\ : std_logic;
SIGNAL \BancoRegistradores|t1|15~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|26|5~10_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|26|5~11_combout\ : std_logic;
SIGNAL \BancoRegistradores|v1|15~regout\ : std_logic;
SIGNAL \BancoRegistradores|at|15~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|18|28|23|19|26|18~combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|26|5~14_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|26|5~15_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|26|5~16_combout\ : std_logic;
SIGNAL \BancoRegistradores|s5|15~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|26|5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|26|5~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|26|5~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|26|5~8_combout\ : std_logic;
SIGNAL \BancoRegistradores|gp|15~regout\ : std_logic;
SIGNAL \BancoRegistradores|s4|15~regout\ : std_logic;
SIGNAL \BancoRegistradores|s0|15~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|26|5~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|26|5~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|s2|15~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|s2|15~regout\ : std_logic;
SIGNAL \BancoRegistradores|s6|15~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|s6|15~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|26|5~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|26|5~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|26|5~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|26|5~9_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|26|5~19_combout\ : std_logic;
SIGNAL \BancoRegistradores|s4|16~regout\ : std_logic;
SIGNAL \BancoRegistradores|gp|16~regout\ : std_logic;
SIGNAL \BancoRegistradores|t8|16~regout\ : std_logic;
SIGNAL \BancoRegistradores|s0|16~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|20|20|5~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|20|20|5~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|20|20|5~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|sp|16~regout\ : std_logic;
SIGNAL \BancoRegistradores|t9|16~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|20|20|5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|20|20|5~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|20|20|5~9_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|20|20|5~2_combout\ : std_logic;
SIGNAL \177|20|20|6~combout\ : std_logic;
SIGNAL \ULA|125|48|20|5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|v0|15~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|28|23|19|26|18~combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|19|26|5~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|a2|15~regout\ : std_logic;
SIGNAL \BancoRegistradores|a3|15~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|a3|15~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|19|26|5~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|19|26|5~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|19|26|5~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|t2|15~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|19|26|5~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|19|26|6~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|19|26|6~1_combout\ : std_logic;
SIGNAL \ULA|92|53|38~0_combout\ : std_logic;
SIGNAL \23|146~combout\ : std_logic;
SIGNAL \ULA|125|50~combout\ : std_logic;
SIGNAL \ULA|125|48|21|5~0_combout\ : std_logic;
SIGNAL \ULA|125|48|21|5~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|t7|21~regout\ : std_logic;
SIGNAL \BancoRegistradores|t4|21~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|28|5~17_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|28|5~18_combout\ : std_logic;
SIGNAL \BancoRegistradores|t3|21~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|t3|21~regout\ : std_logic;
SIGNAL \BancoRegistradores|t2|21~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|t2|21~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|28|5~11_combout\ : std_logic;
SIGNAL \BancoRegistradores|v1|21~regout\ : std_logic;
SIGNAL \BancoRegistradores|a2|21~regout\ : std_logic;
SIGNAL \BancoRegistradores|a0|21~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|a0|21~regout\ : std_logic;
SIGNAL \BancoRegistradores|a1|21~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|28|5~12_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|28|5~13_combout\ : std_logic;
SIGNAL \BancoRegistradores|at|21~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|18|28|23|20|28|18~combout\ : std_logic;
SIGNAL \BancoRegistradores|v0|21~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|28|5~14_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|28|5~15_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|28|5~16_combout\ : std_logic;
SIGNAL \BancoRegistradores|s5|21~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|s5|21~regout\ : std_logic;
SIGNAL \BancoRegistradores|sp|21~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|sp|21~regout\ : std_logic;
SIGNAL \BancoRegistradores|t9|21~regout\ : std_logic;
SIGNAL \BancoRegistradores|s1|21~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|28|5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|28|5~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|ra|21~regout\ : std_logic;
SIGNAL \BancoRegistradores|k1|21~regout\ : std_logic;
SIGNAL \BancoRegistradores|s7|21~regout\ : std_logic;
SIGNAL \BancoRegistradores|s3|21~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|s3|21~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|28|5~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|28|5~8_combout\ : std_logic;
SIGNAL \BancoRegistradores|fp|21~regout\ : std_logic;
SIGNAL \BancoRegistradores|s2|21~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|28|5~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|28|5~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|s4|21~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|s4|21~regout\ : std_logic;
SIGNAL \BancoRegistradores|gp|21~regout\ : std_logic;
SIGNAL \BancoRegistradores|s0|21~regout\ : std_logic;
SIGNAL \BancoRegistradores|t8|21~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|t8|21~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|28|5~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|28|5~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|28|5~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|28|5~9_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|28|5~19_combout\ : std_logic;
SIGNAL \BancoRegistradores|t2|22~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|t2|22~regout\ : std_logic;
SIGNAL \BancoRegistradores|t0|22~regout\ : std_logic;
SIGNAL \BancoRegistradores|t1|22~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|27|5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|27|5~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|at|22~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|at|22~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|18|28|23|20|27|18~combout\ : std_logic;
SIGNAL \BancoRegistradores|a2|22~regout\ : std_logic;
SIGNAL \BancoRegistradores|a0|22~regout\ : std_logic;
SIGNAL \BancoRegistradores|a1|22~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|27|5~12_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|27|5~13_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|27|5~14_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|27|5~15_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|27|5~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|27|5~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|27|5~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|s5|22~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|27|5~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|27|5~8_combout\ : std_logic;
SIGNAL \BancoRegistradores|s6|22~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|s6|22~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|27|5~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|27|5~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|27|5~11_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|27|5~16_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|27|5~19_combout\ : std_logic;
SIGNAL \23|143~combout\ : std_logic;
SIGNAL \177|20|29|18~combout\ : std_logic;
SIGNAL \177|20|29|6~combout\ : std_logic;
SIGNAL \ULA|129|48|20|5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|v1|20~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|v1|20~regout\ : std_logic;
SIGNAL \BancoRegistradores|a3|20~regout\ : std_logic;
SIGNAL \BancoRegistradores|a1|20~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|20|29|5~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|at|20~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|28|23|20|29|18~combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|20|29|5~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|20|29|5~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|t3|20~regout\ : std_logic;
SIGNAL \BancoRegistradores|t2|20~regout\ : std_logic;
SIGNAL \BancoRegistradores|t0|20~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|20|29|5~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|20|29|5~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|20|29|6~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|20|29|6~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|ra|20~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|ra|20~regout\ : std_logic;
SIGNAL \BancoRegistradores|k1|20~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|k1|20~regout\ : std_logic;
SIGNAL \BancoRegistradores|s7|20~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|s7|20~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|20|29|5~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|20|29|5~8_combout\ : std_logic;
SIGNAL \BancoRegistradores|s5|20~regout\ : std_logic;
SIGNAL \BancoRegistradores|sp|20~regout\ : std_logic;
SIGNAL \BancoRegistradores|t9|20~regout\ : std_logic;
SIGNAL \BancoRegistradores|s1|20~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|20|29|5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|20|29|5~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|20|29|5~9_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|20|29|5~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|k1|19~regout\ : std_logic;
SIGNAL \BancoRegistradores|ra|19~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|20|25|5~8_combout\ : std_logic;
SIGNAL \BancoRegistradores|gp|19~regout\ : std_logic;
SIGNAL \BancoRegistradores|s4|19~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|s4|19~regout\ : std_logic;
SIGNAL \BancoRegistradores|s0|19~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|s0|19~regout\ : std_logic;
SIGNAL \BancoRegistradores|t8|19~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|20|25|5~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|20|25|5~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|20|25|5~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|20|25|5~9_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|20|25|18~combout\ : std_logic;
SIGNAL \ULA|128|50~combout\ : std_logic;
SIGNAL \BancoRegistradores|sp|18~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|sp|18~regout\ : std_logic;
SIGNAL \BancoRegistradores|s5|18~regout\ : std_logic;
SIGNAL \BancoRegistradores|t9|18~regout\ : std_logic;
SIGNAL \BancoRegistradores|s1|18~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|s1|18~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|20|24|5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|20|24|5~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|k0|18~regout\ : std_logic;
SIGNAL \BancoRegistradores|fp|18~regout\ : std_logic;
SIGNAL \BancoRegistradores|s2|18~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|20|24|5~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|20|24|5~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|gp|18~regout\ : std_logic;
SIGNAL \BancoRegistradores|s4|18~regout\ : std_logic;
SIGNAL \BancoRegistradores|s0|18~regout\ : std_logic;
SIGNAL \BancoRegistradores|t8|18~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|20|24|5~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|20|24|5~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|20|24|5~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|s3|18~regout\ : std_logic;
SIGNAL \BancoRegistradores|s7|18~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|20|24|5~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|k1|18~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|k1|18~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|20|24|5~8_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|20|24|5~9_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|20|24|18~combout\ : std_logic;
SIGNAL \23|148~combout\ : std_logic;
SIGNAL \ULA|127|50~combout\ : std_logic;
SIGNAL \23|147~combout\ : std_logic;
SIGNAL \ULA|126|50~combout\ : std_logic;
SIGNAL \BancoRegistradores|t6|17~regout\ : std_logic;
SIGNAL \BancoRegistradores|t4|17~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|20|23|5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|t5|17~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|20|23|5~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|t1|17~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|20|23|5~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|t3|17~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|20|23|5~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|20|23|6~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|a2|17~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|a2|17~regout\ : std_logic;
SIGNAL \BancoRegistradores|a3|17~regout\ : std_logic;
SIGNAL \BancoRegistradores|a0|17~regout\ : std_logic;
SIGNAL \BancoRegistradores|a1|17~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|a1|17~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|20|23|5~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|20|23|5~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|v1|17~regout\ : std_logic;
SIGNAL \BancoRegistradores|v0|17~regout\ : std_logic;
SIGNAL \BancoRegistradores|at|17~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|28|23|20|23|18~combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|20|23|5~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|20|23|5~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|20|23|6~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|20|20|18~combout\ : std_logic;
SIGNAL \ULA|125|53|38~0_combout\ : std_logic;
SIGNAL \ULA|126|53|38~0_combout\ : std_logic;
SIGNAL \ULA|127|53|38~0_combout\ : std_logic;
SIGNAL \ULA|128|53|38~0_combout\ : std_logic;
SIGNAL \ULA|129|48|21|5~0_combout\ : std_logic;
SIGNAL \ULA|129|48|21|5~1_combout\ : std_logic;
SIGNAL \33|20|29|5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|t7|20~regout\ : std_logic;
SIGNAL \BancoRegistradores|t4|20~regout\ : std_logic;
SIGNAL \BancoRegistradores|t5|20~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|29|5~17_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|29|5~18_combout\ : std_logic;
SIGNAL \BancoRegistradores|gp|20~regout\ : std_logic;
SIGNAL \BancoRegistradores|s4|20~regout\ : std_logic;
SIGNAL \BancoRegistradores|t8|20~regout\ : std_logic;
SIGNAL \BancoRegistradores|s0|20~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|29|5~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|29|5~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|29|5~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|29|5~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|29|5~8_combout\ : std_logic;
SIGNAL \BancoRegistradores|fp|20~regout\ : std_logic;
SIGNAL \BancoRegistradores|s6|20~regout\ : std_logic;
SIGNAL \BancoRegistradores|s2|20~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|29|5~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|29|5~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|29|5~11_combout\ : std_logic;
SIGNAL \BancoRegistradores|v0|20~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|v0|20~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|18|28|23|20|29|18~combout\ : std_logic;
SIGNAL \BancoRegistradores|a2|20~regout\ : std_logic;
SIGNAL \BancoRegistradores|a0|20~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|29|5~12_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|29|5~13_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|29|5~14_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|29|5~15_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|29|5~16_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|29|5~19_combout\ : std_logic;
SIGNAL \23|149~combout\ : std_logic;
SIGNAL \177|20|25|18~combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|20|25|5~0_combout\ : std_logic;
SIGNAL \177|20|25|6~combout\ : std_logic;
SIGNAL \ULA|128|48|20|5~0_combout\ : std_logic;
SIGNAL \ULA|128|48|21|5~0_combout\ : std_logic;
SIGNAL \ULA|128|48|21|5~1_combout\ : std_logic;
SIGNAL \33|20|25|5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|t5|19~regout\ : std_logic;
SIGNAL \BancoRegistradores|t6|19~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|25|5~17_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|25|5~18_combout\ : std_logic;
SIGNAL \BancoRegistradores|t3|19~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|t3|19~regout\ : std_logic;
SIGNAL \BancoRegistradores|t2|19~regout\ : std_logic;
SIGNAL \BancoRegistradores|t0|19~regout\ : std_logic;
SIGNAL \BancoRegistradores|t1|19~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|25|5~10_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|25|5~11_combout\ : std_logic;
SIGNAL \BancoRegistradores|v1|19~regout\ : std_logic;
SIGNAL \BancoRegistradores|a3|19~regout\ : std_logic;
SIGNAL \BancoRegistradores|a1|19~regout\ : std_logic;
SIGNAL \BancoRegistradores|a0|19~regout\ : std_logic;
SIGNAL \BancoRegistradores|a2|19~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|a2|19~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|25|5~12_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|25|5~13_combout\ : std_logic;
SIGNAL \BancoRegistradores|v0|19~regout\ : std_logic;
SIGNAL \BancoRegistradores|at|19~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|18|28|23|20|25|18~combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|25|5~14_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|25|5~15_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|25|5~16_combout\ : std_logic;
SIGNAL \BancoRegistradores|s3|19~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|s3|19~regout\ : std_logic;
SIGNAL \BancoRegistradores|s7|19~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|25|5~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|25|5~8_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|25|5~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|25|5~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|k0|19~regout\ : std_logic;
SIGNAL \BancoRegistradores|fp|19~regout\ : std_logic;
SIGNAL \BancoRegistradores|s2|19~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|s2|19~regout\ : std_logic;
SIGNAL \BancoRegistradores|s6|19~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|25|5~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|25|5~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|25|5~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|25|5~9_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|25|5~19_combout\ : std_logic;
SIGNAL \BancoRegistradores|at|18~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|28|23|20|24|18~combout\ : std_logic;
SIGNAL \BancoRegistradores|a1|18~regout\ : std_logic;
SIGNAL \BancoRegistradores|a3|18~regout\ : std_logic;
SIGNAL \BancoRegistradores|a2|18~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|a2|18~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|20|24|5~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|20|24|5~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|20|24|5~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|v1|18~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|20|24|5~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|t6|18~regout\ : std_logic;
SIGNAL \BancoRegistradores|t4|18~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|20|24|5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|t5|18~regout\ : std_logic;
SIGNAL \BancoRegistradores|t7|18~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|20|24|5~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|t0|18~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|20|24|5~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|t3|18~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|20|24|5~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|20|24|6~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|20|24|6~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|20|24|5~2_combout\ : std_logic;
SIGNAL \177|20|24|6~combout\ : std_logic;
SIGNAL \ULA|127|48|20|5~0_combout\ : std_logic;
SIGNAL \ULA|127|48|21|5~0_combout\ : std_logic;
SIGNAL \ULA|127|48|21|5~1_combout\ : std_logic;
SIGNAL \33|20|24|5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|t1|18~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|24|5~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|a0|18~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|24|5~12_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|24|5~13_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|24|5~14_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|24|5~15_combout\ : std_logic;
SIGNAL \BancoRegistradores|ra|18~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|ra|18~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|24|5~9_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|24|5~10_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|24|5~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|24|5~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|24|5~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|24|5~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|24|5~8_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|24|5~11_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|24|5~16_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|24|5~19_combout\ : std_logic;
SIGNAL \177|20|23|18~combout\ : std_logic;
SIGNAL \177|20|23|6~combout\ : std_logic;
SIGNAL \ULA|126|48|20|5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|20|23|5~0_combout\ : std_logic;
SIGNAL \ULA|126|48|21|5~0_combout\ : std_logic;
SIGNAL \ULA|126|48|21|5~1_combout\ : std_logic;
SIGNAL \33|20|23|5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|t7|17~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|23|5~18_combout\ : std_logic;
SIGNAL \BancoRegistradores|t2|17~regout\ : std_logic;
SIGNAL \BancoRegistradores|t0|17~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|23|5~10_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|23|5~11_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|23|5~12_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|23|5~13_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|23|5~15_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|23|5~16_combout\ : std_logic;
SIGNAL \BancoRegistradores|sp|17~regout\ : std_logic;
SIGNAL \BancoRegistradores|s5|17~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|23|5~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|s0|17~regout\ : std_logic;
SIGNAL \BancoRegistradores|t8|17~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|23|5~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|gp|17~regout\ : std_logic;
SIGNAL \BancoRegistradores|s4|17~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|23|5~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|k0|17~regout\ : std_logic;
SIGNAL \BancoRegistradores|fp|17~regout\ : std_logic;
SIGNAL \BancoRegistradores|s2|17~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|s2|17~regout\ : std_logic;
SIGNAL \BancoRegistradores|s6|17~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|s6|17~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|23|5~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|23|5~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|23|5~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|23|5~9_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|23|5~19_combout\ : std_logic;
SIGNAL \33|20|20|5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|t3|16~regout\ : std_logic;
SIGNAL \BancoRegistradores|t2|16~regout\ : std_logic;
SIGNAL \BancoRegistradores|t0|16~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|20|5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|t1|16~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|20|5~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|t4|16~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|20|5~17_combout\ : std_logic;
SIGNAL \BancoRegistradores|t7|16~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|20|5~18_combout\ : std_logic;
SIGNAL \BancoRegistradores|v0|16~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|v0|16~regout\ : std_logic;
SIGNAL \BancoRegistradores|v1|16~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|v1|16~regout\ : std_logic;
SIGNAL \BancoRegistradores|at|16~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|18|28|23|20|20|18~combout\ : std_logic;
SIGNAL \BancoRegistradores|a2|16~regout\ : std_logic;
SIGNAL \BancoRegistradores|a3|16~regout\ : std_logic;
SIGNAL \BancoRegistradores|a0|16~regout\ : std_logic;
SIGNAL \BancoRegistradores|a1|16~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|20|5~12_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|20|5~13_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|20|5~14_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|20|5~15_combout\ : std_logic;
SIGNAL \BancoRegistradores|k1|16~regout\ : std_logic;
SIGNAL \BancoRegistradores|ra|16~regout\ : std_logic;
SIGNAL \BancoRegistradores|s3|16~regout\ : std_logic;
SIGNAL \BancoRegistradores|s7|16~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|20|5~9_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|20|5~10_combout\ : std_logic;
SIGNAL \BancoRegistradores|fp|16~regout\ : std_logic;
SIGNAL \BancoRegistradores|s2|16~regout\ : std_logic;
SIGNAL \BancoRegistradores|s6|16~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|s6|16~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|20|5~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|20|5~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|20|5~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|20|5~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|s5|16~regout\ : std_logic;
SIGNAL \BancoRegistradores|s1|16~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|20|5~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|20|5~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|20|5~8_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|20|5~11_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|20|5~16_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|20|20|5~19_combout\ : std_logic;
SIGNAL \177|19|27|6~combout\ : std_logic;
SIGNAL \177|19|27|18~combout\ : std_logic;
SIGNAL \ULA|93|48|20|5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|k0|14~regout\ : std_logic;
SIGNAL \BancoRegistradores|fp|14~regout\ : std_logic;
SIGNAL \BancoRegistradores|s2|14~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|s2|14~regout\ : std_logic;
SIGNAL \BancoRegistradores|s6|14~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|19|27|5~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|19|27|5~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|19|27|5~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|sp|14~regout\ : std_logic;
SIGNAL \BancoRegistradores|s1|14~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|s1|14~regout\ : std_logic;
SIGNAL \BancoRegistradores|t9|14~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|19|27|5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|19|27|5~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|19|27|5~9_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|19|27|5~2_combout\ : std_logic;
SIGNAL \ULA|93|48|21|5~0_combout\ : std_logic;
SIGNAL \ULA|93|48|21|5~1_combout\ : std_logic;
SIGNAL \33|19|27|5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|t5|14~regout\ : std_logic;
SIGNAL \BancoRegistradores|t4|14~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|t4|14~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|27|5~17_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|27|5~18_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|18|28|23|19|27|18~combout\ : std_logic;
SIGNAL \BancoRegistradores|a0|14~regout\ : std_logic;
SIGNAL \BancoRegistradores|a1|14~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|27|5~12_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|27|5~13_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|27|5~14_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|27|5~15_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|27|5~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|27|5~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|ra|14~regout\ : std_logic;
SIGNAL \BancoRegistradores|k1|14~regout\ : std_logic;
SIGNAL \BancoRegistradores|s3|14~regout\ : std_logic;
SIGNAL \BancoRegistradores|s7|14~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|27|5~9_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|27|5~10_combout\ : std_logic;
SIGNAL \BancoRegistradores|s4|14~regout\ : std_logic;
SIGNAL \BancoRegistradores|gp|14~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|27|5~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|s5|14~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|27|5~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|27|5~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|27|5~8_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|27|5~11_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|27|5~16_combout\ : std_logic;
SIGNAL \BancoRegistradores|t2|14~regout\ : std_logic;
SIGNAL \BancoRegistradores|t0|14~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|t0|14~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|27|5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|27|5~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|27|5~19_combout\ : std_logic;
SIGNAL \177|20|28|6~combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|28|23|20|28|18~combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|20|28|5~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|20|28|5~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|20|28|5~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|20|28|5~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|t1|21~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|20|28|5~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|20|28|5~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|20|28|6~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|20|28|6~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|20|28|5~0_combout\ : std_logic;
SIGNAL \ULA|130|48|20|5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|20|29|18~combout\ : std_logic;
SIGNAL \ULA|129|53|38~0_combout\ : std_logic;
SIGNAL \ULA|130|48|21|5~0_combout\ : std_logic;
SIGNAL \ULA|130|48|21|5~1_combout\ : std_logic;
SIGNAL \33|20|28|5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|s6|21~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|20|28|5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|k0|21~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|20|28|5~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|20|28|5~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|20|28|5~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|20|28|5~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|20|28|5~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|20|28|5~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|20|28|5~9_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|20|28|18~combout\ : std_logic;
SIGNAL \ULA|130|53|38~0_combout\ : std_logic;
SIGNAL \ULA|131|48|21|5~0_combout\ : std_logic;
SIGNAL \ULA|131|48|21|5~1_combout\ : std_logic;
SIGNAL \33|20|27|5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|v1|22~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|v1|22~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|28|23|20|27|18~combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|20|27|5~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|20|27|5~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|20|27|5~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|20|27|5~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|20|27|6~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|20|27|6~1_combout\ : std_logic;
SIGNAL \ULA|131|50~combout\ : std_logic;
SIGNAL \ULA|131|53|38~0_combout\ : std_logic;
SIGNAL \ULA|132|48|21|5~0_combout\ : std_logic;
SIGNAL \33|20|26|5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|v1|23~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|20|26|5~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|20|26|5~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|20|26|5~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|20|26|5~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|20|26|5~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|20|26|6~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|20|26|6~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|20|26|5~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|20|26|5~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|20|26|5~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|20|26|5~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|k0|23~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|20|26|5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|20|26|5~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|20|26|5~9_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|20|26|18~combout\ : std_logic;
SIGNAL \ULA|132|53|38~0_combout\ : std_logic;
SIGNAL \ULA|134|53|38~0_combout\ : std_logic;
SIGNAL \ULA|135|53|38~0_combout\ : std_logic;
SIGNAL \ULA|136|53|38~0_combout\ : std_logic;
SIGNAL \ULA|137|53|38~0_combout\ : std_logic;
SIGNAL \ULA|138|53|38~0_combout\ : std_logic;
SIGNAL \ULA|139|53|38~0_combout\ : std_logic;
SIGNAL \ULA|140|48|21|5~4_combout\ : std_logic;
SIGNAL \23|134~combout\ : std_logic;
SIGNAL \177|21|26|5~0_combout\ : std_logic;
SIGNAL \ULA|140|50~combout\ : std_logic;
SIGNAL \ULA|140|53|38~0_combout\ : std_logic;
SIGNAL \ULA|142|56|31~0_combout\ : std_logic;
SIGNAL \33|21|26|5~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|t3|31~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|t3|31~regout\ : std_logic;
SIGNAL \BancoRegistradores|t1|31~regout\ : std_logic;
SIGNAL \BancoRegistradores|t0|31~regout\ : std_logic;
SIGNAL \BancoRegistradores|t2|31~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|26|5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|26|5~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|fp|31~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|fp|31~regout\ : std_logic;
SIGNAL \BancoRegistradores|k0|31~regout\ : std_logic;
SIGNAL \BancoRegistradores|s2|31~regout\ : std_logic;
SIGNAL \BancoRegistradores|s6|31~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|s6|31~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|26|5~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|26|5~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|ra|31~regout\ : std_logic;
SIGNAL \BancoRegistradores|k1|31~regout\ : std_logic;
SIGNAL \BancoRegistradores|s3|31~regout\ : std_logic;
SIGNAL \BancoRegistradores|s7|31~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|26|5~9_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|26|5~10_combout\ : std_logic;
SIGNAL \BancoRegistradores|s4|31~regout\ : std_logic;
SIGNAL \BancoRegistradores|gp|31~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|26|5~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|s5|31~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|s5|31~regout\ : std_logic;
SIGNAL \BancoRegistradores|sp|31~regout\ : std_logic;
SIGNAL \BancoRegistradores|s1|31~regout\ : std_logic;
SIGNAL \BancoRegistradores|t9|31~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|t9|31~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|26|5~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|26|5~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|26|5~8_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|26|5~11_combout\ : std_logic;
SIGNAL \BancoRegistradores|v1|31~regout\ : std_logic;
SIGNAL \BancoRegistradores|v0|31~regout\ : std_logic;
SIGNAL \BancoRegistradores|at|31~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|18|28|23|21|26|18~combout\ : std_logic;
SIGNAL \BancoRegistradores|a0|31~regout\ : std_logic;
SIGNAL \BancoRegistradores|a1|31~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|26|5~12_combout\ : std_logic;
SIGNAL \BancoRegistradores|a2|31~regout\ : std_logic;
SIGNAL \BancoRegistradores|a3|31~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|26|5~13_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|26|5~14_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|26|5~15_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|26|5~16_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|26|5~19_combout\ : std_logic;
SIGNAL \33|21|27|5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|t2|30~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|t2|30~regout\ : std_logic;
SIGNAL \BancoRegistradores|t0|30~regout\ : std_logic;
SIGNAL \BancoRegistradores|t1|30~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|t1|30~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|27|5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|27|5~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|s2|30~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|s2|30~regout\ : std_logic;
SIGNAL \BancoRegistradores|s6|30~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|s6|30~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|27|5~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|27|5~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|t8|30~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|27|5~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|s4|30~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|s4|30~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|27|5~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|s1|30~regout\ : std_logic;
SIGNAL \BancoRegistradores|t9|30~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|t9|30~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|27|5~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|27|5~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|27|5~8_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|27|5~11_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|27|5~16_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|27|5~19_combout\ : std_logic;
SIGNAL \ULA|139|48|21|5~1_combout\ : std_logic;
SIGNAL \ULA|139|48|21|5~0_combout\ : std_logic;
SIGNAL \ULA|139|48|21|5~2_combout\ : std_logic;
SIGNAL \23|136~combout\ : std_logic;
SIGNAL \ULA|139|50~combout\ : std_logic;
SIGNAL \ULA|139|53|31~0_combout\ : std_logic;
SIGNAL \ULA|139|48|21|5~3_combout\ : std_logic;
SIGNAL \33|21|28|5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|t7|29~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|t7|29~regout\ : std_logic;
SIGNAL \BancoRegistradores|t6|29~regout\ : std_logic;
SIGNAL \BancoRegistradores|t5|29~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|t5|29~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|28|5~17_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|28|5~18_combout\ : std_logic;
SIGNAL \BancoRegistradores|v1|29~regout\ : std_logic;
SIGNAL \BancoRegistradores|a0|29~regout\ : std_logic;
SIGNAL \BancoRegistradores|a1|29~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|28|5~12_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|28|5~13_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|28|5~15_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|28|5~16_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|28|5~19_combout\ : std_logic;
SIGNAL \BancoRegistradores|s4|28~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|s4|28~regout\ : std_logic;
SIGNAL \BancoRegistradores|gp|28~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|21|29|5~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|21|29|5~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|s5|28~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|s5|28~regout\ : std_logic;
SIGNAL \BancoRegistradores|sp|28~regout\ : std_logic;
SIGNAL \BancoRegistradores|t9|28~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|t9|28~regout\ : std_logic;
SIGNAL \BancoRegistradores|s1|28~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|21|29|5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|21|29|5~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|ra|28~regout\ : std_logic;
SIGNAL \BancoRegistradores|k1|28~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|21|29|5~8_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|21|29|5~9_combout\ : std_logic;
SIGNAL \ULA|138|53|31~0_combout\ : std_logic;
SIGNAL \ULA|138|48|21|5~3_combout\ : std_logic;
SIGNAL \33|21|29|5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|t7|28~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|t7|28~regout\ : std_logic;
SIGNAL \BancoRegistradores|t6|28~regout\ : std_logic;
SIGNAL \BancoRegistradores|t4|28~regout\ : std_logic;
SIGNAL \BancoRegistradores|t5|28~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|t5|28~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|29|5~17_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|29|5~18_combout\ : std_logic;
SIGNAL \BancoRegistradores|k0|28~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|k0|28~regout\ : std_logic;
SIGNAL \BancoRegistradores|s2|28~regout\ : std_logic;
SIGNAL \BancoRegistradores|s6|28~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|s6|28~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|29|5~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|29|5~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|s3|28~regout\ : std_logic;
SIGNAL \BancoRegistradores|s7|28~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|29|5~9_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|29|5~10_combout\ : std_logic;
SIGNAL \BancoRegistradores|s0|28~regout\ : std_logic;
SIGNAL \BancoRegistradores|t8|28~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|t8|28~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|29|5~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|29|5~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|29|5~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|29|5~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|29|5~8_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|29|5~11_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|18|28|23|21|29|18~combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|29|5~12_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|29|5~13_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|29|5~14_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|29|5~15_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|29|5~16_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|29|5~19_combout\ : std_logic;
SIGNAL \177|21|25|6~combout\ : std_logic;
SIGNAL \177|21|25|18~combout\ : std_logic;
SIGNAL \ULA|137|48|20|5~0_combout\ : std_logic;
SIGNAL \ULA|137|48|21|5~0_combout\ : std_logic;
SIGNAL \ULA|137|48|21|5~1_combout\ : std_logic;
SIGNAL \33|21|25|5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|v1|27~regout\ : std_logic;
SIGNAL \BancoRegistradores|a3|27~regout\ : std_logic;
SIGNAL \BancoRegistradores|a2|27~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|a2|27~regout\ : std_logic;
SIGNAL \BancoRegistradores|a0|27~regout\ : std_logic;
SIGNAL \BancoRegistradores|a1|27~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|25|5~12_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|25|5~13_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|25|5~15_combout\ : std_logic;
SIGNAL \BancoRegistradores|t3|27~regout\ : std_logic;
SIGNAL \BancoRegistradores|t2|27~regout\ : std_logic;
SIGNAL \BancoRegistradores|t0|27~regout\ : std_logic;
SIGNAL \BancoRegistradores|t1|27~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|25|5~10_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|25|5~11_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|25|5~16_combout\ : std_logic;
SIGNAL \BancoRegistradores|t6|27~regout\ : std_logic;
SIGNAL \BancoRegistradores|t4|27~regout\ : std_logic;
SIGNAL \BancoRegistradores|t5|27~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|t5|27~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|25|5~17_combout\ : std_logic;
SIGNAL \BancoRegistradores|t7|27~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|t7|27~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|25|5~18_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|25|5~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|25|5~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|s2|27~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|s2|27~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|25|5~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|25|5~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|25|5~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|k1|27~regout\ : std_logic;
SIGNAL \BancoRegistradores|s3|27~regout\ : std_logic;
SIGNAL \BancoRegistradores|s7|27~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|25|5~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|25|5~8_combout\ : std_logic;
SIGNAL \BancoRegistradores|s5|27~regout\ : std_logic;
SIGNAL \BancoRegistradores|sp|27~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|sp|27~regout\ : std_logic;
SIGNAL \BancoRegistradores|t9|27~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|25|5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|25|5~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|25|5~9_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|25|5~19_combout\ : std_logic;
SIGNAL \177|21|24|18~combout\ : std_logic;
SIGNAL \177|21|24|6~combout\ : std_logic;
SIGNAL \ULA|136|48|20|5~0_combout\ : std_logic;
SIGNAL \ULA|136|48|21|5~0_combout\ : std_logic;
SIGNAL \ULA|136|48|21|5~1_combout\ : std_logic;
SIGNAL \33|21|24|5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|t2|26~regout\ : std_logic;
SIGNAL \BancoRegistradores|t1|26~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|t1|26~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|24|5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|24|5~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|k0|26~regout\ : std_logic;
SIGNAL \BancoRegistradores|fp|26~regout\ : std_logic;
SIGNAL \BancoRegistradores|s2|26~regout\ : std_logic;
SIGNAL \BancoRegistradores|s6|26~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|s6|26~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|24|5~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|24|5~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|s5|26~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|s5|26~regout\ : std_logic;
SIGNAL \BancoRegistradores|t9|26~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|t9|26~regout\ : std_logic;
SIGNAL \BancoRegistradores|s1|26~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|24|5~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|24|5~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|s0|26~regout\ : std_logic;
SIGNAL \BancoRegistradores|t8|26~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|24|5~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|s4|26~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|24|5~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|24|5~8_combout\ : std_logic;
SIGNAL \BancoRegistradores|k1|26~regout\ : std_logic;
SIGNAL \BancoRegistradores|s3|26~regout\ : std_logic;
SIGNAL \BancoRegistradores|s7|26~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|24|5~9_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|24|5~10_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|24|5~11_combout\ : std_logic;
SIGNAL \BancoRegistradores|v1|26~regout\ : std_logic;
SIGNAL \BancoRegistradores|at|26~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|18|28|23|21|24|18~combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|24|5~12_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|24|5~13_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|24|5~14_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|24|5~15_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|24|5~16_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|24|5~19_combout\ : std_logic;
SIGNAL \177|21|23|18~combout\ : std_logic;
SIGNAL \BancoRegistradores|t7|25~regout\ : std_logic;
SIGNAL \BancoRegistradores|t5|25~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|21|23|5~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|21|23|6~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|v1|25~regout\ : std_logic;
SIGNAL \BancoRegistradores|v0|25~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|28|23|21|23|18~combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|21|23|5~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|21|23|5~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|21|23|6~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|21|23|5~0_combout\ : std_logic;
SIGNAL \ULA|135|48|20|5~0_combout\ : std_logic;
SIGNAL \ULA|135|48|21|5~0_combout\ : std_logic;
SIGNAL \ULA|135|48|21|5~1_combout\ : std_logic;
SIGNAL \33|21|23|5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|t2|25~regout\ : std_logic;
SIGNAL \BancoRegistradores|t3|25~regout\ : std_logic;
SIGNAL \BancoRegistradores|t0|25~regout\ : std_logic;
SIGNAL \BancoRegistradores|t1|25~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|t1|25~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|23|5~10_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|23|5~11_combout\ : std_logic;
SIGNAL \BancoRegistradores|a3|25~regout\ : std_logic;
SIGNAL \BancoRegistradores|a2|25~regout\ : std_logic;
SIGNAL \BancoRegistradores|a0|25~regout\ : std_logic;
SIGNAL \BancoRegistradores|a1|25~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|23|5~12_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|23|5~13_combout\ : std_logic;
SIGNAL \BancoRegistradores|at|25~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|18|28|23|21|23|18~combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|23|5~14_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|23|5~15_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|23|5~16_combout\ : std_logic;
SIGNAL \BancoRegistradores|s5|25~regout\ : std_logic;
SIGNAL \BancoRegistradores|sp|25~regout\ : std_logic;
SIGNAL \BancoRegistradores|s1|25~regout\ : std_logic;
SIGNAL \BancoRegistradores|t9|25~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|23|5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|23|5~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|23|5~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|fp|25~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|fp|25~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|23|5~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|gp|25~regout\ : std_logic;
SIGNAL \BancoRegistradores|s0|25~regout\ : std_logic;
SIGNAL \BancoRegistradores|t8|25~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|t8|25~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|23|5~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|23|5~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|23|5~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|23|5~9_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|21|23|5~19_combout\ : std_logic;
SIGNAL \33|19|28|5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|t2|13~regout\ : std_logic;
SIGNAL \BancoRegistradores|t3|13~regout\ : std_logic;
SIGNAL \BancoRegistradores|t0|13~regout\ : std_logic;
SIGNAL \BancoRegistradores|t1|13~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|28|5~10_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|28|5~11_combout\ : std_logic;
SIGNAL \BancoRegistradores|v1|13~regout\ : std_logic;
SIGNAL \BancoRegistradores|at|13~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|at|13~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|18|28|23|19|28|18~combout\ : std_logic;
SIGNAL \BancoRegistradores|v0|13~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|v0|13~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|28|5~14_combout\ : std_logic;
SIGNAL \BancoRegistradores|a1|13~regout\ : std_logic;
SIGNAL \BancoRegistradores|a0|13~regout\ : std_logic;
SIGNAL \BancoRegistradores|a2|13~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|28|5~12_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|28|5~13_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|28|5~15_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|28|5~16_combout\ : std_logic;
SIGNAL \BancoRegistradores|t7|13~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|t7|13~regout\ : std_logic;
SIGNAL \BancoRegistradores|t6|13~regout\ : std_logic;
SIGNAL \BancoRegistradores|t4|13~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|28|5~17_combout\ : std_logic;
SIGNAL \BancoRegistradores|t5|13~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|t5|13~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|28|5~18_combout\ : std_logic;
SIGNAL \BancoRegistradores|s1|13~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|s1|13~regout\ : std_logic;
SIGNAL \BancoRegistradores|t9|13~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|t9|13~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|28|5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|s5|13~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|s5|13~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|28|5~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|fp|13~regout\ : std_logic;
SIGNAL \BancoRegistradores|s2|13~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|s2|13~regout\ : std_logic;
SIGNAL \BancoRegistradores|s6|13~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|28|5~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|28|5~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|gp|13~regout\ : std_logic;
SIGNAL \BancoRegistradores|s4|13~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|s4|13~regout\ : std_logic;
SIGNAL \BancoRegistradores|s0|13~regout\ : std_logic;
SIGNAL \BancoRegistradores|t8|13~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|t8|13~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|28|5~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|28|5~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|28|5~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|28|5~9_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|28|5~19_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|19|25|5~0_combout\ : std_logic;
SIGNAL \ULA|96|48|21|5~0_combout\ : std_logic;
SIGNAL \177|19|25|6~combout\ : std_logic;
SIGNAL \ULA|96|48|20|5~0_combout\ : std_logic;
SIGNAL \ULA|96|48|21|5~1_combout\ : std_logic;
SIGNAL \33|19|25|5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|t2|11~regout\ : std_logic;
SIGNAL \BancoRegistradores|t0|11~regout\ : std_logic;
SIGNAL \BancoRegistradores|t1|11~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|25|5~10_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|25|5~11_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|18|28|23|19|25|18~combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|25|5~14_combout\ : std_logic;
SIGNAL \BancoRegistradores|a0|11~regout\ : std_logic;
SIGNAL \BancoRegistradores|a2|11~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|25|5~12_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|25|5~13_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|25|5~15_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|25|5~16_combout\ : std_logic;
SIGNAL \BancoRegistradores|s5|11~regout\ : std_logic;
SIGNAL \BancoRegistradores|sp|11~regout\ : std_logic;
SIGNAL \BancoRegistradores|t9|11~regout\ : std_logic;
SIGNAL \BancoRegistradores|s1|11~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|s1|11~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|25|5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|25|5~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|s2|11~regout\ : std_logic;
SIGNAL \BancoRegistradores|s6|11~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|25|5~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|k0|11~regout\ : std_logic;
SIGNAL \BancoRegistradores|fp|11~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|25|5~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|s4|11~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|s4|11~regout\ : std_logic;
SIGNAL \BancoRegistradores|s0|11~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|s0|11~regout\ : std_logic;
SIGNAL \BancoRegistradores|t8|11~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|25|5~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|25|5~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|25|5~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|25|5~9_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|25|5~19_combout\ : std_logic;
SIGNAL \BancoRegistradores|t9|10~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|t9|10~regout\ : std_logic;
SIGNAL \BancoRegistradores|s1|10~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|s1|10~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|19|24|5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|s5|10~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|s5|10~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|19|24|5~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|gp|10~regout\ : std_logic;
SIGNAL \BancoRegistradores|t8|10~regout\ : std_logic;
SIGNAL \BancoRegistradores|s0|10~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|s0|10~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|19|24|5~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|19|24|5~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|19|24|5~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|19|24|5~9_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|19|24|5~2_combout\ : std_logic;
SIGNAL \177|19|24|18~combout\ : std_logic;
SIGNAL \ULA|97|48|20|5~0_combout\ : std_logic;
SIGNAL \ULA|97|48|21|5~0_combout\ : std_logic;
SIGNAL \ULA|97|48|21|5~1_combout\ : std_logic;
SIGNAL \33|19|24|5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|t0|10~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|24|5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|t1|10~regout\ : std_logic;
SIGNAL \BancoRegistradores|t3|10~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|24|5~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|24|5~17_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|24|5~18_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|18|28|23|19|24|18~combout\ : std_logic;
SIGNAL \BancoRegistradores|a3|10~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|a3|10~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|24|5~12_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|24|5~13_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|24|5~14_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|24|5~15_combout\ : std_logic;
SIGNAL \BancoRegistradores|k0|10~regout\ : std_logic;
SIGNAL \BancoRegistradores|fp|10~regout\ : std_logic;
SIGNAL \BancoRegistradores|s6|10~regout\ : std_logic;
SIGNAL \BancoRegistradores|s2|10~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|24|5~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|24|5~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|k1|10~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|k1|10~regout\ : std_logic;
SIGNAL \BancoRegistradores|s3|10~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|s3|10~regout\ : std_logic;
SIGNAL \BancoRegistradores|s7|10~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|s7|10~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|24|5~9_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|24|5~10_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|24|5~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|24|5~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|sp|10~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|sp|10~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|24|5~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|24|5~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|24|5~8_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|24|5~11_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|24|5~16_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|19|24|5~19_combout\ : std_logic;
SIGNAL \33|19|23|5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|gp|09~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|19|23|5~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|19|23|5~8_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|19|23|5~9_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|19|23|5~0_combout\ : std_logic;
SIGNAL \177|19|23|6~combout\ : std_logic;
SIGNAL \ULA|98|48|20|5~0_combout\ : std_logic;
SIGNAL \ULA|98|48|21|5~0_combout\ : std_logic;
SIGNAL \ULA|98|48|21|5~1_combout\ : std_logic;
SIGNAL \33|19|20|5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|t7|08~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|19|20|5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|19|20|5~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|19|20|5~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|19|20|5~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|19|20|6~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|28|23|19|20|18~combout\ : std_logic;
SIGNAL \BancoRegistradores|a1|08~regout\ : std_logic;
SIGNAL \BancoRegistradores|a0|08~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|19|20|5~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|19|20|5~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|19|20|5~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|19|20|5~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|19|20|6~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|19|20|5~2_combout\ : std_logic;
SIGNAL \ULA|99|48|20|5~0_combout\ : std_logic;
SIGNAL \ULA|99|48|21|5~0_combout\ : std_logic;
SIGNAL \ULA|99|48|21|5~1_combout\ : std_logic;
SIGNAL \33|18|26|5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|t5|07~regout\ : std_logic;
SIGNAL \BancoRegistradores|t7|07~regout\ : std_logic;
SIGNAL \BancoRegistradores|t6|07~regout\ : std_logic;
SIGNAL \BancoRegistradores|t4|07~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|26|5~21_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|26|5~22_combout\ : std_logic;
SIGNAL \BancoRegistradores|v1|07~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|26|5~18_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|26|5~16_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|26|5~17_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|26|5~19_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|26|5~14_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|26|5~15_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|26|5~20_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|26|5~23_combout\ : std_logic;
SIGNAL \177|18|26|6~combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|18|26|5~0_combout\ : std_logic;
SIGNAL \ULA|88|48|20|5~0_combout\ : std_logic;
SIGNAL \ULA|88|48|21|5~0_combout\ : std_logic;
SIGNAL \ULA|88|48|21|5~1_combout\ : std_logic;
SIGNAL \33|18|27|5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|t1|06~regout\ : std_logic;
SIGNAL \BancoRegistradores|t0|06~regout\ : std_logic;
SIGNAL \BancoRegistradores|t2|06~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|27|5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|t3|06~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|27|5~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|t6|06~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|t6|06~regout\ : std_logic;
SIGNAL \BancoRegistradores|t4|06~regout\ : std_logic;
SIGNAL \BancoRegistradores|t5|06~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|t5|06~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|27|5~17_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|27|5~18_combout\ : std_logic;
SIGNAL \BancoRegistradores|v0|06~regout\ : std_logic;
SIGNAL \BancoRegistradores|v1|06~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|v1|06~regout\ : std_logic;
SIGNAL \BancoRegistradores|at|06~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|18|28|23|18|27|18~combout\ : std_logic;
SIGNAL \BancoRegistradores|a3|06~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|a3|06~regout\ : std_logic;
SIGNAL \BancoRegistradores|a0|06~regout\ : std_logic;
SIGNAL \BancoRegistradores|a1|06~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|27|5~12_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|27|5~13_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|27|5~14_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|27|5~15_combout\ : std_logic;
SIGNAL \BancoRegistradores|s2|06~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|27|5~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|27|5~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|s0|06~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|s0|06~regout\ : std_logic;
SIGNAL \BancoRegistradores|t8|06~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|27|5~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|27|5~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|t9|06~regout\ : std_logic;
SIGNAL \BancoRegistradores|s1|06~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|27|5~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|27|5~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|27|5~8_combout\ : std_logic;
SIGNAL \BancoRegistradores|s3|06~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|27|5~9_combout\ : std_logic;
SIGNAL \BancoRegistradores|k1|06~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|27|5~10_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|27|5~11_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|27|5~16_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|27|5~19_combout\ : std_logic;
SIGNAL \ULA|89|50~combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|18|27|5~2_combout\ : std_logic;
SIGNAL \ULA|89|48|21|5~0_combout\ : std_logic;
SIGNAL \177|18|27|18~combout\ : std_logic;
SIGNAL \177|18|27|6~combout\ : std_logic;
SIGNAL \ULA|89|48|20|5~0_combout\ : std_logic;
SIGNAL \ULA|89|48|21|5~1_combout\ : std_logic;
SIGNAL \ULA|77|50~combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|21|26|5~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|k1|00~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|k1|00~regout\ : std_logic;
SIGNAL \BancoRegistradores|s7|00~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|s7|00~regout\ : std_logic;
SIGNAL \BancoRegistradores|s3|00~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|s3|00~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|18|20|5~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|18|20|5~8_combout\ : std_logic;
SIGNAL \BancoRegistradores|s6|00~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|18|20|5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|fp|00~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|fp|00~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|18|20|5~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|sp|00~regout\ : std_logic;
SIGNAL \BancoRegistradores|t9|00~regout\ : std_logic;
SIGNAL \BancoRegistradores|s1|00~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|18|20|5~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|18|20|5~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|gp|00~regout\ : std_logic;
SIGNAL \BancoRegistradores|s0|00~regout\ : std_logic;
SIGNAL \BancoRegistradores|t8|00~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|t8|00~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|18|20|5~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|18|20|5~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|18|20|5~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|18|20|5~9_combout\ : std_logic;
SIGNAL \BancoRegistradores|t2|00~regout\ : std_logic;
SIGNAL \BancoRegistradores|t3|00~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|t3|00~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|18|20|5~11_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|21|26|5~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|v1|00~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|v1|00~regout\ : std_logic;
SIGNAL \BancoRegistradores|a3|00~regout\ : std_logic;
SIGNAL \BancoRegistradores|a0|00~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|18|20|5~12_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|18|20|5~13_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|18|20|5~16_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|18|20|5~17_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|18|20|5~20_combout\ : std_logic;
SIGNAL \ULA|57|53|38~0_combout\ : std_logic;
SIGNAL \ULA|57|53|38~1_combout\ : std_logic;
SIGNAL \ULA|77|48|21|5~0_combout\ : std_logic;
SIGNAL \177|18|23|18~combout\ : std_logic;
SIGNAL \177|18|23|6~combout\ : std_logic;
SIGNAL \ULA|77|48|20|5~0_combout\ : std_logic;
SIGNAL \ULA|77|48|21|5~1_combout\ : std_logic;
SIGNAL \33|18|23|5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|a2|01~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|18|23|5~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|18|23|5~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|28|23|18|23|18~combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|18|23|5~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|18|23|5~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|t7|01~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|t7|01~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|18|23|5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|18|23|5~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|18|23|6~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|18|23|6~1_combout\ : std_logic;
SIGNAL \ULA|77|53|38~0_combout\ : std_logic;
SIGNAL \ULA|78|53|38~0_combout\ : std_logic;
SIGNAL \ULA|79|53|38~0_combout\ : std_logic;
SIGNAL \ULA|91|48|21|5~0_combout\ : std_logic;
SIGNAL \ULA|91|48|21|5~1_combout\ : std_logic;
SIGNAL \33|18|24|5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|v0|02~regout\ : std_logic;
SIGNAL \BancoRegistradores|at|02~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|28|23|18|24|18~combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|18|24|5~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|18|24|5~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|18|24|5~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|18|24|5~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|t3|02~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|18|24|5~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|t6|02~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|t6|02~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|18|24|5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|18|24|5~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|18|24|6~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|18|24|6~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|18|24|5~2_combout\ : std_logic;
SIGNAL \177|18|24|6~combout\ : std_logic;
SIGNAL \ULA|78|48|20|5~0_combout\ : std_logic;
SIGNAL \ULA|78|48|21|5~0_combout\ : std_logic;
SIGNAL \ULA|78|48|21|5~1_combout\ : std_logic;
SIGNAL \177|18|20|18~combout\ : std_logic;
SIGNAL \ULA|57|48|21|5~1_combout\ : std_logic;
SIGNAL \ULA|57|48|21|5~2_combout\ : std_logic;
SIGNAL \ULA|57|48|21|5~4_combout\ : std_logic;
SIGNAL \ULA|57|48|21|5~5_combout\ : std_logic;
SIGNAL \33|18|20|5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|ra|00~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|ra|00~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|20|5~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|20|5~8_combout\ : std_logic;
SIGNAL \BancoRegistradores|s5|00~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|20|5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|20|5~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|s2|00~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|20|5~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|20|5~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|20|5~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|20|5~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|20|5~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|20|5~9_combout\ : std_logic;
SIGNAL \BancoRegistradores|t0|00~regout\ : std_logic;
SIGNAL \BancoRegistradores|t1|00~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|t1|00~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|20|5~10_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|20|5~11_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|20|5~12_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|20|5~13_combout\ : std_logic;
SIGNAL \BancoRegistradores|at|00~regout\ : std_logic;
SIGNAL \BancoRegistradores|v0|00~regout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|20|5~14_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|20|5~15_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|20|5~16_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|20|5~17_combout\ : std_logic;
SIGNAL \BancoRegistradores|115|20|18|20|5~20_combout\ : std_logic;
SIGNAL \ULA|134|48|21|5~0_combout\ : std_logic;
SIGNAL \33|21|20|5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|a3|24~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|a3|24~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|21|20|5~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|21|20|5~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|28|23|21|20|18~combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|21|20|5~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|21|20|5~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|t3|24~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|t3|24~regout\ : std_logic;
SIGNAL \BancoRegistradores|t0|24~regout\ : std_logic;
SIGNAL \BancoRegistradores|t1|24~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|t1|24~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|21|20|5~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|21|20|5~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|21|20|5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|21|20|5~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|21|20|6~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|21|20|6~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|21|20|5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|21|20|5~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|21|20|5~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|21|20|5~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|21|20|5~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|21|20|5~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|21|20|5~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|21|20|5~9_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|21|20|5~2_combout\ : std_logic;
SIGNAL \177|21|20|6~combout\ : std_logic;
SIGNAL \ULA|134|48|20|5~0_combout\ : std_logic;
SIGNAL \36~0_combout\ : std_logic;
SIGNAL \36~1_combout\ : std_logic;
SIGNAL \36~5_combout\ : std_logic;
SIGNAL \35|19|20|5~3_combout\ : std_logic;
SIGNAL \23|155~combout\ : std_logic;
SIGNAL \26|162~combout\ : std_logic;
SIGNAL \18|152|40~combout\ : std_logic;
SIGNAL \26|154~combout\ : std_logic;
SIGNAL \27|151|38~0_combout\ : std_logic;
SIGNAL \27|154|38~0_combout\ : std_logic;
SIGNAL \36~11_combout\ : std_logic;
SIGNAL \35|18|26|5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|sp|13~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|sp|13~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|19|28|5~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|19|28|5~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|19|28|5~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|19|28|5~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|s7|13~regout\ : std_logic;
SIGNAL \BancoRegistradores|s3|13~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|19|28|5~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|ra|13~regout\ : std_logic;
SIGNAL \BancoRegistradores|k1|13~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|19|28|5~8_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|19|32|25|19|28|5~9_combout\ : std_logic;
SIGNAL \BancoRegistradores|a3|13~regout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|19|28|5~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|28|23|19|28|18~combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|19|28|5~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|19|28|5~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|19|28|5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|19|28|5~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|18|32|25|19|28|5~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|19|28|6~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|19|28|6~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|78|20|19|28|5~0_combout\ : std_logic;
SIGNAL \177|19|28|18~combout\ : std_logic;
SIGNAL \ULA|94|48|20|5~0_combout\ : std_logic;
SIGNAL \ULA|94|48|21|5~0_combout\ : std_logic;
SIGNAL \ULA|94|48|21|5~1_combout\ : std_logic;
SIGNAL \36~8_combout\ : std_logic;
SIGNAL \36~7_combout\ : std_logic;
SIGNAL \36~9_combout\ : std_logic;
SIGNAL \36~10_combout\ : std_logic;
SIGNAL \35|18|27|5~0_combout\ : std_logic;
SIGNAL \35|18|27|5~1_combout\ : std_logic;
SIGNAL \35|18|27|5~2_combout\ : std_logic;
SIGNAL \23|151~combout\ : std_logic;
SIGNAL \26|156~combout\ : std_logic;
SIGNAL \27|149|38~0_combout\ : std_logic;
SIGNAL \18|149|40~combout\ : std_logic;
SIGNAL \27|152|38~0_combout\ : std_logic;
SIGNAL \35|18|28|5~0_combout\ : std_logic;
SIGNAL \35|18|28|5~1_combout\ : std_logic;
SIGNAL \35|18|28|5~2_combout\ : std_logic;
SIGNAL \35|18|28|5~3_combout\ : std_logic;
SIGNAL \23|153~combout\ : std_logic;
SIGNAL \26|155~combout\ : std_logic;
SIGNAL \35|18|29|5~0_combout\ : std_logic;
SIGNAL \23|150~combout\ : std_logic;
SIGNAL \26|153~combout\ : std_logic;
SIGNAL \26|151~combout\ : std_logic;
SIGNAL \26|150~combout\ : std_logic;
SIGNAL \35|18|20|5~0_combout\ : std_logic;
SIGNAL \35|18|20|5~1_combout\ : std_logic;
SIGNAL \27|148|31~0_combout\ : std_logic;
SIGNAL \35|18|23|5~0_combout\ : std_logic;
SIGNAL \27|148|38~0_combout\ : std_logic;
SIGNAL \27|150|38~0_combout\ : std_logic;
SIGNAL \35|18|25|5~0_combout\ : std_logic;
SIGNAL \35|18|25|5~1_combout\ : std_logic;
SIGNAL \35|18|25|5~2_combout\ : std_logic;
SIGNAL \ULA|140|48|21|5~0_combout\ : std_logic;
SIGNAL \ULA|142|48|21|5~0_combout\ : std_logic;
SIGNAL \35|18|24|5~0_combout\ : std_logic;
SIGNAL \35|18|24|5~1_combout\ : std_logic;
SIGNAL \ProgramCounter|133|dffs[2]~1_combout\ : std_logic;
SIGNAL \inst2|63~combout\ : std_logic;
SIGNAL \inst4|inst2~clkctrl_outclk\ : std_logic;
SIGNAL \26|134~combout\ : std_logic;
SIGNAL \26|137~combout\ : std_logic;
SIGNAL \26|148~combout\ : std_logic;
SIGNAL \26|147~combout\ : std_logic;
SIGNAL \26|146~combout\ : std_logic;
SIGNAL \23|158~combout\ : std_logic;
SIGNAL \26|167~combout\ : std_logic;
SIGNAL \26|166~combout\ : std_logic;
SIGNAL \35|19|29|5~0_combout\ : std_logic;
SIGNAL \35|19|29|5~1_combout\ : std_logic;
SIGNAL \35|19|29|5~2_combout\ : std_logic;
SIGNAL \26|157~combout\ : std_logic;
SIGNAL \18|160|31~combout\ : std_logic;
SIGNAL \35|19|24|5~0_combout\ : std_logic;
SIGNAL \35|19|25|5~0_combout\ : std_logic;
SIGNAL \26|158~combout\ : std_logic;
SIGNAL \18|161|40~combout\ : std_logic;
SIGNAL \27|160|38~0_combout\ : std_logic;
SIGNAL \35|19|25|5~1_combout\ : std_logic;
SIGNAL \35|19|25|5~2_combout\ : std_logic;
SIGNAL \35|19|25|5~3_combout\ : std_logic;
SIGNAL \18|159|40~combout\ : std_logic;
SIGNAL \18|158|40~combout\ : std_logic;
SIGNAL \18|160|40~combout\ : std_logic;
SIGNAL \27|159|38~0_combout\ : std_logic;
SIGNAL \27|158|38~0_combout\ : std_logic;
SIGNAL \27|157|38~0_combout\ : std_logic;
SIGNAL \26|165~combout\ : std_logic;
SIGNAL \18|157|40~combout\ : std_logic;
SIGNAL \27|156|38~0_combout\ : std_logic;
SIGNAL \35|19|26|5~0_combout\ : std_logic;
SIGNAL \35|19|26|5~1_combout\ : std_logic;
SIGNAL \35|19|26|5~2_combout\ : std_logic;
SIGNAL \18|170|31~combout\ : std_logic;
SIGNAL \35|20|20|5~0_combout\ : std_logic;
SIGNAL \35|20|23|5~0_combout\ : std_logic;
SIGNAL \18|157|31~combout\ : std_logic;
SIGNAL \35|19|28|5~0_combout\ : std_logic;
SIGNAL \18|156|40~combout\ : std_logic;
SIGNAL \27|155|38~0_combout\ : std_logic;
SIGNAL \27|170|38~0_combout\ : std_logic;
SIGNAL \35|20|23|5~1_combout\ : std_logic;
SIGNAL \35|20|23|5~2_combout\ : std_logic;
SIGNAL \35|20|23|5~3_combout\ : std_logic;
SIGNAL \27|169|38~0_combout\ : std_logic;
SIGNAL \18|169|40~combout\ : std_logic;
SIGNAL \27|168|38~0_combout\ : std_logic;
SIGNAL \18|167|31~combout\ : std_logic;
SIGNAL \35|20|25|5~0_combout\ : std_logic;
SIGNAL \35|20|24|5~0_combout\ : std_logic;
SIGNAL \35|20|24|5~1_combout\ : std_logic;
SIGNAL \35|20|24|5~2_combout\ : std_logic;
SIGNAL \18|166|40~combout\ : std_logic;
SIGNAL \26|142~combout\ : std_logic;
SIGNAL \26|143~combout\ : std_logic;
SIGNAL \18|167|40~combout\ : std_logic;
SIGNAL \18|168|40~combout\ : std_logic;
SIGNAL \27|167|38~0_combout\ : std_logic;
SIGNAL \27|166|38~0_combout\ : std_logic;
SIGNAL \27|165|38~0_combout\ : std_logic;
SIGNAL \35|20|28|5~0_combout\ : std_logic;
SIGNAL \35|20|28|5~1_combout\ : std_logic;
SIGNAL \35|20|28|5~2_combout\ : std_logic;
SIGNAL \18|164|31~combout\ : std_logic;
SIGNAL \35|20|27|5~0_combout\ : std_logic;
SIGNAL \ProgramCounter|133|dffs[22]~0_combout\ : std_logic;
SIGNAL \18|163|40~combout\ : std_logic;
SIGNAL \26|138~combout\ : std_logic;
SIGNAL \23|142~combout\ : std_logic;
SIGNAL \26|144~combout\ : std_logic;
SIGNAL \18|164|40~combout\ : std_logic;
SIGNAL \18|165|40~combout\ : std_logic;
SIGNAL \27|164|38~0_combout\ : std_logic;
SIGNAL \27|163|38~0_combout\ : std_logic;
SIGNAL \27|178|38~0_combout\ : std_logic;
SIGNAL \23|144~combout\ : std_logic;
SIGNAL \26|139~combout\ : std_logic;
SIGNAL \35|21|23|5~0_combout\ : std_logic;
SIGNAL \35|21|24|5~0_combout\ : std_logic;
SIGNAL \27|177|38~0_combout\ : std_logic;
SIGNAL \35|21|24|5~1_combout\ : std_logic;
SIGNAL \35|21|24|5~2_combout\ : std_logic;
SIGNAL \35|21|24|5~3_combout\ : std_logic;
SIGNAL \18|176|40~combout\ : std_logic;
SIGNAL \35|21|25|5~1_combout\ : std_logic;
SIGNAL \35|21|25|5~2_combout\ : std_logic;
SIGNAL \26|140~combout\ : std_logic;
SIGNAL \27|176|38~0_combout\ : std_logic;
SIGNAL \27|175|38~0_combout\ : std_logic;
SIGNAL \18|175|40~combout\ : std_logic;
SIGNAL \27|174|38~0_combout\ : std_logic;
SIGNAL \35|21|28|5~0_combout\ : std_logic;
SIGNAL \35|21|28|5~1_combout\ : std_logic;
SIGNAL \35|21|29|5~0_combout\ : std_logic;
SIGNAL \35|21|29|5~1_combout\ : std_logic;
SIGNAL \18|174|40~combout\ : std_logic;
SIGNAL \27|173|38~0_combout\ : std_logic;
SIGNAL \35|21|27|5~0_combout\ : std_logic;
SIGNAL \35|21|27|5~1_combout\ : std_logic;
SIGNAL \18|173|40~combout\ : std_logic;
SIGNAL \35|21|26|5~0_combout\ : std_logic;
SIGNAL \35|21|26|5~1_combout\ : std_logic;
SIGNAL \35|21|26|5~2_combout\ : std_logic;
SIGNAL \35|21|20|5~1_combout\ : std_logic;
SIGNAL \35|21|20|5~2_combout\ : std_logic;
SIGNAL \35|20|26|5~0_combout\ : std_logic;
SIGNAL \35|20|26|5~1_combout\ : std_logic;
SIGNAL \35|20|26|5~2_combout\ : std_logic;
SIGNAL \35|20|26|5~3_combout\ : std_logic;
SIGNAL \35|20|29|5~0_combout\ : std_logic;
SIGNAL \35|20|29|5~3_combout\ : std_logic;
SIGNAL \35|19|27|5~0_combout\ : std_logic;
SIGNAL \35|19|27|5~2_combout\ : std_logic;
SIGNAL \35|19|27|5~3_combout\ : std_logic;
SIGNAL \inst2|108~1_combout\ : std_logic;
SIGNAL \inst2|116~0_combout\ : std_logic;
SIGNAL \inst3|inst~combout\ : std_logic;
SIGNAL \inst3|inst2~combout\ : std_logic;
SIGNAL \inst3|inst3~combout\ : std_logic;
SIGNAL \inst3|inst4~combout\ : std_logic;
SIGNAL \inst3|inst5~combout\ : std_logic;
SIGNAL \inst3|inst6~combout\ : std_logic;
SIGNAL \inst3|inst7~combout\ : std_logic;
SIGNAL \inst3|inst8~combout\ : std_logic;
SIGNAL \inst3|inst9~combout\ : std_logic;
SIGNAL \inst3|inst10~combout\ : std_logic;
SIGNAL \inst3|inst29~combout\ : std_logic;
SIGNAL \inst3|inst12~combout\ : std_logic;
SIGNAL \inst3|inst13~combout\ : std_logic;
SIGNAL \inst3|inst14~combout\ : std_logic;
SIGNAL \inst3|inst15~combout\ : std_logic;
SIGNAL \inst3|inst16~combout\ : std_logic;
SIGNAL \inst3|inst30~combout\ : std_logic;
SIGNAL \inst3|inst33~combout\ : std_logic;
SIGNAL \inst3|inst19~combout\ : std_logic;
SIGNAL \inst3|inst20~combout\ : std_logic;
SIGNAL \inst3|inst21~combout\ : std_logic;
SIGNAL \inst3|inst22~combout\ : std_logic;
SIGNAL \inst3|inst31~combout\ : std_logic;
SIGNAL \inst3|inst23~combout\ : std_logic;
SIGNAL \inst3|inst18~combout\ : std_logic;
SIGNAL \inst3|inst26~combout\ : std_logic;
SIGNAL \inst3|inst27~combout\ : std_logic;
SIGNAL \inst3|inst28~combout\ : std_logic;
SIGNAL \inst3|inst32~combout\ : std_logic;
SIGNAL \inst3|inst34~combout\ : std_logic;
SIGNAL \inst3|inst24~combout\ : std_logic;
SIGNAL \inst3|inst25~combout\ : std_logic;
SIGNAL \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \ProgramCounter|133|dffs\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \ALT_INV_clock~clkctrl_outclk\ : std_logic;
SIGNAL \ALT_INV_reset~combout\ : std_logic;
SIGNAL \35|18|24|ALT_INV_5~1_combout\ : std_logic;
SIGNAL \135|ALT_INV_75~combout\ : std_logic;
SIGNAL \ProgramCounter|133|ALT_INV_dffs\ : std_logic_vector(22 DOWNTO 22);

BEGIN

Branch <= ww_Branch;
ww_clock <= clock;
Instruction <= ww_Instruction;
PC <= ww_PC;
ww_reset <= reset;
Operation <= ww_Operation;
ALUOp <= ww_ALUOp;
RegWrite <= ww_RegWrite;
RegDst <= ww_RegDst;
MemToReg <= ww_MemToReg;
MemWrite <= ww_MemWrite;
ALUSrc <= ww_ALUSrc;
clkSys <= ww_clkSys;
Concat_out <= ww_Concat_out;
\function\ <= \ww_function\;
imed16 <= ww_imed16;
imed26 <= ww_imed26;
nextPC <= ww_nextPC;
op <= ww_op;
rd <= ww_rd;
rs <= ww_rs;
rt <= ww_rt;
shamt <= ww_shamt;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\ProgramCounter|133|dffs\(9) & \ProgramCounter|133|dffs\(8) & \ProgramCounter|133|dffs\(7) & \ProgramCounter|133|dffs\(6) & 
\ProgramCounter|133|dffs\(5) & \ProgramCounter|133|dffs\(4) & \ProgramCounter|133|dffs\(3) & \ProgramCounter|133|dffs\(2));

\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(14) <= \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(0);
\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15) <= \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(1);
\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) <= \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(2);
\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) <= \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(3);
\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) <= \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(4);
\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) <= \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(5);
\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(20) <= \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(6);
\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) <= \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(7);
\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) <= \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(8);
\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) <= \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(9);
\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) <= \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(10);
\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25) <= \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(11);
\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(26) <= \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(12);
\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(27) <= \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(13);
\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28) <= \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(14);
\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(29) <= \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(15);
\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30) <= \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(16);
\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(31) <= \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(17);

\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\ProgramCounter|133|dffs\(9) & \ProgramCounter|133|dffs\(8) & \ProgramCounter|133|dffs\(7) & \ProgramCounter|133|dffs\(6) & 
\ProgramCounter|133|dffs\(5) & \ProgramCounter|133|dffs\(4) & \ProgramCounter|133|dffs\(3) & \ProgramCounter|133|dffs\(2));

\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(0) <= \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(1) <= \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(2) <= \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(3) <= \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(4) <= \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(5) <= \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(6) <= \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(7) <= \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(8) <= \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(8);
\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(9) <= \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(10) <= \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(11) <= \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(12) <= \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(13) <= \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);

\DataMemory|MemoriaRAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\BancoRegistradores|115|20|21|20|5~19_combout\ & \BancoRegistradores|115|20|20|26|5~19_combout\ & \BancoRegistradores|115|20|20|27|5~19_combout\ & 
\BancoRegistradores|115|20|20|28|5~19_combout\ & \BancoRegistradores|115|20|20|29|5~19_combout\ & \BancoRegistradores|115|20|20|25|5~19_combout\ & \BancoRegistradores|115|20|20|24|5~19_combout\ & \BancoRegistradores|115|20|20|23|5~19_combout\ & 
\BancoRegistradores|115|20|20|20|5~19_combout\ & \BancoRegistradores|115|20|19|26|5~19_combout\ & \BancoRegistradores|115|20|19|27|5~19_combout\ & \BancoRegistradores|115|20|18|27|5~19_combout\ & \BancoRegistradores|115|20|18|28|5~19_combout\ & 
\BancoRegistradores|115|20|18|29|5~19_combout\ & \BancoRegistradores|115|20|18|25|5~19_combout\ & \BancoRegistradores|115|20|18|24|5~19_combout\ & \BancoRegistradores|115|20|18|23|5~19_combout\ & \BancoRegistradores|115|20|18|20|5~20_combout\);

\DataMemory|MemoriaRAM|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\ULA|98|48|21|5~1_combout\ & \ULA|99|48|21|5~1_combout\ & \ULA|88|48|21|5~1_combout\ & \ULA|89|48|21|5~1_combout\ & \ULA|90|48|21|5~1_combout\ & 
\ULA|91|48|21|5~1_combout\ & \ULA|79|48|21|5~1_combout\ & \ULA|78|48|21|5~1_combout\);

\DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(0) <= \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(1) <= \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(2) <= \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(3) <= \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(4) <= \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(5) <= \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(6) <= \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(14) <= \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(15) <= \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(8);
\DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(16) <= \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(17) <= \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(18) <= \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(19) <= \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(20) <= \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);
\DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(21) <= \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(14);
\DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(22) <= \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(15);
\DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(23) <= \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(16);
\DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(24) <= \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(17);

\DataMemory|MemoriaRAM|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\ <= (\BancoRegistradores|115|20|21|26|5~19_combout\ & \BancoRegistradores|115|20|21|27|5~19_combout\ & \BancoRegistradores|115|20|21|28|5~19_combout\ & 
\BancoRegistradores|115|20|21|29|5~19_combout\ & \BancoRegistradores|115|20|21|25|5~19_combout\ & \BancoRegistradores|115|20|21|24|5~19_combout\ & \BancoRegistradores|115|20|21|23|5~19_combout\ & \BancoRegistradores|115|20|19|28|5~19_combout\ & 
\BancoRegistradores|115|20|19|29|5~19_combout\ & \BancoRegistradores|115|20|19|25|5~19_combout\ & \BancoRegistradores|115|20|19|24|5~19_combout\ & \BancoRegistradores|115|20|19|23|5~19_combout\ & \BancoRegistradores|115|20|19|20|5~19_combout\ & 
\BancoRegistradores|115|20|18|26|5~23_combout\);

\DataMemory|MemoriaRAM|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\ULA|98|48|21|5~1_combout\ & \ULA|99|48|21|5~1_combout\ & \ULA|88|48|21|5~1_combout\ & \ULA|89|48|21|5~1_combout\ & \ULA|90|48|21|5~1_combout\ & 
\ULA|91|48|21|5~1_combout\ & \ULA|79|48|21|5~1_combout\ & \ULA|78|48|21|5~1_combout\);

\DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(7) <= \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\(0);
\DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(8) <= \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\(1);
\DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(9) <= \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\(2);
\DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(10) <= \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\(3);
\DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(11) <= \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\(4);
\DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(12) <= \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\(5);
\DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(13) <= \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\(6);
\DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(25) <= \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\(7);
\DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(26) <= \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\(8);
\DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(27) <= \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\(9);
\DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(28) <= \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\(10);
\DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(29) <= \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\(11);
\DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(30) <= \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\(12);
\DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(31) <= \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\(13);

\inst4|inst2~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \inst4|inst2~regout\);

\clock~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \clock~clk_delay_ctrl_clkout\);
\ALT_INV_clock~clkctrl_outclk\ <= NOT \clock~clkctrl_outclk\;
\ALT_INV_reset~combout\ <= NOT \reset~combout\;
\35|18|24|ALT_INV_5~1_combout\ <= NOT \35|18|24|5~1_combout\;
\135|ALT_INV_75~combout\ <= NOT \135|75~combout\;
\ProgramCounter|133|ALT_INV_dffs\(22) <= NOT \ProgramCounter|133|dffs\(22);

-- Location: M4K_X26_Y21
\DataMemory|MemoriaRAM|altsyncram_component|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "ram01.mif",
	init_file_layout => "port_a",
	logical_ram_name => "data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 8,
	port_b_data_width => 18,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|116~0_combout\,
	clk0 => \ALT_INV_clock~clkctrl_outclk\,
	portadatain => \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: M4K_X26_Y20
\DataMemory|MemoriaRAM|altsyncram_component|auto_generated|ram_block1a7\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "ram01.mif",
	init_file_layout => "port_a",
	logical_ram_name => "data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 14,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 8,
	port_b_data_width => 14,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|116~0_combout\,
	clk0 => \ALT_INV_clock~clkctrl_outclk\,
	portadatain => \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\);

-- Location: LCFF_X29_Y17_N13
\BancoRegistradores|t2|24\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|20|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|135~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t2|24~regout\);

-- Location: LCCOMB_X29_Y17_N10
\BancoRegistradores|115|20|21|20|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|20|5~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17)) # ((\BancoRegistradores|t1|24~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\BancoRegistradores|t0|24~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|t0|24~regout\,
	datad => \BancoRegistradores|t1|24~regout\,
	combout => \BancoRegistradores|115|20|21|20|5~0_combout\);

-- Location: LCCOMB_X24_Y17_N22
\BancoRegistradores|115|20|21|20|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|20|5~1_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|115|20|21|20|5~0_combout\ & ((\BancoRegistradores|t3|24~regout\))) # 
-- (!\BancoRegistradores|115|20|21|20|5~0_combout\ & (\BancoRegistradores|t2|24~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\BancoRegistradores|115|20|21|20|5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t2|24~regout\,
	datab => \BancoRegistradores|t3|24~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datad => \BancoRegistradores|115|20|21|20|5~0_combout\,
	combout => \BancoRegistradores|115|20|21|20|5~1_combout\);

-- Location: LCCOMB_X27_Y14_N0
\BancoRegistradores|78|19|32|25|21|20|5~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|21|20|5~7_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (((\BancoRegistradores|s7|24~regout\) # (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\BancoRegistradores|s3|24~regout\ & ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|s3|24~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datac => \BancoRegistradores|s7|24~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	combout => \BancoRegistradores|78|19|32|25|21|20|5~7_combout\);

-- Location: LCCOMB_X27_Y15_N10
\BancoRegistradores|78|19|32|25|21|20|5~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|21|20|5~8_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|78|19|32|25|21|20|5~7_combout\ & (\BancoRegistradores|ra|24~regout\)) # 
-- (!\BancoRegistradores|78|19|32|25|21|20|5~7_combout\ & ((\BancoRegistradores|k1|24~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((\BancoRegistradores|78|19|32|25|21|20|5~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ra|24~regout\,
	datab => \BancoRegistradores|k1|24~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datad => \BancoRegistradores|78|19|32|25|21|20|5~7_combout\,
	combout => \BancoRegistradores|78|19|32|25|21|20|5~8_combout\);

-- Location: LCCOMB_X41_Y17_N20
\BancoRegistradores|78|20|21|20|18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|21|20|18~combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25) & \BancoRegistradores|78|19|32|25|21|20|5~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25),
	datad => \BancoRegistradores|78|19|32|25|21|20|5~9_combout\,
	combout => \BancoRegistradores|78|20|21|20|18~combout\);

-- Location: LCFF_X27_Y22_N21
\BancoRegistradores|k0|06\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|k0|06~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|144~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|k0|06~regout\);

-- Location: LCFF_X28_Y21_N9
\BancoRegistradores|a2|06\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|27|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|128~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a2|06~regout\);

-- Location: LCFF_X24_Y18_N3
\BancoRegistradores|t7|06\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|27|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|130~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t7|06~regout\);

-- Location: LCFF_X32_Y17_N15
\BancoRegistradores|k0|05\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|28|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|144~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|k0|05~regout\);

-- Location: LCCOMB_X30_Y17_N20
\BancoRegistradores|78|19|32|25|18|28|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|18|28|5~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\BancoRegistradores|k0|05~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|t8|05~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \BancoRegistradores|k0|05~regout\,
	datad => \BancoRegistradores|t8|05~regout\,
	combout => \BancoRegistradores|78|19|32|25|18|28|5~0_combout\);

-- Location: LCFF_X31_Y17_N9
\BancoRegistradores|fp|05\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|28|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|138~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|fp|05~regout\);

-- Location: LCCOMB_X30_Y17_N26
\BancoRegistradores|78|19|32|25|18|28|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|18|28|5~1_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|78|19|32|25|18|28|5~0_combout\ & ((\BancoRegistradores|fp|05~regout\))) # 
-- (!\BancoRegistradores|78|19|32|25|18|28|5~0_combout\ & (\BancoRegistradores|gp|05~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (((\BancoRegistradores|78|19|32|25|18|28|5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|gp|05~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datac => \BancoRegistradores|78|19|32|25|18|28|5~0_combout\,
	datad => \BancoRegistradores|fp|05~regout\,
	combout => \BancoRegistradores|78|19|32|25|18|28|5~1_combout\);

-- Location: LCFF_X28_Y15_N9
\BancoRegistradores|s1|05\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|s1|05~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|151~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s1|05~regout\);

-- Location: LCCOMB_X28_Y15_N18
\BancoRegistradores|78|19|32|25|18|28|5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|18|28|5~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|s3|05~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\BancoRegistradores|s1|05~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \BancoRegistradores|s1|05~regout\,
	datad => \BancoRegistradores|s3|05~regout\,
	combout => \BancoRegistradores|78|19|32|25|18|28|5~2_combout\);

-- Location: LCCOMB_X29_Y14_N18
\BancoRegistradores|78|19|32|25|18|28|5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|18|28|5~3_combout\ = (\BancoRegistradores|78|19|32|25|18|28|5~2_combout\ & (((\BancoRegistradores|s7|05~regout\)) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23)))) # 
-- (!\BancoRegistradores|78|19|32|25|18|28|5~2_combout\ & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|s5|05~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|19|32|25|18|28|5~2_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datac => \BancoRegistradores|s7|05~regout\,
	datad => \BancoRegistradores|s5|05~regout\,
	combout => \BancoRegistradores|78|19|32|25|18|28|5~3_combout\);

-- Location: LCFF_X33_Y18_N29
\BancoRegistradores|s2|05\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|28|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|152~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s2|05~regout\);

-- Location: LCCOMB_X30_Y25_N2
\BancoRegistradores|78|19|32|25|18|28|5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|18|28|5~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|s2|05~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\BancoRegistradores|s0|05~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \BancoRegistradores|s0|05~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datad => \BancoRegistradores|s2|05~regout\,
	combout => \BancoRegistradores|78|19|32|25|18|28|5~4_combout\);

-- Location: LCFF_X33_Y18_N31
\BancoRegistradores|s6|05\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|28|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|146~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s6|05~regout\);

-- Location: LCCOMB_X29_Y19_N28
\BancoRegistradores|78|19|32|25|18|28|5~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|18|28|5~5_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|78|19|32|25|18|28|5~4_combout\ & ((\BancoRegistradores|s6|05~regout\))) # 
-- (!\BancoRegistradores|78|19|32|25|18|28|5~4_combout\ & (\BancoRegistradores|s4|05~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (((\BancoRegistradores|78|19|32|25|18|28|5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \BancoRegistradores|s4|05~regout\,
	datac => \BancoRegistradores|78|19|32|25|18|28|5~4_combout\,
	datad => \BancoRegistradores|s6|05~regout\,
	combout => \BancoRegistradores|78|19|32|25|18|28|5~5_combout\);

-- Location: LCCOMB_X29_Y19_N22
\BancoRegistradores|78|19|32|25|18|28|5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|18|28|5~6_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24)) # 
-- ((\BancoRegistradores|78|19|32|25|18|28|5~3_combout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\BancoRegistradores|78|19|32|25|18|28|5~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|78|19|32|25|18|28|5~3_combout\,
	datad => \BancoRegistradores|78|19|32|25|18|28|5~5_combout\,
	combout => \BancoRegistradores|78|19|32|25|18|28|5~6_combout\);

-- Location: LCFF_X29_Y15_N25
\BancoRegistradores|t9|05\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|28|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|143~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t9|05~regout\);

-- Location: LCCOMB_X31_Y14_N18
\BancoRegistradores|78|19|32|25|18|28|5~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|18|28|5~7_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\BancoRegistradores|k1|05~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|t9|05~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \BancoRegistradores|k1|05~regout\,
	datad => \BancoRegistradores|t9|05~regout\,
	combout => \BancoRegistradores|78|19|32|25|18|28|5~7_combout\);

-- Location: LCCOMB_X31_Y14_N0
\BancoRegistradores|78|19|32|25|18|28|5~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|18|28|5~8_combout\ = (\BancoRegistradores|78|19|32|25|18|28|5~7_combout\ & (((\BancoRegistradores|ra|05~regout\) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\BancoRegistradores|78|19|32|25|18|28|5~7_combout\ & (\BancoRegistradores|sp|05~regout\ & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|sp|05~regout\,
	datab => \BancoRegistradores|78|19|32|25|18|28|5~7_combout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datad => \BancoRegistradores|ra|05~regout\,
	combout => \BancoRegistradores|78|19|32|25|18|28|5~8_combout\);

-- Location: LCCOMB_X29_Y19_N12
\BancoRegistradores|78|19|32|25|18|28|5~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|18|28|5~9_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|78|19|32|25|18|28|5~6_combout\ & (\BancoRegistradores|78|19|32|25|18|28|5~8_combout\)) # 
-- (!\BancoRegistradores|78|19|32|25|18|28|5~6_combout\ & ((\BancoRegistradores|78|19|32|25|18|28|5~1_combout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((\BancoRegistradores|78|19|32|25|18|28|5~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|19|32|25|18|28|5~8_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|78|19|32|25|18|28|5~1_combout\,
	datad => \BancoRegistradores|78|19|32|25|18|28|5~6_combout\,
	combout => \BancoRegistradores|78|19|32|25|18|28|5~9_combout\);

-- Location: LCCOMB_X29_Y19_N6
\BancoRegistradores|78|20|18|28|18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|18|28|18~combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25) & \BancoRegistradores|78|19|32|25|18|28|5~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25),
	datad => \BancoRegistradores|78|19|32|25|18|28|5~9_combout\,
	combout => \BancoRegistradores|78|20|18|28|18~combout\);

-- Location: LCFF_X30_Y16_N31
\BancoRegistradores|at|05\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|28|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|122~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|at|05~regout\);

-- Location: LCCOMB_X30_Y16_N20
\BancoRegistradores|78|18|28|23|18|28|18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|28|23|18|28|18~combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & \BancoRegistradores|at|05~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datad => \BancoRegistradores|at|05~regout\,
	combout => \BancoRegistradores|78|18|28|23|18|28|18~combout\);

-- Location: LCCOMB_X30_Y16_N26
\BancoRegistradores|78|18|32|25|18|28|5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|18|28|5~6_combout\ = (\BancoRegistradores|78|20|21|26|5~1_combout\ & (\BancoRegistradores|78|20|21|26|5~0_combout\)) # (!\BancoRegistradores|78|20|21|26|5~1_combout\ & ((\BancoRegistradores|78|20|21|26|5~0_combout\ & 
-- (\BancoRegistradores|v0|05~regout\)) # (!\BancoRegistradores|78|20|21|26|5~0_combout\ & ((\BancoRegistradores|78|18|28|23|18|28|18~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|20|21|26|5~1_combout\,
	datab => \BancoRegistradores|78|20|21|26|5~0_combout\,
	datac => \BancoRegistradores|v0|05~regout\,
	datad => \BancoRegistradores|78|18|28|23|18|28|18~combout\,
	combout => \BancoRegistradores|78|18|32|25|18|28|5~6_combout\);

-- Location: LCCOMB_X29_Y15_N24
\BancoRegistradores|115|20|18|28|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|28|5~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18)) # ((\BancoRegistradores|t9|05~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|s1|05~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datac => \BancoRegistradores|t9|05~regout\,
	datad => \BancoRegistradores|s1|05~regout\,
	combout => \BancoRegistradores|115|20|18|28|5~0_combout\);

-- Location: LCCOMB_X33_Y18_N30
\BancoRegistradores|115|20|18|28|5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|28|5~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|s6|05~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (\BancoRegistradores|s2|05~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \BancoRegistradores|s2|05~regout\,
	datac => \BancoRegistradores|s6|05~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	combout => \BancoRegistradores|115|20|18|28|5~2_combout\);

-- Location: LCCOMB_X32_Y17_N16
\BancoRegistradores|115|20|18|28|5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|28|5~3_combout\ = (\BancoRegistradores|115|20|18|28|5~2_combout\ & ((\BancoRegistradores|fp|05~regout\) # ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\BancoRegistradores|115|20|18|28|5~2_combout\ & (((\BancoRegistradores|k0|05~regout\ & \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|fp|05~regout\,
	datab => \BancoRegistradores|k0|05~regout\,
	datac => \BancoRegistradores|115|20|18|28|5~2_combout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	combout => \BancoRegistradores|115|20|18|28|5~3_combout\);

-- Location: LCCOMB_X28_Y21_N14
\BancoRegistradores|115|20|18|28|5~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|28|5~12_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\BancoRegistradores|a2|05~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|a0|05~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \BancoRegistradores|a2|05~regout\,
	datac => \BancoRegistradores|a0|05~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	combout => \BancoRegistradores|115|20|18|28|5~12_combout\);

-- Location: LCCOMB_X29_Y16_N16
\BancoRegistradores|115|20|18|28|5~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|28|5~13_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|115|20|18|28|5~12_combout\ & ((\BancoRegistradores|a3|05~regout\))) # 
-- (!\BancoRegistradores|115|20|18|28|5~12_combout\ & (\BancoRegistradores|a1|05~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (((\BancoRegistradores|115|20|18|28|5~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|a1|05~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \BancoRegistradores|115|20|18|28|5~12_combout\,
	datad => \BancoRegistradores|a3|05~regout\,
	combout => \BancoRegistradores|115|20|18|28|5~13_combout\);

-- Location: LCCOMB_X30_Y16_N0
\BancoRegistradores|115|18|28|23|18|28|18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|18|28|23|18|28|18~combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & \BancoRegistradores|at|05~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datad => \BancoRegistradores|at|05~regout\,
	combout => \BancoRegistradores|115|18|28|23|18|28|18~combout\);

-- Location: LCFF_X34_Y19_N21
\BancoRegistradores|fp|04\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|29|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|138~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|fp|04~regout\);

-- Location: LCFF_X32_Y18_N25
\BancoRegistradores|t8|04\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|29|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|145~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t8|04~regout\);

-- Location: LCFF_X31_Y14_N13
\BancoRegistradores|k1|04\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|29|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|141~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|k1|04~regout\);

-- Location: LCCOMB_X24_Y18_N6
\BancoRegistradores|78|18|32|25|18|29|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|18|29|5~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|t6|04~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\BancoRegistradores|t4|04~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t4|04~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datad => \BancoRegistradores|t6|04~regout\,
	combout => \BancoRegistradores|78|18|32|25|18|29|5~0_combout\);

-- Location: LCCOMB_X24_Y18_N8
\BancoRegistradores|78|18|32|25|18|29|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|18|29|5~1_combout\ = (\BancoRegistradores|78|18|32|25|18|29|5~0_combout\ & (((\BancoRegistradores|t7|04~regout\)) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21)))) # 
-- (!\BancoRegistradores|78|18|32|25|18|29|5~0_combout\ & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|t5|04~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|18|32|25|18|29|5~0_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datac => \BancoRegistradores|t7|04~regout\,
	datad => \BancoRegistradores|t5|04~regout\,
	combout => \BancoRegistradores|78|18|32|25|18|29|5~1_combout\);

-- Location: LCFF_X29_Y17_N9
\BancoRegistradores|t2|04\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|29|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|135~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t2|04~regout\);

-- Location: LCFF_X29_Y17_N23
\BancoRegistradores|t0|04\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|29|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|137~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t0|04~regout\);

-- Location: LCCOMB_X29_Y18_N22
\BancoRegistradores|78|18|32|25|18|29|5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|18|29|5~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|t1|04~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\BancoRegistradores|t0|04~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \BancoRegistradores|t0|04~regout\,
	datac => \BancoRegistradores|t1|04~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	combout => \BancoRegistradores|78|18|32|25|18|29|5~2_combout\);

-- Location: LCCOMB_X30_Y19_N28
\BancoRegistradores|78|18|32|25|18|29|5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|18|29|5~3_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|78|18|32|25|18|29|5~2_combout\ & ((\BancoRegistradores|t3|04~regout\))) # 
-- (!\BancoRegistradores|78|18|32|25|18|29|5~2_combout\ & (\BancoRegistradores|t2|04~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\BancoRegistradores|78|18|32|25|18|29|5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t2|04~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \BancoRegistradores|t3|04~regout\,
	datad => \BancoRegistradores|78|18|32|25|18|29|5~2_combout\,
	combout => \BancoRegistradores|78|18|32|25|18|29|5~3_combout\);

-- Location: LCCOMB_X30_Y19_N14
\BancoRegistradores|78|20|18|29|6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|18|29|6~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & 
-- (\BancoRegistradores|78|18|32|25|18|29|5~1_combout\)) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|78|18|32|25|18|29|5~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|18|32|25|18|29|5~1_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datad => \BancoRegistradores|78|18|32|25|18|29|5~3_combout\,
	combout => \BancoRegistradores|78|20|18|29|6~0_combout\);

-- Location: LCCOMB_X30_Y22_N20
\BancoRegistradores|78|18|32|25|18|29|5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|18|29|5~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21)) # (\BancoRegistradores|a2|04~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\BancoRegistradores|a0|04~regout\ & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \BancoRegistradores|a0|04~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datad => \BancoRegistradores|a2|04~regout\,
	combout => \BancoRegistradores|78|18|32|25|18|29|5~4_combout\);

-- Location: LCFF_X31_Y22_N5
\BancoRegistradores|a3|04\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|a3|04~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|129~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a3|04~regout\);

-- Location: LCCOMB_X31_Y22_N26
\BancoRegistradores|78|18|32|25|18|29|5~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|18|29|5~5_combout\ = (\BancoRegistradores|78|18|32|25|18|29|5~4_combout\ & ((\BancoRegistradores|a3|04~regout\) # ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\BancoRegistradores|78|18|32|25|18|29|5~4_combout\ & (((\BancoRegistradores|a1|04~regout\ & \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|18|32|25|18|29|5~4_combout\,
	datab => \BancoRegistradores|a3|04~regout\,
	datac => \BancoRegistradores|a1|04~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	combout => \BancoRegistradores|78|18|32|25|18|29|5~5_combout\);

-- Location: LCFF_X30_Y16_N17
\BancoRegistradores|at|04\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|29|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|122~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|at|04~regout\);

-- Location: LCCOMB_X30_Y19_N16
\BancoRegistradores|78|18|28|23|18|29|18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|28|23|18|29|18~combout\ = (\BancoRegistradores|at|04~regout\ & \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoRegistradores|at|04~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	combout => \BancoRegistradores|78|18|28|23|18|29|18~combout\);

-- Location: LCCOMB_X30_Y19_N6
\BancoRegistradores|78|18|32|25|18|29|5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|18|29|5~6_combout\ = (\BancoRegistradores|78|20|21|26|5~1_combout\ & ((\BancoRegistradores|78|20|21|26|5~0_combout\) # ((\BancoRegistradores|78|18|32|25|18|29|5~5_combout\)))) # 
-- (!\BancoRegistradores|78|20|21|26|5~1_combout\ & (!\BancoRegistradores|78|20|21|26|5~0_combout\ & (\BancoRegistradores|78|18|28|23|18|29|18~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|20|21|26|5~1_combout\,
	datab => \BancoRegistradores|78|20|21|26|5~0_combout\,
	datac => \BancoRegistradores|78|18|28|23|18|29|18~combout\,
	datad => \BancoRegistradores|78|18|32|25|18|29|5~5_combout\,
	combout => \BancoRegistradores|78|18|32|25|18|29|5~6_combout\);

-- Location: LCFF_X30_Y19_N5
\BancoRegistradores|v1|04\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|29|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|126~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|v1|04~regout\);

-- Location: LCCOMB_X30_Y19_N26
\BancoRegistradores|78|18|32|25|18|29|5~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|18|29|5~7_combout\ = (\BancoRegistradores|78|20|21|26|5~0_combout\ & ((\BancoRegistradores|78|18|32|25|18|29|5~6_combout\ & ((\BancoRegistradores|v1|04~regout\))) # (!\BancoRegistradores|78|18|32|25|18|29|5~6_combout\ & 
-- (\BancoRegistradores|v0|04~regout\)))) # (!\BancoRegistradores|78|20|21|26|5~0_combout\ & (((\BancoRegistradores|78|18|32|25|18|29|5~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|v0|04~regout\,
	datab => \BancoRegistradores|78|20|21|26|5~0_combout\,
	datac => \BancoRegistradores|v1|04~regout\,
	datad => \BancoRegistradores|78|18|32|25|18|29|5~6_combout\,
	combout => \BancoRegistradores|78|18|32|25|18|29|5~7_combout\);

-- Location: LCCOMB_X30_Y19_N20
\BancoRegistradores|78|20|18|29|6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|18|29|6~1_combout\ = (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25) & ((\BancoRegistradores|78|20|18|29|6~0_combout\) # ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & 
-- \BancoRegistradores|78|18|32|25|18|29|5~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|78|20|18|29|6~0_combout\,
	datad => \BancoRegistradores|78|18|32|25|18|29|5~7_combout\,
	combout => \BancoRegistradores|78|20|18|29|6~1_combout\);

-- Location: LCCOMB_X29_Y17_N8
\BancoRegistradores|115|20|18|29|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|29|5~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\BancoRegistradores|t2|04~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|t0|04~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|t2|04~regout\,
	datad => \BancoRegistradores|t0|04~regout\,
	combout => \BancoRegistradores|115|20|18|29|5~0_combout\);

-- Location: LCCOMB_X33_Y18_N2
\BancoRegistradores|115|20|18|29|5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|29|5~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (\BancoRegistradores|s6|04~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|s2|04~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|s6|04~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|s2|04~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	combout => \BancoRegistradores|115|20|18|29|5~2_combout\);

-- Location: LCCOMB_X35_Y18_N28
\BancoRegistradores|115|20|18|29|5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|29|5~3_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|115|20|18|29|5~2_combout\ & ((\BancoRegistradores|fp|04~regout\))) # 
-- (!\BancoRegistradores|115|20|18|29|5~2_combout\ & (\BancoRegistradores|k0|04~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\BancoRegistradores|115|20|18|29|5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|k0|04~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|fp|04~regout\,
	datad => \BancoRegistradores|115|20|18|29|5~2_combout\,
	combout => \BancoRegistradores|115|20|18|29|5~3_combout\);

-- Location: LCCOMB_X31_Y16_N16
\BancoRegistradores|115|20|18|29|5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|29|5~6_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|t8|04~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\BancoRegistradores|s0|04~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|s0|04~regout\,
	datad => \BancoRegistradores|t8|04~regout\,
	combout => \BancoRegistradores|115|20|18|29|5~6_combout\);

-- Location: LCCOMB_X31_Y16_N30
\BancoRegistradores|115|20|18|29|5~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|29|5~7_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|115|20|18|29|5~6_combout\ & ((\BancoRegistradores|gp|04~regout\))) # 
-- (!\BancoRegistradores|115|20|18|29|5~6_combout\ & (\BancoRegistradores|s4|04~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\BancoRegistradores|115|20|18|29|5~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \BancoRegistradores|s4|04~regout\,
	datac => \BancoRegistradores|115|20|18|29|5~6_combout\,
	datad => \BancoRegistradores|gp|04~regout\,
	combout => \BancoRegistradores|115|20|18|29|5~7_combout\);

-- Location: LCCOMB_X30_Y16_N16
\BancoRegistradores|115|18|28|23|18|29|18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|18|28|23|18|29|18~combout\ = (\BancoRegistradores|at|04~regout\ & \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoRegistradores|at|04~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	combout => \BancoRegistradores|115|18|28|23|18|29|18~combout\);

-- Location: LCFF_X30_Y16_N13
\BancoRegistradores|v0|03\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|25|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|123~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|v0|03~regout\);

-- Location: LCCOMB_X29_Y17_N26
\BancoRegistradores|78|18|32|25|18|24|5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|18|24|5~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|t1|02~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\BancoRegistradores|t0|02~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datac => \BancoRegistradores|t0|02~regout\,
	datad => \BancoRegistradores|t1|02~regout\,
	combout => \BancoRegistradores|78|18|32|25|18|24|5~2_combout\);

-- Location: LCCOMB_X28_Y14_N26
\BancoRegistradores|115|20|18|24|5~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|24|5~9_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19)) # ((\BancoRegistradores|s7|02~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|s3|02~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|s7|02~regout\,
	datad => \BancoRegistradores|s3|02~regout\,
	combout => \BancoRegistradores|115|20|18|24|5~9_combout\);

-- Location: LCCOMB_X28_Y14_N4
\BancoRegistradores|115|20|18|24|5~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|24|5~10_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|115|20|18|24|5~9_combout\ & (\BancoRegistradores|ra|02~regout\)) # 
-- (!\BancoRegistradores|115|20|18|24|5~9_combout\ & ((\BancoRegistradores|k1|02~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\BancoRegistradores|115|20|18|24|5~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \BancoRegistradores|ra|02~regout\,
	datac => \BancoRegistradores|k1|02~regout\,
	datad => \BancoRegistradores|115|20|18|24|5~9_combout\,
	combout => \BancoRegistradores|115|20|18|24|5~10_combout\);

-- Location: LCFF_X32_Y16_N17
\BancoRegistradores|s1|01\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|s1|01~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|151~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s1|01~regout\);

-- Location: LCCOMB_X29_Y15_N18
\BancoRegistradores|78|19|32|25|18|23|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|18|23|5~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|t9|01~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (\BancoRegistradores|s1|01~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|s1|01~regout\,
	datad => \BancoRegistradores|t9|01~regout\,
	combout => \BancoRegistradores|78|19|32|25|18|23|5~0_combout\);

-- Location: LCCOMB_X29_Y15_N6
\BancoRegistradores|78|19|32|25|18|23|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|18|23|5~1_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|78|19|32|25|18|23|5~0_combout\ & (\BancoRegistradores|sp|01~regout\)) # 
-- (!\BancoRegistradores|78|19|32|25|18|23|5~0_combout\ & ((\BancoRegistradores|s5|01~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (((\BancoRegistradores|78|19|32|25|18|23|5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|sp|01~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datac => \BancoRegistradores|s5|01~regout\,
	datad => \BancoRegistradores|78|19|32|25|18|23|5~0_combout\,
	combout => \BancoRegistradores|78|19|32|25|18|23|5~1_combout\);

-- Location: LCFF_X33_Y18_N25
\BancoRegistradores|s6|01\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|23|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|146~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s6|01~regout\);

-- Location: LCCOMB_X33_Y18_N24
\BancoRegistradores|78|19|32|25|18|23|5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|18|23|5~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (((\BancoRegistradores|s6|01~regout\) # (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\BancoRegistradores|s2|01~regout\ & ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \BancoRegistradores|s2|01~regout\,
	datac => \BancoRegistradores|s6|01~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	combout => \BancoRegistradores|78|19|32|25|18|23|5~2_combout\);

-- Location: LCCOMB_X34_Y18_N2
\BancoRegistradores|78|19|32|25|18|23|5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|18|23|5~3_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|78|19|32|25|18|23|5~2_combout\ & ((\BancoRegistradores|fp|01~regout\))) # 
-- (!\BancoRegistradores|78|19|32|25|18|23|5~2_combout\ & (\BancoRegistradores|k0|01~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((\BancoRegistradores|78|19|32|25|18|23|5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \BancoRegistradores|k0|01~regout\,
	datac => \BancoRegistradores|fp|01~regout\,
	datad => \BancoRegistradores|78|19|32|25|18|23|5~2_combout\,
	combout => \BancoRegistradores|78|19|32|25|18|23|5~3_combout\);

-- Location: LCCOMB_X27_Y16_N4
\BancoRegistradores|78|19|32|25|18|23|5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|18|23|5~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (\BancoRegistradores|t8|01~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|s0|01~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|t8|01~regout\,
	datad => \BancoRegistradores|s0|01~regout\,
	combout => \BancoRegistradores|78|19|32|25|18|23|5~4_combout\);

-- Location: LCCOMB_X28_Y16_N8
\BancoRegistradores|78|19|32|25|18|23|5~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|18|23|5~5_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|78|19|32|25|18|23|5~4_combout\ & (\BancoRegistradores|gp|01~regout\)) # 
-- (!\BancoRegistradores|78|19|32|25|18|23|5~4_combout\ & ((\BancoRegistradores|s4|01~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (((\BancoRegistradores|78|19|32|25|18|23|5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|gp|01~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datac => \BancoRegistradores|78|19|32|25|18|23|5~4_combout\,
	datad => \BancoRegistradores|s4|01~regout\,
	combout => \BancoRegistradores|78|19|32|25|18|23|5~5_combout\);

-- Location: LCCOMB_X28_Y16_N30
\BancoRegistradores|78|19|32|25|18|23|5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|18|23|5~6_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|78|19|32|25|18|23|5~3_combout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\BancoRegistradores|78|19|32|25|18|23|5~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \BancoRegistradores|78|19|32|25|18|23|5~5_combout\,
	datad => \BancoRegistradores|78|19|32|25|18|23|5~3_combout\,
	combout => \BancoRegistradores|78|19|32|25|18|23|5~6_combout\);

-- Location: LCFF_X28_Y14_N21
\BancoRegistradores|k1|01\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|23|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|141~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|k1|01~regout\);

-- Location: LCFF_X27_Y14_N19
\BancoRegistradores|s7|01\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|23|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|147~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s7|01~regout\);

-- Location: LCFF_X28_Y14_N7
\BancoRegistradores|s3|01\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|23|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|150~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s3|01~regout\);

-- Location: LCCOMB_X27_Y14_N12
\BancoRegistradores|78|19|32|25|18|23|5~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|18|23|5~7_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|s7|01~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\BancoRegistradores|s3|01~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|s3|01~regout\,
	datab => \BancoRegistradores|s7|01~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	combout => \BancoRegistradores|78|19|32|25|18|23|5~7_combout\);

-- Location: LCFF_X27_Y14_N15
\BancoRegistradores|ra|01\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|23|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|139~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|ra|01~regout\);

-- Location: LCCOMB_X27_Y14_N4
\BancoRegistradores|78|19|32|25|18|23|5~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|18|23|5~8_combout\ = (\BancoRegistradores|78|19|32|25|18|23|5~7_combout\ & (((\BancoRegistradores|ra|01~regout\)) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24)))) # 
-- (!\BancoRegistradores|78|19|32|25|18|23|5~7_combout\ & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|k1|01~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|19|32|25|18|23|5~7_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|ra|01~regout\,
	datad => \BancoRegistradores|k1|01~regout\,
	combout => \BancoRegistradores|78|19|32|25|18|23|5~8_combout\);

-- Location: LCCOMB_X28_Y16_N4
\BancoRegistradores|78|19|32|25|18|23|5~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|18|23|5~9_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|78|19|32|25|18|23|5~6_combout\ & ((\BancoRegistradores|78|19|32|25|18|23|5~8_combout\))) # 
-- (!\BancoRegistradores|78|19|32|25|18|23|5~6_combout\ & (\BancoRegistradores|78|19|32|25|18|23|5~1_combout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (((\BancoRegistradores|78|19|32|25|18|23|5~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|19|32|25|18|23|5~1_combout\,
	datab => \BancoRegistradores|78|19|32|25|18|23|5~8_combout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datad => \BancoRegistradores|78|19|32|25|18|23|5~6_combout\,
	combout => \BancoRegistradores|78|19|32|25|18|23|5~9_combout\);

-- Location: LCCOMB_X29_Y18_N16
\BancoRegistradores|78|20|18|23|18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|18|23|18~combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25) & \BancoRegistradores|78|19|32|25|18|23|5~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25),
	datad => \BancoRegistradores|78|19|32|25|18|23|5~9_combout\,
	combout => \BancoRegistradores|78|20|18|23|18~combout\);

-- Location: LCCOMB_X24_Y15_N14
\BancoRegistradores|78|18|32|25|18|23|5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|18|23|5~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|t1|01~regout\) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (((\BancoRegistradores|t0|01~regout\ & !\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t1|01~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datac => \BancoRegistradores|t0|01~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	combout => \BancoRegistradores|78|18|32|25|18|23|5~2_combout\);

-- Location: LCCOMB_X25_Y15_N6
\BancoRegistradores|78|18|32|25|18|23|5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|18|23|5~3_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|78|18|32|25|18|23|5~2_combout\ & ((\BancoRegistradores|t3|01~regout\))) # 
-- (!\BancoRegistradores|78|18|32|25|18|23|5~2_combout\ & (\BancoRegistradores|t2|01~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\BancoRegistradores|78|18|32|25|18|23|5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t2|01~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \BancoRegistradores|t3|01~regout\,
	datad => \BancoRegistradores|78|18|32|25|18|23|5~2_combout\,
	combout => \BancoRegistradores|78|18|32|25|18|23|5~3_combout\);

-- Location: LCCOMB_X28_Y14_N6
\BancoRegistradores|115|20|18|23|5~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|23|5~7_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19)) # ((\BancoRegistradores|s7|01~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\BancoRegistradores|s3|01~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|s3|01~regout\,
	datad => \BancoRegistradores|s7|01~regout\,
	combout => \BancoRegistradores|115|20|18|23|5~7_combout\);

-- Location: LCCOMB_X28_Y14_N20
\BancoRegistradores|115|20|18|23|5~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|23|5~8_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|115|20|18|23|5~7_combout\ & (\BancoRegistradores|ra|01~regout\)) # 
-- (!\BancoRegistradores|115|20|18|23|5~7_combout\ & ((\BancoRegistradores|k1|01~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\BancoRegistradores|115|20|18|23|5~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ra|01~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|k1|01~regout\,
	datad => \BancoRegistradores|115|20|18|23|5~7_combout\,
	combout => \BancoRegistradores|115|20|18|23|5~8_combout\);

-- Location: LCFF_X32_Y17_N11
\BancoRegistradores|k0|00\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|k0|00~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|144~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|k0|00~regout\);

-- Location: LCFF_X31_Y20_N25
\BancoRegistradores|s4|00\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|20|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|149~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s4|00~regout\);

-- Location: LCCOMB_X28_Y17_N24
\BancoRegistradores|78|20|18|20|5~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|18|20|5~10_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\BancoRegistradores|t1|00~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|t0|00~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t1|00~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datad => \BancoRegistradores|t0|00~regout\,
	combout => \BancoRegistradores|78|20|18|20|5~10_combout\);

-- Location: LCFF_X30_Y21_N1
\BancoRegistradores|a2|00\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|20|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|128~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a2|00~regout\);

-- Location: LCFF_X29_Y21_N13
\BancoRegistradores|a1|00\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|20|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|124~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a1|00~regout\);

-- Location: LCCOMB_X30_Y21_N18
\BancoRegistradores|78|20|18|20|5~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|18|20|5~14_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22)) # ((\BancoRegistradores|at|00~regout\ & \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \BancoRegistradores|at|00~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	combout => \BancoRegistradores|78|20|18|20|5~14_combout\);

-- Location: LCCOMB_X30_Y21_N16
\BancoRegistradores|78|20|18|20|5~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|18|20|5~15_combout\ = (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\BancoRegistradores|78|20|18|20|5~14_combout\ & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21)) # 
-- (\BancoRegistradores|v0|00~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datac => \BancoRegistradores|v0|00~regout\,
	datad => \BancoRegistradores|78|20|18|20|5~14_combout\,
	combout => \BancoRegistradores|78|20|18|20|5~15_combout\);

-- Location: LCFF_X25_Y16_N1
\BancoRegistradores|t6|00\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|20|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|131~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t6|00~regout\);

-- Location: LCFF_X24_Y16_N25
\BancoRegistradores|t5|00\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|20|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|132~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t5|00~regout\);

-- Location: LCFF_X24_Y18_N23
\BancoRegistradores|t4|00\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|20|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|134~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t4|00~regout\);

-- Location: LCCOMB_X24_Y16_N24
\BancoRegistradores|78|20|18|20|5~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|18|20|5~18_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\BancoRegistradores|t5|00~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|t4|00~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datac => \BancoRegistradores|t5|00~regout\,
	datad => \BancoRegistradores|t4|00~regout\,
	combout => \BancoRegistradores|78|20|18|20|5~18_combout\);

-- Location: LCFF_X24_Y18_N25
\BancoRegistradores|t7|00\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|t7|00~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|130~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t7|00~regout\);

-- Location: LCCOMB_X25_Y16_N0
\BancoRegistradores|78|20|18|20|5~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|18|20|5~19_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|78|20|18|20|5~18_combout\ & (\BancoRegistradores|t7|00~regout\)) # 
-- (!\BancoRegistradores|78|20|18|20|5~18_combout\ & ((\BancoRegistradores|t6|00~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\BancoRegistradores|78|20|18|20|5~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t7|00~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \BancoRegistradores|t6|00~regout\,
	datad => \BancoRegistradores|78|20|18|20|5~18_combout\,
	combout => \BancoRegistradores|78|20|18|20|5~19_combout\);

-- Location: LCCOMB_X24_Y18_N18
\BancoRegistradores|115|20|18|20|5~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|20|5~18_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\BancoRegistradores|t5|00~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|t4|00~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \BancoRegistradores|t5|00~regout\,
	datad => \BancoRegistradores|t4|00~regout\,
	combout => \BancoRegistradores|115|20|18|20|5~18_combout\);

-- Location: LCCOMB_X24_Y18_N20
\BancoRegistradores|115|20|18|20|5~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|20|5~19_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|115|20|18|20|5~18_combout\ & ((\BancoRegistradores|t7|00~regout\))) # 
-- (!\BancoRegistradores|115|20|18|20|5~18_combout\ & (\BancoRegistradores|t6|00~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\BancoRegistradores|115|20|18|20|5~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t6|00~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|t7|00~regout\,
	datad => \BancoRegistradores|115|20|18|20|5~18_combout\,
	combout => \BancoRegistradores|115|20|18|20|5~19_combout\);

-- Location: LCCOMB_X30_Y14_N24
\BancoRegistradores|78|19|32|25|18|27|5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|18|27|5~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|s3|06~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\BancoRegistradores|s1|06~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \BancoRegistradores|s1|06~regout\,
	datad => \BancoRegistradores|s3|06~regout\,
	combout => \BancoRegistradores|78|19|32|25|18|27|5~2_combout\);

-- Location: LCCOMB_X31_Y14_N4
\BancoRegistradores|78|19|32|25|18|27|5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|18|27|5~3_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|78|19|32|25|18|27|5~2_combout\ & (\BancoRegistradores|k1|06~regout\)) # 
-- (!\BancoRegistradores|78|19|32|25|18|27|5~2_combout\ & ((\BancoRegistradores|t9|06~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((\BancoRegistradores|78|19|32|25|18|27|5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \BancoRegistradores|k1|06~regout\,
	datac => \BancoRegistradores|t9|06~regout\,
	datad => \BancoRegistradores|78|19|32|25|18|27|5~2_combout\,
	combout => \BancoRegistradores|78|19|32|25|18|27|5~3_combout\);

-- Location: LCCOMB_X32_Y18_N18
\BancoRegistradores|78|19|32|25|18|27|5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|18|27|5~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24)) # ((\BancoRegistradores|s2|06~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|s0|06~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|s2|06~regout\,
	datad => \BancoRegistradores|s0|06~regout\,
	combout => \BancoRegistradores|78|19|32|25|18|27|5~4_combout\);

-- Location: LCCOMB_X32_Y18_N20
\BancoRegistradores|78|19|32|25|18|27|5~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|18|27|5~5_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|78|19|32|25|18|27|5~4_combout\ & (\BancoRegistradores|k0|06~regout\)) # 
-- (!\BancoRegistradores|78|19|32|25|18|27|5~4_combout\ & ((\BancoRegistradores|t8|06~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((\BancoRegistradores|78|19|32|25|18|27|5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|k0|06~regout\,
	datab => \BancoRegistradores|t8|06~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datad => \BancoRegistradores|78|19|32|25|18|27|5~4_combout\,
	combout => \BancoRegistradores|78|19|32|25|18|27|5~5_combout\);

-- Location: LCCOMB_X32_Y18_N26
\BancoRegistradores|78|19|32|25|18|27|5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|18|27|5~6_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23)) # 
-- ((\BancoRegistradores|78|19|32|25|18|27|5~3_combout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & 
-- (\BancoRegistradores|78|19|32|25|18|27|5~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datac => \BancoRegistradores|78|19|32|25|18|27|5~5_combout\,
	datad => \BancoRegistradores|78|19|32|25|18|27|5~3_combout\,
	combout => \BancoRegistradores|78|19|32|25|18|27|5~6_combout\);

-- Location: LCCOMB_X24_Y18_N16
\BancoRegistradores|78|18|32|25|18|27|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|18|27|5~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|t6|06~regout\) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\BancoRegistradores|t4|06~regout\ & !\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t6|06~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \BancoRegistradores|t4|06~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	combout => \BancoRegistradores|78|18|32|25|18|27|5~0_combout\);

-- Location: LCCOMB_X24_Y18_N2
\BancoRegistradores|78|18|32|25|18|27|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|18|27|5~1_combout\ = (\BancoRegistradores|78|18|32|25|18|27|5~0_combout\ & (((\BancoRegistradores|t7|06~regout\)) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21)))) # 
-- (!\BancoRegistradores|78|18|32|25|18|27|5~0_combout\ & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|t5|06~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|18|32|25|18|27|5~0_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datac => \BancoRegistradores|t7|06~regout\,
	datad => \BancoRegistradores|t5|06~regout\,
	combout => \BancoRegistradores|78|18|32|25|18|27|5~1_combout\);

-- Location: LCCOMB_X29_Y17_N14
\BancoRegistradores|78|18|32|25|18|27|5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|18|27|5~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\BancoRegistradores|t1|06~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|t0|06~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \BancoRegistradores|t1|06~regout\,
	datac => \BancoRegistradores|t0|06~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	combout => \BancoRegistradores|78|18|32|25|18|27|5~2_combout\);

-- Location: LCCOMB_X28_Y17_N22
\BancoRegistradores|78|18|32|25|18|27|5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|18|27|5~3_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|78|18|32|25|18|27|5~2_combout\ & (\BancoRegistradores|t3|06~regout\)) # 
-- (!\BancoRegistradores|78|18|32|25|18|27|5~2_combout\ & ((\BancoRegistradores|t2|06~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\BancoRegistradores|78|18|32|25|18|27|5~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \BancoRegistradores|78|18|32|25|18|27|5~2_combout\,
	datac => \BancoRegistradores|t3|06~regout\,
	datad => \BancoRegistradores|t2|06~regout\,
	combout => \BancoRegistradores|78|18|32|25|18|27|5~3_combout\);

-- Location: LCCOMB_X24_Y19_N4
\BancoRegistradores|78|20|18|27|6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|18|27|6~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\BancoRegistradores|78|18|32|25|18|27|5~1_combout\))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\BancoRegistradores|78|18|32|25|18|27|5~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \BancoRegistradores|78|18|32|25|18|27|5~3_combout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datad => \BancoRegistradores|78|18|32|25|18|27|5~1_combout\,
	combout => \BancoRegistradores|78|20|18|27|6~0_combout\);

-- Location: LCCOMB_X28_Y21_N8
\BancoRegistradores|78|18|32|25|18|27|5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|18|27|5~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|a2|06~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\BancoRegistradores|a0|06~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \BancoRegistradores|a0|06~regout\,
	datac => \BancoRegistradores|a2|06~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	combout => \BancoRegistradores|78|18|32|25|18|27|5~4_combout\);

-- Location: LCCOMB_X25_Y23_N22
\BancoRegistradores|78|18|32|25|18|27|5~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|18|27|5~5_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|78|18|32|25|18|27|5~4_combout\ & (\BancoRegistradores|a3|06~regout\)) # 
-- (!\BancoRegistradores|78|18|32|25|18|27|5~4_combout\ & ((\BancoRegistradores|a1|06~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (((\BancoRegistradores|78|18|32|25|18|27|5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|a3|06~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datac => \BancoRegistradores|a1|06~regout\,
	datad => \BancoRegistradores|78|18|32|25|18|27|5~4_combout\,
	combout => \BancoRegistradores|78|18|32|25|18|27|5~5_combout\);

-- Location: LCCOMB_X24_Y20_N30
\BancoRegistradores|78|18|28|23|18|27|18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|28|23|18|27|18~combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & \BancoRegistradores|at|06~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datad => \BancoRegistradores|at|06~regout\,
	combout => \BancoRegistradores|78|18|28|23|18|27|18~combout\);

-- Location: LCCOMB_X24_Y20_N12
\BancoRegistradores|78|18|32|25|18|27|5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|18|27|5~6_combout\ = (\BancoRegistradores|78|20|21|26|5~1_combout\ & (((\BancoRegistradores|78|20|21|26|5~0_combout\) # (\BancoRegistradores|78|18|32|25|18|27|5~5_combout\)))) # 
-- (!\BancoRegistradores|78|20|21|26|5~1_combout\ & (\BancoRegistradores|78|18|28|23|18|27|18~combout\ & (!\BancoRegistradores|78|20|21|26|5~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|20|21|26|5~1_combout\,
	datab => \BancoRegistradores|78|18|28|23|18|27|18~combout\,
	datac => \BancoRegistradores|78|20|21|26|5~0_combout\,
	datad => \BancoRegistradores|78|18|32|25|18|27|5~5_combout\,
	combout => \BancoRegistradores|78|18|32|25|18|27|5~6_combout\);

-- Location: LCCOMB_X24_Y20_N18
\BancoRegistradores|78|18|32|25|18|27|5~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|18|27|5~7_combout\ = (\BancoRegistradores|78|20|21|26|5~0_combout\ & ((\BancoRegistradores|78|18|32|25|18|27|5~6_combout\ & (\BancoRegistradores|v1|06~regout\)) # (!\BancoRegistradores|78|18|32|25|18|27|5~6_combout\ & 
-- ((\BancoRegistradores|v0|06~regout\))))) # (!\BancoRegistradores|78|20|21|26|5~0_combout\ & (((\BancoRegistradores|78|18|32|25|18|27|5~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|v1|06~regout\,
	datab => \BancoRegistradores|v0|06~regout\,
	datac => \BancoRegistradores|78|20|21|26|5~0_combout\,
	datad => \BancoRegistradores|78|18|32|25|18|27|5~6_combout\,
	combout => \BancoRegistradores|78|18|32|25|18|27|5~7_combout\);

-- Location: LCCOMB_X24_Y19_N6
\BancoRegistradores|78|20|18|27|6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|18|27|6~1_combout\ = (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25) & ((\BancoRegistradores|78|20|18|27|6~0_combout\) # ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & 
-- \BancoRegistradores|78|18|32|25|18|27|5~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25),
	datac => \BancoRegistradores|78|20|18|27|6~0_combout\,
	datad => \BancoRegistradores|78|18|32|25|18|27|5~7_combout\,
	combout => \BancoRegistradores|78|20|18|27|6~1_combout\);

-- Location: LCCOMB_X33_Y15_N20
\BancoRegistradores|78|19|32|25|20|26|5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|20|26|5~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (\BancoRegistradores|t9|23~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|s1|23~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|t9|23~regout\,
	datad => \BancoRegistradores|s1|23~regout\,
	combout => \BancoRegistradores|78|19|32|25|20|26|5~2_combout\);

-- Location: LCFF_X32_Y13_N5
\BancoRegistradores|s7|23\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|26|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|147~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s7|23~regout\);

-- Location: LCFF_X31_Y13_N25
\BancoRegistradores|s3|23\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|s3|23~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|150~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s3|23~regout\);

-- Location: LCCOMB_X32_Y13_N4
\BancoRegistradores|78|19|32|25|20|26|5~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|20|26|5~7_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24)) # ((\BancoRegistradores|s7|23~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|s3|23~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|s7|23~regout\,
	datad => \BancoRegistradores|s3|23~regout\,
	combout => \BancoRegistradores|78|19|32|25|20|26|5~7_combout\);

-- Location: LCCOMB_X32_Y13_N14
\BancoRegistradores|78|19|32|25|20|26|5~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|20|26|5~8_combout\ = (\BancoRegistradores|78|19|32|25|20|26|5~7_combout\ & (((\BancoRegistradores|ra|23~regout\) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\BancoRegistradores|78|19|32|25|20|26|5~7_combout\ & (\BancoRegistradores|k1|23~regout\ & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|k1|23~regout\,
	datab => \BancoRegistradores|ra|23~regout\,
	datac => \BancoRegistradores|78|19|32|25|20|26|5~7_combout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	combout => \BancoRegistradores|78|19|32|25|20|26|5~8_combout\);

-- Location: LCCOMB_X25_Y16_N14
\BancoRegistradores|78|18|32|25|20|26|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|20|26|5~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\BancoRegistradores|t6|23~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|t4|23~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \BancoRegistradores|t6|23~regout\,
	datad => \BancoRegistradores|t4|23~regout\,
	combout => \BancoRegistradores|78|18|32|25|20|26|5~0_combout\);

-- Location: LCFF_X25_Y15_N15
\BancoRegistradores|t7|23\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|26|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|130~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t7|23~regout\);

-- Location: LCCOMB_X24_Y16_N26
\BancoRegistradores|78|18|32|25|20|26|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|20|26|5~1_combout\ = (\BancoRegistradores|78|18|32|25|20|26|5~0_combout\ & ((\BancoRegistradores|t7|23~regout\) # ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\BancoRegistradores|78|18|32|25|20|26|5~0_combout\ & (((\BancoRegistradores|t5|23~regout\ & \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t7|23~regout\,
	datab => \BancoRegistradores|78|18|32|25|20|26|5~0_combout\,
	datac => \BancoRegistradores|t5|23~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	combout => \BancoRegistradores|78|18|32|25|20|26|5~1_combout\);

-- Location: LCFF_X24_Y17_N7
\BancoRegistradores|t3|23\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|26|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|133~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t3|23~regout\);

-- Location: LCCOMB_X31_Y21_N8
\BancoRegistradores|78|18|28|23|20|26|18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|28|23|20|26|18~combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & \BancoRegistradores|at|23~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datad => \BancoRegistradores|at|23~regout\,
	combout => \BancoRegistradores|78|18|28|23|20|26|18~combout\);

-- Location: LCCOMB_X32_Y21_N22
\BancoRegistradores|78|18|32|25|20|26|5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|20|26|5~6_combout\ = (\BancoRegistradores|78|20|21|26|5~1_combout\ & (((\BancoRegistradores|78|20|21|26|5~0_combout\)))) # (!\BancoRegistradores|78|20|21|26|5~1_combout\ & ((\BancoRegistradores|78|20|21|26|5~0_combout\ & 
-- ((\BancoRegistradores|v0|23~regout\))) # (!\BancoRegistradores|78|20|21|26|5~0_combout\ & (\BancoRegistradores|78|18|28|23|20|26|18~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|18|28|23|20|26|18~combout\,
	datab => \BancoRegistradores|78|20|21|26|5~1_combout\,
	datac => \BancoRegistradores|v0|23~regout\,
	datad => \BancoRegistradores|78|20|21|26|5~0_combout\,
	combout => \BancoRegistradores|78|18|32|25|20|26|5~6_combout\);

-- Location: LCCOMB_X31_Y13_N20
\BancoRegistradores|115|20|20|26|5~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|26|5~7_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19)) # ((\BancoRegistradores|s7|23~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\BancoRegistradores|s3|23~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|s3|23~regout\,
	datad => \BancoRegistradores|s7|23~regout\,
	combout => \BancoRegistradores|115|20|20|26|5~7_combout\);

-- Location: LCFF_X35_Y18_N23
\BancoRegistradores|k0|22\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|27|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|144~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|k0|22~regout\);

-- Location: LCFF_X29_Y13_N21
\BancoRegistradores|k1|22\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|k1|22~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|141~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|k1|22~regout\);

-- Location: LCFF_X30_Y13_N17
\BancoRegistradores|s7|22\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|27|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|147~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s7|22~regout\);

-- Location: LCFF_X30_Y13_N19
\BancoRegistradores|s3|22\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|27|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|150~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s3|22~regout\);

-- Location: LCCOMB_X29_Y13_N6
\BancoRegistradores|78|19|32|25|20|27|5~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|20|27|5~7_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24)) # ((\BancoRegistradores|s7|22~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|s3|22~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|s7|22~regout\,
	datad => \BancoRegistradores|s3|22~regout\,
	combout => \BancoRegistradores|78|19|32|25|20|27|5~7_combout\);

-- Location: LCFF_X29_Y13_N1
\BancoRegistradores|ra|22\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|ra|22~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|139~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|ra|22~regout\);

-- Location: LCCOMB_X29_Y13_N10
\BancoRegistradores|78|19|32|25|20|27|5~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|20|27|5~8_combout\ = (\BancoRegistradores|78|19|32|25|20|27|5~7_combout\ & ((\BancoRegistradores|ra|22~regout\) # ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\BancoRegistradores|78|19|32|25|20|27|5~7_combout\ & (((\BancoRegistradores|k1|22~regout\ & \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|19|32|25|20|27|5~7_combout\,
	datab => \BancoRegistradores|ra|22~regout\,
	datac => \BancoRegistradores|k1|22~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	combout => \BancoRegistradores|78|19|32|25|20|27|5~8_combout\);

-- Location: LCCOMB_X35_Y17_N8
\BancoRegistradores|78|20|20|27|18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|20|27|18~combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25) & \BancoRegistradores|78|19|32|25|20|27|5~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25),
	datad => \BancoRegistradores|78|19|32|25|20|27|5~9_combout\,
	combout => \BancoRegistradores|78|20|20|27|18~combout\);

-- Location: LCFF_X38_Y21_N21
\BancoRegistradores|t5|22\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|27|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|132~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t5|22~regout\);

-- Location: LCFF_X38_Y21_N15
\BancoRegistradores|t6|22\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|27|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|131~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t6|22~regout\);

-- Location: LCFF_X37_Y21_N13
\BancoRegistradores|t4|22\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|27|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|134~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t4|22~regout\);

-- Location: LCCOMB_X38_Y21_N14
\BancoRegistradores|78|18|32|25|20|27|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|20|27|5~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\BancoRegistradores|t6|22~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|t4|22~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \BancoRegistradores|t6|22~regout\,
	datad => \BancoRegistradores|t4|22~regout\,
	combout => \BancoRegistradores|78|18|32|25|20|27|5~0_combout\);

-- Location: LCFF_X37_Y21_N15
\BancoRegistradores|t7|22\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|27|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|130~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t7|22~regout\);

-- Location: LCCOMB_X38_Y21_N20
\BancoRegistradores|78|18|32|25|20|27|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|20|27|5~1_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|78|18|32|25|20|27|5~0_combout\ & ((\BancoRegistradores|t7|22~regout\))) # 
-- (!\BancoRegistradores|78|18|32|25|20|27|5~0_combout\ & (\BancoRegistradores|t5|22~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\BancoRegistradores|78|18|32|25|20|27|5~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \BancoRegistradores|78|18|32|25|20|27|5~0_combout\,
	datac => \BancoRegistradores|t5|22~regout\,
	datad => \BancoRegistradores|t7|22~regout\,
	combout => \BancoRegistradores|78|18|32|25|20|27|5~1_combout\);

-- Location: LCFF_X24_Y17_N11
\BancoRegistradores|t3|22\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|t3|22~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|133~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t3|22~regout\);

-- Location: LCFF_X32_Y24_N21
\BancoRegistradores|v0|22\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|v0|22~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|123~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|v0|22~regout\);

-- Location: LCCOMB_X32_Y23_N20
\BancoRegistradores|78|18|32|25|20|27|5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|20|27|5~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\BancoRegistradores|a2|22~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|a0|22~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|a2|22~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datac => \BancoRegistradores|a0|22~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	combout => \BancoRegistradores|78|18|32|25|20|27|5~4_combout\);

-- Location: LCFF_X31_Y24_N17
\BancoRegistradores|a3|22\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|27|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|129~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a3|22~regout\);

-- Location: LCCOMB_X32_Y23_N18
\BancoRegistradores|78|18|32|25|20|27|5~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|20|27|5~5_combout\ = (\BancoRegistradores|78|18|32|25|20|27|5~4_combout\ & (((\BancoRegistradores|a3|22~regout\)) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21)))) # 
-- (!\BancoRegistradores|78|18|32|25|20|27|5~4_combout\ & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\BancoRegistradores|a1|22~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|18|32|25|20|27|5~4_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datac => \BancoRegistradores|a1|22~regout\,
	datad => \BancoRegistradores|a3|22~regout\,
	combout => \BancoRegistradores|78|18|32|25|20|27|5~5_combout\);

-- Location: LCCOMB_X30_Y13_N24
\BancoRegistradores|115|20|20|27|5~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|27|5~9_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19)) # ((\BancoRegistradores|s7|22~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|s3|22~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|s7|22~regout\,
	datad => \BancoRegistradores|s3|22~regout\,
	combout => \BancoRegistradores|115|20|20|27|5~9_combout\);

-- Location: LCCOMB_X29_Y13_N4
\BancoRegistradores|115|20|20|27|5~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|27|5~10_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|115|20|20|27|5~9_combout\ & (\BancoRegistradores|ra|22~regout\)) # 
-- (!\BancoRegistradores|115|20|20|27|5~9_combout\ & ((\BancoRegistradores|k1|22~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\BancoRegistradores|115|20|20|27|5~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \BancoRegistradores|ra|22~regout\,
	datac => \BancoRegistradores|k1|22~regout\,
	datad => \BancoRegistradores|115|20|20|27|5~9_combout\,
	combout => \BancoRegistradores|115|20|20|27|5~10_combout\);

-- Location: LCCOMB_X37_Y21_N12
\BancoRegistradores|115|20|20|27|5~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|27|5~17_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|t5|22~regout\) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (((\BancoRegistradores|t4|22~regout\ & !\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t5|22~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \BancoRegistradores|t4|22~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	combout => \BancoRegistradores|115|20|20|27|5~17_combout\);

-- Location: LCCOMB_X37_Y21_N14
\BancoRegistradores|115|20|20|27|5~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|27|5~18_combout\ = (\BancoRegistradores|115|20|20|27|5~17_combout\ & (((\BancoRegistradores|t7|22~regout\) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\BancoRegistradores|115|20|20|27|5~17_combout\ & (\BancoRegistradores|t6|22~regout\ & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|20|27|5~17_combout\,
	datab => \BancoRegistradores|t6|22~regout\,
	datac => \BancoRegistradores|t7|22~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	combout => \BancoRegistradores|115|20|20|27|5~18_combout\);

-- Location: LCCOMB_X32_Y13_N30
\BancoRegistradores|78|19|32|25|20|28|5~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|20|28|5~7_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24)) # ((\BancoRegistradores|s7|21~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|s3|21~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|s7|21~regout\,
	datad => \BancoRegistradores|s3|21~regout\,
	combout => \BancoRegistradores|78|19|32|25|20|28|5~7_combout\);

-- Location: LCCOMB_X34_Y13_N28
\BancoRegistradores|78|19|32|25|20|28|5~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|20|28|5~8_combout\ = (\BancoRegistradores|78|19|32|25|20|28|5~7_combout\ & (((\BancoRegistradores|ra|21~regout\)) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24)))) # 
-- (!\BancoRegistradores|78|19|32|25|20|28|5~7_combout\ & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|k1|21~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|19|32|25|20|28|5~7_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|ra|21~regout\,
	datad => \BancoRegistradores|k1|21~regout\,
	combout => \BancoRegistradores|78|19|32|25|20|28|5~8_combout\);

-- Location: LCFF_X38_Y21_N29
\BancoRegistradores|t5|21\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|28|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|132~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t5|21~regout\);

-- Location: LCFF_X38_Y21_N3
\BancoRegistradores|t6|21\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|28|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|131~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t6|21~regout\);

-- Location: LCCOMB_X38_Y21_N2
\BancoRegistradores|78|18|32|25|20|28|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|20|28|5~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\BancoRegistradores|t6|21~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|t4|21~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \BancoRegistradores|t6|21~regout\,
	datad => \BancoRegistradores|t4|21~regout\,
	combout => \BancoRegistradores|78|18|32|25|20|28|5~0_combout\);

-- Location: LCCOMB_X38_Y21_N28
\BancoRegistradores|78|18|32|25|20|28|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|20|28|5~1_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|78|18|32|25|20|28|5~0_combout\ & (\BancoRegistradores|t7|21~regout\)) # 
-- (!\BancoRegistradores|78|18|32|25|20|28|5~0_combout\ & ((\BancoRegistradores|t5|21~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (((\BancoRegistradores|78|18|32|25|20|28|5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \BancoRegistradores|t7|21~regout\,
	datac => \BancoRegistradores|t5|21~regout\,
	datad => \BancoRegistradores|78|18|32|25|20|28|5~0_combout\,
	combout => \BancoRegistradores|78|18|32|25|20|28|5~1_combout\);

-- Location: LCFF_X36_Y24_N11
\BancoRegistradores|t0|21\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|28|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|137~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t0|21~regout\);

-- Location: LCFF_X29_Y23_N11
\BancoRegistradores|a3|21\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|28|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|129~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a3|21~regout\);

-- Location: LCCOMB_X36_Y24_N10
\BancoRegistradores|115|20|20|28|5~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|28|5~10_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17)) # ((\BancoRegistradores|t1|21~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\BancoRegistradores|t0|21~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|t0|21~regout\,
	datad => \BancoRegistradores|t1|21~regout\,
	combout => \BancoRegistradores|115|20|20|28|5~10_combout\);

-- Location: LCCOMB_X41_Y17_N4
\ULA|130|50\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|130|50~combout\ = \135|73~combout\ $ (((\inst2|108~3_combout\ & (\23|142~combout\)) # (!\inst2|108~3_combout\ & ((\BancoRegistradores|115|20|20|28|5~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \135|73~combout\,
	datab => \23|142~combout\,
	datac => \BancoRegistradores|115|20|20|28|5~19_combout\,
	datad => \inst2|108~3_combout\,
	combout => \ULA|130|50~combout\);

-- Location: LCFF_X33_Y16_N11
\BancoRegistradores|k0|20\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|29|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|144~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|k0|20~regout\);

-- Location: LCCOMB_X33_Y16_N26
\BancoRegistradores|78|19|32|25|20|29|5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|20|29|5~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|s6|20~regout\) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & \BancoRegistradores|s2|20~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|s6|20~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datad => \BancoRegistradores|s2|20~regout\,
	combout => \BancoRegistradores|78|19|32|25|20|29|5~2_combout\);

-- Location: LCCOMB_X33_Y16_N4
\BancoRegistradores|78|19|32|25|20|29|5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|20|29|5~3_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|78|19|32|25|20|29|5~2_combout\ & (\BancoRegistradores|fp|20~regout\)) # 
-- (!\BancoRegistradores|78|19|32|25|20|29|5~2_combout\ & ((\BancoRegistradores|k0|20~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (\BancoRegistradores|78|19|32|25|20|29|5~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \BancoRegistradores|78|19|32|25|20|29|5~2_combout\,
	datac => \BancoRegistradores|fp|20~regout\,
	datad => \BancoRegistradores|k0|20~regout\,
	combout => \BancoRegistradores|78|19|32|25|20|29|5~3_combout\);

-- Location: LCCOMB_X27_Y16_N18
\BancoRegistradores|78|19|32|25|20|29|5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|20|29|5~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|t8|20~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (\BancoRegistradores|s0|20~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|s0|20~regout\,
	datab => \BancoRegistradores|t8|20~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	combout => \BancoRegistradores|78|19|32|25|20|29|5~4_combout\);

-- Location: LCCOMB_X27_Y16_N6
\BancoRegistradores|78|19|32|25|20|29|5~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|20|29|5~5_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|78|19|32|25|20|29|5~4_combout\ & (\BancoRegistradores|gp|20~regout\)) # 
-- (!\BancoRegistradores|78|19|32|25|20|29|5~4_combout\ & ((\BancoRegistradores|s4|20~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (((\BancoRegistradores|78|19|32|25|20|29|5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|gp|20~regout\,
	datab => \BancoRegistradores|s4|20~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datad => \BancoRegistradores|78|19|32|25|20|29|5~4_combout\,
	combout => \BancoRegistradores|78|19|32|25|20|29|5~5_combout\);

-- Location: LCCOMB_X27_Y16_N24
\BancoRegistradores|78|19|32|25|20|29|5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|20|29|5~6_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|78|19|32|25|20|29|5~3_combout\) # 
-- ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & 
-- \BancoRegistradores|78|19|32|25|20|29|5~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|19|32|25|20|29|5~3_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datad => \BancoRegistradores|78|19|32|25|20|29|5~5_combout\,
	combout => \BancoRegistradores|78|19|32|25|20|29|5~6_combout\);

-- Location: LCFF_X31_Y13_N13
\BancoRegistradores|s3|20\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|s3|20~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|150~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s3|20~regout\);

-- Location: LCFF_X37_Y22_N21
\BancoRegistradores|t6|20\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|29|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|131~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t6|20~regout\);

-- Location: LCCOMB_X37_Y22_N20
\BancoRegistradores|78|18|32|25|20|29|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|20|29|5~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|t6|20~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\BancoRegistradores|t4|20~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \BancoRegistradores|t4|20~regout\,
	datac => \BancoRegistradores|t6|20~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	combout => \BancoRegistradores|78|18|32|25|20|29|5~0_combout\);

-- Location: LCCOMB_X24_Y16_N6
\BancoRegistradores|78|18|32|25|20|29|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|20|29|5~1_combout\ = (\BancoRegistradores|78|18|32|25|20|29|5~0_combout\ & (((\BancoRegistradores|t7|20~regout\) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\BancoRegistradores|78|18|32|25|20|29|5~0_combout\ & (\BancoRegistradores|t5|20~regout\ & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|18|32|25|20|29|5~0_combout\,
	datab => \BancoRegistradores|t5|20~regout\,
	datac => \BancoRegistradores|t7|20~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	combout => \BancoRegistradores|78|18|32|25|20|29|5~1_combout\);

-- Location: LCFF_X36_Y24_N25
\BancoRegistradores|t1|20\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|29|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|136~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t1|20~regout\);

-- Location: LCCOMB_X30_Y22_N30
\BancoRegistradores|78|18|32|25|20|29|5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|20|29|5~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|a2|20~regout\) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\BancoRegistradores|a0|20~regout\ & !\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \BancoRegistradores|a2|20~regout\,
	datac => \BancoRegistradores|a0|20~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	combout => \BancoRegistradores|78|18|32|25|20|29|5~4_combout\);

-- Location: LCCOMB_X36_Y24_N8
\BancoRegistradores|115|20|20|29|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|29|5~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|t2|20~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\BancoRegistradores|t0|20~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \BancoRegistradores|t0|20~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datad => \BancoRegistradores|t2|20~regout\,
	combout => \BancoRegistradores|115|20|20|29|5~0_combout\);

-- Location: LCCOMB_X36_Y24_N24
\BancoRegistradores|115|20|20|29|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|29|5~1_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|115|20|20|29|5~0_combout\ & ((\BancoRegistradores|t3|20~regout\))) # 
-- (!\BancoRegistradores|115|20|20|29|5~0_combout\ & (\BancoRegistradores|t1|20~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\BancoRegistradores|115|20|20|29|5~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \BancoRegistradores|115|20|20|29|5~0_combout\,
	datac => \BancoRegistradores|t1|20~regout\,
	datad => \BancoRegistradores|t3|20~regout\,
	combout => \BancoRegistradores|115|20|20|29|5~1_combout\);

-- Location: LCCOMB_X31_Y13_N18
\BancoRegistradores|115|20|20|29|5~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|29|5~9_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19)) # ((\BancoRegistradores|s7|20~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|s3|20~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|s7|20~regout\,
	datad => \BancoRegistradores|s3|20~regout\,
	combout => \BancoRegistradores|115|20|20|29|5~9_combout\);

-- Location: LCCOMB_X31_Y13_N8
\BancoRegistradores|115|20|20|29|5~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|29|5~10_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|115|20|20|29|5~9_combout\ & (\BancoRegistradores|ra|20~regout\)) # 
-- (!\BancoRegistradores|115|20|20|29|5~9_combout\ & ((\BancoRegistradores|k1|20~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\BancoRegistradores|115|20|20|29|5~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \BancoRegistradores|ra|20~regout\,
	datac => \BancoRegistradores|k1|20~regout\,
	datad => \BancoRegistradores|115|20|20|29|5~9_combout\,
	combout => \BancoRegistradores|115|20|20|29|5~10_combout\);

-- Location: LCCOMB_X40_Y18_N2
\ULA|129|50\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|129|50~combout\ = \135|73~combout\ $ (((\inst2|108~3_combout\ & ((\23|143~combout\))) # (!\inst2|108~3_combout\ & (\BancoRegistradores|115|20|20|29|5~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011010011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \135|73~combout\,
	datab => \inst2|108~3_combout\,
	datac => \BancoRegistradores|115|20|20|29|5~19_combout\,
	datad => \23|143~combout\,
	combout => \ULA|129|50~combout\);

-- Location: LCCOMB_X37_Y16_N20
\BancoRegistradores|78|19|32|25|20|25|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|20|25|5~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24)) # ((\BancoRegistradores|s6|19~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|s2|19~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|s6|19~regout\,
	datad => \BancoRegistradores|s2|19~regout\,
	combout => \BancoRegistradores|78|19|32|25|20|25|5~0_combout\);

-- Location: LCCOMB_X34_Y18_N8
\BancoRegistradores|78|19|32|25|20|25|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|20|25|5~1_combout\ = (\BancoRegistradores|78|19|32|25|20|25|5~0_combout\ & ((\BancoRegistradores|fp|19~regout\) # ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\BancoRegistradores|78|19|32|25|20|25|5~0_combout\ & (((\BancoRegistradores|k0|19~regout\ & \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|19|32|25|20|25|5~0_combout\,
	datab => \BancoRegistradores|fp|19~regout\,
	datac => \BancoRegistradores|k0|19~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	combout => \BancoRegistradores|78|19|32|25|20|25|5~1_combout\);

-- Location: LCFF_X32_Y15_N1
\BancoRegistradores|s5|19\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|25|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|148~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s5|19~regout\);

-- Location: LCFF_X33_Y15_N3
\BancoRegistradores|t9|19\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|25|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|143~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t9|19~regout\);

-- Location: LCFF_X32_Y15_N15
\BancoRegistradores|s1|19\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|25|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|151~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s1|19~regout\);

-- Location: LCCOMB_X33_Y15_N2
\BancoRegistradores|78|19|32|25|20|25|5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|20|25|5~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((\BancoRegistradores|t9|19~regout\) # (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (\BancoRegistradores|s1|19~regout\ & ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|s1|19~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|t9|19~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	combout => \BancoRegistradores|78|19|32|25|20|25|5~2_combout\);

-- Location: LCFF_X31_Y15_N21
\BancoRegistradores|sp|19\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|25|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|140~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|sp|19~regout\);

-- Location: LCCOMB_X31_Y15_N20
\BancoRegistradores|78|19|32|25|20|25|5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|20|25|5~3_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|78|19|32|25|20|25|5~2_combout\ & (\BancoRegistradores|sp|19~regout\)) # 
-- (!\BancoRegistradores|78|19|32|25|20|25|5~2_combout\ & ((\BancoRegistradores|s5|19~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\BancoRegistradores|78|19|32|25|20|25|5~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \BancoRegistradores|78|19|32|25|20|25|5~2_combout\,
	datac => \BancoRegistradores|sp|19~regout\,
	datad => \BancoRegistradores|s5|19~regout\,
	combout => \BancoRegistradores|78|19|32|25|20|25|5~3_combout\);

-- Location: LCCOMB_X32_Y13_N18
\BancoRegistradores|78|19|32|25|20|25|5~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|20|25|5~7_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (((\BancoRegistradores|s7|19~regout\) # (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\BancoRegistradores|s3|19~regout\ & ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|s3|19~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datac => \BancoRegistradores|s7|19~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	combout => \BancoRegistradores|78|19|32|25|20|25|5~7_combout\);

-- Location: LCFF_X37_Y21_N17
\BancoRegistradores|t4|19\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|25|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|134~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t4|19~regout\);

-- Location: LCCOMB_X38_Y21_N6
\BancoRegistradores|78|18|32|25|20|25|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|20|25|5~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\BancoRegistradores|t6|19~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|t4|19~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \BancoRegistradores|t6|19~regout\,
	datad => \BancoRegistradores|t4|19~regout\,
	combout => \BancoRegistradores|78|18|32|25|20|25|5~0_combout\);

-- Location: LCFF_X37_Y21_N31
\BancoRegistradores|t7|19\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|25|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|130~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t7|19~regout\);

-- Location: LCCOMB_X37_Y21_N30
\BancoRegistradores|78|18|32|25|20|25|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|20|25|5~1_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|78|18|32|25|20|25|5~0_combout\ & ((\BancoRegistradores|t7|19~regout\))) # 
-- (!\BancoRegistradores|78|18|32|25|20|25|5~0_combout\ & (\BancoRegistradores|t5|19~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (((\BancoRegistradores|78|18|32|25|20|25|5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \BancoRegistradores|t5|19~regout\,
	datac => \BancoRegistradores|t7|19~regout\,
	datad => \BancoRegistradores|78|18|32|25|20|25|5~0_combout\,
	combout => \BancoRegistradores|78|18|32|25|20|25|5~1_combout\);

-- Location: LCCOMB_X36_Y24_N18
\BancoRegistradores|78|18|32|25|20|25|5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|20|25|5~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|t1|19~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\BancoRegistradores|t0|19~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \BancoRegistradores|t0|19~regout\,
	datac => \BancoRegistradores|t1|19~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	combout => \BancoRegistradores|78|18|32|25|20|25|5~2_combout\);

-- Location: LCCOMB_X35_Y24_N16
\BancoRegistradores|78|18|32|25|20|25|5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|20|25|5~3_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|78|18|32|25|20|25|5~2_combout\ & (\BancoRegistradores|t3|19~regout\)) # 
-- (!\BancoRegistradores|78|18|32|25|20|25|5~2_combout\ & ((\BancoRegistradores|t2|19~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\BancoRegistradores|78|18|32|25|20|25|5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \BancoRegistradores|t3|19~regout\,
	datac => \BancoRegistradores|t2|19~regout\,
	datad => \BancoRegistradores|78|18|32|25|20|25|5~2_combout\,
	combout => \BancoRegistradores|78|18|32|25|20|25|5~3_combout\);

-- Location: LCCOMB_X38_Y20_N16
\BancoRegistradores|78|20|20|25|6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|20|25|6~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & 
-- (\BancoRegistradores|78|18|32|25|20|25|5~1_combout\)) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|78|18|32|25|20|25|5~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|78|18|32|25|20|25|5~1_combout\,
	datad => \BancoRegistradores|78|18|32|25|20|25|5~3_combout\,
	combout => \BancoRegistradores|78|20|20|25|6~0_combout\);

-- Location: LCCOMB_X32_Y23_N24
\BancoRegistradores|78|18|32|25|20|25|5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|20|25|5~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|a1|19~regout\) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (((\BancoRegistradores|a0|19~regout\ & !\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \BancoRegistradores|a1|19~regout\,
	datac => \BancoRegistradores|a0|19~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	combout => \BancoRegistradores|78|18|32|25|20|25|5~4_combout\);

-- Location: LCCOMB_X35_Y21_N28
\BancoRegistradores|78|18|32|25|20|25|5~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|20|25|5~5_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|78|18|32|25|20|25|5~4_combout\ & (\BancoRegistradores|a3|19~regout\)) # 
-- (!\BancoRegistradores|78|18|32|25|20|25|5~4_combout\ & ((\BancoRegistradores|a2|19~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\BancoRegistradores|78|18|32|25|20|25|5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \BancoRegistradores|a3|19~regout\,
	datac => \BancoRegistradores|a2|19~regout\,
	datad => \BancoRegistradores|78|18|32|25|20|25|5~4_combout\,
	combout => \BancoRegistradores|78|18|32|25|20|25|5~5_combout\);

-- Location: LCCOMB_X38_Y19_N6
\BancoRegistradores|78|18|28|23|20|25|18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|28|23|20|25|18~combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & \BancoRegistradores|at|19~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datad => \BancoRegistradores|at|19~regout\,
	combout => \BancoRegistradores|78|18|28|23|20|25|18~combout\);

-- Location: LCCOMB_X38_Y19_N20
\BancoRegistradores|78|18|32|25|20|25|5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|20|25|5~6_combout\ = (\BancoRegistradores|78|20|21|26|5~0_combout\ & (((\BancoRegistradores|v0|19~regout\) # (\BancoRegistradores|78|20|21|26|5~1_combout\)))) # (!\BancoRegistradores|78|20|21|26|5~0_combout\ & 
-- (\BancoRegistradores|78|18|28|23|20|25|18~combout\ & ((!\BancoRegistradores|78|20|21|26|5~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|18|28|23|20|25|18~combout\,
	datab => \BancoRegistradores|v0|19~regout\,
	datac => \BancoRegistradores|78|20|21|26|5~0_combout\,
	datad => \BancoRegistradores|78|20|21|26|5~1_combout\,
	combout => \BancoRegistradores|78|18|32|25|20|25|5~6_combout\);

-- Location: LCCOMB_X38_Y19_N22
\BancoRegistradores|78|18|32|25|20|25|5~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|20|25|5~7_combout\ = (\BancoRegistradores|78|18|32|25|20|25|5~6_combout\ & ((\BancoRegistradores|v1|19~regout\) # ((!\BancoRegistradores|78|20|21|26|5~1_combout\)))) # (!\BancoRegistradores|78|18|32|25|20|25|5~6_combout\ & 
-- (((\BancoRegistradores|78|18|32|25|20|25|5~5_combout\ & \BancoRegistradores|78|20|21|26|5~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|v1|19~regout\,
	datab => \BancoRegistradores|78|18|32|25|20|25|5~5_combout\,
	datac => \BancoRegistradores|78|18|32|25|20|25|5~6_combout\,
	datad => \BancoRegistradores|78|20|21|26|5~1_combout\,
	combout => \BancoRegistradores|78|18|32|25|20|25|5~7_combout\);

-- Location: LCCOMB_X38_Y19_N28
\BancoRegistradores|78|20|20|25|6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|20|25|6~1_combout\ = (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25) & ((\BancoRegistradores|78|20|20|25|6~0_combout\) # ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & 
-- \BancoRegistradores|78|18|32|25|20|25|5~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25),
	datac => \BancoRegistradores|78|20|20|25|6~0_combout\,
	datad => \BancoRegistradores|78|18|32|25|20|25|5~7_combout\,
	combout => \BancoRegistradores|78|20|20|25|6~1_combout\);

-- Location: LCCOMB_X32_Y15_N12
\BancoRegistradores|115|20|20|25|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|25|5~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18)) # ((\BancoRegistradores|t9|19~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (\BancoRegistradores|s1|19~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datac => \BancoRegistradores|s1|19~regout\,
	datad => \BancoRegistradores|t9|19~regout\,
	combout => \BancoRegistradores|115|20|20|25|5~0_combout\);

-- Location: LCCOMB_X32_Y15_N0
\BancoRegistradores|115|20|20|25|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|25|5~1_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|115|20|20|25|5~0_combout\ & (\BancoRegistradores|sp|19~regout\)) # 
-- (!\BancoRegistradores|115|20|20|25|5~0_combout\ & ((\BancoRegistradores|s5|19~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\BancoRegistradores|115|20|20|25|5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|sp|19~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datac => \BancoRegistradores|s5|19~regout\,
	datad => \BancoRegistradores|115|20|20|25|5~0_combout\,
	combout => \BancoRegistradores|115|20|20|25|5~1_combout\);

-- Location: LCFF_X38_Y18_N13
\BancoRegistradores|s6|18\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|24|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|146~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s6|18~regout\);

-- Location: LCFF_X29_Y17_N25
\BancoRegistradores|t2|18\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|24|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|135~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t2|18~regout\);

-- Location: LCFF_X25_Y21_N21
\BancoRegistradores|v0|18\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|v0|18~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|123~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|v0|18~regout\);

-- Location: LCCOMB_X29_Y17_N2
\BancoRegistradores|115|20|20|24|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|24|5~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|t2|18~regout\) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\BancoRegistradores|t0|18~regout\ & !\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t2|18~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|t0|18~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	combout => \BancoRegistradores|115|20|20|24|5~0_combout\);

-- Location: LCCOMB_X38_Y18_N10
\BancoRegistradores|115|20|20|24|5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|24|5~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (\BancoRegistradores|s6|18~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|s2|18~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|s6|18~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datad => \BancoRegistradores|s2|18~regout\,
	combout => \BancoRegistradores|115|20|20|24|5~2_combout\);

-- Location: LCCOMB_X34_Y18_N0
\BancoRegistradores|115|20|20|24|5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|24|5~3_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|115|20|20|24|5~2_combout\ & (\BancoRegistradores|fp|18~regout\)) # 
-- (!\BancoRegistradores|115|20|20|24|5~2_combout\ & ((\BancoRegistradores|k0|18~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\BancoRegistradores|115|20|20|24|5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \BancoRegistradores|fp|18~regout\,
	datac => \BancoRegistradores|k0|18~regout\,
	datad => \BancoRegistradores|115|20|20|24|5~2_combout\,
	combout => \BancoRegistradores|115|20|20|24|5~3_combout\);

-- Location: LCCOMB_X31_Y23_N10
\BancoRegistradores|115|18|28|23|20|24|18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|18|28|23|20|24|18~combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & \BancoRegistradores|at|18~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datad => \BancoRegistradores|at|18~regout\,
	combout => \BancoRegistradores|115|18|28|23|20|24|18~combout\);

-- Location: LCCOMB_X37_Y21_N22
\BancoRegistradores|115|20|20|24|5~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|24|5~17_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\BancoRegistradores|t5|18~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|t4|18~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \BancoRegistradores|t5|18~regout\,
	datac => \BancoRegistradores|t4|18~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	combout => \BancoRegistradores|115|20|20|24|5~17_combout\);

-- Location: LCCOMB_X37_Y21_N0
\BancoRegistradores|115|20|20|24|5~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|24|5~18_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|115|20|20|24|5~17_combout\ & ((\BancoRegistradores|t7|18~regout\))) # 
-- (!\BancoRegistradores|115|20|20|24|5~17_combout\ & (\BancoRegistradores|t6|18~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\BancoRegistradores|115|20|20|24|5~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t6|18~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|t7|18~regout\,
	datad => \BancoRegistradores|115|20|20|24|5~17_combout\,
	combout => \BancoRegistradores|115|20|20|24|5~18_combout\);

-- Location: LCCOMB_X33_Y16_N14
\BancoRegistradores|78|19|32|25|20|23|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|20|23|5~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24)) # (\BancoRegistradores|s6|17~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\BancoRegistradores|s2|17~regout\ & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|s2|17~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datad => \BancoRegistradores|s6|17~regout\,
	combout => \BancoRegistradores|78|19|32|25|20|23|5~0_combout\);

-- Location: LCCOMB_X34_Y18_N4
\BancoRegistradores|78|19|32|25|20|23|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|20|23|5~1_combout\ = (\BancoRegistradores|78|19|32|25|20|23|5~0_combout\ & ((\BancoRegistradores|fp|17~regout\) # ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\BancoRegistradores|78|19|32|25|20|23|5~0_combout\ & (((\BancoRegistradores|k0|17~regout\ & \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|19|32|25|20|23|5~0_combout\,
	datab => \BancoRegistradores|fp|17~regout\,
	datac => \BancoRegistradores|k0|17~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	combout => \BancoRegistradores|78|19|32|25|20|23|5~1_combout\);

-- Location: LCFF_X33_Y15_N29
\BancoRegistradores|t9|17\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|23|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|143~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t9|17~regout\);

-- Location: LCFF_X32_Y15_N17
\BancoRegistradores|s1|17\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|23|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|151~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s1|17~regout\);

-- Location: LCCOMB_X33_Y15_N28
\BancoRegistradores|78|19|32|25|20|23|5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|20|23|5~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (\BancoRegistradores|t9|17~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|s1|17~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|t9|17~regout\,
	datad => \BancoRegistradores|s1|17~regout\,
	combout => \BancoRegistradores|78|19|32|25|20|23|5~2_combout\);

-- Location: LCCOMB_X32_Y15_N30
\BancoRegistradores|78|19|32|25|20|23|5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|20|23|5~3_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|78|19|32|25|20|23|5~2_combout\ & ((\BancoRegistradores|sp|17~regout\))) # 
-- (!\BancoRegistradores|78|19|32|25|20|23|5~2_combout\ & (\BancoRegistradores|s5|17~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\BancoRegistradores|78|19|32|25|20|23|5~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \BancoRegistradores|78|19|32|25|20|23|5~2_combout\,
	datac => \BancoRegistradores|s5|17~regout\,
	datad => \BancoRegistradores|sp|17~regout\,
	combout => \BancoRegistradores|78|19|32|25|20|23|5~3_combout\);

-- Location: LCCOMB_X38_Y16_N30
\BancoRegistradores|78|19|32|25|20|23|5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|20|23|5~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (\BancoRegistradores|t8|17~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|s0|17~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|t8|17~regout\,
	datad => \BancoRegistradores|s0|17~regout\,
	combout => \BancoRegistradores|78|19|32|25|20|23|5~4_combout\);

-- Location: LCCOMB_X38_Y16_N20
\BancoRegistradores|78|19|32|25|20|23|5~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|20|23|5~5_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|78|19|32|25|20|23|5~4_combout\ & ((\BancoRegistradores|gp|17~regout\))) # 
-- (!\BancoRegistradores|78|19|32|25|20|23|5~4_combout\ & (\BancoRegistradores|s4|17~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (((\BancoRegistradores|78|19|32|25|20|23|5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|s4|17~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datac => \BancoRegistradores|gp|17~regout\,
	datad => \BancoRegistradores|78|19|32|25|20|23|5~4_combout\,
	combout => \BancoRegistradores|78|19|32|25|20|23|5~5_combout\);

-- Location: LCCOMB_X35_Y16_N2
\BancoRegistradores|78|19|32|25|20|23|5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|20|23|5~6_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\BancoRegistradores|78|19|32|25|20|23|5~3_combout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|78|19|32|25|20|23|5~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|19|32|25|20|23|5~3_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datad => \BancoRegistradores|78|19|32|25|20|23|5~5_combout\,
	combout => \BancoRegistradores|78|19|32|25|20|23|5~6_combout\);

-- Location: LCFF_X34_Y13_N11
\BancoRegistradores|k1|17\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|23|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|141~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|k1|17~regout\);

-- Location: LCFF_X34_Y14_N5
\BancoRegistradores|s7|17\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|23|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|147~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s7|17~regout\);

-- Location: LCFF_X34_Y14_N15
\BancoRegistradores|s3|17\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|23|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|150~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s3|17~regout\);

-- Location: LCCOMB_X34_Y14_N4
\BancoRegistradores|78|19|32|25|20|23|5~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|20|23|5~7_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|s7|17~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\BancoRegistradores|s3|17~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \BancoRegistradores|s3|17~regout\,
	datac => \BancoRegistradores|s7|17~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	combout => \BancoRegistradores|78|19|32|25|20|23|5~7_combout\);

-- Location: LCFF_X34_Y13_N13
\BancoRegistradores|ra|17\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|23|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|139~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|ra|17~regout\);

-- Location: LCCOMB_X34_Y13_N10
\BancoRegistradores|78|19|32|25|20|23|5~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|20|23|5~8_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|78|19|32|25|20|23|5~7_combout\ & (\BancoRegistradores|ra|17~regout\)) # 
-- (!\BancoRegistradores|78|19|32|25|20|23|5~7_combout\ & ((\BancoRegistradores|k1|17~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((\BancoRegistradores|78|19|32|25|20|23|5~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ra|17~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|k1|17~regout\,
	datad => \BancoRegistradores|78|19|32|25|20|23|5~7_combout\,
	combout => \BancoRegistradores|78|19|32|25|20|23|5~8_combout\);

-- Location: LCCOMB_X35_Y16_N4
\BancoRegistradores|78|19|32|25|20|23|5~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|20|23|5~9_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|78|19|32|25|20|23|5~6_combout\ & (\BancoRegistradores|78|19|32|25|20|23|5~8_combout\)) # 
-- (!\BancoRegistradores|78|19|32|25|20|23|5~6_combout\ & ((\BancoRegistradores|78|19|32|25|20|23|5~1_combout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\BancoRegistradores|78|19|32|25|20|23|5~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|19|32|25|20|23|5~8_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \BancoRegistradores|78|19|32|25|20|23|5~1_combout\,
	datad => \BancoRegistradores|78|19|32|25|20|23|5~6_combout\,
	combout => \BancoRegistradores|78|19|32|25|20|23|5~9_combout\);

-- Location: LCCOMB_X40_Y16_N8
\BancoRegistradores|78|20|20|23|18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|20|23|18~combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25) & \BancoRegistradores|78|19|32|25|20|23|5~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25),
	datad => \BancoRegistradores|78|19|32|25|20|23|5~9_combout\,
	combout => \BancoRegistradores|78|20|20|23|18~combout\);

-- Location: LCCOMB_X32_Y15_N16
\BancoRegistradores|115|20|20|23|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|23|5~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18)) # ((\BancoRegistradores|t9|17~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (\BancoRegistradores|s1|17~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datac => \BancoRegistradores|s1|17~regout\,
	datad => \BancoRegistradores|t9|17~regout\,
	combout => \BancoRegistradores|115|20|20|23|5~0_combout\);

-- Location: LCCOMB_X34_Y14_N14
\BancoRegistradores|115|20|20|23|5~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|23|5~7_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19)) # ((\BancoRegistradores|s7|17~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\BancoRegistradores|s3|17~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|s3|17~regout\,
	datad => \BancoRegistradores|s7|17~regout\,
	combout => \BancoRegistradores|115|20|20|23|5~7_combout\);

-- Location: LCCOMB_X34_Y13_N12
\BancoRegistradores|115|20|20|23|5~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|23|5~8_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|115|20|20|23|5~7_combout\ & ((\BancoRegistradores|ra|17~regout\))) # 
-- (!\BancoRegistradores|115|20|20|23|5~7_combout\ & (\BancoRegistradores|k1|17~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\BancoRegistradores|115|20|20|23|5~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \BancoRegistradores|k1|17~regout\,
	datac => \BancoRegistradores|ra|17~regout\,
	datad => \BancoRegistradores|115|20|20|23|5~7_combout\,
	combout => \BancoRegistradores|115|20|20|23|5~8_combout\);

-- Location: LCCOMB_X38_Y19_N2
\BancoRegistradores|115|18|28|23|20|23|18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|18|28|23|20|23|18~combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & \BancoRegistradores|at|17~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datad => \BancoRegistradores|at|17~regout\,
	combout => \BancoRegistradores|115|18|28|23|20|23|18~combout\);

-- Location: LCCOMB_X38_Y19_N24
\BancoRegistradores|115|20|20|23|5~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|23|5~14_combout\ = (\BancoRegistradores|115|20|18|26|5~3_combout\ & (((\BancoRegistradores|115|20|18|26|5~2_combout\)))) # (!\BancoRegistradores|115|20|18|26|5~3_combout\ & ((\BancoRegistradores|115|20|18|26|5~2_combout\ & 
-- (\BancoRegistradores|v0|17~regout\)) # (!\BancoRegistradores|115|20|18|26|5~2_combout\ & ((\BancoRegistradores|115|18|28|23|20|23|18~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|18|26|5~3_combout\,
	datab => \BancoRegistradores|v0|17~regout\,
	datac => \BancoRegistradores|115|20|18|26|5~2_combout\,
	datad => \BancoRegistradores|115|18|28|23|20|23|18~combout\,
	combout => \BancoRegistradores|115|20|20|23|5~14_combout\);

-- Location: LCCOMB_X37_Y21_N10
\BancoRegistradores|115|20|20|23|5~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|23|5~17_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\BancoRegistradores|t6|17~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|t4|17~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \BancoRegistradores|t6|17~regout\,
	datac => \BancoRegistradores|t4|17~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	combout => \BancoRegistradores|115|20|20|23|5~17_combout\);

-- Location: LCFF_X34_Y18_N13
\BancoRegistradores|k0|16\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|20|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|144~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|k0|16~regout\);

-- Location: LCCOMB_X35_Y22_N20
\BancoRegistradores|78|19|32|25|20|20|5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|20|20|5~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|s6|16~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\BancoRegistradores|s2|16~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datac => \BancoRegistradores|s2|16~regout\,
	datad => \BancoRegistradores|s6|16~regout\,
	combout => \BancoRegistradores|78|19|32|25|20|20|5~2_combout\);

-- Location: LCCOMB_X34_Y18_N12
\BancoRegistradores|78|19|32|25|20|20|5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|20|20|5~3_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|78|19|32|25|20|20|5~2_combout\ & ((\BancoRegistradores|fp|16~regout\))) # 
-- (!\BancoRegistradores|78|19|32|25|20|20|5~2_combout\ & (\BancoRegistradores|k0|16~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (\BancoRegistradores|78|19|32|25|20|20|5~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \BancoRegistradores|78|19|32|25|20|20|5~2_combout\,
	datac => \BancoRegistradores|k0|16~regout\,
	datad => \BancoRegistradores|fp|16~regout\,
	combout => \BancoRegistradores|78|19|32|25|20|20|5~3_combout\);

-- Location: LCCOMB_X34_Y14_N12
\BancoRegistradores|78|19|32|25|20|20|5~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|20|20|5~7_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|s7|16~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\BancoRegistradores|s3|16~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \BancoRegistradores|s3|16~regout\,
	datac => \BancoRegistradores|s7|16~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	combout => \BancoRegistradores|78|19|32|25|20|20|5~7_combout\);

-- Location: LCCOMB_X33_Y14_N4
\BancoRegistradores|78|19|32|25|20|20|5~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|20|20|5~8_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|78|19|32|25|20|20|5~7_combout\ & ((\BancoRegistradores|ra|16~regout\))) # 
-- (!\BancoRegistradores|78|19|32|25|20|20|5~7_combout\ & (\BancoRegistradores|k1|16~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (\BancoRegistradores|78|19|32|25|20|20|5~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \BancoRegistradores|78|19|32|25|20|20|5~7_combout\,
	datac => \BancoRegistradores|k1|16~regout\,
	datad => \BancoRegistradores|ra|16~regout\,
	combout => \BancoRegistradores|78|19|32|25|20|20|5~8_combout\);

-- Location: LCFF_X36_Y18_N1
\BancoRegistradores|t5|16\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|t5|16~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|132~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t5|16~regout\);

-- Location: LCFF_X38_Y21_N17
\BancoRegistradores|t6|16\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|20|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|131~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t6|16~regout\);

-- Location: LCCOMB_X38_Y21_N16
\BancoRegistradores|78|18|32|25|20|20|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|20|20|5~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\BancoRegistradores|t6|16~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|t4|16~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \BancoRegistradores|t6|16~regout\,
	datad => \BancoRegistradores|t4|16~regout\,
	combout => \BancoRegistradores|78|18|32|25|20|20|5~0_combout\);

-- Location: LCCOMB_X38_Y18_N16
\BancoRegistradores|78|18|32|25|20|20|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|20|20|5~1_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|78|18|32|25|20|20|5~0_combout\ & ((\BancoRegistradores|t7|16~regout\))) # 
-- (!\BancoRegistradores|78|18|32|25|20|20|5~0_combout\ & (\BancoRegistradores|t5|16~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (((\BancoRegistradores|78|18|32|25|20|20|5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t5|16~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datac => \BancoRegistradores|78|18|32|25|20|20|5~0_combout\,
	datad => \BancoRegistradores|t7|16~regout\,
	combout => \BancoRegistradores|78|18|32|25|20|20|5~1_combout\);

-- Location: LCCOMB_X34_Y24_N30
\BancoRegistradores|78|18|32|25|20|20|5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|20|20|5~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (((\BancoRegistradores|t1|16~regout\) # (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\BancoRegistradores|t0|16~regout\ & ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \BancoRegistradores|t0|16~regout\,
	datac => \BancoRegistradores|t1|16~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	combout => \BancoRegistradores|78|18|32|25|20|20|5~2_combout\);

-- Location: LCCOMB_X33_Y24_N28
\BancoRegistradores|78|18|32|25|20|20|5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|20|20|5~3_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|78|18|32|25|20|20|5~2_combout\ & (\BancoRegistradores|t3|16~regout\)) # 
-- (!\BancoRegistradores|78|18|32|25|20|20|5~2_combout\ & ((\BancoRegistradores|t2|16~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\BancoRegistradores|78|18|32|25|20|20|5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t3|16~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \BancoRegistradores|t2|16~regout\,
	datad => \BancoRegistradores|78|18|32|25|20|20|5~2_combout\,
	combout => \BancoRegistradores|78|18|32|25|20|20|5~3_combout\);

-- Location: LCCOMB_X41_Y16_N14
\BancoRegistradores|78|20|20|20|6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|20|20|6~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\BancoRegistradores|78|18|32|25|20|20|5~1_combout\))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\BancoRegistradores|78|18|32|25|20|20|5~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|78|18|32|25|20|20|5~3_combout\,
	datad => \BancoRegistradores|78|18|32|25|20|20|5~1_combout\,
	combout => \BancoRegistradores|78|20|20|20|6~0_combout\);

-- Location: LCCOMB_X35_Y21_N10
\BancoRegistradores|78|18|32|25|20|20|5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|20|20|5~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21)) # ((\BancoRegistradores|a2|16~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|a0|16~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datac => \BancoRegistradores|a2|16~regout\,
	datad => \BancoRegistradores|a0|16~regout\,
	combout => \BancoRegistradores|78|18|32|25|20|20|5~4_combout\);

-- Location: LCCOMB_X35_Y21_N4
\BancoRegistradores|78|18|32|25|20|20|5~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|20|20|5~5_combout\ = (\BancoRegistradores|78|18|32|25|20|20|5~4_combout\ & (((\BancoRegistradores|a3|16~regout\) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\BancoRegistradores|78|18|32|25|20|20|5~4_combout\ & (\BancoRegistradores|a1|16~regout\ & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|18|32|25|20|20|5~4_combout\,
	datab => \BancoRegistradores|a1|16~regout\,
	datac => \BancoRegistradores|a3|16~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	combout => \BancoRegistradores|78|18|32|25|20|20|5~5_combout\);

-- Location: LCCOMB_X32_Y24_N12
\BancoRegistradores|78|18|28|23|20|20|18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|28|23|20|20|18~combout\ = (\BancoRegistradores|at|16~regout\ & \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoRegistradores|at|16~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	combout => \BancoRegistradores|78|18|28|23|20|20|18~combout\);

-- Location: LCCOMB_X32_Y24_N10
\BancoRegistradores|78|18|32|25|20|20|5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|20|20|5~6_combout\ = (\BancoRegistradores|78|20|21|26|5~0_combout\ & (((\BancoRegistradores|78|20|21|26|5~1_combout\)))) # (!\BancoRegistradores|78|20|21|26|5~0_combout\ & ((\BancoRegistradores|78|20|21|26|5~1_combout\ & 
-- ((\BancoRegistradores|78|18|32|25|20|20|5~5_combout\))) # (!\BancoRegistradores|78|20|21|26|5~1_combout\ & (\BancoRegistradores|78|18|28|23|20|20|18~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|18|28|23|20|20|18~combout\,
	datab => \BancoRegistradores|78|20|21|26|5~0_combout\,
	datac => \BancoRegistradores|78|20|21|26|5~1_combout\,
	datad => \BancoRegistradores|78|18|32|25|20|20|5~5_combout\,
	combout => \BancoRegistradores|78|18|32|25|20|20|5~6_combout\);

-- Location: LCCOMB_X32_Y24_N18
\BancoRegistradores|78|18|32|25|20|20|5~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|20|20|5~7_combout\ = (\BancoRegistradores|78|20|21|26|5~0_combout\ & ((\BancoRegistradores|78|18|32|25|20|20|5~6_combout\ & (\BancoRegistradores|v1|16~regout\)) # (!\BancoRegistradores|78|18|32|25|20|20|5~6_combout\ & 
-- ((\BancoRegistradores|v0|16~regout\))))) # (!\BancoRegistradores|78|20|21|26|5~0_combout\ & (((\BancoRegistradores|78|18|32|25|20|20|5~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|v1|16~regout\,
	datab => \BancoRegistradores|v0|16~regout\,
	datac => \BancoRegistradores|78|20|21|26|5~0_combout\,
	datad => \BancoRegistradores|78|18|32|25|20|20|5~6_combout\,
	combout => \BancoRegistradores|78|18|32|25|20|20|5~7_combout\);

-- Location: LCCOMB_X41_Y16_N24
\BancoRegistradores|78|20|20|20|6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|20|20|6~1_combout\ = (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25) & ((\BancoRegistradores|78|20|20|20|6~0_combout\) # ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & 
-- \BancoRegistradores|78|18|32|25|20|20|5~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25),
	datac => \BancoRegistradores|78|20|20|20|6~0_combout\,
	datad => \BancoRegistradores|78|18|32|25|20|20|5~7_combout\,
	combout => \BancoRegistradores|78|20|20|20|6~1_combout\);

-- Location: LCCOMB_X37_Y16_N8
\BancoRegistradores|78|19|32|25|19|26|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|19|26|5~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|s6|15~regout\) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & \BancoRegistradores|s2|15~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \BancoRegistradores|s6|15~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datad => \BancoRegistradores|s2|15~regout\,
	combout => \BancoRegistradores|78|19|32|25|19|26|5~0_combout\);

-- Location: LCFF_X34_Y17_N17
\BancoRegistradores|t8|15\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|26|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|145~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t8|15~regout\);

-- Location: LCCOMB_X34_Y16_N16
\BancoRegistradores|78|19|32|25|19|26|5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|19|26|5~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((\BancoRegistradores|t8|15~regout\) # (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (\BancoRegistradores|s0|15~regout\ & ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \BancoRegistradores|s0|15~regout\,
	datac => \BancoRegistradores|t8|15~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	combout => \BancoRegistradores|78|19|32|25|19|26|5~4_combout\);

-- Location: LCCOMB_X34_Y16_N6
\BancoRegistradores|78|19|32|25|19|26|5~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|19|26|5~5_combout\ = (\BancoRegistradores|78|19|32|25|19|26|5~4_combout\ & (((\BancoRegistradores|gp|15~regout\) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\BancoRegistradores|78|19|32|25|19|26|5~4_combout\ & (\BancoRegistradores|s4|15~regout\ & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|19|32|25|19|26|5~4_combout\,
	datab => \BancoRegistradores|s4|15~regout\,
	datac => \BancoRegistradores|gp|15~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	combout => \BancoRegistradores|78|19|32|25|19|26|5~5_combout\);

-- Location: LCCOMB_X34_Y16_N24
\BancoRegistradores|78|20|19|26|18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|19|26|18~combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25) & \BancoRegistradores|78|19|32|25|19|26|5~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25),
	datad => \BancoRegistradores|78|19|32|25|19|26|5~9_combout\,
	combout => \BancoRegistradores|78|20|19|26|18~combout\);

-- Location: LCCOMB_X37_Y22_N2
\BancoRegistradores|78|18|32|25|19|26|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|19|26|5~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|t6|15~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\BancoRegistradores|t4|15~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \BancoRegistradores|t4|15~regout\,
	datac => \BancoRegistradores|t6|15~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	combout => \BancoRegistradores|78|18|32|25|19|26|5~0_combout\);

-- Location: LCCOMB_X38_Y22_N4
\BancoRegistradores|78|18|32|25|19|26|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|19|26|5~1_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|78|18|32|25|19|26|5~0_combout\ & (\BancoRegistradores|t7|15~regout\)) # 
-- (!\BancoRegistradores|78|18|32|25|19|26|5~0_combout\ & ((\BancoRegistradores|t5|15~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (((\BancoRegistradores|78|18|32|25|19|26|5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \BancoRegistradores|t7|15~regout\,
	datac => \BancoRegistradores|t5|15~regout\,
	datad => \BancoRegistradores|78|18|32|25|19|26|5~0_combout\,
	combout => \BancoRegistradores|78|18|32|25|19|26|5~1_combout\);

-- Location: LCFF_X28_Y22_N17
\BancoRegistradores|a1|15\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|26|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|124~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a1|15~regout\);

-- Location: LCFF_X28_Y22_N11
\BancoRegistradores|a0|15\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|26|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|125~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a0|15~regout\);

-- Location: LCCOMB_X28_Y22_N10
\BancoRegistradores|78|18|32|25|19|26|5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|19|26|5~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\BancoRegistradores|a1|15~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|a0|15~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|a1|15~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \BancoRegistradores|a0|15~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	combout => \BancoRegistradores|78|18|32|25|19|26|5~4_combout\);

-- Location: LCCOMB_X28_Y22_N0
\BancoRegistradores|115|20|19|26|5~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|26|5~12_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\BancoRegistradores|a2|15~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|a0|15~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \BancoRegistradores|a2|15~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datad => \BancoRegistradores|a0|15~regout\,
	combout => \BancoRegistradores|115|20|19|26|5~12_combout\);

-- Location: LCCOMB_X28_Y22_N16
\BancoRegistradores|115|20|19|26|5~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|26|5~13_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|115|20|19|26|5~12_combout\ & (\BancoRegistradores|a3|15~regout\)) # 
-- (!\BancoRegistradores|115|20|19|26|5~12_combout\ & ((\BancoRegistradores|a1|15~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (((\BancoRegistradores|115|20|19|26|5~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \BancoRegistradores|a3|15~regout\,
	datac => \BancoRegistradores|a1|15~regout\,
	datad => \BancoRegistradores|115|20|19|26|5~12_combout\,
	combout => \BancoRegistradores|115|20|19|26|5~13_combout\);

-- Location: LCFF_X36_Y20_N29
\BancoRegistradores|t8|14\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|27|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|145~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t8|14~regout\);

-- Location: LCFF_X32_Y20_N21
\BancoRegistradores|s0|14\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|27|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|153~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s0|14~regout\);

-- Location: LCCOMB_X36_Y20_N28
\BancoRegistradores|78|19|32|25|19|27|5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|19|27|5~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23)) # ((\BancoRegistradores|t8|14~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|s0|14~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datac => \BancoRegistradores|t8|14~regout\,
	datad => \BancoRegistradores|s0|14~regout\,
	combout => \BancoRegistradores|78|19|32|25|19|27|5~4_combout\);

-- Location: LCCOMB_X35_Y22_N4
\BancoRegistradores|78|19|32|25|19|27|5~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|19|27|5~5_combout\ = (\BancoRegistradores|78|19|32|25|19|27|5~4_combout\ & (((\BancoRegistradores|gp|14~regout\)) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23)))) # 
-- (!\BancoRegistradores|78|19|32|25|19|27|5~4_combout\ & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\BancoRegistradores|s4|14~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|19|32|25|19|27|5~4_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datac => \BancoRegistradores|s4|14~regout\,
	datad => \BancoRegistradores|gp|14~regout\,
	combout => \BancoRegistradores|78|19|32|25|19|27|5~5_combout\);

-- Location: LCCOMB_X34_Y14_N28
\BancoRegistradores|78|19|32|25|19|27|5~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|19|27|5~7_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|s7|14~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\BancoRegistradores|s3|14~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \BancoRegistradores|s3|14~regout\,
	datac => \BancoRegistradores|s7|14~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	combout => \BancoRegistradores|78|19|32|25|19|27|5~7_combout\);

-- Location: LCCOMB_X33_Y14_N14
\BancoRegistradores|78|19|32|25|19|27|5~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|19|27|5~8_combout\ = (\BancoRegistradores|78|19|32|25|19|27|5~7_combout\ & (((\BancoRegistradores|ra|14~regout\) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\BancoRegistradores|78|19|32|25|19|27|5~7_combout\ & (\BancoRegistradores|k1|14~regout\ & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|k1|14~regout\,
	datab => \BancoRegistradores|78|19|32|25|19|27|5~7_combout\,
	datac => \BancoRegistradores|ra|14~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	combout => \BancoRegistradores|78|19|32|25|19|27|5~8_combout\);

-- Location: LCCOMB_X33_Y19_N16
\BancoRegistradores|78|20|19|27|18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|19|27|18~combout\ = (\BancoRegistradores|78|19|32|25|19|27|5~9_combout\ & \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BancoRegistradores|78|19|32|25|19|27|5~9_combout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25),
	combout => \BancoRegistradores|78|20|19|27|18~combout\);

-- Location: LCFF_X33_Y21_N25
\BancoRegistradores|t6|14\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|27|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|131~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t6|14~regout\);

-- Location: LCCOMB_X37_Y23_N24
\BancoRegistradores|78|18|32|25|19|27|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|19|27|5~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\BancoRegistradores|t6|14~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|t4|14~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t6|14~regout\,
	datab => \BancoRegistradores|t4|14~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	combout => \BancoRegistradores|78|18|32|25|19|27|5~0_combout\);

-- Location: LCCOMB_X32_Y20_N6
\BancoRegistradores|115|20|19|27|5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|27|5~6_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|t8|14~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\BancoRegistradores|s0|14~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|s0|14~regout\,
	datad => \BancoRegistradores|t8|14~regout\,
	combout => \BancoRegistradores|115|20|19|27|5~6_combout\);

-- Location: LCFF_X33_Y22_N21
\BancoRegistradores|k0|13\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|k0|13~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|144~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|k0|13~regout\);

-- Location: LCCOMB_X34_Y22_N22
\BancoRegistradores|78|19|32|25|19|28|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|19|28|5~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|s6|13~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\BancoRegistradores|s2|13~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \BancoRegistradores|s2|13~regout\,
	datac => \BancoRegistradores|s6|13~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	combout => \BancoRegistradores|78|19|32|25|19|28|5~0_combout\);

-- Location: LCCOMB_X33_Y22_N18
\BancoRegistradores|78|19|32|25|19|28|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|19|28|5~1_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|78|19|32|25|19|28|5~0_combout\ & (\BancoRegistradores|fp|13~regout\)) # 
-- (!\BancoRegistradores|78|19|32|25|19|28|5~0_combout\ & ((\BancoRegistradores|k0|13~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((\BancoRegistradores|78|19|32|25|19|28|5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \BancoRegistradores|fp|13~regout\,
	datac => \BancoRegistradores|k0|13~regout\,
	datad => \BancoRegistradores|78|19|32|25|19|28|5~0_combout\,
	combout => \BancoRegistradores|78|19|32|25|19|28|5~1_combout\);

-- Location: LCCOMB_X38_Y15_N24
\BancoRegistradores|78|19|32|25|19|28|5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|19|28|5~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|t9|13~regout\) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & \BancoRegistradores|s1|13~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \BancoRegistradores|t9|13~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datad => \BancoRegistradores|s1|13~regout\,
	combout => \BancoRegistradores|78|19|32|25|19|28|5~2_combout\);

-- Location: LCCOMB_X34_Y24_N12
\BancoRegistradores|78|18|32|25|19|28|5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|19|28|5~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22)) # ((\BancoRegistradores|t1|13~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|t0|13~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \BancoRegistradores|t1|13~regout\,
	datad => \BancoRegistradores|t0|13~regout\,
	combout => \BancoRegistradores|78|18|32|25|19|28|5~2_combout\);

-- Location: LCCOMB_X29_Y24_N20
\BancoRegistradores|78|18|32|25|19|28|5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|19|28|5~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\BancoRegistradores|a1|13~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|a0|13~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datac => \BancoRegistradores|a1|13~regout\,
	datad => \BancoRegistradores|a0|13~regout\,
	combout => \BancoRegistradores|78|18|32|25|19|28|5~4_combout\);

-- Location: LCCOMB_X34_Y14_N6
\BancoRegistradores|115|20|19|28|5~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|28|5~7_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19)) # ((\BancoRegistradores|s7|13~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\BancoRegistradores|s3|13~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|s3|13~regout\,
	datad => \BancoRegistradores|s7|13~regout\,
	combout => \BancoRegistradores|115|20|19|28|5~7_combout\);

-- Location: LCCOMB_X33_Y14_N28
\BancoRegistradores|115|20|19|28|5~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|28|5~8_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|115|20|19|28|5~7_combout\ & (\BancoRegistradores|ra|13~regout\)) # 
-- (!\BancoRegistradores|115|20|19|28|5~7_combout\ & ((\BancoRegistradores|k1|13~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\BancoRegistradores|115|20|19|28|5~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \BancoRegistradores|ra|13~regout\,
	datac => \BancoRegistradores|k1|13~regout\,
	datad => \BancoRegistradores|115|20|19|28|5~7_combout\,
	combout => \BancoRegistradores|115|20|19|28|5~8_combout\);

-- Location: LCFF_X34_Y22_N25
\BancoRegistradores|s6|12\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|29|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|146~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s6|12~regout\);

-- Location: LCFF_X35_Y22_N29
\BancoRegistradores|s2|12\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|29|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|152~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s2|12~regout\);

-- Location: LCCOMB_X34_Y22_N24
\BancoRegistradores|78|19|32|25|19|29|5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|19|29|5~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\BancoRegistradores|s6|12~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|s2|12~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datac => \BancoRegistradores|s6|12~regout\,
	datad => \BancoRegistradores|s2|12~regout\,
	combout => \BancoRegistradores|78|19|32|25|19|29|5~2_combout\);

-- Location: LCCOMB_X38_Y22_N12
\BancoRegistradores|78|18|32|25|19|29|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|19|29|5~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|t6|12~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\BancoRegistradores|t4|12~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \BancoRegistradores|t4|12~regout\,
	datad => \BancoRegistradores|t6|12~regout\,
	combout => \BancoRegistradores|78|18|32|25|19|29|5~0_combout\);

-- Location: LCCOMB_X34_Y24_N18
\BancoRegistradores|78|18|32|25|19|29|5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|19|29|5~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22)) # ((\BancoRegistradores|t1|12~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\BancoRegistradores|t0|12~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \BancoRegistradores|t0|12~regout\,
	datad => \BancoRegistradores|t1|12~regout\,
	combout => \BancoRegistradores|78|18|32|25|19|29|5~2_combout\);

-- Location: LCCOMB_X35_Y22_N28
\BancoRegistradores|115|20|19|29|5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|29|5~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19)) # ((\BancoRegistradores|s6|12~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\BancoRegistradores|s2|12~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|s2|12~regout\,
	datad => \BancoRegistradores|s6|12~regout\,
	combout => \BancoRegistradores|115|20|19|29|5~2_combout\);

-- Location: LCCOMB_X35_Y22_N14
\BancoRegistradores|115|20|19|29|5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|29|5~3_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|115|20|19|29|5~2_combout\ & (\BancoRegistradores|fp|12~regout\)) # 
-- (!\BancoRegistradores|115|20|19|29|5~2_combout\ & ((\BancoRegistradores|k0|12~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\BancoRegistradores|115|20|19|29|5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \BancoRegistradores|fp|12~regout\,
	datac => \BancoRegistradores|k0|12~regout\,
	datad => \BancoRegistradores|115|20|19|29|5~2_combout\,
	combout => \BancoRegistradores|115|20|19|29|5~3_combout\);

-- Location: LCCOMB_X34_Y22_N20
\BancoRegistradores|78|19|32|25|19|25|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|19|25|5~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\BancoRegistradores|s6|11~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|s2|11~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datac => \BancoRegistradores|s6|11~regout\,
	datad => \BancoRegistradores|s2|11~regout\,
	combout => \BancoRegistradores|78|19|32|25|19|25|5~0_combout\);

-- Location: LCCOMB_X37_Y19_N26
\BancoRegistradores|78|19|32|25|19|25|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|19|25|5~1_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|78|19|32|25|19|25|5~0_combout\ & ((\BancoRegistradores|fp|11~regout\))) # 
-- (!\BancoRegistradores|78|19|32|25|19|25|5~0_combout\ & (\BancoRegistradores|k0|11~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((\BancoRegistradores|78|19|32|25|19|25|5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \BancoRegistradores|k0|11~regout\,
	datac => \BancoRegistradores|fp|11~regout\,
	datad => \BancoRegistradores|78|19|32|25|19|25|5~0_combout\,
	combout => \BancoRegistradores|78|19|32|25|19|25|5~1_combout\);

-- Location: LCCOMB_X33_Y15_N8
\BancoRegistradores|78|19|32|25|19|25|5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|19|25|5~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|t9|11~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (\BancoRegistradores|s1|11~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \BancoRegistradores|s1|11~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datad => \BancoRegistradores|t9|11~regout\,
	combout => \BancoRegistradores|78|19|32|25|19|25|5~2_combout\);

-- Location: LCCOMB_X31_Y15_N0
\BancoRegistradores|78|19|32|25|19|25|5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|19|25|5~3_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|78|19|32|25|19|25|5~2_combout\ & (\BancoRegistradores|sp|11~regout\)) # 
-- (!\BancoRegistradores|78|19|32|25|19|25|5~2_combout\ & ((\BancoRegistradores|s5|11~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (((\BancoRegistradores|78|19|32|25|19|25|5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \BancoRegistradores|sp|11~regout\,
	datac => \BancoRegistradores|s5|11~regout\,
	datad => \BancoRegistradores|78|19|32|25|19|25|5~2_combout\,
	combout => \BancoRegistradores|78|19|32|25|19|25|5~3_combout\);

-- Location: LCCOMB_X35_Y19_N18
\BancoRegistradores|78|19|32|25|19|25|5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|19|25|5~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|t8|11~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (\BancoRegistradores|s0|11~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|s0|11~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datac => \BancoRegistradores|t8|11~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	combout => \BancoRegistradores|78|19|32|25|19|25|5~4_combout\);

-- Location: LCFF_X35_Y19_N5
\BancoRegistradores|gp|11\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|25|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|142~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|gp|11~regout\);

-- Location: LCCOMB_X35_Y19_N4
\BancoRegistradores|78|19|32|25|19|25|5~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|19|25|5~5_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|78|19|32|25|19|25|5~4_combout\ & ((\BancoRegistradores|gp|11~regout\))) # 
-- (!\BancoRegistradores|78|19|32|25|19|25|5~4_combout\ & (\BancoRegistradores|s4|11~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (((\BancoRegistradores|78|19|32|25|19|25|5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|s4|11~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datac => \BancoRegistradores|gp|11~regout\,
	datad => \BancoRegistradores|78|19|32|25|19|25|5~4_combout\,
	combout => \BancoRegistradores|78|19|32|25|19|25|5~5_combout\);

-- Location: LCCOMB_X37_Y19_N14
\BancoRegistradores|78|19|32|25|19|25|5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|19|25|5~6_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\BancoRegistradores|78|19|32|25|19|25|5~3_combout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|78|19|32|25|19|25|5~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \BancoRegistradores|78|19|32|25|19|25|5~3_combout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datad => \BancoRegistradores|78|19|32|25|19|25|5~5_combout\,
	combout => \BancoRegistradores|78|19|32|25|19|25|5~6_combout\);

-- Location: LCFF_X33_Y14_N21
\BancoRegistradores|k1|11\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|25|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|141~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|k1|11~regout\);

-- Location: LCFF_X37_Y14_N1
\BancoRegistradores|s7|11\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|s7|11~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|147~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s7|11~regout\);

-- Location: LCFF_X37_Y14_N19
\BancoRegistradores|s3|11\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|s3|11~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|150~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s3|11~regout\);

-- Location: LCCOMB_X37_Y14_N12
\BancoRegistradores|78|19|32|25|19|25|5~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|19|25|5~7_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|s7|11~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\BancoRegistradores|s3|11~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \BancoRegistradores|s3|11~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datad => \BancoRegistradores|s7|11~regout\,
	combout => \BancoRegistradores|78|19|32|25|19|25|5~7_combout\);

-- Location: LCFF_X33_Y14_N7
\BancoRegistradores|ra|11\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|25|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|139~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|ra|11~regout\);

-- Location: LCCOMB_X33_Y14_N20
\BancoRegistradores|78|19|32|25|19|25|5~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|19|25|5~8_combout\ = (\BancoRegistradores|78|19|32|25|19|25|5~7_combout\ & ((\BancoRegistradores|ra|11~regout\) # ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\BancoRegistradores|78|19|32|25|19|25|5~7_combout\ & (((\BancoRegistradores|k1|11~regout\ & \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ra|11~regout\,
	datab => \BancoRegistradores|78|19|32|25|19|25|5~7_combout\,
	datac => \BancoRegistradores|k1|11~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	combout => \BancoRegistradores|78|19|32|25|19|25|5~8_combout\);

-- Location: LCCOMB_X37_Y19_N8
\BancoRegistradores|78|19|32|25|19|25|5~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|19|25|5~9_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|78|19|32|25|19|25|5~6_combout\ & (\BancoRegistradores|78|19|32|25|19|25|5~8_combout\)) # 
-- (!\BancoRegistradores|78|19|32|25|19|25|5~6_combout\ & ((\BancoRegistradores|78|19|32|25|19|25|5~1_combout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\BancoRegistradores|78|19|32|25|19|25|5~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \BancoRegistradores|78|19|32|25|19|25|5~6_combout\,
	datac => \BancoRegistradores|78|19|32|25|19|25|5~8_combout\,
	datad => \BancoRegistradores|78|19|32|25|19|25|5~1_combout\,
	combout => \BancoRegistradores|78|19|32|25|19|25|5~9_combout\);

-- Location: LCCOMB_X32_Y19_N8
\BancoRegistradores|78|20|19|25|18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|19|25|18~combout\ = (\BancoRegistradores|78|19|32|25|19|25|5~9_combout\ & \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BancoRegistradores|78|19|32|25|19|25|5~9_combout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25),
	combout => \BancoRegistradores|78|20|19|25|18~combout\);

-- Location: LCFF_X25_Y19_N7
\BancoRegistradores|t7|11\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|25|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|130~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t7|11~regout\);

-- Location: LCCOMB_X34_Y24_N28
\BancoRegistradores|78|18|32|25|19|25|5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|19|25|5~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (((\BancoRegistradores|t1|11~regout\) # (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\BancoRegistradores|t0|11~regout\ & ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \BancoRegistradores|t0|11~regout\,
	datac => \BancoRegistradores|t1|11~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	combout => \BancoRegistradores|78|18|32|25|19|25|5~2_combout\);

-- Location: LCCOMB_X37_Y14_N26
\BancoRegistradores|115|20|19|25|5~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|25|5~7_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (\BancoRegistradores|s7|11~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|s3|11~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datac => \BancoRegistradores|s7|11~regout\,
	datad => \BancoRegistradores|s3|11~regout\,
	combout => \BancoRegistradores|115|20|19|25|5~7_combout\);

-- Location: LCCOMB_X33_Y14_N6
\BancoRegistradores|115|20|19|25|5~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|25|5~8_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|115|20|19|25|5~7_combout\ & ((\BancoRegistradores|ra|11~regout\))) # 
-- (!\BancoRegistradores|115|20|19|25|5~7_combout\ & (\BancoRegistradores|k1|11~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\BancoRegistradores|115|20|19|25|5~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|k1|11~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|ra|11~regout\,
	datad => \BancoRegistradores|115|20|19|25|5~7_combout\,
	combout => \BancoRegistradores|115|20|19|25|5~8_combout\);

-- Location: LCCOMB_X24_Y19_N10
\BancoRegistradores|115|20|19|25|5~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|25|5~17_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|t6|11~regout\) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\BancoRegistradores|t4|11~regout\ & !\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t6|11~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|t4|11~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	combout => \BancoRegistradores|115|20|19|25|5~17_combout\);

-- Location: LCCOMB_X25_Y19_N6
\BancoRegistradores|115|20|19|25|5~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|25|5~18_combout\ = (\BancoRegistradores|115|20|19|25|5~17_combout\ & (((\BancoRegistradores|t7|11~regout\)) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16)))) # 
-- (!\BancoRegistradores|115|20|19|25|5~17_combout\ & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|t5|11~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|19|25|5~17_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \BancoRegistradores|t7|11~regout\,
	datad => \BancoRegistradores|t5|11~regout\,
	combout => \BancoRegistradores|115|20|19|25|5~18_combout\);

-- Location: LCCOMB_X34_Y22_N8
\BancoRegistradores|78|19|32|25|19|24|5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|19|24|5~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\BancoRegistradores|s6|10~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|s2|10~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \BancoRegistradores|s6|10~regout\,
	datac => \BancoRegistradores|s2|10~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	combout => \BancoRegistradores|78|19|32|25|19|24|5~2_combout\);

-- Location: LCCOMB_X33_Y22_N14
\BancoRegistradores|78|19|32|25|19|24|5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|19|24|5~3_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|78|19|32|25|19|24|5~2_combout\ & (\BancoRegistradores|fp|10~regout\)) # 
-- (!\BancoRegistradores|78|19|32|25|19|24|5~2_combout\ & ((\BancoRegistradores|k0|10~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (\BancoRegistradores|78|19|32|25|19|24|5~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \BancoRegistradores|78|19|32|25|19|24|5~2_combout\,
	datac => \BancoRegistradores|fp|10~regout\,
	datad => \BancoRegistradores|k0|10~regout\,
	combout => \BancoRegistradores|78|19|32|25|19|24|5~3_combout\);

-- Location: LCFF_X31_Y20_N17
\BancoRegistradores|s4|10\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|s4|10~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|149~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s4|10~regout\);

-- Location: LCCOMB_X37_Y14_N24
\BancoRegistradores|78|19|32|25|19|24|5~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|19|24|5~7_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\BancoRegistradores|s7|10~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|s3|10~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \BancoRegistradores|s7|10~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datad => \BancoRegistradores|s3|10~regout\,
	combout => \BancoRegistradores|78|19|32|25|19|24|5~7_combout\);

-- Location: LCFF_X36_Y14_N25
\BancoRegistradores|ra|10\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|24|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|139~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|ra|10~regout\);

-- Location: LCCOMB_X31_Y14_N6
\BancoRegistradores|78|19|32|25|19|24|5~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|19|24|5~8_combout\ = (\BancoRegistradores|78|19|32|25|19|24|5~7_combout\ & (((\BancoRegistradores|ra|10~regout\) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\BancoRegistradores|78|19|32|25|19|24|5~7_combout\ & (\BancoRegistradores|k1|10~regout\ & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|k1|10~regout\,
	datab => \BancoRegistradores|78|19|32|25|19|24|5~7_combout\,
	datac => \BancoRegistradores|ra|10~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	combout => \BancoRegistradores|78|19|32|25|19|24|5~8_combout\);

-- Location: LCCOMB_X28_Y19_N24
\BancoRegistradores|78|20|19|24|18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|19|24|18~combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25) & \BancoRegistradores|78|19|32|25|19|24|5~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25),
	datad => \BancoRegistradores|78|19|32|25|19|24|5~9_combout\,
	combout => \BancoRegistradores|78|20|19|24|18~combout\);

-- Location: LCFF_X38_Y22_N25
\BancoRegistradores|t4|10\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|t4|10~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|134~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t4|10~regout\);

-- Location: LCFF_X37_Y22_N25
\BancoRegistradores|t7|10\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|t7|10~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|130~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t7|10~regout\);

-- Location: LCFF_X29_Y20_N31
\BancoRegistradores|v1|10\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|24|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|126~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|v1|10~regout\);

-- Location: LCCOMB_X34_Y22_N4
\BancoRegistradores|78|19|32|25|19|23|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|19|23|5~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\BancoRegistradores|s6|09~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|s4|09~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \BancoRegistradores|s6|09~regout\,
	datad => \BancoRegistradores|s4|09~regout\,
	combout => \BancoRegistradores|78|19|32|25|19|23|5~0_combout\);

-- Location: LCFF_X37_Y15_N27
\BancoRegistradores|s3|09\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|23|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|150~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s3|09~regout\);

-- Location: LCFF_X33_Y23_N13
\BancoRegistradores|s1|09\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|s1|09~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|151~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s1|09~regout\);

-- Location: LCCOMB_X36_Y19_N12
\BancoRegistradores|78|19|32|25|19|23|5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|19|23|5~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\BancoRegistradores|s3|09~regout\) # (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\BancoRegistradores|s1|09~regout\ & ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|s1|09~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \BancoRegistradores|s3|09~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	combout => \BancoRegistradores|78|19|32|25|19|23|5~2_combout\);

-- Location: LCCOMB_X36_Y19_N30
\BancoRegistradores|78|19|32|25|19|23|5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|19|23|5~3_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|78|19|32|25|19|23|5~2_combout\ & ((\BancoRegistradores|k1|09~regout\))) # 
-- (!\BancoRegistradores|78|19|32|25|19|23|5~2_combout\ & (\BancoRegistradores|t9|09~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((\BancoRegistradores|78|19|32|25|19|23|5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t9|09~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|k1|09~regout\,
	datad => \BancoRegistradores|78|19|32|25|19|23|5~2_combout\,
	combout => \BancoRegistradores|78|19|32|25|19|23|5~3_combout\);

-- Location: LCCOMB_X34_Y19_N8
\BancoRegistradores|78|19|32|25|19|23|5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|19|23|5~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24)) # ((\BancoRegistradores|s2|09~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (\BancoRegistradores|s0|09~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|s0|09~regout\,
	datad => \BancoRegistradores|s2|09~regout\,
	combout => \BancoRegistradores|78|19|32|25|19|23|5~4_combout\);

-- Location: LCCOMB_X35_Y19_N30
\BancoRegistradores|78|19|32|25|19|23|5~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|19|23|5~5_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|78|19|32|25|19|23|5~4_combout\ & (\BancoRegistradores|k0|09~regout\)) # 
-- (!\BancoRegistradores|78|19|32|25|19|23|5~4_combout\ & ((\BancoRegistradores|t8|09~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((\BancoRegistradores|78|19|32|25|19|23|5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|k0|09~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|t8|09~regout\,
	datad => \BancoRegistradores|78|19|32|25|19|23|5~4_combout\,
	combout => \BancoRegistradores|78|19|32|25|19|23|5~5_combout\);

-- Location: LCCOMB_X35_Y19_N20
\BancoRegistradores|78|19|32|25|19|23|5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|19|23|5~6_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|78|19|32|25|19|23|5~3_combout\) # 
-- ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & 
-- \BancoRegistradores|78|19|32|25|19|23|5~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \BancoRegistradores|78|19|32|25|19|23|5~3_combout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datad => \BancoRegistradores|78|19|32|25|19|23|5~5_combout\,
	combout => \BancoRegistradores|78|19|32|25|19|23|5~6_combout\);

-- Location: LCFF_X33_Y15_N25
\BancoRegistradores|s7|09\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|23|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|147~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s7|09~regout\);

-- Location: LCCOMB_X32_Y15_N24
\BancoRegistradores|78|19|32|25|19|23|5~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|19|23|5~7_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|s7|09~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\BancoRegistradores|s5|09~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|s5|09~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datad => \BancoRegistradores|s7|09~regout\,
	combout => \BancoRegistradores|78|19|32|25|19|23|5~7_combout\);

-- Location: LCCOMB_X28_Y19_N20
\BancoRegistradores|78|20|19|23|18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|19|23|18~combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25) & \BancoRegistradores|78|19|32|25|19|23|5~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25),
	datad => \BancoRegistradores|78|19|32|25|19|23|5~9_combout\,
	combout => \BancoRegistradores|78|20|19|23|18~combout\);

-- Location: LCCOMB_X29_Y24_N16
\BancoRegistradores|78|18|32|25|19|23|5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|19|23|5~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\BancoRegistradores|a1|09~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|a0|09~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datac => \BancoRegistradores|a1|09~regout\,
	datad => \BancoRegistradores|a0|09~regout\,
	combout => \BancoRegistradores|78|18|32|25|19|23|5~4_combout\);

-- Location: LCCOMB_X37_Y15_N26
\BancoRegistradores|115|20|19|23|5~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|23|5~7_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19)) # ((\BancoRegistradores|s7|09~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\BancoRegistradores|s3|09~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|s3|09~regout\,
	datad => \BancoRegistradores|s7|09~regout\,
	combout => \BancoRegistradores|115|20|19|23|5~7_combout\);

-- Location: LCFF_X33_Y22_N25
\BancoRegistradores|k0|08\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|k0|08~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|144~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|k0|08~regout\);

-- Location: LCCOMB_X36_Y20_N24
\BancoRegistradores|78|19|32|25|19|20|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|19|20|5~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23)) # ((\BancoRegistradores|k0|08~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\BancoRegistradores|t8|08~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datac => \BancoRegistradores|t8|08~regout\,
	datad => \BancoRegistradores|k0|08~regout\,
	combout => \BancoRegistradores|78|19|32|25|19|20|5~0_combout\);

-- Location: LCFF_X36_Y19_N25
\BancoRegistradores|ra|08\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|20|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|139~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|ra|08~regout\);

-- Location: LCCOMB_X29_Y24_N26
\BancoRegistradores|115|20|19|20|5~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|20|5~12_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17)) # ((\BancoRegistradores|a1|08~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\BancoRegistradores|a0|08~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|a0|08~regout\,
	datad => \BancoRegistradores|a1|08~regout\,
	combout => \BancoRegistradores|115|20|19|20|5~12_combout\);

-- Location: LCFF_X29_Y15_N29
\BancoRegistradores|s5|07\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|26|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|148~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s5|07~regout\);

-- Location: LCFF_X29_Y15_N3
\BancoRegistradores|t9|07\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|26|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|143~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t9|07~regout\);

-- Location: LCFF_X28_Y15_N5
\BancoRegistradores|s1|07\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|26|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|151~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s1|07~regout\);

-- Location: LCCOMB_X29_Y15_N2
\BancoRegistradores|78|19|32|25|18|26|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|18|26|5~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((\BancoRegistradores|t9|07~regout\) # (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (\BancoRegistradores|s1|07~regout\ & ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \BancoRegistradores|s1|07~regout\,
	datac => \BancoRegistradores|t9|07~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	combout => \BancoRegistradores|78|19|32|25|18|26|5~0_combout\);

-- Location: LCFF_X28_Y15_N23
\BancoRegistradores|sp|07\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|26|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|140~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|sp|07~regout\);

-- Location: LCCOMB_X28_Y15_N20
\BancoRegistradores|78|19|32|25|18|26|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|18|26|5~1_combout\ = (\BancoRegistradores|78|19|32|25|18|26|5~0_combout\ & (((\BancoRegistradores|sp|07~regout\) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\BancoRegistradores|78|19|32|25|18|26|5~0_combout\ & (\BancoRegistradores|s5|07~regout\ & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|19|32|25|18|26|5~0_combout\,
	datab => \BancoRegistradores|s5|07~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datad => \BancoRegistradores|sp|07~regout\,
	combout => \BancoRegistradores|78|19|32|25|18|26|5~1_combout\);

-- Location: LCFF_X35_Y20_N21
\BancoRegistradores|k0|07\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|k0|07~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|144~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|k0|07~regout\);

-- Location: LCFF_X27_Y14_N23
\BancoRegistradores|s7|07\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|26|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|147~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s7|07~regout\);

-- Location: LCFF_X28_Y14_N19
\BancoRegistradores|s3|07\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|26|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|150~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s3|07~regout\);

-- Location: LCCOMB_X27_Y14_N22
\BancoRegistradores|78|19|32|25|18|26|5~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|18|26|5~7_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\BancoRegistradores|s7|07~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|s3|07~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datac => \BancoRegistradores|s7|07~regout\,
	datad => \BancoRegistradores|s3|07~regout\,
	combout => \BancoRegistradores|78|19|32|25|18|26|5~7_combout\);

-- Location: LCCOMB_X24_Y19_N30
\BancoRegistradores|78|18|32|25|18|26|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|18|26|5~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|t6|07~regout\) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\BancoRegistradores|t4|07~regout\ & !\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t6|07~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \BancoRegistradores|t4|07~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	combout => \BancoRegistradores|78|18|32|25|18|26|5~0_combout\);

-- Location: LCCOMB_X25_Y19_N4
\BancoRegistradores|78|18|32|25|18|26|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|18|26|5~1_combout\ = (\BancoRegistradores|78|18|32|25|18|26|5~0_combout\ & (((\BancoRegistradores|t7|07~regout\)) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21)))) # 
-- (!\BancoRegistradores|78|18|32|25|18|26|5~0_combout\ & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\BancoRegistradores|t5|07~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|18|32|25|18|26|5~0_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datac => \BancoRegistradores|t5|07~regout\,
	datad => \BancoRegistradores|t7|07~regout\,
	combout => \BancoRegistradores|78|18|32|25|18|26|5~1_combout\);

-- Location: LCCOMB_X28_Y15_N4
\BancoRegistradores|115|20|18|26|5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|26|5~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|t9|07~regout\) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\BancoRegistradores|s1|07~regout\ & !\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t9|07~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|s1|07~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	combout => \BancoRegistradores|115|20|18|26|5~4_combout\);

-- Location: LCCOMB_X28_Y15_N10
\BancoRegistradores|115|20|18|26|5~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|26|5~5_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|115|20|18|26|5~4_combout\ & ((\BancoRegistradores|sp|07~regout\))) # 
-- (!\BancoRegistradores|115|20|18|26|5~4_combout\ & (\BancoRegistradores|s5|07~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\BancoRegistradores|115|20|18|26|5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \BancoRegistradores|s5|07~regout\,
	datac => \BancoRegistradores|115|20|18|26|5~4_combout\,
	datad => \BancoRegistradores|sp|07~regout\,
	combout => \BancoRegistradores|115|20|18|26|5~5_combout\);

-- Location: LCCOMB_X35_Y20_N28
\BancoRegistradores|115|20|18|26|5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|26|5~6_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|s6|07~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (\BancoRegistradores|s2|07~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|s2|07~regout\,
	datab => \BancoRegistradores|s6|07~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	combout => \BancoRegistradores|115|20|18|26|5~6_combout\);

-- Location: LCCOMB_X35_Y20_N26
\BancoRegistradores|115|20|18|26|5~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|26|5~7_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|115|20|18|26|5~6_combout\ & (\BancoRegistradores|fp|07~regout\)) # 
-- (!\BancoRegistradores|115|20|18|26|5~6_combout\ & ((\BancoRegistradores|k0|07~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\BancoRegistradores|115|20|18|26|5~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \BancoRegistradores|fp|07~regout\,
	datac => \BancoRegistradores|k0|07~regout\,
	datad => \BancoRegistradores|115|20|18|26|5~6_combout\,
	combout => \BancoRegistradores|115|20|18|26|5~7_combout\);

-- Location: LCCOMB_X28_Y16_N24
\BancoRegistradores|115|20|18|26|5~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|26|5~8_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|t8|07~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\BancoRegistradores|s0|07~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \BancoRegistradores|s0|07~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datad => \BancoRegistradores|t8|07~regout\,
	combout => \BancoRegistradores|115|20|18|26|5~8_combout\);

-- Location: LCCOMB_X28_Y16_N22
\BancoRegistradores|115|20|18|26|5~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|26|5~9_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|115|20|18|26|5~8_combout\ & (\BancoRegistradores|gp|07~regout\)) # 
-- (!\BancoRegistradores|115|20|18|26|5~8_combout\ & ((\BancoRegistradores|s4|07~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\BancoRegistradores|115|20|18|26|5~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \BancoRegistradores|gp|07~regout\,
	datac => \BancoRegistradores|115|20|18|26|5~8_combout\,
	datad => \BancoRegistradores|s4|07~regout\,
	combout => \BancoRegistradores|115|20|18|26|5~9_combout\);

-- Location: LCCOMB_X28_Y16_N12
\BancoRegistradores|115|20|18|26|5~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|26|5~10_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\BancoRegistradores|115|20|18|26|5~7_combout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|115|20|18|26|5~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|115|20|18|26|5~7_combout\,
	datad => \BancoRegistradores|115|20|18|26|5~9_combout\,
	combout => \BancoRegistradores|115|20|18|26|5~10_combout\);

-- Location: LCCOMB_X28_Y14_N18
\BancoRegistradores|115|20|18|26|5~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|26|5~11_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19)) # ((\BancoRegistradores|s7|07~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\BancoRegistradores|s3|07~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|s3|07~regout\,
	datad => \BancoRegistradores|s7|07~regout\,
	combout => \BancoRegistradores|115|20|18|26|5~11_combout\);

-- Location: LCCOMB_X28_Y14_N28
\BancoRegistradores|115|20|18|26|5~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|26|5~12_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|115|20|18|26|5~11_combout\ & ((\BancoRegistradores|ra|07~regout\))) # 
-- (!\BancoRegistradores|115|20|18|26|5~11_combout\ & (\BancoRegistradores|k1|07~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\BancoRegistradores|115|20|18|26|5~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \BancoRegistradores|115|20|18|26|5~11_combout\,
	datac => \BancoRegistradores|k1|07~regout\,
	datad => \BancoRegistradores|ra|07~regout\,
	combout => \BancoRegistradores|115|20|18|26|5~12_combout\);

-- Location: LCCOMB_X28_Y16_N10
\BancoRegistradores|115|20|18|26|5~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|26|5~13_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|115|20|18|26|5~10_combout\ & ((\BancoRegistradores|115|20|18|26|5~12_combout\))) # 
-- (!\BancoRegistradores|115|20|18|26|5~10_combout\ & (\BancoRegistradores|115|20|18|26|5~5_combout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (((\BancoRegistradores|115|20|18|26|5~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \BancoRegistradores|115|20|18|26|5~5_combout\,
	datac => \BancoRegistradores|115|20|18|26|5~12_combout\,
	datad => \BancoRegistradores|115|20|18|26|5~10_combout\,
	combout => \BancoRegistradores|115|20|18|26|5~13_combout\);

-- Location: LCCOMB_X30_Y21_N14
\BancoRegistradores|115|18|28|23|18|26|18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|18|28|23|18|26|18~combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & \BancoRegistradores|at|07~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datad => \BancoRegistradores|at|07~regout\,
	combout => \BancoRegistradores|115|18|28|23|18|26|18~combout\);

-- Location: LCCOMB_X28_Y19_N16
\ULA|88|50\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|88|50~combout\ = \135|73~combout\ $ (((\inst2|108~3_combout\ & (\23|161~combout\)) # (!\inst2|108~3_combout\ & ((\BancoRegistradores|115|20|18|26|5~23_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|108~3_combout\,
	datab => \23|161~combout\,
	datac => \135|73~combout\,
	datad => \BancoRegistradores|115|20|18|26|5~23_combout\,
	combout => \ULA|88|50~combout\);

-- Location: LCCOMB_X35_Y15_N10
\177|20|20|18\ : cycloneii_lcell_comb
-- Equation(s):
-- \177|20|20|18~combout\ = (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30) & (\23|146~combout\ & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28) & \inst2|108~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30),
	datab => \23|146~combout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28),
	datad => \inst2|108~2_combout\,
	combout => \177|20|20|18~combout\);

-- Location: LCFF_X30_Y15_N7
\BancoRegistradores|s1|27\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|25|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|151~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s1|27~regout\);

-- Location: LCFF_X36_Y19_N11
\BancoRegistradores|ra|27\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|25|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|139~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|ra|27~regout\);

-- Location: LCFF_X24_Y20_N9
\BancoRegistradores|v0|27\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|25|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|123~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|v0|27~regout\);

-- Location: LCFF_X24_Y20_N11
\BancoRegistradores|at|27\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|25|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|122~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|at|27~regout\);

-- Location: LCCOMB_X24_Y20_N16
\BancoRegistradores|115|18|28|23|21|25|18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|18|28|23|21|25|18~combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & \BancoRegistradores|at|27~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datad => \BancoRegistradores|at|27~regout\,
	combout => \BancoRegistradores|115|18|28|23|21|25|18~combout\);

-- Location: LCCOMB_X24_Y20_N26
\BancoRegistradores|115|20|21|25|5~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|25|5~14_combout\ = (\BancoRegistradores|115|20|18|26|5~2_combout\ & ((\BancoRegistradores|v0|27~regout\) # ((\BancoRegistradores|115|20|18|26|5~3_combout\)))) # (!\BancoRegistradores|115|20|18|26|5~2_combout\ & 
-- (((\BancoRegistradores|115|18|28|23|21|25|18~combout\ & !\BancoRegistradores|115|20|18|26|5~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|18|26|5~2_combout\,
	datab => \BancoRegistradores|v0|27~regout\,
	datac => \BancoRegistradores|115|18|28|23|21|25|18~combout\,
	datad => \BancoRegistradores|115|20|18|26|5~3_combout\,
	combout => \BancoRegistradores|115|20|21|25|5~14_combout\);

-- Location: LCCOMB_X30_Y15_N22
\BancoRegistradores|78|19|32|25|21|24|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|21|24|5~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (\BancoRegistradores|t9|26~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|s1|26~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t9|26~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datac => \BancoRegistradores|s1|26~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	combout => \BancoRegistradores|78|19|32|25|21|24|5~0_combout\);

-- Location: LCFF_X30_Y15_N21
\BancoRegistradores|sp|26\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|24|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|140~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|sp|26~regout\);

-- Location: LCCOMB_X30_Y15_N20
\BancoRegistradores|78|19|32|25|21|24|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|21|24|5~1_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|78|19|32|25|21|24|5~0_combout\ & ((\BancoRegistradores|sp|26~regout\))) # 
-- (!\BancoRegistradores|78|19|32|25|21|24|5~0_combout\ & (\BancoRegistradores|s5|26~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (((\BancoRegistradores|78|19|32|25|21|24|5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \BancoRegistradores|s5|26~regout\,
	datac => \BancoRegistradores|sp|26~regout\,
	datad => \BancoRegistradores|78|19|32|25|21|24|5~0_combout\,
	combout => \BancoRegistradores|78|19|32|25|21|24|5~1_combout\);

-- Location: LCCOMB_X35_Y20_N12
\BancoRegistradores|78|19|32|25|21|24|5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|21|24|5~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|s6|26~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\BancoRegistradores|s2|26~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datac => \BancoRegistradores|s2|26~regout\,
	datad => \BancoRegistradores|s6|26~regout\,
	combout => \BancoRegistradores|78|19|32|25|21|24|5~2_combout\);

-- Location: LCCOMB_X35_Y20_N30
\BancoRegistradores|78|19|32|25|21|24|5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|21|24|5~3_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|78|19|32|25|21|24|5~2_combout\ & (\BancoRegistradores|fp|26~regout\)) # 
-- (!\BancoRegistradores|78|19|32|25|21|24|5~2_combout\ & ((\BancoRegistradores|k0|26~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((\BancoRegistradores|78|19|32|25|21|24|5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \BancoRegistradores|fp|26~regout\,
	datac => \BancoRegistradores|k0|26~regout\,
	datad => \BancoRegistradores|78|19|32|25|21|24|5~2_combout\,
	combout => \BancoRegistradores|78|19|32|25|21|24|5~3_combout\);

-- Location: LCCOMB_X37_Y18_N28
\BancoRegistradores|78|19|32|25|21|24|5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|21|24|5~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|t8|26~regout\) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((\BancoRegistradores|s0|26~regout\ & !\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t8|26~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|s0|26~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	combout => \BancoRegistradores|78|19|32|25|21|24|5~4_combout\);

-- Location: LCFF_X37_Y18_N11
\BancoRegistradores|gp|26\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|24|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|142~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|gp|26~regout\);

-- Location: LCCOMB_X37_Y18_N10
\BancoRegistradores|78|19|32|25|21|24|5~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|21|24|5~5_combout\ = (\BancoRegistradores|78|19|32|25|21|24|5~4_combout\ & (((\BancoRegistradores|gp|26~regout\) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\BancoRegistradores|78|19|32|25|21|24|5~4_combout\ & (\BancoRegistradores|s4|26~regout\ & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|19|32|25|21|24|5~4_combout\,
	datab => \BancoRegistradores|s4|26~regout\,
	datac => \BancoRegistradores|gp|26~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	combout => \BancoRegistradores|78|19|32|25|21|24|5~5_combout\);

-- Location: LCCOMB_X37_Y19_N4
\BancoRegistradores|78|19|32|25|21|24|5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|21|24|5~6_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21)) # 
-- ((\BancoRegistradores|78|19|32|25|21|24|5~3_combout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & 
-- (\BancoRegistradores|78|19|32|25|21|24|5~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datac => \BancoRegistradores|78|19|32|25|21|24|5~5_combout\,
	datad => \BancoRegistradores|78|19|32|25|21|24|5~3_combout\,
	combout => \BancoRegistradores|78|19|32|25|21|24|5~6_combout\);

-- Location: LCCOMB_X37_Y15_N30
\BancoRegistradores|78|19|32|25|21|24|5~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|21|24|5~7_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\BancoRegistradores|s7|26~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|s3|26~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|s7|26~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|s3|26~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	combout => \BancoRegistradores|78|19|32|25|21|24|5~7_combout\);

-- Location: LCFF_X36_Y19_N17
\BancoRegistradores|ra|26\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|24|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|139~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|ra|26~regout\);

-- Location: LCCOMB_X36_Y19_N26
\BancoRegistradores|78|19|32|25|21|24|5~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|21|24|5~8_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|78|19|32|25|21|24|5~7_combout\ & (\BancoRegistradores|ra|26~regout\)) # 
-- (!\BancoRegistradores|78|19|32|25|21|24|5~7_combout\ & ((\BancoRegistradores|k1|26~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((\BancoRegistradores|78|19|32|25|21|24|5~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ra|26~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|k1|26~regout\,
	datad => \BancoRegistradores|78|19|32|25|21|24|5~7_combout\,
	combout => \BancoRegistradores|78|19|32|25|21|24|5~8_combout\);

-- Location: LCCOMB_X37_Y19_N30
\BancoRegistradores|78|19|32|25|21|24|5~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|21|24|5~9_combout\ = (\BancoRegistradores|78|19|32|25|21|24|5~6_combout\ & (((\BancoRegistradores|78|19|32|25|21|24|5~8_combout\) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\BancoRegistradores|78|19|32|25|21|24|5~6_combout\ & (\BancoRegistradores|78|19|32|25|21|24|5~1_combout\ & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|19|32|25|21|24|5~1_combout\,
	datab => \BancoRegistradores|78|19|32|25|21|24|5~6_combout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datad => \BancoRegistradores|78|19|32|25|21|24|5~8_combout\,
	combout => \BancoRegistradores|78|19|32|25|21|24|5~9_combout\);

-- Location: LCCOMB_X41_Y17_N6
\BancoRegistradores|78|20|21|24|18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|21|24|18~combout\ = (\BancoRegistradores|78|19|32|25|21|24|5~9_combout\ & \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoRegistradores|78|19|32|25|21|24|5~9_combout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25),
	combout => \BancoRegistradores|78|20|21|24|18~combout\);

-- Location: LCFF_X35_Y23_N17
\BancoRegistradores|t3|26\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|24|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|133~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t3|26~regout\);

-- Location: LCFF_X29_Y23_N7
\BancoRegistradores|a2|26\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|24|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|128~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a2|26~regout\);

-- Location: LCCOMB_X23_Y20_N12
\BancoRegistradores|115|20|21|24|5~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|24|5~17_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17)) # (\BancoRegistradores|t5|26~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\BancoRegistradores|t4|26~regout\ & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \BancoRegistradores|t4|26~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datad => \BancoRegistradores|t5|26~regout\,
	combout => \BancoRegistradores|115|20|21|24|5~17_combout\);

-- Location: LCCOMB_X24_Y20_N14
\BancoRegistradores|115|20|21|24|5~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|24|5~18_combout\ = (\BancoRegistradores|115|20|21|24|5~17_combout\ & ((\BancoRegistradores|t7|26~regout\) # ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\BancoRegistradores|115|20|21|24|5~17_combout\ & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & \BancoRegistradores|t6|26~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|21|24|5~17_combout\,
	datab => \BancoRegistradores|t7|26~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datad => \BancoRegistradores|t6|26~regout\,
	combout => \BancoRegistradores|115|20|21|24|5~18_combout\);

-- Location: LCCOMB_X33_Y15_N18
\BancoRegistradores|78|19|32|25|21|23|5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|21|23|5~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|t9|25~regout\) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((\BancoRegistradores|s1|25~regout\ & !\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t9|25~regout\,
	datab => \BancoRegistradores|s1|25~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	combout => \BancoRegistradores|78|19|32|25|21|23|5~2_combout\);

-- Location: LCCOMB_X34_Y15_N8
\BancoRegistradores|78|19|32|25|21|23|5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|21|23|5~3_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|78|19|32|25|21|23|5~2_combout\ & ((\BancoRegistradores|sp|25~regout\))) # 
-- (!\BancoRegistradores|78|19|32|25|21|23|5~2_combout\ & (\BancoRegistradores|s5|25~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (((\BancoRegistradores|78|19|32|25|21|23|5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|s5|25~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datac => \BancoRegistradores|sp|25~regout\,
	datad => \BancoRegistradores|78|19|32|25|21|23|5~2_combout\,
	combout => \BancoRegistradores|78|19|32|25|21|23|5~3_combout\);

-- Location: LCFF_X34_Y20_N17
\BancoRegistradores|s4|25\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|23|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|149~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s4|25~regout\);

-- Location: LCCOMB_X37_Y19_N20
\BancoRegistradores|78|19|32|25|21|23|5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|21|23|5~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (\BancoRegistradores|t8|25~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|s0|25~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t8|25~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datac => \BancoRegistradores|s0|25~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	combout => \BancoRegistradores|78|19|32|25|21|23|5~4_combout\);

-- Location: LCCOMB_X37_Y18_N30
\BancoRegistradores|78|19|32|25|21|23|5~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|21|23|5~5_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|78|19|32|25|21|23|5~4_combout\ & ((\BancoRegistradores|gp|25~regout\))) # 
-- (!\BancoRegistradores|78|19|32|25|21|23|5~4_combout\ & (\BancoRegistradores|s4|25~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (((\BancoRegistradores|78|19|32|25|21|23|5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|s4|25~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datac => \BancoRegistradores|gp|25~regout\,
	datad => \BancoRegistradores|78|19|32|25|21|23|5~4_combout\,
	combout => \BancoRegistradores|78|19|32|25|21|23|5~5_combout\);

-- Location: LCCOMB_X37_Y18_N24
\BancoRegistradores|78|19|32|25|21|23|5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|21|23|5~6_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|78|19|32|25|21|23|5~3_combout\) # 
-- ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & 
-- \BancoRegistradores|78|19|32|25|21|23|5~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|19|32|25|21|23|5~3_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datad => \BancoRegistradores|78|19|32|25|21|23|5~5_combout\,
	combout => \BancoRegistradores|78|19|32|25|21|23|5~6_combout\);

-- Location: LCFF_X36_Y15_N11
\BancoRegistradores|s7|25\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|23|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|147~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s7|25~regout\);

-- Location: LCFF_X36_Y19_N7
\BancoRegistradores|ra|25\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|23|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|139~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|ra|25~regout\);

-- Location: LCFF_X24_Y19_N9
\BancoRegistradores|t6|25\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|23|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|131~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t6|25~regout\);

-- Location: LCFF_X24_Y19_N15
\BancoRegistradores|t4|25\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|23|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|134~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t4|25~regout\);

-- Location: LCCOMB_X24_Y19_N8
\BancoRegistradores|78|18|32|25|21|23|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|21|23|5~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|t6|25~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\BancoRegistradores|t4|25~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \BancoRegistradores|t4|25~regout\,
	datac => \BancoRegistradores|t6|25~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	combout => \BancoRegistradores|78|18|32|25|21|23|5~0_combout\);

-- Location: LCCOMB_X36_Y21_N20
\BancoRegistradores|78|18|32|25|21|23|5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|21|23|5~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22)) # ((\BancoRegistradores|t1|25~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\BancoRegistradores|t0|25~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \BancoRegistradores|t0|25~regout\,
	datad => \BancoRegistradores|t1|25~regout\,
	combout => \BancoRegistradores|78|18|32|25|21|23|5~2_combout\);

-- Location: LCCOMB_X37_Y20_N26
\BancoRegistradores|78|18|32|25|21|23|5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|21|23|5~3_combout\ = (\BancoRegistradores|78|18|32|25|21|23|5~2_combout\ & ((\BancoRegistradores|t3|25~regout\) # ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\BancoRegistradores|78|18|32|25|21|23|5~2_combout\ & (((\BancoRegistradores|t2|25~regout\ & \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|18|32|25|21|23|5~2_combout\,
	datab => \BancoRegistradores|t3|25~regout\,
	datac => \BancoRegistradores|t2|25~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	combout => \BancoRegistradores|78|18|32|25|21|23|5~3_combout\);

-- Location: LCCOMB_X29_Y21_N22
\BancoRegistradores|78|18|32|25|21|23|5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|21|23|5~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22)) # ((\BancoRegistradores|a1|25~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|a0|25~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \BancoRegistradores|a1|25~regout\,
	datad => \BancoRegistradores|a0|25~regout\,
	combout => \BancoRegistradores|78|18|32|25|21|23|5~4_combout\);

-- Location: LCCOMB_X29_Y21_N8
\BancoRegistradores|78|18|32|25|21|23|5~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|21|23|5~5_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|78|18|32|25|21|23|5~4_combout\ & ((\BancoRegistradores|a3|25~regout\))) # 
-- (!\BancoRegistradores|78|18|32|25|21|23|5~4_combout\ & (\BancoRegistradores|a2|25~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\BancoRegistradores|78|18|32|25|21|23|5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|a2|25~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \BancoRegistradores|a3|25~regout\,
	datad => \BancoRegistradores|78|18|32|25|21|23|5~4_combout\,
	combout => \BancoRegistradores|78|18|32|25|21|23|5~5_combout\);

-- Location: LCCOMB_X37_Y15_N4
\BancoRegistradores|115|20|21|23|5~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|23|5~7_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19)) # ((\BancoRegistradores|s7|25~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\BancoRegistradores|s3|25~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|s3|25~regout\,
	datad => \BancoRegistradores|s7|25~regout\,
	combout => \BancoRegistradores|115|20|21|23|5~7_combout\);

-- Location: LCCOMB_X36_Y19_N0
\BancoRegistradores|115|20|21|23|5~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|23|5~8_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|115|20|21|23|5~7_combout\ & (\BancoRegistradores|ra|25~regout\)) # 
-- (!\BancoRegistradores|115|20|21|23|5~7_combout\ & ((\BancoRegistradores|k1|25~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\BancoRegistradores|115|20|21|23|5~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ra|25~regout\,
	datab => \BancoRegistradores|k1|25~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datad => \BancoRegistradores|115|20|21|23|5~7_combout\,
	combout => \BancoRegistradores|115|20|21|23|5~8_combout\);

-- Location: LCCOMB_X25_Y19_N12
\BancoRegistradores|115|20|21|23|5~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|23|5~17_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\BancoRegistradores|t5|25~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|t4|25~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \BancoRegistradores|t5|25~regout\,
	datad => \BancoRegistradores|t4|25~regout\,
	combout => \BancoRegistradores|115|20|21|23|5~17_combout\);

-- Location: LCCOMB_X25_Y19_N14
\BancoRegistradores|115|20|21|23|5~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|23|5~18_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|115|20|21|23|5~17_combout\ & ((\BancoRegistradores|t7|25~regout\))) # 
-- (!\BancoRegistradores|115|20|21|23|5~17_combout\ & (\BancoRegistradores|t6|25~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\BancoRegistradores|115|20|21|23|5~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \BancoRegistradores|t6|25~regout\,
	datac => \BancoRegistradores|t7|25~regout\,
	datad => \BancoRegistradores|115|20|21|23|5~17_combout\,
	combout => \BancoRegistradores|115|20|21|23|5~18_combout\);

-- Location: LCCOMB_X24_Y19_N0
\BancoRegistradores|78|18|32|25|21|25|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|21|25|5~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|t6|27~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\BancoRegistradores|t4|27~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \BancoRegistradores|t4|27~regout\,
	datad => \BancoRegistradores|t6|27~regout\,
	combout => \BancoRegistradores|78|18|32|25|21|25|5~0_combout\);

-- Location: LCCOMB_X24_Y16_N8
\BancoRegistradores|78|18|32|25|21|25|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|21|25|5~1_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|78|18|32|25|21|25|5~0_combout\ & ((\BancoRegistradores|t7|27~regout\))) # 
-- (!\BancoRegistradores|78|18|32|25|21|25|5~0_combout\ & (\BancoRegistradores|t5|27~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (((\BancoRegistradores|78|18|32|25|21|25|5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t5|27~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datac => \BancoRegistradores|78|18|32|25|21|25|5~0_combout\,
	datad => \BancoRegistradores|t7|27~regout\,
	combout => \BancoRegistradores|78|18|32|25|21|25|5~1_combout\);

-- Location: LCCOMB_X36_Y21_N16
\BancoRegistradores|78|18|32|25|21|25|5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|21|25|5~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22)) # ((\BancoRegistradores|t1|27~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\BancoRegistradores|t0|27~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \BancoRegistradores|t0|27~regout\,
	datad => \BancoRegistradores|t1|27~regout\,
	combout => \BancoRegistradores|78|18|32|25|21|25|5~2_combout\);

-- Location: LCCOMB_X37_Y20_N2
\BancoRegistradores|78|18|32|25|21|25|5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|21|25|5~3_combout\ = (\BancoRegistradores|78|18|32|25|21|25|5~2_combout\ & (((\BancoRegistradores|t3|27~regout\) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\BancoRegistradores|78|18|32|25|21|25|5~2_combout\ & (\BancoRegistradores|t2|27~regout\ & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|18|32|25|21|25|5~2_combout\,
	datab => \BancoRegistradores|t2|27~regout\,
	datac => \BancoRegistradores|t3|27~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	combout => \BancoRegistradores|78|18|32|25|21|25|5~3_combout\);

-- Location: LCCOMB_X38_Y16_N0
\BancoRegistradores|78|20|21|25|6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|21|25|6~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\BancoRegistradores|78|18|32|25|21|25|5~1_combout\))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\BancoRegistradores|78|18|32|25|21|25|5~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|78|18|32|25|21|25|5~3_combout\,
	datad => \BancoRegistradores|78|18|32|25|21|25|5~1_combout\,
	combout => \BancoRegistradores|78|20|21|25|6~0_combout\);

-- Location: LCCOMB_X29_Y21_N10
\BancoRegistradores|78|18|32|25|21|25|5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|21|25|5~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22)) # (\BancoRegistradores|a1|27~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\BancoRegistradores|a0|27~regout\ & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \BancoRegistradores|a0|27~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datad => \BancoRegistradores|a1|27~regout\,
	combout => \BancoRegistradores|78|18|32|25|21|25|5~4_combout\);

-- Location: LCCOMB_X29_Y21_N20
\BancoRegistradores|78|18|32|25|21|25|5~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|21|25|5~5_combout\ = (\BancoRegistradores|78|18|32|25|21|25|5~4_combout\ & (((\BancoRegistradores|a3|27~regout\)) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22)))) # 
-- (!\BancoRegistradores|78|18|32|25|21|25|5~4_combout\ & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|a2|27~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|18|32|25|21|25|5~4_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \BancoRegistradores|a3|27~regout\,
	datad => \BancoRegistradores|a2|27~regout\,
	combout => \BancoRegistradores|78|18|32|25|21|25|5~5_combout\);

-- Location: LCCOMB_X24_Y20_N10
\BancoRegistradores|78|18|28|23|21|25|18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|28|23|21|25|18~combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & \BancoRegistradores|at|27~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datac => \BancoRegistradores|at|27~regout\,
	combout => \BancoRegistradores|78|18|28|23|21|25|18~combout\);

-- Location: LCCOMB_X24_Y20_N8
\BancoRegistradores|78|18|32|25|21|25|5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|21|25|5~6_combout\ = (\BancoRegistradores|78|20|21|26|5~0_combout\ & (((\BancoRegistradores|v0|27~regout\) # (\BancoRegistradores|78|20|21|26|5~1_combout\)))) # (!\BancoRegistradores|78|20|21|26|5~0_combout\ & 
-- (\BancoRegistradores|78|18|28|23|21|25|18~combout\ & ((!\BancoRegistradores|78|20|21|26|5~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|20|21|26|5~0_combout\,
	datab => \BancoRegistradores|78|18|28|23|21|25|18~combout\,
	datac => \BancoRegistradores|v0|27~regout\,
	datad => \BancoRegistradores|78|20|21|26|5~1_combout\,
	combout => \BancoRegistradores|78|18|32|25|21|25|5~6_combout\);

-- Location: LCCOMB_X29_Y21_N4
\BancoRegistradores|78|18|32|25|21|25|5~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|21|25|5~7_combout\ = (\BancoRegistradores|78|20|21|26|5~1_combout\ & ((\BancoRegistradores|78|18|32|25|21|25|5~6_combout\ & ((\BancoRegistradores|v1|27~regout\))) # (!\BancoRegistradores|78|18|32|25|21|25|5~6_combout\ & 
-- (\BancoRegistradores|78|18|32|25|21|25|5~5_combout\)))) # (!\BancoRegistradores|78|20|21|26|5~1_combout\ & (((\BancoRegistradores|78|18|32|25|21|25|5~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|18|32|25|21|25|5~5_combout\,
	datab => \BancoRegistradores|v1|27~regout\,
	datac => \BancoRegistradores|78|20|21|26|5~1_combout\,
	datad => \BancoRegistradores|78|18|32|25|21|25|5~6_combout\,
	combout => \BancoRegistradores|78|18|32|25|21|25|5~7_combout\);

-- Location: LCCOMB_X40_Y17_N8
\BancoRegistradores|78|20|21|25|6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|21|25|6~1_combout\ = (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25) & ((\BancoRegistradores|78|20|21|25|6~0_combout\) # ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & 
-- \BancoRegistradores|78|18|32|25|21|25|5~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \BancoRegistradores|78|18|32|25|21|25|5~7_combout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25),
	datad => \BancoRegistradores|78|20|21|25|6~0_combout\,
	combout => \BancoRegistradores|78|20|21|25|6~1_combout\);

-- Location: LCCOMB_X30_Y15_N6
\BancoRegistradores|78|19|32|25|21|25|5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|21|25|5~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23)) # ((\BancoRegistradores|t9|27~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\BancoRegistradores|s1|27~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datac => \BancoRegistradores|s1|27~regout\,
	datad => \BancoRegistradores|t9|27~regout\,
	combout => \BancoRegistradores|78|19|32|25|21|25|5~2_combout\);

-- Location: LCCOMB_X31_Y15_N18
\BancoRegistradores|78|19|32|25|21|25|5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|21|25|5~3_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|78|19|32|25|21|25|5~2_combout\ & (\BancoRegistradores|sp|27~regout\)) # 
-- (!\BancoRegistradores|78|19|32|25|21|25|5~2_combout\ & ((\BancoRegistradores|s5|27~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (((\BancoRegistradores|78|19|32|25|21|25|5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \BancoRegistradores|sp|27~regout\,
	datac => \BancoRegistradores|s5|27~regout\,
	datad => \BancoRegistradores|78|19|32|25|21|25|5~2_combout\,
	combout => \BancoRegistradores|78|19|32|25|21|25|5~3_combout\);

-- Location: LCCOMB_X37_Y15_N18
\BancoRegistradores|78|19|32|25|21|25|5~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|21|25|5~7_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\BancoRegistradores|s7|27~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|s3|27~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|s7|27~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|s3|27~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	combout => \BancoRegistradores|78|19|32|25|21|25|5~7_combout\);

-- Location: LCCOMB_X36_Y19_N20
\BancoRegistradores|78|19|32|25|21|25|5~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|21|25|5~8_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|78|19|32|25|21|25|5~7_combout\ & (\BancoRegistradores|ra|27~regout\)) # 
-- (!\BancoRegistradores|78|19|32|25|21|25|5~7_combout\ & ((\BancoRegistradores|k1|27~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((\BancoRegistradores|78|19|32|25|21|25|5~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ra|27~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|k1|27~regout\,
	datad => \BancoRegistradores|78|19|32|25|21|25|5~7_combout\,
	combout => \BancoRegistradores|78|19|32|25|21|25|5~8_combout\);

-- Location: LCCOMB_X40_Y17_N4
\BancoRegistradores|78|20|21|25|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|21|25|5~0_combout\ = (\BancoRegistradores|78|20|21|25|6~1_combout\) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25) & \BancoRegistradores|78|19|32|25|21|25|5~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25),
	datab => \BancoRegistradores|78|19|32|25|21|25|5~9_combout\,
	datad => \BancoRegistradores|78|20|21|25|6~1_combout\,
	combout => \BancoRegistradores|78|20|21|25|5~0_combout\);

-- Location: LCCOMB_X40_Y18_N4
\177|20|24|18\ : cycloneii_lcell_comb
-- Equation(s):
-- \177|20|24|18~combout\ = (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30) & (\23|148~combout\ & \inst2|108~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30),
	datac => \23|148~combout\,
	datad => \inst2|108~2_combout\,
	combout => \177|20|24|18~combout\);

-- Location: LCCOMB_X41_Y18_N16
\177|20|28|18\ : cycloneii_lcell_comb
-- Equation(s):
-- \177|20|28|18~combout\ = (\inst2|108~2_combout\ & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30) & \23|142~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|108~2_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28),
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30),
	datad => \23|142~combout\,
	combout => \177|20|28|18~combout\);

-- Location: LCCOMB_X35_Y17_N26
\36~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \36~2_combout\ = (!\ULA|128|48|21|5~1_combout\ & (!\ULA|131|48|21|5~1_combout\ & (!\ULA|129|48|21|5~1_combout\ & !\ULA|130|48|21|5~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|128|48|21|5~1_combout\,
	datab => \ULA|131|48|21|5~1_combout\,
	datac => \ULA|129|48|21|5~1_combout\,
	datad => \ULA|130|48|21|5~1_combout\,
	combout => \36~2_combout\);

-- Location: LCCOMB_X40_Y20_N24
\177|20|26|18\ : cycloneii_lcell_comb
-- Equation(s):
-- \177|20|26|18~combout\ = (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30) & (\inst2|108~2_combout\ & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28) & \23|144~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30),
	datab => \inst2|108~2_combout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28),
	datad => \23|144~combout\,
	combout => \177|20|26|18~combout\);

-- Location: LCCOMB_X35_Y17_N6
\36~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \36~3_combout\ = (!\ULA|99|48|21|5~1_combout\ & (!\ULA|132|48|21|5~0_combout\ & ((!\135|75~combout\) # (!\ULA|132|48|20|5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|99|48|21|5~1_combout\,
	datab => \ULA|132|48|20|5~0_combout\,
	datac => \135|75~combout\,
	datad => \ULA|132|48|21|5~0_combout\,
	combout => \36~3_combout\);

-- Location: LCCOMB_X35_Y17_N12
\36~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \36~4_combout\ = (!\ULA|98|48|21|5~1_combout\ & (!\ULA|97|48|21|5~1_combout\ & (\36~3_combout\ & \36~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|98|48|21|5~1_combout\,
	datab => \ULA|97|48|21|5~1_combout\,
	datac => \36~3_combout\,
	datad => \36~2_combout\,
	combout => \36~4_combout\);

-- Location: LCCOMB_X30_Y15_N14
\BancoRegistradores|78|19|32|25|21|27|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|21|27|5~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23)) # ((\BancoRegistradores|t9|30~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\BancoRegistradores|s1|30~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datac => \BancoRegistradores|s1|30~regout\,
	datad => \BancoRegistradores|t9|30~regout\,
	combout => \BancoRegistradores|78|19|32|25|21|27|5~0_combout\);

-- Location: LCCOMB_X38_Y20_N20
\BancoRegistradores|78|19|32|25|21|27|5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|21|27|5~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24)) # ((\BancoRegistradores|s6|30~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (\BancoRegistradores|s2|30~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|s2|30~regout\,
	datad => \BancoRegistradores|s6|30~regout\,
	combout => \BancoRegistradores|78|19|32|25|21|27|5~2_combout\);

-- Location: LCFF_X37_Y18_N9
\BancoRegistradores|s0|30\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|27|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|153~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s0|30~regout\);

-- Location: LCCOMB_X37_Y18_N8
\BancoRegistradores|78|19|32|25|21|27|5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|21|27|5~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|t8|30~regout\) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((\BancoRegistradores|s0|30~regout\ & !\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \BancoRegistradores|t8|30~regout\,
	datac => \BancoRegistradores|s0|30~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	combout => \BancoRegistradores|78|19|32|25|21|27|5~4_combout\);

-- Location: LCFF_X37_Y18_N7
\BancoRegistradores|gp|30\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|27|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|142~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|gp|30~regout\);

-- Location: LCCOMB_X37_Y18_N6
\BancoRegistradores|78|19|32|25|21|27|5~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|21|27|5~5_combout\ = (\BancoRegistradores|78|19|32|25|21|27|5~4_combout\ & (((\BancoRegistradores|gp|30~regout\) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\BancoRegistradores|78|19|32|25|21|27|5~4_combout\ & (\BancoRegistradores|s4|30~regout\ & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|s4|30~regout\,
	datab => \BancoRegistradores|78|19|32|25|21|27|5~4_combout\,
	datac => \BancoRegistradores|gp|30~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	combout => \BancoRegistradores|78|19|32|25|21|27|5~5_combout\);

-- Location: LCFF_X34_Y13_N27
\BancoRegistradores|k1|30\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|27|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|141~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|k1|30~regout\);

-- Location: LCFF_X34_Y14_N9
\BancoRegistradores|s7|30\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|27|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|147~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s7|30~regout\);

-- Location: LCFF_X34_Y14_N27
\BancoRegistradores|s3|30\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|27|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|150~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s3|30~regout\);

-- Location: LCCOMB_X34_Y14_N8
\BancoRegistradores|78|19|32|25|21|27|5~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|21|27|5~7_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (((\BancoRegistradores|s7|30~regout\) # (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\BancoRegistradores|s3|30~regout\ & ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \BancoRegistradores|s3|30~regout\,
	datac => \BancoRegistradores|s7|30~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	combout => \BancoRegistradores|78|19|32|25|21|27|5~7_combout\);

-- Location: LCFF_X34_Y13_N5
\BancoRegistradores|ra|30\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|27|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|139~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|ra|30~regout\);

-- Location: LCCOMB_X34_Y13_N4
\BancoRegistradores|78|19|32|25|21|27|5~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|21|27|5~8_combout\ = (\BancoRegistradores|78|19|32|25|21|27|5~7_combout\ & (((\BancoRegistradores|ra|30~regout\)) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24)))) # 
-- (!\BancoRegistradores|78|19|32|25|21|27|5~7_combout\ & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|k1|30~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|19|32|25|21|27|5~7_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|ra|30~regout\,
	datad => \BancoRegistradores|k1|30~regout\,
	combout => \BancoRegistradores|78|19|32|25|21|27|5~8_combout\);

-- Location: LCCOMB_X38_Y18_N22
\BancoRegistradores|78|20|21|27|18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|21|27|18~combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25) & \BancoRegistradores|78|19|32|25|21|27|5~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25),
	datad => \BancoRegistradores|78|19|32|25|21|27|5~9_combout\,
	combout => \BancoRegistradores|78|20|21|27|18~combout\);

-- Location: LCFF_X38_Y21_N25
\BancoRegistradores|t5|30\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|t5|30~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|132~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t5|30~regout\);

-- Location: LCCOMB_X36_Y24_N16
\BancoRegistradores|78|18|32|25|21|27|5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|21|27|5~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|t1|30~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\BancoRegistradores|t0|30~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datac => \BancoRegistradores|t0|30~regout\,
	datad => \BancoRegistradores|t1|30~regout\,
	combout => \BancoRegistradores|78|18|32|25|21|27|5~2_combout\);

-- Location: LCFF_X35_Y21_N19
\BancoRegistradores|a2|30\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|a2|30~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|128~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a2|30~regout\);

-- Location: LCCOMB_X34_Y14_N26
\BancoRegistradores|115|20|21|27|5~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|27|5~9_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (\BancoRegistradores|s7|30~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|s3|30~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \BancoRegistradores|s7|30~regout\,
	datac => \BancoRegistradores|s3|30~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	combout => \BancoRegistradores|115|20|21|27|5~9_combout\);

-- Location: LCCOMB_X34_Y13_N22
\BancoRegistradores|115|20|21|27|5~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|27|5~10_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|115|20|21|27|5~9_combout\ & ((\BancoRegistradores|ra|30~regout\))) # 
-- (!\BancoRegistradores|115|20|21|27|5~9_combout\ & (\BancoRegistradores|k1|30~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\BancoRegistradores|115|20|21|27|5~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \BancoRegistradores|k1|30~regout\,
	datac => \BancoRegistradores|ra|30~regout\,
	datad => \BancoRegistradores|115|20|21|27|5~9_combout\,
	combout => \BancoRegistradores|115|20|21|27|5~10_combout\);

-- Location: LCCOMB_X33_Y20_N4
\BancoRegistradores|115|20|21|27|5~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|27|5~12_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\BancoRegistradores|a1|30~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|a0|30~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \BancoRegistradores|a1|30~regout\,
	datad => \BancoRegistradores|a0|30~regout\,
	combout => \BancoRegistradores|115|20|21|27|5~12_combout\);

-- Location: LCCOMB_X30_Y18_N22
\BancoRegistradores|115|20|21|27|5~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|27|5~13_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|115|20|21|27|5~12_combout\ & (\BancoRegistradores|a3|30~regout\)) # 
-- (!\BancoRegistradores|115|20|21|27|5~12_combout\ & ((\BancoRegistradores|a2|30~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\BancoRegistradores|115|20|21|27|5~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \BancoRegistradores|a3|30~regout\,
	datac => \BancoRegistradores|115|20|21|27|5~12_combout\,
	datad => \BancoRegistradores|a2|30~regout\,
	combout => \BancoRegistradores|115|20|21|27|5~13_combout\);

-- Location: LCCOMB_X30_Y21_N26
\BancoRegistradores|115|18|28|23|21|27|18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|18|28|23|21|27|18~combout\ = (\BancoRegistradores|at|30~regout\ & \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BancoRegistradores|at|30~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	combout => \BancoRegistradores|115|18|28|23|21|27|18~combout\);

-- Location: LCCOMB_X30_Y18_N28
\BancoRegistradores|115|20|21|27|5~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|27|5~14_combout\ = (\BancoRegistradores|115|20|18|26|5~3_combout\ & (((\BancoRegistradores|115|20|18|26|5~2_combout\) # (\BancoRegistradores|115|20|21|27|5~13_combout\)))) # (!\BancoRegistradores|115|20|18|26|5~3_combout\ & 
-- (\BancoRegistradores|115|18|28|23|21|27|18~combout\ & (!\BancoRegistradores|115|20|18|26|5~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|18|28|23|21|27|18~combout\,
	datab => \BancoRegistradores|115|20|18|26|5~3_combout\,
	datac => \BancoRegistradores|115|20|18|26|5~2_combout\,
	datad => \BancoRegistradores|115|20|21|27|5~13_combout\,
	combout => \BancoRegistradores|115|20|21|27|5~14_combout\);

-- Location: LCCOMB_X30_Y18_N10
\BancoRegistradores|115|20|21|27|5~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|27|5~15_combout\ = (\BancoRegistradores|115|20|21|27|5~14_combout\ & (((\BancoRegistradores|v1|30~regout\) # (!\BancoRegistradores|115|20|18|26|5~2_combout\)))) # (!\BancoRegistradores|115|20|21|27|5~14_combout\ & 
-- (\BancoRegistradores|v0|30~regout\ & (\BancoRegistradores|115|20|18|26|5~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|v0|30~regout\,
	datab => \BancoRegistradores|115|20|21|27|5~14_combout\,
	datac => \BancoRegistradores|115|20|18|26|5~2_combout\,
	datad => \BancoRegistradores|v1|30~regout\,
	combout => \BancoRegistradores|115|20|21|27|5~15_combout\);

-- Location: LCCOMB_X37_Y21_N4
\BancoRegistradores|115|20|21|27|5~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|27|5~17_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17)) # ((\BancoRegistradores|t5|30~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\BancoRegistradores|t4|30~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|t4|30~regout\,
	datad => \BancoRegistradores|t5|30~regout\,
	combout => \BancoRegistradores|115|20|21|27|5~17_combout\);

-- Location: LCCOMB_X37_Y21_N26
\BancoRegistradores|115|20|21|27|5~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|27|5~18_combout\ = (\BancoRegistradores|115|20|21|27|5~17_combout\ & (((\BancoRegistradores|t7|30~regout\) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\BancoRegistradores|115|20|21|27|5~17_combout\ & (\BancoRegistradores|t6|30~regout\ & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t6|30~regout\,
	datab => \BancoRegistradores|115|20|21|27|5~17_combout\,
	datac => \BancoRegistradores|t7|30~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	combout => \BancoRegistradores|115|20|21|27|5~18_combout\);

-- Location: LCFF_X37_Y17_N17
\BancoRegistradores|k0|29\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|28|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|144~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|k0|29~regout\);

-- Location: LCFF_X33_Y13_N13
\BancoRegistradores|s5|29\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|s5|29~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|148~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s5|29~regout\);

-- Location: LCFF_X37_Y16_N17
\BancoRegistradores|t9|29\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|28|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|143~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t9|29~regout\);

-- Location: LCFF_X27_Y18_N31
\BancoRegistradores|s4|29\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|28|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|149~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s4|29~regout\);

-- Location: LCFF_X36_Y15_N13
\BancoRegistradores|s7|29\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|28|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|147~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s7|29~regout\);

-- Location: LCFF_X33_Y14_N11
\BancoRegistradores|ra|29\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|28|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|139~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|ra|29~regout\);

-- Location: LCFF_X38_Y22_N9
\BancoRegistradores|t4|29\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|28|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|134~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t4|29~regout\);

-- Location: LCCOMB_X38_Y22_N8
\BancoRegistradores|78|18|32|25|21|28|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|21|28|5~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|t6|29~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\BancoRegistradores|t4|29~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \BancoRegistradores|t4|29~regout\,
	datad => \BancoRegistradores|t6|29~regout\,
	combout => \BancoRegistradores|78|18|32|25|21|28|5~0_combout\);

-- Location: LCCOMB_X38_Y22_N14
\BancoRegistradores|78|18|32|25|21|28|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|21|28|5~1_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|78|18|32|25|21|28|5~0_combout\ & (\BancoRegistradores|t7|29~regout\)) # 
-- (!\BancoRegistradores|78|18|32|25|21|28|5~0_combout\ & ((\BancoRegistradores|t5|29~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (((\BancoRegistradores|78|18|32|25|21|28|5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \BancoRegistradores|t7|29~regout\,
	datac => \BancoRegistradores|78|18|32|25|21|28|5~0_combout\,
	datad => \BancoRegistradores|t5|29~regout\,
	combout => \BancoRegistradores|78|18|32|25|21|28|5~1_combout\);

-- Location: LCFF_X32_Y22_N3
\BancoRegistradores|t2|29\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|28|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|135~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t2|29~regout\);

-- Location: LCFF_X36_Y21_N29
\BancoRegistradores|t1|29\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|28|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|136~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t1|29~regout\);

-- Location: LCFF_X36_Y21_N23
\BancoRegistradores|t0|29\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|28|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|137~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t0|29~regout\);

-- Location: LCCOMB_X36_Y21_N28
\BancoRegistradores|78|18|32|25|21|28|5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|21|28|5~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (((\BancoRegistradores|t1|29~regout\) # (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\BancoRegistradores|t0|29~regout\ & ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \BancoRegistradores|t0|29~regout\,
	datac => \BancoRegistradores|t1|29~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	combout => \BancoRegistradores|78|18|32|25|21|28|5~2_combout\);

-- Location: LCFF_X32_Y22_N13
\BancoRegistradores|t3|29\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|28|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|133~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t3|29~regout\);

-- Location: LCCOMB_X32_Y22_N12
\BancoRegistradores|78|18|32|25|21|28|5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|21|28|5~3_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|78|18|32|25|21|28|5~2_combout\ & ((\BancoRegistradores|t3|29~regout\))) # 
-- (!\BancoRegistradores|78|18|32|25|21|28|5~2_combout\ & (\BancoRegistradores|t2|29~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\BancoRegistradores|78|18|32|25|21|28|5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t2|29~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \BancoRegistradores|t3|29~regout\,
	datad => \BancoRegistradores|78|18|32|25|21|28|5~2_combout\,
	combout => \BancoRegistradores|78|18|32|25|21|28|5~3_combout\);

-- Location: LCCOMB_X38_Y22_N20
\BancoRegistradores|78|20|21|28|6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|21|28|6~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & 
-- (\BancoRegistradores|78|18|32|25|21|28|5~1_combout\)) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|78|18|32|25|21|28|5~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datac => \BancoRegistradores|78|18|32|25|21|28|5~1_combout\,
	datad => \BancoRegistradores|78|18|32|25|21|28|5~3_combout\,
	combout => \BancoRegistradores|78|20|21|28|6~0_combout\);

-- Location: LCCOMB_X33_Y20_N22
\BancoRegistradores|78|18|32|25|21|28|5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|21|28|5~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\BancoRegistradores|a1|29~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|a0|29~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datac => \BancoRegistradores|a1|29~regout\,
	datad => \BancoRegistradores|a0|29~regout\,
	combout => \BancoRegistradores|78|18|32|25|21|28|5~4_combout\);

-- Location: LCFF_X32_Y21_N13
\BancoRegistradores|v0|29\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|28|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|123~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|v0|29~regout\);

-- Location: LCFF_X31_Y23_N9
\BancoRegistradores|at|29\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|at|29~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|122~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|at|29~regout\);

-- Location: LCCOMB_X37_Y15_N10
\BancoRegistradores|115|20|21|28|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|28|5~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\BancoRegistradores|t9|29~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|s1|29~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|t9|29~regout\,
	datad => \BancoRegistradores|s1|29~regout\,
	combout => \BancoRegistradores|115|20|21|28|5~0_combout\);

-- Location: LCCOMB_X32_Y16_N14
\BancoRegistradores|115|20|21|28|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|28|5~1_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|115|20|21|28|5~0_combout\ & ((\BancoRegistradores|sp|29~regout\))) # 
-- (!\BancoRegistradores|115|20|21|28|5~0_combout\ & (\BancoRegistradores|s5|29~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\BancoRegistradores|115|20|21|28|5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \BancoRegistradores|s5|29~regout\,
	datac => \BancoRegistradores|sp|29~regout\,
	datad => \BancoRegistradores|115|20|21|28|5~0_combout\,
	combout => \BancoRegistradores|115|20|21|28|5~1_combout\);

-- Location: LCCOMB_X38_Y20_N28
\BancoRegistradores|115|20|21|28|5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|28|5~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19)) # ((\BancoRegistradores|s6|29~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\BancoRegistradores|s2|29~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|s2|29~regout\,
	datad => \BancoRegistradores|s6|29~regout\,
	combout => \BancoRegistradores|115|20|21|28|5~2_combout\);

-- Location: LCCOMB_X38_Y20_N22
\BancoRegistradores|115|20|21|28|5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|28|5~3_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|115|20|21|28|5~2_combout\ & ((\BancoRegistradores|fp|29~regout\))) # 
-- (!\BancoRegistradores|115|20|21|28|5~2_combout\ & (\BancoRegistradores|k0|29~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\BancoRegistradores|115|20|21|28|5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|k0|29~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|fp|29~regout\,
	datad => \BancoRegistradores|115|20|21|28|5~2_combout\,
	combout => \BancoRegistradores|115|20|21|28|5~3_combout\);

-- Location: LCCOMB_X27_Y18_N0
\BancoRegistradores|115|20|21|28|5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|28|5~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|t8|29~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\BancoRegistradores|s0|29~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|s0|29~regout\,
	datad => \BancoRegistradores|t8|29~regout\,
	combout => \BancoRegistradores|115|20|21|28|5~4_combout\);

-- Location: LCCOMB_X27_Y18_N30
\BancoRegistradores|115|20|21|28|5~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|28|5~5_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|115|20|21|28|5~4_combout\ & (\BancoRegistradores|gp|29~regout\)) # 
-- (!\BancoRegistradores|115|20|21|28|5~4_combout\ & ((\BancoRegistradores|s4|29~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\BancoRegistradores|115|20|21|28|5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \BancoRegistradores|gp|29~regout\,
	datac => \BancoRegistradores|s4|29~regout\,
	datad => \BancoRegistradores|115|20|21|28|5~4_combout\,
	combout => \BancoRegistradores|115|20|21|28|5~5_combout\);

-- Location: LCCOMB_X33_Y20_N14
\BancoRegistradores|115|20|21|28|5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|28|5~6_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16)) # 
-- ((\BancoRegistradores|115|20|21|28|5~3_combout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\BancoRegistradores|115|20|21|28|5~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \BancoRegistradores|115|20|21|28|5~3_combout\,
	datad => \BancoRegistradores|115|20|21|28|5~5_combout\,
	combout => \BancoRegistradores|115|20|21|28|5~6_combout\);

-- Location: LCCOMB_X37_Y15_N28
\BancoRegistradores|115|20|21|28|5~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|28|5~7_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19)) # ((\BancoRegistradores|s7|29~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\BancoRegistradores|s3|29~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|s3|29~regout\,
	datad => \BancoRegistradores|s7|29~regout\,
	combout => \BancoRegistradores|115|20|21|28|5~7_combout\);

-- Location: LCCOMB_X33_Y14_N10
\BancoRegistradores|115|20|21|28|5~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|28|5~8_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|115|20|21|28|5~7_combout\ & ((\BancoRegistradores|ra|29~regout\))) # 
-- (!\BancoRegistradores|115|20|21|28|5~7_combout\ & (\BancoRegistradores|k1|29~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\BancoRegistradores|115|20|21|28|5~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|k1|29~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|ra|29~regout\,
	datad => \BancoRegistradores|115|20|21|28|5~7_combout\,
	combout => \BancoRegistradores|115|20|21|28|5~8_combout\);

-- Location: LCCOMB_X33_Y20_N12
\BancoRegistradores|115|20|21|28|5~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|28|5~9_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|115|20|21|28|5~6_combout\ & (\BancoRegistradores|115|20|21|28|5~8_combout\)) # 
-- (!\BancoRegistradores|115|20|21|28|5~6_combout\ & ((\BancoRegistradores|115|20|21|28|5~1_combout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (((\BancoRegistradores|115|20|21|28|5~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \BancoRegistradores|115|20|21|28|5~8_combout\,
	datac => \BancoRegistradores|115|20|21|28|5~6_combout\,
	datad => \BancoRegistradores|115|20|21|28|5~1_combout\,
	combout => \BancoRegistradores|115|20|21|28|5~9_combout\);

-- Location: LCCOMB_X36_Y21_N22
\BancoRegistradores|115|20|21|28|5~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|28|5~10_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|t1|29~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\BancoRegistradores|t0|29~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \BancoRegistradores|t0|29~regout\,
	datad => \BancoRegistradores|t1|29~regout\,
	combout => \BancoRegistradores|115|20|21|28|5~10_combout\);

-- Location: LCCOMB_X32_Y22_N30
\BancoRegistradores|115|20|21|28|5~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|28|5~11_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|115|20|21|28|5~10_combout\ & (\BancoRegistradores|t3|29~regout\)) # 
-- (!\BancoRegistradores|115|20|21|28|5~10_combout\ & ((\BancoRegistradores|t2|29~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\BancoRegistradores|115|20|21|28|5~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t3|29~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|t2|29~regout\,
	datad => \BancoRegistradores|115|20|21|28|5~10_combout\,
	combout => \BancoRegistradores|115|20|21|28|5~11_combout\);

-- Location: LCCOMB_X31_Y23_N18
\BancoRegistradores|115|18|28|23|21|28|18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|18|28|23|21|28|18~combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & \BancoRegistradores|at|29~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \BancoRegistradores|at|29~regout\,
	combout => \BancoRegistradores|115|18|28|23|21|28|18~combout\);

-- Location: LCCOMB_X32_Y21_N12
\BancoRegistradores|115|20|21|28|5~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|28|5~14_combout\ = (\BancoRegistradores|115|20|18|26|5~2_combout\ & ((\BancoRegistradores|115|20|18|26|5~3_combout\) # ((\BancoRegistradores|v0|29~regout\)))) # (!\BancoRegistradores|115|20|18|26|5~2_combout\ & 
-- (!\BancoRegistradores|115|20|18|26|5~3_combout\ & ((\BancoRegistradores|115|18|28|23|21|28|18~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|18|26|5~2_combout\,
	datab => \BancoRegistradores|115|20|18|26|5~3_combout\,
	datac => \BancoRegistradores|v0|29~regout\,
	datad => \BancoRegistradores|115|18|28|23|21|28|18~combout\,
	combout => \BancoRegistradores|115|20|21|28|5~14_combout\);

-- Location: LCCOMB_X35_Y20_N16
\BancoRegistradores|78|19|32|25|21|29|5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|21|29|5~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|s6|28~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\BancoRegistradores|s2|28~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datac => \BancoRegistradores|s2|28~regout\,
	datad => \BancoRegistradores|s6|28~regout\,
	combout => \BancoRegistradores|78|19|32|25|21|29|5~2_combout\);

-- Location: LCFF_X36_Y20_N17
\BancoRegistradores|fp|28\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|29|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|138~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|fp|28~regout\);

-- Location: LCCOMB_X36_Y20_N16
\BancoRegistradores|78|19|32|25|21|29|5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|21|29|5~3_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|78|19|32|25|21|29|5~2_combout\ & ((\BancoRegistradores|fp|28~regout\))) # 
-- (!\BancoRegistradores|78|19|32|25|21|29|5~2_combout\ & (\BancoRegistradores|k0|28~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((\BancoRegistradores|78|19|32|25|21|29|5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \BancoRegistradores|k0|28~regout\,
	datac => \BancoRegistradores|fp|28~regout\,
	datad => \BancoRegistradores|78|19|32|25|21|29|5~2_combout\,
	combout => \BancoRegistradores|78|19|32|25|21|29|5~3_combout\);

-- Location: LCCOMB_X34_Y16_N8
\BancoRegistradores|78|19|32|25|21|29|5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|21|29|5~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (\BancoRegistradores|t8|28~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|s0|28~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \BancoRegistradores|t8|28~regout\,
	datac => \BancoRegistradores|s0|28~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	combout => \BancoRegistradores|78|19|32|25|21|29|5~4_combout\);

-- Location: LCCOMB_X37_Y15_N8
\BancoRegistradores|78|19|32|25|21|29|5~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|21|29|5~7_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\BancoRegistradores|s7|28~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|s3|28~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|s7|28~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|s3|28~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	combout => \BancoRegistradores|78|19|32|25|21|29|5~7_combout\);

-- Location: LCCOMB_X37_Y17_N16
\BancoRegistradores|78|20|21|29|18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|21|29|18~combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25) & \BancoRegistradores|78|19|32|25|21|29|5~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25),
	datad => \BancoRegistradores|78|19|32|25|21|29|5~9_combout\,
	combout => \BancoRegistradores|78|20|21|29|18~combout\);

-- Location: LCCOMB_X24_Y16_N16
\BancoRegistradores|78|18|32|25|21|29|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|21|29|5~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21)) # ((\BancoRegistradores|t6|28~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|t4|28~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datac => \BancoRegistradores|t6|28~regout\,
	datad => \BancoRegistradores|t4|28~regout\,
	combout => \BancoRegistradores|78|18|32|25|21|29|5~0_combout\);

-- Location: LCCOMB_X24_Y16_N0
\BancoRegistradores|78|18|32|25|21|29|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|21|29|5~1_combout\ = (\BancoRegistradores|78|18|32|25|21|29|5~0_combout\ & (((\BancoRegistradores|t7|28~regout\)) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21)))) # 
-- (!\BancoRegistradores|78|18|32|25|21|29|5~0_combout\ & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\BancoRegistradores|t5|28~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|18|32|25|21|29|5~0_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datac => \BancoRegistradores|t5|28~regout\,
	datad => \BancoRegistradores|t7|28~regout\,
	combout => \BancoRegistradores|78|18|32|25|21|29|5~1_combout\);

-- Location: LCCOMB_X36_Y21_N14
\BancoRegistradores|115|20|21|29|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|29|5~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|t1|28~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\BancoRegistradores|t0|28~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \BancoRegistradores|t0|28~regout\,
	datad => \BancoRegistradores|t1|28~regout\,
	combout => \BancoRegistradores|115|20|21|29|5~0_combout\);

-- Location: LCCOMB_X37_Y20_N22
\BancoRegistradores|115|20|21|29|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|29|5~1_combout\ = (\BancoRegistradores|115|20|21|29|5~0_combout\ & (((\BancoRegistradores|t3|28~regout\)) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17)))) # 
-- (!\BancoRegistradores|115|20|21|29|5~0_combout\ & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\BancoRegistradores|t2|28~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|21|29|5~0_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|t2|28~regout\,
	datad => \BancoRegistradores|t3|28~regout\,
	combout => \BancoRegistradores|115|20|21|29|5~1_combout\);

-- Location: LCFF_X36_Y20_N11
\BancoRegistradores|t8|31\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|t8|31~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|145~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t8|31~regout\);

-- Location: LCFF_X32_Y20_N15
\BancoRegistradores|s0|31\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|26|5~1_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|153~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s0|31~regout\);

-- Location: LCCOMB_X32_Y20_N12
\BancoRegistradores|115|20|21|26|5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|26|5~6_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|t8|31~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\BancoRegistradores|s0|31~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|s0|31~regout\,
	datad => \BancoRegistradores|t8|31~regout\,
	combout => \BancoRegistradores|115|20|21|26|5~6_combout\);

-- Location: LCFF_X25_Y16_N13
\BancoRegistradores|t6|31\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|26|5~1_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|131~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t6|31~regout\);

-- Location: LCFF_X24_Y16_N31
\BancoRegistradores|t5|31\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|26|5~1_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|132~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t5|31~regout\);

-- Location: LCFF_X25_Y16_N11
\BancoRegistradores|t4|31\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|26|5~1_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|134~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t4|31~regout\);

-- Location: LCCOMB_X25_Y16_N20
\BancoRegistradores|115|20|21|26|5~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|26|5~17_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17)) # ((\BancoRegistradores|t5|31~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|t4|31~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|t5|31~regout\,
	datad => \BancoRegistradores|t4|31~regout\,
	combout => \BancoRegistradores|115|20|21|26|5~17_combout\);

-- Location: LCFF_X25_Y15_N11
\BancoRegistradores|t7|31\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|t7|31~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|130~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t7|31~regout\);

-- Location: LCCOMB_X25_Y16_N12
\BancoRegistradores|115|20|21|26|5~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|26|5~18_combout\ = (\BancoRegistradores|115|20|21|26|5~17_combout\ & (((\BancoRegistradores|t7|31~regout\)) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17)))) # 
-- (!\BancoRegistradores|115|20|21|26|5~17_combout\ & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\BancoRegistradores|t6|31~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|21|26|5~17_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|t6|31~regout\,
	datad => \BancoRegistradores|t7|31~regout\,
	combout => \BancoRegistradores|115|20|21|26|5~18_combout\);

-- Location: LCCOMB_X36_Y24_N14
\BancoRegistradores|78|20|21|26|5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|21|26|5~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\BancoRegistradores|t1|31~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|t0|31~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \BancoRegistradores|t1|31~regout\,
	datac => \BancoRegistradores|t0|31~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	combout => \BancoRegistradores|78|20|21|26|5~4_combout\);

-- Location: LCCOMB_X36_Y24_N30
\BancoRegistradores|78|20|21|26|5~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|21|26|5~5_combout\ = (\BancoRegistradores|78|20|21|26|5~4_combout\ & (((\BancoRegistradores|t3|31~regout\) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\BancoRegistradores|78|20|21|26|5~4_combout\ & (\BancoRegistradores|t2|31~regout\ & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|20|21|26|5~4_combout\,
	datab => \BancoRegistradores|t2|31~regout\,
	datac => \BancoRegistradores|t3|31~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	combout => \BancoRegistradores|78|20|21|26|5~5_combout\);

-- Location: LCCOMB_X36_Y20_N0
\BancoRegistradores|78|20|21|26|5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|21|26|5~6_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24)) # ((\BancoRegistradores|s6|31~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|s4|31~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|s6|31~regout\,
	datad => \BancoRegistradores|s4|31~regout\,
	combout => \BancoRegistradores|78|20|21|26|5~6_combout\);

-- Location: LCCOMB_X36_Y20_N30
\BancoRegistradores|78|20|21|26|5~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|21|26|5~7_combout\ = (\BancoRegistradores|78|20|21|26|5~6_combout\ & (((\BancoRegistradores|fp|31~regout\) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\BancoRegistradores|78|20|21|26|5~6_combout\ & (\BancoRegistradores|gp|31~regout\ & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|gp|31~regout\,
	datab => \BancoRegistradores|78|20|21|26|5~6_combout\,
	datac => \BancoRegistradores|fp|31~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	combout => \BancoRegistradores|78|20|21|26|5~7_combout\);

-- Location: LCCOMB_X33_Y13_N4
\BancoRegistradores|78|20|21|26|5~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|21|26|5~8_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\BancoRegistradores|s3|31~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|s1|31~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \BancoRegistradores|s3|31~regout\,
	datad => \BancoRegistradores|s1|31~regout\,
	combout => \BancoRegistradores|78|20|21|26|5~8_combout\);

-- Location: LCCOMB_X32_Y13_N10
\BancoRegistradores|78|20|21|26|5~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|21|26|5~9_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|78|20|21|26|5~8_combout\ & ((\BancoRegistradores|k1|31~regout\))) # 
-- (!\BancoRegistradores|78|20|21|26|5~8_combout\ & (\BancoRegistradores|t9|31~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((\BancoRegistradores|78|20|21|26|5~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t9|31~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|k1|31~regout\,
	datad => \BancoRegistradores|78|20|21|26|5~8_combout\,
	combout => \BancoRegistradores|78|20|21|26|5~9_combout\);

-- Location: LCCOMB_X36_Y20_N4
\BancoRegistradores|78|20|21|26|5~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|21|26|5~10_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|s2|31~regout\) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\BancoRegistradores|s0|31~regout\ & !\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \BancoRegistradores|s2|31~regout\,
	datac => \BancoRegistradores|s0|31~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	combout => \BancoRegistradores|78|20|21|26|5~10_combout\);

-- Location: LCCOMB_X36_Y20_N26
\BancoRegistradores|78|20|21|26|5~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|21|26|5~11_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|78|20|21|26|5~10_combout\ & (\BancoRegistradores|k0|31~regout\)) # 
-- (!\BancoRegistradores|78|20|21|26|5~10_combout\ & ((\BancoRegistradores|t8|31~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (\BancoRegistradores|78|20|21|26|5~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \BancoRegistradores|78|20|21|26|5~10_combout\,
	datac => \BancoRegistradores|k0|31~regout\,
	datad => \BancoRegistradores|t8|31~regout\,
	combout => \BancoRegistradores|78|20|21|26|5~11_combout\);

-- Location: LCCOMB_X35_Y20_N24
\BancoRegistradores|78|20|21|26|5~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|21|26|5~12_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23)) # 
-- ((\BancoRegistradores|78|20|21|26|5~9_combout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & 
-- (\BancoRegistradores|78|20|21|26|5~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datac => \BancoRegistradores|78|20|21|26|5~11_combout\,
	datad => \BancoRegistradores|78|20|21|26|5~9_combout\,
	combout => \BancoRegistradores|78|20|21|26|5~12_combout\);

-- Location: LCCOMB_X33_Y13_N28
\BancoRegistradores|78|20|21|26|5~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|21|26|5~13_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|s7|31~regout\) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & \BancoRegistradores|s5|31~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \BancoRegistradores|s7|31~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datad => \BancoRegistradores|s5|31~regout\,
	combout => \BancoRegistradores|78|20|21|26|5~13_combout\);

-- Location: LCCOMB_X32_Y13_N26
\BancoRegistradores|78|20|21|26|5~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|21|26|5~14_combout\ = (\BancoRegistradores|78|20|21|26|5~13_combout\ & (((\BancoRegistradores|ra|31~regout\) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\BancoRegistradores|78|20|21|26|5~13_combout\ & (\BancoRegistradores|sp|31~regout\ & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|sp|31~regout\,
	datab => \BancoRegistradores|78|20|21|26|5~13_combout\,
	datac => \BancoRegistradores|ra|31~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	combout => \BancoRegistradores|78|20|21|26|5~14_combout\);

-- Location: LCCOMB_X35_Y20_N18
\BancoRegistradores|78|20|21|26|5~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|21|26|5~15_combout\ = (\BancoRegistradores|78|20|21|26|5~12_combout\ & ((\BancoRegistradores|78|20|21|26|5~14_combout\) # ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\BancoRegistradores|78|20|21|26|5~12_combout\ & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & \BancoRegistradores|78|20|21|26|5~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|20|21|26|5~12_combout\,
	datab => \BancoRegistradores|78|20|21|26|5~14_combout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datad => \BancoRegistradores|78|20|21|26|5~7_combout\,
	combout => \BancoRegistradores|78|20|21|26|5~15_combout\);

-- Location: LCCOMB_X29_Y22_N26
\BancoRegistradores|78|20|21|26|5~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|21|26|5~16_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\BancoRegistradores|a2|31~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|a0|31~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|a2|31~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datac => \BancoRegistradores|a0|31~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	combout => \BancoRegistradores|78|20|21|26|5~16_combout\);

-- Location: LCCOMB_X29_Y21_N0
\BancoRegistradores|78|20|21|26|5~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|21|26|5~17_combout\ = (\BancoRegistradores|78|20|21|26|5~16_combout\ & ((\BancoRegistradores|a3|31~regout\) # ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\BancoRegistradores|78|20|21|26|5~16_combout\ & (((\BancoRegistradores|a1|31~regout\ & \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|20|21|26|5~16_combout\,
	datab => \BancoRegistradores|a3|31~regout\,
	datac => \BancoRegistradores|a1|31~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	combout => \BancoRegistradores|78|20|21|26|5~17_combout\);

-- Location: LCCOMB_X32_Y23_N14
\BancoRegistradores|78|18|28|23|21|26|18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|28|23|21|26|18~combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & \BancoRegistradores|at|31~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datad => \BancoRegistradores|at|31~regout\,
	combout => \BancoRegistradores|78|18|28|23|21|26|18~combout\);

-- Location: LCCOMB_X32_Y23_N26
\BancoRegistradores|78|20|21|26|5~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|21|26|5~18_combout\ = (\BancoRegistradores|78|20|21|26|5~0_combout\ & (((\BancoRegistradores|78|20|21|26|5~1_combout\)))) # (!\BancoRegistradores|78|20|21|26|5~0_combout\ & ((\BancoRegistradores|78|20|21|26|5~1_combout\ & 
-- (\BancoRegistradores|78|20|21|26|5~17_combout\)) # (!\BancoRegistradores|78|20|21|26|5~1_combout\ & ((\BancoRegistradores|78|18|28|23|21|26|18~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|20|21|26|5~17_combout\,
	datab => \BancoRegistradores|78|20|21|26|5~0_combout\,
	datac => \BancoRegistradores|78|18|28|23|21|26|18~combout\,
	datad => \BancoRegistradores|78|20|21|26|5~1_combout\,
	combout => \BancoRegistradores|78|20|21|26|5~18_combout\);

-- Location: LCCOMB_X32_Y21_N24
\BancoRegistradores|78|20|21|26|5~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|21|26|5~19_combout\ = (\BancoRegistradores|78|20|21|26|5~18_combout\ & ((\BancoRegistradores|v1|31~regout\) # ((!\BancoRegistradores|78|20|21|26|5~0_combout\)))) # (!\BancoRegistradores|78|20|21|26|5~18_combout\ & 
-- (((\BancoRegistradores|v0|31~regout\ & \BancoRegistradores|78|20|21|26|5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|20|21|26|5~18_combout\,
	datab => \BancoRegistradores|v1|31~regout\,
	datac => \BancoRegistradores|v0|31~regout\,
	datad => \BancoRegistradores|78|20|21|26|5~0_combout\,
	combout => \BancoRegistradores|78|20|21|26|5~19_combout\);

-- Location: LCCOMB_X33_Y17_N12
\BancoRegistradores|78|20|21|26|5~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|21|26|5~20_combout\ = (\BancoRegistradores|78|20|21|26|5~2_combout\ & ((\BancoRegistradores|78|20|21|26|5~15_combout\) # ((\BancoRegistradores|78|20|21|26|5~3_combout\)))) # (!\BancoRegistradores|78|20|21|26|5~2_combout\ & 
-- (((!\BancoRegistradores|78|20|21|26|5~3_combout\ & \BancoRegistradores|78|20|21|26|5~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|20|21|26|5~2_combout\,
	datab => \BancoRegistradores|78|20|21|26|5~15_combout\,
	datac => \BancoRegistradores|78|20|21|26|5~3_combout\,
	datad => \BancoRegistradores|78|20|21|26|5~19_combout\,
	combout => \BancoRegistradores|78|20|21|26|5~20_combout\);

-- Location: LCCOMB_X25_Y16_N10
\BancoRegistradores|78|20|21|26|5~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|21|26|5~21_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|t6|31~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\BancoRegistradores|t4|31~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \BancoRegistradores|t4|31~regout\,
	datad => \BancoRegistradores|t6|31~regout\,
	combout => \BancoRegistradores|78|20|21|26|5~21_combout\);

-- Location: LCCOMB_X25_Y16_N18
\BancoRegistradores|78|20|21|26|5~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|21|26|5~22_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|78|20|21|26|5~21_combout\ & ((\BancoRegistradores|t7|31~regout\))) # 
-- (!\BancoRegistradores|78|20|21|26|5~21_combout\ & (\BancoRegistradores|t5|31~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\BancoRegistradores|78|20|21|26|5~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \BancoRegistradores|78|20|21|26|5~21_combout\,
	datac => \BancoRegistradores|t5|31~regout\,
	datad => \BancoRegistradores|t7|31~regout\,
	combout => \BancoRegistradores|78|20|21|26|5~22_combout\);

-- Location: LCCOMB_X33_Y17_N6
\BancoRegistradores|78|20|21|26|5~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|21|26|5~23_combout\ = (\BancoRegistradores|78|20|21|26|5~20_combout\ & ((\BancoRegistradores|78|20|21|26|5~22_combout\) # ((!\BancoRegistradores|78|20|21|26|5~3_combout\)))) # (!\BancoRegistradores|78|20|21|26|5~20_combout\ & 
-- (((\BancoRegistradores|78|20|21|26|5~3_combout\ & \BancoRegistradores|78|20|21|26|5~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|20|21|26|5~20_combout\,
	datab => \BancoRegistradores|78|20|21|26|5~22_combout\,
	datac => \BancoRegistradores|78|20|21|26|5~3_combout\,
	datad => \BancoRegistradores|78|20|21|26|5~5_combout\,
	combout => \BancoRegistradores|78|20|21|26|5~23_combout\);

-- Location: LCCOMB_X36_Y17_N14
\ULA|57|48|21|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|57|48|21|5~0_combout\ = \BancoRegistradores|78|20|21|26|5~23_combout\ $ (\135|73~combout\ $ (!\177|21|26|5~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|20|21|26|5~23_combout\,
	datab => \135|73~combout\,
	datad => \177|21|26|5~0_combout\,
	combout => \ULA|57|48|21|5~0_combout\);

-- Location: LCCOMB_X32_Y17_N12
\ULA|57|48|21|5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|57|48|21|5~3_combout\ = ((\ULA|57|48|21|5~2_combout\ & ((\BancoRegistradores|78|20|18|20|5~20_combout\) # (\ULA|57|48|21|5~1_combout\)))) # (!\135|75~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|20|18|20|5~20_combout\,
	datab => \ULA|57|48|21|5~1_combout\,
	datac => \ULA|57|48|21|5~2_combout\,
	datad => \135|75~combout\,
	combout => \ULA|57|48|21|5~3_combout\);

-- Location: LCCOMB_X36_Y18_N10
\177|21|26|18\ : cycloneii_lcell_comb
-- Equation(s):
-- \177|21|26|18~combout\ = (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30) & (\inst2|108~2_combout\ & \23|134~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30),
	datac => \inst2|108~2_combout\,
	datad => \23|134~combout\,
	combout => \177|21|26|18~combout\);

-- Location: LCCOMB_X36_Y18_N28
\ULA|142|48|20|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|142|48|20|5~0_combout\ = (\BancoRegistradores|78|20|21|26|5~23_combout\ & ((\177|21|26|18~combout\) # ((\135|77~0_combout\) # (\177|21|26|6~combout\)))) # (!\BancoRegistradores|78|20|21|26|5~23_combout\ & (\135|77~0_combout\ & 
-- ((\177|21|26|18~combout\) # (\177|21|26|6~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \177|21|26|18~combout\,
	datab => \BancoRegistradores|78|20|21|26|5~23_combout\,
	datac => \135|77~0_combout\,
	datad => \177|21|26|6~combout\,
	combout => \ULA|142|48|20|5~0_combout\);

-- Location: LCCOMB_X36_Y13_N6
\18|177|40\ : cycloneii_lcell_comb
-- Equation(s):
-- \18|177|40~combout\ = (\18|163|40~combout\ & (\ProgramCounter|133|dffs\(24) & \ProgramCounter|133|dffs\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \18|163|40~combout\,
	datac => \ProgramCounter|133|dffs\(24),
	datad => \ProgramCounter|133|dffs\(25),
	combout => \18|177|40~combout\);

-- Location: LCCOMB_X36_Y13_N12
\18|178|40\ : cycloneii_lcell_comb
-- Equation(s):
-- \18|178|40~combout\ = (\ProgramCounter|133|dffs\(24) & \18|163|40~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ProgramCounter|133|dffs\(24),
	datad => \18|163|40~combout\,
	combout => \18|178|40~combout\);

-- Location: LCCOMB_X36_Y15_N10
\18|170|40\ : cycloneii_lcell_comb
-- Equation(s):
-- \18|170|40~combout\ = (\18|156|40~combout\ & (\ProgramCounter|133|dffs\(15) & \ProgramCounter|133|dffs\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \18|156|40~combout\,
	datab => \ProgramCounter|133|dffs\(15),
	datad => \ProgramCounter|133|dffs\(16),
	combout => \18|170|40~combout\);

-- Location: LCCOMB_X36_Y15_N12
\18|155|40\ : cycloneii_lcell_comb
-- Equation(s):
-- \18|155|40~combout\ = (\ProgramCounter|133|dffs\(15) & \18|156|40~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ProgramCounter|133|dffs\(15),
	datad => \18|156|40~combout\,
	combout => \18|155|40~combout\);

-- Location: LCCOMB_X27_Y17_N10
\18|153|40\ : cycloneii_lcell_comb
-- Equation(s):
-- \18|153|40~combout\ = (\18|151|40~combout\ & (\ProgramCounter|133|dffs\(7) & \ProgramCounter|133|dffs\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \18|151|40~combout\,
	datab => \ProgramCounter|133|dffs\(7),
	datad => \ProgramCounter|133|dffs\(6),
	combout => \18|153|40~combout\);

-- Location: LCCOMB_X25_Y18_N2
\18|154|40\ : cycloneii_lcell_comb
-- Equation(s):
-- \18|154|40~combout\ = (\ProgramCounter|133|dffs\(6) & \18|151|40~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ProgramCounter|133|dffs\(6),
	datad => \18|151|40~combout\,
	combout => \18|154|40~combout\);

-- Location: LCCOMB_X25_Y18_N26
\27|153|38~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \27|153|38~0_combout\ = (\27|154|38~0_combout\ & ((\26|161~combout\) # (\18|154|40~combout\ $ (\ProgramCounter|133|dffs\(7))))) # (!\27|154|38~0_combout\ & (\26|161~combout\ & (\18|154|40~combout\ $ (\ProgramCounter|133|dffs\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \18|154|40~combout\,
	datab => \ProgramCounter|133|dffs\(7),
	datac => \27|154|38~0_combout\,
	datad => \26|161~combout\,
	combout => \27|153|38~0_combout\);

-- Location: LCCOMB_X27_Y17_N12
\27|162|38~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \27|162|38~0_combout\ = (\26|160~combout\ & ((\27|153|38~0_combout\) # (\18|153|40~combout\ $ (\ProgramCounter|133|dffs\(8))))) # (!\26|160~combout\ & (\27|153|38~0_combout\ & (\18|153|40~combout\ $ (\ProgramCounter|133|dffs\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \18|153|40~combout\,
	datab => \26|160~combout\,
	datac => \ProgramCounter|133|dffs\(8),
	datad => \27|153|38~0_combout\,
	combout => \27|162|38~0_combout\);

-- Location: LCCOMB_X27_Y17_N2
\27|161|38~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \27|161|38~0_combout\ = (\26|159~combout\ & ((\27|162|38~0_combout\) # (\ProgramCounter|133|dffs\(9) $ (\18|162|40~combout\)))) # (!\26|159~combout\ & (\27|162|38~0_combout\ & (\ProgramCounter|133|dffs\(9) $ (\18|162|40~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ProgramCounter|133|dffs\(9),
	datab => \18|162|40~combout\,
	datac => \26|159~combout\,
	datad => \27|162|38~0_combout\,
	combout => \27|161|38~0_combout\);

-- Location: LCCOMB_X32_Y17_N20
\177|21|28|18\ : cycloneii_lcell_comb
-- Equation(s):
-- \177|21|28|18~combout\ = (\inst2|108~2_combout\ & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30) & (\23|136~combout\ & !\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|108~2_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30),
	datac => \23|136~combout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28),
	combout => \177|21|28|18~combout\);

-- Location: LCCOMB_X38_Y18_N20
\ULA|140|53|31~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|140|53|31~0_combout\ = \135|73~combout\ $ (((\BancoRegistradores|78|20|21|27|6~1_combout\) # ((\BancoRegistradores|78|19|32|25|21|27|5~9_combout\ & \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \135|73~combout\,
	datab => \BancoRegistradores|78|19|32|25|21|27|5~9_combout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25),
	datad => \BancoRegistradores|78|20|21|27|6~1_combout\,
	combout => \ULA|140|53|31~0_combout\);

-- Location: LCCOMB_X37_Y17_N30
\ULA|138|48|21|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|138|48|21|5~0_combout\ = (\BancoRegistradores|78|20|21|29|6~1_combout\) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25) & \BancoRegistradores|78|19|32|25|21|29|5~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25),
	datab => \BancoRegistradores|78|20|21|29|6~1_combout\,
	datad => \BancoRegistradores|78|19|32|25|21|29|5~9_combout\,
	combout => \ULA|138|48|21|5~0_combout\);

-- Location: LCCOMB_X38_Y18_N24
\177|21|29|18\ : cycloneii_lcell_comb
-- Equation(s):
-- \177|21|29|18~combout\ = (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28) & (\23|137~combout\ & \inst2|108~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28),
	datac => \23|137~combout\,
	datad => \inst2|108~2_combout\,
	combout => \177|21|29|18~combout\);

-- Location: LCCOMB_X38_Y18_N14
\ULA|138|48|21|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|138|48|21|5~1_combout\ = (\177|21|29|18~combout\) # ((!\inst2|108~3_combout\ & \BancoRegistradores|115|20|21|29|5~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \177|21|29|18~combout\,
	datac => \inst2|108~3_combout\,
	datad => \BancoRegistradores|115|20|21|29|5~19_combout\,
	combout => \ULA|138|48|21|5~1_combout\);

-- Location: LCCOMB_X38_Y17_N22
\ULA|138|48|21|5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|138|48|21|5~2_combout\ = (\135|75~combout\ & ((\ULA|138|48|21|5~0_combout\ & ((\135|77~0_combout\) # (\ULA|138|48|21|5~1_combout\))) # (!\ULA|138|48|21|5~0_combout\ & (\135|77~0_combout\ & \ULA|138|48|21|5~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|138|48|21|5~0_combout\,
	datab => \135|75~combout\,
	datac => \135|77~0_combout\,
	datad => \ULA|138|48|21|5~1_combout\,
	combout => \ULA|138|48|21|5~2_combout\);

-- Location: LCCOMB_X31_Y19_N20
\177|18|29|18\ : cycloneii_lcell_comb
-- Equation(s):
-- \177|18|29|18~combout\ = (\23|155~combout\ & (\inst2|108~2_combout\ & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30) & !\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \23|155~combout\,
	datab => \inst2|108~2_combout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30),
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28),
	combout => \177|18|29|18~combout\);

-- Location: LCCOMB_X25_Y22_N10
\ULA|91|48|20|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|91|48|20|5~0_combout\ = (\135|77~0_combout\ & ((\177|18|29|6~combout\) # ((\BancoRegistradores|78|20|18|29|5~2_combout\) # (\177|18|29|18~combout\)))) # (!\135|77~0_combout\ & (\BancoRegistradores|78|20|18|29|5~2_combout\ & ((\177|18|29|6~combout\) # 
-- (\177|18|29|18~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \177|18|29|6~combout\,
	datab => \135|77~0_combout\,
	datac => \BancoRegistradores|78|20|18|29|5~2_combout\,
	datad => \177|18|29|18~combout\,
	combout => \ULA|91|48|20|5~0_combout\);

-- Location: LCCOMB_X29_Y19_N16
\177|18|28|18\ : cycloneii_lcell_comb
-- Equation(s):
-- \177|18|28|18~combout\ = (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28) & (\23|154~combout\ & (\inst2|108~2_combout\ & !\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28),
	datab => \23|154~combout\,
	datac => \inst2|108~2_combout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30),
	combout => \177|18|28|18~combout\);

-- Location: LCCOMB_X29_Y19_N10
\ULA|90|48|20|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|90|48|20|5~0_combout\ = (\BancoRegistradores|78|20|18|28|5~0_combout\ & ((\177|18|28|18~combout\) # ((\135|77~0_combout\) # (\177|18|28|6~combout\)))) # (!\BancoRegistradores|78|20|18|28|5~0_combout\ & (\135|77~0_combout\ & ((\177|18|28|18~combout\) 
-- # (\177|18|28|6~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \177|18|28|18~combout\,
	datab => \BancoRegistradores|78|20|18|28|5~0_combout\,
	datac => \135|77~0_combout\,
	datad => \177|18|28|6~combout\,
	combout => \ULA|90|48|20|5~0_combout\);

-- Location: LCCOMB_X28_Y22_N30
\36~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \36~6_combout\ = (!\ULA|90|48|21|5~1_combout\ & (!\ULA|79|48|21|5~1_combout\ & (!\ULA|91|48|21|5~1_combout\ & !\ULA|88|48|21|5~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|90|48|21|5~1_combout\,
	datab => \ULA|79|48|21|5~1_combout\,
	datac => \ULA|91|48|21|5~1_combout\,
	datad => \ULA|88|48|21|5~1_combout\,
	combout => \36~6_combout\);

-- Location: LCCOMB_X29_Y18_N4
\BancoRegistradores|78|20|18|23|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|18|23|5~0_combout\ = (\BancoRegistradores|78|20|18|23|6~1_combout\) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25) & \BancoRegistradores|78|19|32|25|18|23|5~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25),
	datab => \BancoRegistradores|78|20|18|23|6~1_combout\,
	datad => \BancoRegistradores|78|19|32|25|18|23|5~9_combout\,
	combout => \BancoRegistradores|78|20|18|23|5~0_combout\);

-- Location: LCCOMB_X25_Y22_N16
\177|18|24|18\ : cycloneii_lcell_comb
-- Equation(s):
-- \177|18|24|18~combout\ = (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28) & (\23|153~combout\ & \inst2|108~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28),
	datac => \23|153~combout\,
	datad => \inst2|108~2_combout\,
	combout => \177|18|24|18~combout\);

-- Location: LCCOMB_X36_Y18_N2
\177|19|25|18\ : cycloneii_lcell_comb
-- Equation(s):
-- \177|19|25|18~combout\ = (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30) & (\inst2|108~2_combout\ & \23|158~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30),
	datac => \inst2|108~2_combout\,
	datad => \23|158~combout\,
	combout => \177|19|25|18~combout\);

-- Location: LCCOMB_X35_Y13_N20
\35|21|25|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \35|21|25|5~0_combout\ = (\inst2|63~combout\ & (\26|141~combout\ $ (\27|176|38~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \26|141~combout\,
	datac => \inst2|63~combout\,
	datad => \27|176|38~0_combout\,
	combout => \35|21|25|5~0_combout\);

-- Location: LCCOMB_X36_Y13_N10
\18|177|31\ : cycloneii_lcell_comb
-- Equation(s):
-- \18|177|31~combout\ = \ProgramCounter|133|dffs\(25) $ (((\18|163|40~combout\ & \ProgramCounter|133|dffs\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \18|163|40~combout\,
	datac => \ProgramCounter|133|dffs\(24),
	datad => \ProgramCounter|133|dffs\(25),
	combout => \18|177|31~combout\);

-- Location: LCCOMB_X36_Y13_N16
\35|21|20|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \35|21|20|5~0_combout\ = (\inst2|63~combout\ & (\26|138~combout\ $ (\27|163|38~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|63~combout\,
	datac => \26|138~combout\,
	datad => \27|163|38~0_combout\,
	combout => \35|21|20|5~0_combout\);

-- Location: LCCOMB_X36_Y14_N8
\35|20|29|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \35|20|29|5~1_combout\ = \35|20|29|5~0_combout\ $ (((\inst2|63~combout\ & (\26|143~combout\ $ (\27|167|38~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100011001101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|63~combout\,
	datab => \35|20|29|5~0_combout\,
	datac => \26|143~combout\,
	datad => \27|167|38~0_combout\,
	combout => \35|20|29|5~1_combout\);

-- Location: LCCOMB_X36_Y14_N10
\35|20|29|5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \35|20|29|5~2_combout\ = (\36~10_combout\ & ((\35|20|29|5~1_combout\))) # (!\36~10_combout\ & (\35|20|29|5~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \35|20|29|5~0_combout\,
	datac => \35|20|29|5~1_combout\,
	datad => \36~10_combout\,
	combout => \35|20|29|5~2_combout\);

-- Location: LCCOMB_X35_Y18_N24
\35|19|27|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \35|19|27|5~1_combout\ = \35|19|27|5~0_combout\ $ (((\inst2|63~combout\ & (\26|165~combout\ $ (\27|157|38~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100011001101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|63~combout\,
	datab => \35|19|27|5~0_combout\,
	datac => \26|165~combout\,
	datad => \27|157|38~0_combout\,
	combout => \35|19|27|5~1_combout\);

-- Location: LCCOMB_X27_Y17_N0
\35|19|23|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \35|19|23|5~0_combout\ = (\inst2|63~combout\ & (\26|159~combout\ $ (\27|162|38~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|63~combout\,
	datab => \26|159~combout\,
	datad => \27|162|38~0_combout\,
	combout => \35|19|23|5~0_combout\);

-- Location: LCCOMB_X27_Y20_N14
\35|19|20|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \35|19|20|5~1_combout\ = \35|19|20|5~0_combout\ $ (((\inst2|63~combout\ & (\26|160~combout\ $ (\27|153|38~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011001101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \35|19|20|5~0_combout\,
	datab => \inst2|63~combout\,
	datac => \26|160~combout\,
	datad => \27|153|38~0_combout\,
	combout => \35|19|20|5~1_combout\);

-- Location: LCCOMB_X27_Y17_N20
\35|19|20|5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \35|19|20|5~2_combout\ = (\36~10_combout\ & (\35|19|20|5~1_combout\)) # (!\36~10_combout\ & ((\35|19|20|5~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \35|19|20|5~1_combout\,
	datab => \35|19|20|5~0_combout\,
	datad => \36~10_combout\,
	combout => \35|19|20|5~2_combout\);

-- Location: LCCOMB_X25_Y18_N10
\18|153|31\ : cycloneii_lcell_comb
-- Equation(s):
-- \18|153|31~combout\ = \ProgramCounter|133|dffs\(7) $ (((\18|151|40~combout\ & \ProgramCounter|133|dffs\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \18|151|40~combout\,
	datab => \ProgramCounter|133|dffs\(6),
	datad => \ProgramCounter|133|dffs\(7),
	combout => \18|153|31~combout\);

-- Location: LCCOMB_X25_Y18_N16
\18|152|31\ : cycloneii_lcell_comb
-- Equation(s):
-- \18|152|31~combout\ = \ProgramCounter|133|dffs\(4) $ (((\ProgramCounter|133|dffs\(2) & \ProgramCounter|133|dffs\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ProgramCounter|133|dffs\(2),
	datab => \ProgramCounter|133|dffs\(4),
	datad => \ProgramCounter|133|dffs\(3),
	combout => \18|152|31~combout\);

-- Location: LCCOMB_X36_Y17_N10
\33|21|26|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \33|21|26|5~0_combout\ = (\inst2|61~combout\ & (((\DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(31))))) # (!\inst2|61~combout\ & (\ULA|142|48|20|5~0_combout\ & (\135|75~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|142|48|20|5~0_combout\,
	datab => \135|75~combout\,
	datac => \inst2|61~combout\,
	datad => \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(31),
	combout => \33|21|26|5~0_combout\);

-- Location: LCCOMB_X40_Y18_N10
\177|20|27|6\ : cycloneii_lcell_comb
-- Equation(s):
-- \177|20|27|6~combout\ = (\BancoRegistradores|115|20|20|27|5~19_combout\ & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28)) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30)) # 
-- (!\inst2|108~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30),
	datac => \BancoRegistradores|115|20|20|27|5~19_combout\,
	datad => \inst2|108~2_combout\,
	combout => \177|20|27|6~combout\);

-- Location: LCCOMB_X27_Y19_N16
\177|19|20|6\ : cycloneii_lcell_comb
-- Equation(s):
-- \177|19|20|6~combout\ = (\BancoRegistradores|115|20|19|20|5~19_combout\ & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28)) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30)) # 
-- (!\inst2|108~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28),
	datab => \inst2|108~2_combout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30),
	datad => \BancoRegistradores|115|20|19|20|5~19_combout\,
	combout => \177|19|20|6~combout\);

-- Location: LCCOMB_X35_Y23_N10
\177|19|24|6\ : cycloneii_lcell_comb
-- Equation(s):
-- \177|19|24|6~combout\ = (\BancoRegistradores|115|20|19|24|5~19_combout\ & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28)) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30)) # 
-- (!\inst2|108~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|19|24|5~19_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28),
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30),
	datad => \inst2|108~2_combout\,
	combout => \177|19|24|6~combout\);

-- Location: LCCOMB_X36_Y18_N20
\177|21|26|6\ : cycloneii_lcell_comb
-- Equation(s):
-- \177|21|26|6~combout\ = (\BancoRegistradores|115|20|21|26|5~19_combout\ & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30)) # (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28))) # 
-- (!\inst2|108~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|108~2_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30),
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28),
	datad => \BancoRegistradores|115|20|21|26|5~19_combout\,
	combout => \177|21|26|6~combout\);

-- Location: LCCOMB_X25_Y22_N20
\177|18|29|6\ : cycloneii_lcell_comb
-- Equation(s):
-- \177|18|29|6~combout\ = (\BancoRegistradores|115|20|18|29|5~19_combout\ & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28)) # (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30))) # 
-- (!\inst2|108~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|108~2_combout\,
	datab => \BancoRegistradores|115|20|18|29|5~19_combout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28),
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30),
	combout => \177|18|29|6~combout\);

-- Location: LCCOMB_X29_Y19_N26
\177|18|28|6\ : cycloneii_lcell_comb
-- Equation(s):
-- \177|18|28|6~combout\ = (\BancoRegistradores|115|20|18|28|5~19_combout\ & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28)) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30)) # 
-- (!\inst2|108~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28),
	datab => \BancoRegistradores|115|20|18|28|5~19_combout\,
	datac => \inst2|108~2_combout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30),
	combout => \177|18|28|6~combout\);

-- Location: LCCOMB_X40_Y21_N12
\BancoRegistradores|78|20|21|24|5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|21|24|5~2_combout\ = (\BancoRegistradores|78|20|21|24|6~1_combout\) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25) & \BancoRegistradores|78|19|32|25|21|24|5~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25),
	datac => \BancoRegistradores|78|20|21|24|6~1_combout\,
	datad => \BancoRegistradores|78|19|32|25|21|24|5~9_combout\,
	combout => \BancoRegistradores|78|20|21|24|5~2_combout\);

-- Location: LCCOMB_X36_Y18_N24
\177|21|23|6\ : cycloneii_lcell_comb
-- Equation(s):
-- \177|21|23|6~combout\ = (\BancoRegistradores|115|20|21|23|5~19_combout\ & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28)) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30)) # 
-- (!\inst2|108~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30),
	datac => \inst2|108~2_combout\,
	datad => \BancoRegistradores|115|20|21|23|5~19_combout\,
	combout => \177|21|23|6~combout\);

-- Location: LCCOMB_X30_Y20_N14
\177|19|28|6\ : cycloneii_lcell_comb
-- Equation(s):
-- \177|19|28|6~combout\ = (\BancoRegistradores|115|20|19|28|5~19_combout\ & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30)) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28)) # 
-- (!\inst2|108~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30),
	datab => \BancoRegistradores|115|20|19|28|5~19_combout\,
	datac => \inst2|108~2_combout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28),
	combout => \177|19|28|6~combout\);

-- Location: LCCOMB_X38_Y18_N2
\26|135\ : cycloneii_lcell_comb
-- Equation(s):
-- \26|135~combout\ = LCELL(\23|137~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \23|137~combout\,
	combout => \26|135~combout\);

-- Location: LCCOMB_X36_Y16_N30
\26|136\ : cycloneii_lcell_comb
-- Equation(s):
-- \26|136~combout\ = LCELL(\23|141~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \23|141~combout\,
	combout => \26|136~combout\);

-- Location: LCCOMB_X35_Y18_N22
\26|141\ : cycloneii_lcell_comb
-- Equation(s):
-- \26|141~combout\ = LCELL(\23|139~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \23|139~combout\,
	combout => \26|141~combout\);

-- Location: LCCOMB_X40_Y18_N6
\26|145\ : cycloneii_lcell_comb
-- Equation(s):
-- \26|145~combout\ = LCELL(\23|143~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \23|143~combout\,
	combout => \26|145~combout\);

-- Location: LCCOMB_X40_Y14_N24
\26|149\ : cycloneii_lcell_comb
-- Equation(s):
-- \26|149~combout\ = LCELL(\23|147~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \23|147~combout\,
	combout => \26|149~combout\);

-- Location: LCCOMB_X31_Y16_N20
\26|164\ : cycloneii_lcell_comb
-- Equation(s):
-- \26|164~combout\ = LCELL(\23|167~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \23|167~combout\,
	combout => \26|164~combout\);

-- Location: LCCOMB_X25_Y20_N4
\26|159\ : cycloneii_lcell_comb
-- Equation(s):
-- \26|159~combout\ = LCELL(\23|161~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \23|161~combout\,
	combout => \26|159~combout\);

-- Location: LCCOMB_X27_Y23_N14
\26|160\ : cycloneii_lcell_comb
-- Equation(s):
-- \26|160~combout\ = LCELL(\23|162~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \23|162~combout\,
	combout => \26|160~combout\);

-- Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\clock~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_clock,
	combout => \clock~combout\);

-- Location: LCCOMB_X27_Y22_N20
\BancoRegistradores|k0|06~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|k0|06~feeder_combout\ = \33|18|27|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|18|27|5~0_combout\,
	combout => \BancoRegistradores|k0|06~feeder_combout\);

-- Location: LCCOMB_X28_Y15_N8
\BancoRegistradores|s1|05~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|s1|05~feeder_combout\ = \33|18|28|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|18|28|5~0_combout\,
	combout => \BancoRegistradores|s1|05~feeder_combout\);

-- Location: LCCOMB_X31_Y22_N4
\BancoRegistradores|a3|04~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|a3|04~feeder_combout\ = \33|18|29|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|18|29|5~0_combout\,
	combout => \BancoRegistradores|a3|04~feeder_combout\);

-- Location: LCCOMB_X32_Y16_N16
\BancoRegistradores|s1|01~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|s1|01~feeder_combout\ = \33|18|23|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|18|23|5~0_combout\,
	combout => \BancoRegistradores|s1|01~feeder_combout\);

-- Location: LCCOMB_X32_Y17_N10
\BancoRegistradores|k0|00~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|k0|00~feeder_combout\ = \33|18|20|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|18|20|5~0_combout\,
	combout => \BancoRegistradores|k0|00~feeder_combout\);

-- Location: LCCOMB_X24_Y18_N24
\BancoRegistradores|t7|00~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|t7|00~feeder_combout\ = \33|18|20|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|18|20|5~0_combout\,
	combout => \BancoRegistradores|t7|00~feeder_combout\);

-- Location: LCCOMB_X31_Y13_N24
\BancoRegistradores|s3|23~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|s3|23~feeder_combout\ = \33|20|26|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|20|26|5~0_combout\,
	combout => \BancoRegistradores|s3|23~feeder_combout\);

-- Location: LCCOMB_X29_Y13_N20
\BancoRegistradores|k1|22~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|k1|22~feeder_combout\ = \33|20|27|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|20|27|5~0_combout\,
	combout => \BancoRegistradores|k1|22~feeder_combout\);

-- Location: LCCOMB_X29_Y13_N0
\BancoRegistradores|ra|22~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|ra|22~feeder_combout\ = \33|20|27|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|20|27|5~0_combout\,
	combout => \BancoRegistradores|ra|22~feeder_combout\);

-- Location: LCCOMB_X24_Y17_N10
\BancoRegistradores|t3|22~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|t3|22~feeder_combout\ = \33|20|27|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|20|27|5~0_combout\,
	combout => \BancoRegistradores|t3|22~feeder_combout\);

-- Location: LCCOMB_X32_Y24_N20
\BancoRegistradores|v0|22~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|v0|22~feeder_combout\ = \33|20|27|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|20|27|5~0_combout\,
	combout => \BancoRegistradores|v0|22~feeder_combout\);

-- Location: LCCOMB_X31_Y13_N12
\BancoRegistradores|s3|20~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|s3|20~feeder_combout\ = \33|20|29|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|20|29|5~0_combout\,
	combout => \BancoRegistradores|s3|20~feeder_combout\);

-- Location: LCCOMB_X25_Y21_N20
\BancoRegistradores|v0|18~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|v0|18~feeder_combout\ = \33|20|24|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|20|24|5~0_combout\,
	combout => \BancoRegistradores|v0|18~feeder_combout\);

-- Location: LCCOMB_X36_Y18_N0
\BancoRegistradores|t5|16~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|t5|16~feeder_combout\ = \33|20|20|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|20|20|5~0_combout\,
	combout => \BancoRegistradores|t5|16~feeder_combout\);

-- Location: LCCOMB_X33_Y22_N20
\BancoRegistradores|k0|13~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|k0|13~feeder_combout\ = \33|19|28|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|19|28|5~0_combout\,
	combout => \BancoRegistradores|k0|13~feeder_combout\);

-- Location: LCCOMB_X37_Y14_N0
\BancoRegistradores|s7|11~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|s7|11~feeder_combout\ = \33|19|25|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|19|25|5~0_combout\,
	combout => \BancoRegistradores|s7|11~feeder_combout\);

-- Location: LCCOMB_X37_Y14_N18
\BancoRegistradores|s3|11~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|s3|11~feeder_combout\ = \33|19|25|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|19|25|5~0_combout\,
	combout => \BancoRegistradores|s3|11~feeder_combout\);

-- Location: LCCOMB_X31_Y20_N16
\BancoRegistradores|s4|10~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|s4|10~feeder_combout\ = \33|19|24|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|19|24|5~0_combout\,
	combout => \BancoRegistradores|s4|10~feeder_combout\);

-- Location: LCCOMB_X37_Y22_N24
\BancoRegistradores|t7|10~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|t7|10~feeder_combout\ = \33|19|24|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|19|24|5~0_combout\,
	combout => \BancoRegistradores|t7|10~feeder_combout\);

-- Location: LCCOMB_X38_Y22_N24
\BancoRegistradores|t4|10~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|t4|10~feeder_combout\ = \33|19|24|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|19|24|5~0_combout\,
	combout => \BancoRegistradores|t4|10~feeder_combout\);

-- Location: LCCOMB_X33_Y23_N12
\BancoRegistradores|s1|09~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|s1|09~feeder_combout\ = \33|19|23|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|19|23|5~0_combout\,
	combout => \BancoRegistradores|s1|09~feeder_combout\);

-- Location: LCCOMB_X33_Y22_N24
\BancoRegistradores|k0|08~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|k0|08~feeder_combout\ = \33|19|20|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|19|20|5~0_combout\,
	combout => \BancoRegistradores|k0|08~feeder_combout\);

-- Location: LCCOMB_X35_Y20_N20
\BancoRegistradores|k0|07~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|k0|07~feeder_combout\ = \33|18|26|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|18|26|5~0_combout\,
	combout => \BancoRegistradores|k0|07~feeder_combout\);

-- Location: LCCOMB_X38_Y21_N24
\BancoRegistradores|t5|30~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|t5|30~feeder_combout\ = \33|21|27|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|21|27|5~0_combout\,
	combout => \BancoRegistradores|t5|30~feeder_combout\);

-- Location: LCCOMB_X35_Y21_N18
\BancoRegistradores|a2|30~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|a2|30~feeder_combout\ = \33|21|27|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|21|27|5~0_combout\,
	combout => \BancoRegistradores|a2|30~feeder_combout\);

-- Location: LCCOMB_X33_Y13_N12
\BancoRegistradores|s5|29~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|s5|29~feeder_combout\ = \33|21|28|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|21|28|5~0_combout\,
	combout => \BancoRegistradores|s5|29~feeder_combout\);

-- Location: LCCOMB_X31_Y23_N8
\BancoRegistradores|at|29~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|at|29~feeder_combout\ = \33|21|28|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|21|28|5~0_combout\,
	combout => \BancoRegistradores|at|29~feeder_combout\);

-- Location: LCCOMB_X36_Y20_N10
\BancoRegistradores|t8|31~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|t8|31~feeder_combout\ = \33|21|26|5~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|21|26|5~1_combout\,
	combout => \BancoRegistradores|t8|31~feeder_combout\);

-- Location: LCCOMB_X25_Y15_N10
\BancoRegistradores|t7|31~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|t7|31~feeder_combout\ = \33|21|26|5~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|21|26|5~1_combout\,
	combout => \BancoRegistradores|t7|31~feeder_combout\);

-- Location: CLKDELAYCTRL_G7
\clock~clk_delay_ctrl\ : cycloneii_clk_delay_ctrl
-- pragma translate_off
GENERIC MAP (
	delay_chain_mode => "none",
	use_new_style_dq_detection => "false")
-- pragma translate_on
PORT MAP (
	clk => \clock~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	clkout => \clock~clk_delay_ctrl_clkout\);

-- Location: CLKCTRL_G7
\clock~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clock~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clock~clkctrl_outclk\);

-- Location: LCCOMB_X25_Y19_N8
\26|161\ : cycloneii_lcell_comb
-- Equation(s):
-- \26|161~combout\ = LCELL(\23|154~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \23|154~combout\,
	combout => \26|161~combout\);

-- Location: LCCOMB_X25_Y18_N12
\18|151|40\ : cycloneii_lcell_comb
-- Equation(s):
-- \18|151|40~combout\ = (\ProgramCounter|133|dffs\(5) & (\ProgramCounter|133|dffs\(4) & (\ProgramCounter|133|dffs\(2) & \ProgramCounter|133|dffs\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ProgramCounter|133|dffs\(5),
	datab => \ProgramCounter|133|dffs\(4),
	datac => \ProgramCounter|133|dffs\(2),
	datad => \ProgramCounter|133|dffs\(3),
	combout => \18|151|40~combout\);

-- Location: LCCOMB_X27_Y16_N28
\35|19|20|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \35|19|20|5~0_combout\ = \ProgramCounter|133|dffs\(8) $ (((\ProgramCounter|133|dffs\(7) & (\18|151|40~combout\ & \ProgramCounter|133|dffs\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ProgramCounter|133|dffs\(8),
	datab => \ProgramCounter|133|dffs\(7),
	datac => \18|151|40~combout\,
	datad => \ProgramCounter|133|dffs\(6),
	combout => \35|19|20|5~0_combout\);

-- Location: LCCOMB_X27_Y17_N22
\18|162|40\ : cycloneii_lcell_comb
-- Equation(s):
-- \18|162|40~combout\ = (\18|151|40~combout\ & (\ProgramCounter|133|dffs\(8) & (\ProgramCounter|133|dffs\(6) & \ProgramCounter|133|dffs\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \18|151|40~combout\,
	datab => \ProgramCounter|133|dffs\(8),
	datac => \ProgramCounter|133|dffs\(6),
	datad => \ProgramCounter|133|dffs\(7),
	combout => \18|162|40~combout\);

-- Location: LCCOMB_X27_Y17_N6
\35|19|23|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \35|19|23|5~1_combout\ = (\35|19|23|5~0_combout\ & (\36~10_combout\ & \36~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \35|19|23|5~0_combout\,
	datab => \36~10_combout\,
	datad => \36~5_combout\,
	combout => \35|19|23|5~1_combout\);

-- Location: LCCOMB_X27_Y17_N30
\35|19|23|5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \35|19|23|5~2_combout\ = \ProgramCounter|133|dffs\(9) $ (\18|162|40~combout\ $ (((!\ULA|142|48|21|5~0_combout\ & \35|19|23|5~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ProgramCounter|133|dffs\(9),
	datab => \18|162|40~combout\,
	datac => \ULA|142|48|21|5~0_combout\,
	datad => \35|19|23|5~1_combout\,
	combout => \35|19|23|5~2_combout\);

-- Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\reset~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_reset,
	combout => \reset~combout\);

-- Location: LCFF_X27_Y17_N11
\ProgramCounter|133|dffs[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \35|19|23|5~2_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ProgramCounter|133|dffs\(9));

-- Location: M4K_X26_Y18
\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|ram_block1a14\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004260274408C920140804C201208044",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "rom01.mif",
	init_file_layout => "port_a",
	logical_ram_name => "instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_a_write_enable_clock => "none",
	port_b_address_width => 8,
	port_b_data_width => 18,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	clk0 => \ALT_INV_clock~clkctrl_outclk\,
	portaaddr => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\);

-- Location: LCCOMB_X27_Y18_N28
\inst2|60~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|60~0_combout\ = (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(26) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(27) & 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(31) & !\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(26),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(27),
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(31),
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30),
	combout => \inst2|60~0_combout\);

-- Location: LCCOMB_X38_Y17_N28
\135|75\ : cycloneii_lcell_comb
-- Equation(s):
-- \135|75~combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(2) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(29) & 
-- \inst2|60~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(2),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28),
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(29),
	datad => \inst2|60~0_combout\,
	combout => \135|75~combout\);

-- Location: LCCOMB_X27_Y18_N6
\inst2|108~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|108~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(26) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(31) & 
-- ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(27))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(26) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(31) & 
-- (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(29) & !\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(26),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(31),
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(29),
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(27),
	combout => \inst2|108~2_combout\);

-- Location: LCCOMB_X35_Y15_N8
\177|21|20|18\ : cycloneii_lcell_comb
-- Equation(s):
-- \177|21|20|18~combout\ = (\23|138~combout\ & (\inst2|108~2_combout\ & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28) & !\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \23|138~combout\,
	datab => \inst2|108~2_combout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28),
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30),
	combout => \177|21|20|18~combout\);

-- Location: LCCOMB_X38_Y17_N6
\inst2|60\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|60~combout\ = (\inst2|60~0_combout\ & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(29) & !\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|60~0_combout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(29),
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28),
	combout => \inst2|60~combout\);

-- Location: LCCOMB_X38_Y17_N8
\ULA|134|48|21|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|134|48|21|5~1_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(2) & (\ULA|134|48|20|5~0_combout\ & \inst2|60~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(2),
	datac => \ULA|134|48|20|5~0_combout\,
	datad => \inst2|60~combout\,
	combout => \ULA|134|48|21|5~1_combout\);

-- Location: LCCOMB_X27_Y20_N6
\BancoRegistradores|115|20|18|26|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|26|5~1_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(20)) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & 
-- \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(20),
	combout => \BancoRegistradores|115|20|18|26|5~1_combout\);

-- Location: LCCOMB_X27_Y18_N16
\inst2|108~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|108~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(26) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(31) & 
-- \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(26),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(31),
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(27),
	combout => \inst2|108~0_combout\);

-- Location: LCCOMB_X38_Y17_N16
\inst2|61\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|61~combout\ = (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30) & (\inst2|108~0_combout\ & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(29) & 
-- !\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30),
	datab => \inst2|108~0_combout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(29),
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28),
	combout => \inst2|61~combout\);

-- Location: LCCOMB_X25_Y23_N4
\135|77~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \135|77~0_combout\ = (\inst2|60~combout\ & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(3)) # (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(3),
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(0),
	datad => \inst2|60~combout\,
	combout => \135|77~0_combout\);

-- Location: LCCOMB_X28_Y18_N22
\33|18|25|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \33|18|25|5~0_combout\ = (\inst2|61~combout\ & (\DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(3))) # (!\inst2|61~combout\ & ((\ULA|79|48|21|5~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(3),
	datab => \inst2|61~combout\,
	datad => \ULA|79|48|21|5~1_combout\,
	combout => \33|18|25|5~0_combout\);

-- Location: M4K_X26_Y17
\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002220800200004002000C004",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "rom01.mif",
	init_file_layout => "port_a",
	logical_ram_name => "instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 14,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_a_write_enable_clock => "none",
	port_b_address_width => 8,
	port_b_data_width => 14,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	clk0 => \ALT_INV_clock~clkctrl_outclk\,
	portaaddr => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X38_Y17_N18
\inst4|inst~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|inst~0_combout\ = !\inst4|inst~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst4|inst~regout\,
	combout => \inst4|inst~0_combout\);

-- Location: LCFF_X38_Y17_N19
\inst4|inst\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \inst4|inst~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|inst~regout\);

-- Location: LCCOMB_X38_Y17_N2
\inst4|inst1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|inst1~0_combout\ = \inst4|inst1~regout\ $ (\inst4|inst~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst4|inst1~regout\,
	datad => \inst4|inst~regout\,
	combout => \inst4|inst1~0_combout\);

-- Location: LCFF_X38_Y17_N3
\inst4|inst1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \inst4|inst1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|inst1~regout\);

-- Location: LCCOMB_X38_Y17_N24
\inst4|inst2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|inst2~0_combout\ = \inst4|inst2~regout\ $ (\inst4|inst1~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst4|inst2~regout\,
	datad => \inst4|inst1~regout\,
	combout => \inst4|inst2~0_combout\);

-- Location: LCFF_X38_Y17_N25
\inst4|inst2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \inst4|inst2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|inst2~regout\);

-- Location: LCCOMB_X38_Y17_N12
\inst2|117~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|117~0_combout\ = (!\inst4|inst2~regout\ & ((\inst2|61~combout\) # ((\inst2|60~0_combout\ & !\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|61~combout\,
	datab => \inst2|60~0_combout\,
	datac => \inst4|inst2~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28),
	combout => \inst2|117~0_combout\);

-- Location: LCCOMB_X23_Y17_N14
\BancoRegistradores|140~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|140~3_combout\ = (\inst2|117~0_combout\ & ((\inst2|60~combout\ & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(11)))) # (!\inst2|60~combout\ & 
-- (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \inst2|60~combout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(11),
	datad => \inst2|117~0_combout\,
	combout => \BancoRegistradores|140~3_combout\);

-- Location: LCCOMB_X23_Y18_N0
\50|26|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \50|26|5~0_combout\ = (\inst2|60~combout\ & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15)))) # (!\inst2|60~combout\ & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(20),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15),
	datad => \inst2|60~combout\,
	combout => \50|26|5~0_combout\);

-- Location: LCCOMB_X23_Y18_N8
\BancoRegistradores|117|163|129~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|117|163|129~0_combout\ = (!\50|26|5~0_combout\ & ((\inst2|60~combout\ & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(14)))) # (!\inst2|60~combout\ & 
-- (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(14),
	datac => \50|26|5~0_combout\,
	datad => \inst2|60~combout\,
	combout => \BancoRegistradores|117|163|129~0_combout\);

-- Location: LCCOMB_X23_Y17_N8
\50|23|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \50|23|5~0_combout\ = (\inst2|60~combout\ & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(12))) # (!\inst2|60~combout\ & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(12),
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datad => \inst2|60~combout\,
	combout => \50|23|5~0_combout\);

-- Location: LCCOMB_X23_Y17_N20
\BancoRegistradores|132~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|132~0_combout\ = (\50|24|5~0_combout\ & (\BancoRegistradores|140~3_combout\ & (\BancoRegistradores|117|163|129~0_combout\ & !\50|23|5~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \50|24|5~0_combout\,
	datab => \BancoRegistradores|140~3_combout\,
	datac => \BancoRegistradores|117|163|129~0_combout\,
	datad => \50|23|5~0_combout\,
	combout => \BancoRegistradores|132~0_combout\);

-- Location: LCFF_X24_Y16_N13
\BancoRegistradores|t5|03\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|25|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|132~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t5|03~regout\);

-- Location: LCCOMB_X23_Y17_N2
\50|22|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \50|22|5~0_combout\ = (\inst2|60~combout\ & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(11)))) # (!\inst2|60~combout\ & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(11),
	datad => \inst2|60~combout\,
	combout => \50|22|5~0_combout\);

-- Location: LCCOMB_X23_Y17_N16
\BancoRegistradores|138~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|138~0_combout\ = (\50|24|5~0_combout\ & (!\50|22|5~0_combout\ & (\50|23|5~0_combout\ & \inst2|117~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \50|24|5~0_combout\,
	datab => \50|22|5~0_combout\,
	datac => \50|23|5~0_combout\,
	datad => \inst2|117~0_combout\,
	combout => \BancoRegistradores|138~0_combout\);

-- Location: LCCOMB_X24_Y17_N16
\BancoRegistradores|131~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|131~0_combout\ = (\BancoRegistradores|138~0_combout\ & \BancoRegistradores|117|163|129~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BancoRegistradores|138~0_combout\,
	datad => \BancoRegistradores|117|163|129~0_combout\,
	combout => \BancoRegistradores|131~0_combout\);

-- Location: LCFF_X25_Y16_N5
\BancoRegistradores|t6|03\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|25|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|131~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t6|03~regout\);

-- Location: LCCOMB_X23_Y17_N30
\BancoRegistradores|142~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|142~0_combout\ = (\50|24|5~0_combout\ & (!\50|23|5~0_combout\ & !\50|22|5~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \50|24|5~0_combout\,
	datab => \50|23|5~0_combout\,
	datad => \50|22|5~0_combout\,
	combout => \BancoRegistradores|142~0_combout\);

-- Location: LCCOMB_X23_Y18_N4
\BancoRegistradores|134~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|134~0_combout\ = (\BancoRegistradores|117|163|129~0_combout\ & (\BancoRegistradores|142~0_combout\ & \inst2|117~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|117|163|129~0_combout\,
	datac => \BancoRegistradores|142~0_combout\,
	datad => \inst2|117~0_combout\,
	combout => \BancoRegistradores|134~0_combout\);

-- Location: LCFF_X25_Y16_N31
\BancoRegistradores|t4|03\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|25|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|134~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t4|03~regout\);

-- Location: LCCOMB_X25_Y16_N30
\BancoRegistradores|78|18|32|25|18|25|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|18|25|5~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|t6|03~regout\) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\BancoRegistradores|t4|03~regout\ & !\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \BancoRegistradores|t6|03~regout\,
	datac => \BancoRegistradores|t4|03~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	combout => \BancoRegistradores|78|18|32|25|18|25|5~0_combout\);

-- Location: LCCOMB_X24_Y16_N12
\BancoRegistradores|78|18|32|25|18|25|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|18|25|5~1_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|78|18|32|25|18|25|5~0_combout\ & (\BancoRegistradores|t7|03~regout\)) # 
-- (!\BancoRegistradores|78|18|32|25|18|25|5~0_combout\ & ((\BancoRegistradores|t5|03~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (((\BancoRegistradores|78|18|32|25|18|25|5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t7|03~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datac => \BancoRegistradores|t5|03~regout\,
	datad => \BancoRegistradores|78|18|32|25|18|25|5~0_combout\,
	combout => \BancoRegistradores|78|18|32|25|18|25|5~1_combout\);

-- Location: LCCOMB_X23_Y17_N26
\BancoRegistradores|133~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|133~0_combout\ = (!\50|24|5~0_combout\ & (\BancoRegistradores|140~3_combout\ & (\BancoRegistradores|117|163|129~0_combout\ & \50|23|5~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \50|24|5~0_combout\,
	datab => \BancoRegistradores|140~3_combout\,
	datac => \BancoRegistradores|117|163|129~0_combout\,
	datad => \50|23|5~0_combout\,
	combout => \BancoRegistradores|133~0_combout\);

-- Location: LCFF_X28_Y17_N13
\BancoRegistradores|t3|03\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|25|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|133~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t3|03~regout\);

-- Location: LCCOMB_X23_Y17_N24
\50|24|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \50|24|5~0_combout\ = (\inst2|60~combout\ & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(13))) # (!\inst2|60~combout\ & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(13),
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datad => \inst2|60~combout\,
	combout => \50|24|5~0_combout\);

-- Location: LCCOMB_X27_Y15_N6
\BancoRegistradores|136~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|136~0_combout\ = (!\50|23|5~0_combout\ & (!\50|24|5~0_combout\ & (\BancoRegistradores|117|163|129~0_combout\ & \BancoRegistradores|140~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \50|23|5~0_combout\,
	datab => \50|24|5~0_combout\,
	datac => \BancoRegistradores|117|163|129~0_combout\,
	datad => \BancoRegistradores|140~3_combout\,
	combout => \BancoRegistradores|136~0_combout\);

-- Location: LCFF_X28_Y17_N3
\BancoRegistradores|t1|03\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|25|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|136~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t1|03~regout\);

-- Location: LCCOMB_X24_Y17_N20
\BancoRegistradores|137~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|137~1_combout\ = (\BancoRegistradores|137~0_combout\ & (\BancoRegistradores|117|163|129~0_combout\ & \inst2|117~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|137~0_combout\,
	datab => \BancoRegistradores|117|163|129~0_combout\,
	datad => \inst2|117~0_combout\,
	combout => \BancoRegistradores|137~1_combout\);

-- Location: LCFF_X29_Y17_N7
\BancoRegistradores|t0|03\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|25|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|137~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t0|03~regout\);

-- Location: LCCOMB_X28_Y17_N2
\BancoRegistradores|78|18|32|25|18|25|5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|18|25|5~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22)) # ((\BancoRegistradores|t1|03~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|t0|03~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \BancoRegistradores|t1|03~regout\,
	datad => \BancoRegistradores|t0|03~regout\,
	combout => \BancoRegistradores|78|18|32|25|18|25|5~2_combout\);

-- Location: LCCOMB_X28_Y17_N12
\BancoRegistradores|78|18|32|25|18|25|5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|18|25|5~3_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|78|18|32|25|18|25|5~2_combout\ & ((\BancoRegistradores|t3|03~regout\))) # 
-- (!\BancoRegistradores|78|18|32|25|18|25|5~2_combout\ & (\BancoRegistradores|t2|03~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\BancoRegistradores|78|18|32|25|18|25|5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t2|03~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \BancoRegistradores|t3|03~regout\,
	datad => \BancoRegistradores|78|18|32|25|18|25|5~2_combout\,
	combout => \BancoRegistradores|78|18|32|25|18|25|5~3_combout\);

-- Location: LCCOMB_X27_Y16_N12
\BancoRegistradores|78|20|18|25|6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|18|25|6~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & 
-- (\BancoRegistradores|78|18|32|25|18|25|5~1_combout\)) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|78|18|32|25|18|25|5~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|78|18|32|25|18|25|5~1_combout\,
	datad => \BancoRegistradores|78|18|32|25|18|25|5~3_combout\,
	combout => \BancoRegistradores|78|20|18|25|6~0_combout\);

-- Location: LCCOMB_X30_Y19_N0
\BancoRegistradores|78|20|21|26|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|21|26|5~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & !\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	combout => \BancoRegistradores|78|20|21|26|5~0_combout\);

-- Location: LCCOMB_X30_Y16_N12
\BancoRegistradores|78|18|28|23|18|25|18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|28|23|18|25|18~combout\ = (\BancoRegistradores|at|03~regout\ & \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|at|03~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	combout => \BancoRegistradores|78|18|28|23|18|25|18~combout\);

-- Location: LCCOMB_X29_Y19_N0
\BancoRegistradores|78|20|21|26|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|21|26|5~1_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23)) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & 
-- \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	combout => \BancoRegistradores|78|20|21|26|5~1_combout\);

-- Location: LCCOMB_X30_Y16_N18
\BancoRegistradores|78|18|32|25|18|25|5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|18|25|5~6_combout\ = (\BancoRegistradores|78|20|21|26|5~0_combout\ & ((\BancoRegistradores|v0|03~regout\) # ((\BancoRegistradores|78|20|21|26|5~1_combout\)))) # (!\BancoRegistradores|78|20|21|26|5~0_combout\ & 
-- (((\BancoRegistradores|78|18|28|23|18|25|18~combout\ & !\BancoRegistradores|78|20|21|26|5~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|v0|03~regout\,
	datab => \BancoRegistradores|78|20|21|26|5~0_combout\,
	datac => \BancoRegistradores|78|18|28|23|18|25|18~combout\,
	datad => \BancoRegistradores|78|20|21|26|5~1_combout\,
	combout => \BancoRegistradores|78|18|32|25|18|25|5~6_combout\);

-- Location: LCCOMB_X23_Y18_N18
\BancoRegistradores|124~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|124~0_combout\ = (!\50|26|5~0_combout\ & ((\inst2|60~combout\ & ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(14)))) # (!\inst2|60~combout\ & 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(14),
	datac => \50|26|5~0_combout\,
	datad => \inst2|60~combout\,
	combout => \BancoRegistradores|124~0_combout\);

-- Location: LCCOMB_X23_Y17_N10
\BancoRegistradores|126~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|126~0_combout\ = (!\50|24|5~0_combout\ & (\BancoRegistradores|140~3_combout\ & (\50|23|5~0_combout\ & \BancoRegistradores|124~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \50|24|5~0_combout\,
	datab => \BancoRegistradores|140~3_combout\,
	datac => \50|23|5~0_combout\,
	datad => \BancoRegistradores|124~0_combout\,
	combout => \BancoRegistradores|126~0_combout\);

-- Location: LCFF_X30_Y19_N11
\BancoRegistradores|v1|03\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|25|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|126~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|v1|03~regout\);

-- Location: LCCOMB_X23_Y17_N18
\BancoRegistradores|129~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|129~0_combout\ = (\50|24|5~0_combout\ & (\BancoRegistradores|140~3_combout\ & (\50|23|5~0_combout\ & \BancoRegistradores|124~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \50|24|5~0_combout\,
	datab => \BancoRegistradores|140~3_combout\,
	datac => \50|23|5~0_combout\,
	datad => \BancoRegistradores|124~0_combout\,
	combout => \BancoRegistradores|129~0_combout\);

-- Location: LCFF_X31_Y22_N1
\BancoRegistradores|a3|03\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|25|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|129~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a3|03~regout\);

-- Location: LCCOMB_X23_Y17_N4
\BancoRegistradores|144~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|144~2_combout\ = (!\50|22|5~0_combout\ & (\50|23|5~0_combout\ & \inst2|117~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \50|22|5~0_combout\,
	datac => \50|23|5~0_combout\,
	datad => \inst2|117~0_combout\,
	combout => \BancoRegistradores|144~2_combout\);

-- Location: LCCOMB_X23_Y17_N6
\BancoRegistradores|128~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|128~0_combout\ = (\50|24|5~0_combout\ & (\BancoRegistradores|144~2_combout\ & \BancoRegistradores|124~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \50|24|5~0_combout\,
	datac => \BancoRegistradores|144~2_combout\,
	datad => \BancoRegistradores|124~0_combout\,
	combout => \BancoRegistradores|128~0_combout\);

-- Location: LCFF_X30_Y22_N11
\BancoRegistradores|a2|03\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|25|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|128~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a2|03~regout\);

-- Location: LCCOMB_X23_Y17_N12
\BancoRegistradores|124~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|124~1_combout\ = (\50|24|5~0_combout\ & (\BancoRegistradores|140~3_combout\ & (!\50|23|5~0_combout\ & \BancoRegistradores|124~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \50|24|5~0_combout\,
	datab => \BancoRegistradores|140~3_combout\,
	datac => \50|23|5~0_combout\,
	datad => \BancoRegistradores|124~0_combout\,
	combout => \BancoRegistradores|124~1_combout\);

-- Location: LCFF_X28_Y22_N9
\BancoRegistradores|a1|03\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|25|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|124~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a1|03~regout\);

-- Location: LCCOMB_X23_Y18_N6
\BancoRegistradores|125~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|125~0_combout\ = (\BancoRegistradores|124~0_combout\ & (\BancoRegistradores|142~0_combout\ & \inst2|117~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BancoRegistradores|124~0_combout\,
	datac => \BancoRegistradores|142~0_combout\,
	datad => \inst2|117~0_combout\,
	combout => \BancoRegistradores|125~0_combout\);

-- Location: LCFF_X30_Y22_N25
\BancoRegistradores|a0|03\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|25|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|125~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a0|03~regout\);

-- Location: LCCOMB_X28_Y22_N8
\BancoRegistradores|78|18|32|25|18|25|5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|18|25|5~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22)) # ((\BancoRegistradores|a1|03~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|a0|03~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \BancoRegistradores|a1|03~regout\,
	datad => \BancoRegistradores|a0|03~regout\,
	combout => \BancoRegistradores|78|18|32|25|18|25|5~4_combout\);

-- Location: LCCOMB_X30_Y22_N10
\BancoRegistradores|78|18|32|25|18|25|5~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|18|25|5~5_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|78|18|32|25|18|25|5~4_combout\ & (\BancoRegistradores|a3|03~regout\)) # 
-- (!\BancoRegistradores|78|18|32|25|18|25|5~4_combout\ & ((\BancoRegistradores|a2|03~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\BancoRegistradores|78|18|32|25|18|25|5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \BancoRegistradores|a3|03~regout\,
	datac => \BancoRegistradores|a2|03~regout\,
	datad => \BancoRegistradores|78|18|32|25|18|25|5~4_combout\,
	combout => \BancoRegistradores|78|18|32|25|18|25|5~5_combout\);

-- Location: LCCOMB_X30_Y16_N28
\BancoRegistradores|78|18|32|25|18|25|5~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|18|25|5~7_combout\ = (\BancoRegistradores|78|20|21|26|5~1_combout\ & ((\BancoRegistradores|78|18|32|25|18|25|5~6_combout\ & (\BancoRegistradores|v1|03~regout\)) # (!\BancoRegistradores|78|18|32|25|18|25|5~6_combout\ & 
-- ((\BancoRegistradores|78|18|32|25|18|25|5~5_combout\))))) # (!\BancoRegistradores|78|20|21|26|5~1_combout\ & (\BancoRegistradores|78|18|32|25|18|25|5~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|20|21|26|5~1_combout\,
	datab => \BancoRegistradores|78|18|32|25|18|25|5~6_combout\,
	datac => \BancoRegistradores|v1|03~regout\,
	datad => \BancoRegistradores|78|18|32|25|18|25|5~5_combout\,
	combout => \BancoRegistradores|78|18|32|25|18|25|5~7_combout\);

-- Location: LCCOMB_X30_Y16_N14
\BancoRegistradores|78|20|18|25|6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|18|25|6~1_combout\ = (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25) & ((\BancoRegistradores|78|20|18|25|6~0_combout\) # ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & 
-- \BancoRegistradores|78|18|32|25|18|25|5~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25),
	datac => \BancoRegistradores|78|20|18|25|6~0_combout\,
	datad => \BancoRegistradores|78|18|32|25|18|25|5~7_combout\,
	combout => \BancoRegistradores|78|20|18|25|6~1_combout\);

-- Location: LCCOMB_X31_Y18_N26
\BancoRegistradores|78|20|18|25|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|18|25|5~0_combout\ = (\BancoRegistradores|78|20|18|25|6~1_combout\) # ((\BancoRegistradores|78|19|32|25|18|25|5~9_combout\ & \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|19|32|25|18|25|5~9_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25),
	datad => \BancoRegistradores|78|20|18|25|6~1_combout\,
	combout => \BancoRegistradores|78|20|18|25|5~0_combout\);

-- Location: LCCOMB_X27_Y15_N8
\BancoRegistradores|130~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|130~0_combout\ = (\50|23|5~0_combout\ & (\50|24|5~0_combout\ & (\BancoRegistradores|117|163|129~0_combout\ & \BancoRegistradores|140~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \50|23|5~0_combout\,
	datab => \50|24|5~0_combout\,
	datac => \BancoRegistradores|117|163|129~0_combout\,
	datad => \BancoRegistradores|140~3_combout\,
	combout => \BancoRegistradores|130~0_combout\);

-- Location: LCFF_X24_Y16_N11
\BancoRegistradores|t7|03\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|25|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|130~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t7|03~regout\);

-- Location: LCCOMB_X25_Y16_N4
\BancoRegistradores|115|20|18|25|5~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|25|5~17_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|t6|03~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\BancoRegistradores|t4|03~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \BancoRegistradores|t4|03~regout\,
	datac => \BancoRegistradores|t6|03~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	combout => \BancoRegistradores|115|20|18|25|5~17_combout\);

-- Location: LCCOMB_X24_Y16_N10
\BancoRegistradores|115|20|18|25|5~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|25|5~18_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|115|20|18|25|5~17_combout\ & ((\BancoRegistradores|t7|03~regout\))) # 
-- (!\BancoRegistradores|115|20|18|25|5~17_combout\ & (\BancoRegistradores|t5|03~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (((\BancoRegistradores|115|20|18|25|5~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t5|03~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \BancoRegistradores|t7|03~regout\,
	datad => \BancoRegistradores|115|20|18|25|5~17_combout\,
	combout => \BancoRegistradores|115|20|18|25|5~18_combout\);

-- Location: LCCOMB_X27_Y14_N26
\BancoRegistradores|140~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|140~2_combout\ = (\BancoRegistradores|117|163|129~1_combout\ & (!\50|23|5~0_combout\ & (\50|24|5~0_combout\ & \BancoRegistradores|140~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|117|163|129~1_combout\,
	datab => \50|23|5~0_combout\,
	datac => \50|24|5~0_combout\,
	datad => \BancoRegistradores|140~3_combout\,
	combout => \BancoRegistradores|140~2_combout\);

-- Location: LCFF_X31_Y14_N9
\BancoRegistradores|sp|03\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|25|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|140~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|sp|03~regout\);

-- Location: LCCOMB_X23_Y18_N20
\BancoRegistradores|117|163|129~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|117|163|129~2_combout\ = (\50|26|5~0_combout\ & ((\inst2|60~combout\ & ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(14)))) # (!\inst2|60~combout\ & 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(14),
	datac => \50|26|5~0_combout\,
	datad => \inst2|60~combout\,
	combout => \BancoRegistradores|117|163|129~2_combout\);

-- Location: LCCOMB_X27_Y14_N20
\BancoRegistradores|148~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|148~0_combout\ = (\50|24|5~0_combout\ & (\BancoRegistradores|117|163|129~2_combout\ & (!\50|23|5~0_combout\ & \BancoRegistradores|140~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \50|24|5~0_combout\,
	datab => \BancoRegistradores|117|163|129~2_combout\,
	datac => \50|23|5~0_combout\,
	datad => \BancoRegistradores|140~3_combout\,
	combout => \BancoRegistradores|148~0_combout\);

-- Location: LCFF_X30_Y14_N31
\BancoRegistradores|s5|03\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|25|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|148~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s5|03~regout\);

-- Location: LCCOMB_X27_Y14_N24
\BancoRegistradores|151~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|151~0_combout\ = (!\50|24|5~0_combout\ & (\BancoRegistradores|117|163|129~2_combout\ & (!\50|23|5~0_combout\ & \BancoRegistradores|140~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \50|24|5~0_combout\,
	datab => \BancoRegistradores|117|163|129~2_combout\,
	datac => \50|23|5~0_combout\,
	datad => \BancoRegistradores|140~3_combout\,
	combout => \BancoRegistradores|151~0_combout\);

-- Location: LCFF_X30_Y14_N23
\BancoRegistradores|s1|03\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|25|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|151~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s1|03~regout\);

-- Location: LCCOMB_X32_Y14_N8
\BancoRegistradores|t9|03~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|t9|03~feeder_combout\ = \33|18|25|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|18|25|5~0_combout\,
	combout => \BancoRegistradores|t9|03~feeder_combout\);

-- Location: LCCOMB_X27_Y14_N2
\BancoRegistradores|143~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|143~0_combout\ = (\BancoRegistradores|117|163|129~1_combout\ & (!\50|23|5~0_combout\ & (!\50|24|5~0_combout\ & \BancoRegistradores|140~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|117|163|129~1_combout\,
	datab => \50|23|5~0_combout\,
	datac => \50|24|5~0_combout\,
	datad => \BancoRegistradores|140~3_combout\,
	combout => \BancoRegistradores|143~0_combout\);

-- Location: LCFF_X32_Y14_N9
\BancoRegistradores|t9|03\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|t9|03~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|143~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t9|03~regout\);

-- Location: LCCOMB_X30_Y14_N14
\BancoRegistradores|115|20|18|25|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|25|5~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|t9|03~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\BancoRegistradores|s1|03~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \BancoRegistradores|s1|03~regout\,
	datac => \BancoRegistradores|t9|03~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	combout => \BancoRegistradores|115|20|18|25|5~0_combout\);

-- Location: LCCOMB_X31_Y14_N10
\BancoRegistradores|115|20|18|25|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|25|5~1_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|115|20|18|25|5~0_combout\ & (\BancoRegistradores|sp|03~regout\)) # 
-- (!\BancoRegistradores|115|20|18|25|5~0_combout\ & ((\BancoRegistradores|s5|03~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\BancoRegistradores|115|20|18|25|5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \BancoRegistradores|sp|03~regout\,
	datac => \BancoRegistradores|s5|03~regout\,
	datad => \BancoRegistradores|115|20|18|25|5~0_combout\,
	combout => \BancoRegistradores|115|20|18|25|5~1_combout\);

-- Location: LCCOMB_X27_Y14_N16
\BancoRegistradores|141~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|141~0_combout\ = (\BancoRegistradores|117|163|129~1_combout\ & (\50|23|5~0_combout\ & (!\50|24|5~0_combout\ & \BancoRegistradores|140~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|117|163|129~1_combout\,
	datab => \50|23|5~0_combout\,
	datac => \50|24|5~0_combout\,
	datad => \BancoRegistradores|140~3_combout\,
	combout => \BancoRegistradores|141~0_combout\);

-- Location: LCFF_X31_Y14_N29
\BancoRegistradores|k1|03\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|25|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|141~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|k1|03~regout\);

-- Location: LCCOMB_X27_Y14_N28
\BancoRegistradores|150~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|150~0_combout\ = (!\50|24|5~0_combout\ & (\BancoRegistradores|117|163|129~2_combout\ & (\50|23|5~0_combout\ & \BancoRegistradores|140~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \50|24|5~0_combout\,
	datab => \BancoRegistradores|117|163|129~2_combout\,
	datac => \50|23|5~0_combout\,
	datad => \BancoRegistradores|140~3_combout\,
	combout => \BancoRegistradores|150~0_combout\);

-- Location: LCFF_X28_Y14_N13
\BancoRegistradores|s3|03\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|25|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|150~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s3|03~regout\);

-- Location: LCCOMB_X27_Y14_N10
\BancoRegistradores|147~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|147~0_combout\ = (\50|24|5~0_combout\ & (\BancoRegistradores|117|163|129~2_combout\ & (\50|23|5~0_combout\ & \BancoRegistradores|140~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \50|24|5~0_combout\,
	datab => \BancoRegistradores|117|163|129~2_combout\,
	datac => \50|23|5~0_combout\,
	datad => \BancoRegistradores|140~3_combout\,
	combout => \BancoRegistradores|147~0_combout\);

-- Location: LCFF_X29_Y14_N21
\BancoRegistradores|s7|03\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|25|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|147~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s7|03~regout\);

-- Location: LCCOMB_X28_Y14_N12
\BancoRegistradores|115|20|18|25|5~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|25|5~7_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19)) # ((\BancoRegistradores|s7|03~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\BancoRegistradores|s3|03~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|s3|03~regout\,
	datad => \BancoRegistradores|s7|03~regout\,
	combout => \BancoRegistradores|115|20|18|25|5~7_combout\);

-- Location: LCCOMB_X29_Y14_N0
\BancoRegistradores|115|20|18|25|5~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|25|5~8_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|115|20|18|25|5~7_combout\ & (\BancoRegistradores|ra|03~regout\)) # 
-- (!\BancoRegistradores|115|20|18|25|5~7_combout\ & ((\BancoRegistradores|k1|03~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\BancoRegistradores|115|20|18|25|5~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ra|03~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|k1|03~regout\,
	datad => \BancoRegistradores|115|20|18|25|5~7_combout\,
	combout => \BancoRegistradores|115|20|18|25|5~8_combout\);

-- Location: LCCOMB_X23_Y17_N22
\BancoRegistradores|144~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|144~0_combout\ = (!\50|24|5~0_combout\ & (!\50|22|5~0_combout\ & (\50|23|5~0_combout\ & \inst2|117~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \50|24|5~0_combout\,
	datab => \50|22|5~0_combout\,
	datac => \50|23|5~0_combout\,
	datad => \inst2|117~0_combout\,
	combout => \BancoRegistradores|144~0_combout\);

-- Location: LCCOMB_X23_Y18_N12
\BancoRegistradores|117|163|129~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|117|163|129~1_combout\ = (\50|26|5~0_combout\ & ((\inst2|60~combout\ & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(14)))) # (!\inst2|60~combout\ & 
-- (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(14),
	datac => \50|26|5~0_combout\,
	datad => \inst2|60~combout\,
	combout => \BancoRegistradores|117|163|129~1_combout\);

-- Location: LCCOMB_X23_Y18_N10
\BancoRegistradores|144~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|144~1_combout\ = (\BancoRegistradores|144~0_combout\ & \BancoRegistradores|117|163|129~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BancoRegistradores|144~0_combout\,
	datad => \BancoRegistradores|117|163|129~1_combout\,
	combout => \BancoRegistradores|144~1_combout\);

-- Location: LCFF_X34_Y18_N7
\BancoRegistradores|k0|03\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|25|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|144~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|k0|03~regout\);

-- Location: LCCOMB_X27_Y16_N10
\BancoRegistradores|146~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|146~0_combout\ = (\BancoRegistradores|138~0_combout\ & \BancoRegistradores|117|163|129~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoRegistradores|138~0_combout\,
	datad => \BancoRegistradores|117|163|129~2_combout\,
	combout => \BancoRegistradores|146~0_combout\);

-- Location: LCFF_X33_Y18_N17
\BancoRegistradores|s6|03\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|25|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|146~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s6|03~regout\);

-- Location: LCCOMB_X23_Y18_N30
\BancoRegistradores|152~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|152~0_combout\ = (\BancoRegistradores|144~0_combout\ & \BancoRegistradores|117|163|129~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BancoRegistradores|144~0_combout\,
	datad => \BancoRegistradores|117|163|129~2_combout\,
	combout => \BancoRegistradores|152~0_combout\);

-- Location: LCFF_X33_Y18_N19
\BancoRegistradores|s2|03\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|25|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|152~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s2|03~regout\);

-- Location: LCCOMB_X33_Y18_N16
\BancoRegistradores|115|20|18|25|5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|25|5~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19)) # ((\BancoRegistradores|s6|03~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|s2|03~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|s6|03~regout\,
	datad => \BancoRegistradores|s2|03~regout\,
	combout => \BancoRegistradores|115|20|18|25|5~2_combout\);

-- Location: LCCOMB_X34_Y18_N6
\BancoRegistradores|115|20|18|25|5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|25|5~3_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|115|20|18|25|5~2_combout\ & (\BancoRegistradores|fp|03~regout\)) # 
-- (!\BancoRegistradores|115|20|18|25|5~2_combout\ & ((\BancoRegistradores|k0|03~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\BancoRegistradores|115|20|18|25|5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|fp|03~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|k0|03~regout\,
	datad => \BancoRegistradores|115|20|18|25|5~2_combout\,
	combout => \BancoRegistradores|115|20|18|25|5~3_combout\);

-- Location: LCCOMB_X25_Y17_N10
\BancoRegistradores|149~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|149~0_combout\ = (\BancoRegistradores|117|163|129~2_combout\ & (\BancoRegistradores|142~0_combout\ & \inst2|117~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|117|163|129~2_combout\,
	datab => \BancoRegistradores|142~0_combout\,
	datad => \inst2|117~0_combout\,
	combout => \BancoRegistradores|149~0_combout\);

-- Location: LCFF_X30_Y20_N17
\BancoRegistradores|s4|03\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|25|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|149~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s4|03~regout\);

-- Location: LCCOMB_X23_Y17_N28
\BancoRegistradores|137~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|137~0_combout\ = (!\50|24|5~0_combout\ & (!\50|23|5~0_combout\ & !\50|22|5~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \50|24|5~0_combout\,
	datab => \50|23|5~0_combout\,
	datad => \50|22|5~0_combout\,
	combout => \BancoRegistradores|137~0_combout\);

-- Location: LCCOMB_X25_Y17_N24
\BancoRegistradores|153~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|153~0_combout\ = (\BancoRegistradores|117|163|129~2_combout\ & (\BancoRegistradores|137~0_combout\ & \inst2|117~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|117|163|129~2_combout\,
	datac => \BancoRegistradores|137~0_combout\,
	datad => \inst2|117~0_combout\,
	combout => \BancoRegistradores|153~0_combout\);

-- Location: LCFF_X31_Y16_N19
\BancoRegistradores|s0|03\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|25|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|153~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s0|03~regout\);

-- Location: LCCOMB_X32_Y18_N16
\BancoRegistradores|t8|03~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|t8|03~feeder_combout\ = \33|18|25|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|18|25|5~0_combout\,
	combout => \BancoRegistradores|t8|03~feeder_combout\);

-- Location: LCCOMB_X25_Y17_N26
\BancoRegistradores|145~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|145~0_combout\ = (\BancoRegistradores|137~0_combout\ & (\BancoRegistradores|117|163|129~1_combout\ & \inst2|117~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|137~0_combout\,
	datab => \BancoRegistradores|117|163|129~1_combout\,
	datad => \inst2|117~0_combout\,
	combout => \BancoRegistradores|145~0_combout\);

-- Location: LCFF_X32_Y18_N17
\BancoRegistradores|t8|03\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|t8|03~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|145~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t8|03~regout\);

-- Location: LCCOMB_X31_Y16_N28
\BancoRegistradores|115|20|18|25|5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|25|5~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|t8|03~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\BancoRegistradores|s0|03~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \BancoRegistradores|s0|03~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datad => \BancoRegistradores|t8|03~regout\,
	combout => \BancoRegistradores|115|20|18|25|5~4_combout\);

-- Location: LCCOMB_X31_Y16_N6
\BancoRegistradores|115|20|18|25|5~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|25|5~5_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|115|20|18|25|5~4_combout\ & (\BancoRegistradores|gp|03~regout\)) # 
-- (!\BancoRegistradores|115|20|18|25|5~4_combout\ & ((\BancoRegistradores|s4|03~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\BancoRegistradores|115|20|18|25|5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|gp|03~regout\,
	datab => \BancoRegistradores|s4|03~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datad => \BancoRegistradores|115|20|18|25|5~4_combout\,
	combout => \BancoRegistradores|115|20|18|25|5~5_combout\);

-- Location: LCCOMB_X31_Y18_N18
\BancoRegistradores|115|20|18|25|5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|25|5~6_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\BancoRegistradores|115|20|18|25|5~3_combout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|115|20|18|25|5~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|115|20|18|25|5~3_combout\,
	datad => \BancoRegistradores|115|20|18|25|5~5_combout\,
	combout => \BancoRegistradores|115|20|18|25|5~6_combout\);

-- Location: LCCOMB_X31_Y18_N16
\BancoRegistradores|115|20|18|25|5~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|25|5~9_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|115|20|18|25|5~6_combout\ & ((\BancoRegistradores|115|20|18|25|5~8_combout\))) # 
-- (!\BancoRegistradores|115|20|18|25|5~6_combout\ & (\BancoRegistradores|115|20|18|25|5~1_combout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (((\BancoRegistradores|115|20|18|25|5~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \BancoRegistradores|115|20|18|25|5~1_combout\,
	datac => \BancoRegistradores|115|20|18|25|5~8_combout\,
	datad => \BancoRegistradores|115|20|18|25|5~6_combout\,
	combout => \BancoRegistradores|115|20|18|25|5~9_combout\);

-- Location: LCCOMB_X23_Y18_N22
\BancoRegistradores|135~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|135~0_combout\ = (\BancoRegistradores|117|163|129~0_combout\ & \BancoRegistradores|144~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|117|163|129~0_combout\,
	datad => \BancoRegistradores|144~0_combout\,
	combout => \BancoRegistradores|135~0_combout\);

-- Location: LCFF_X29_Y17_N17
\BancoRegistradores|t2|03\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|25|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|135~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t2|03~regout\);

-- Location: LCCOMB_X29_Y17_N6
\BancoRegistradores|115|20|18|25|5~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|25|5~10_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17)) # ((\BancoRegistradores|t1|03~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\BancoRegistradores|t0|03~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|t0|03~regout\,
	datad => \BancoRegistradores|t1|03~regout\,
	combout => \BancoRegistradores|115|20|18|25|5~10_combout\);

-- Location: LCCOMB_X29_Y17_N16
\BancoRegistradores|115|20|18|25|5~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|25|5~11_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|115|20|18|25|5~10_combout\ & (\BancoRegistradores|t3|03~regout\)) # 
-- (!\BancoRegistradores|115|20|18|25|5~10_combout\ & ((\BancoRegistradores|t2|03~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\BancoRegistradores|115|20|18|25|5~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t3|03~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|t2|03~regout\,
	datad => \BancoRegistradores|115|20|18|25|5~10_combout\,
	combout => \BancoRegistradores|115|20|18|25|5~11_combout\);

-- Location: LCCOMB_X27_Y20_N2
\BancoRegistradores|115|20|18|26|5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|26|5~3_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18)) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & 
-- \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	combout => \BancoRegistradores|115|20|18|26|5~3_combout\);

-- Location: LCCOMB_X30_Y22_N24
\BancoRegistradores|115|20|18|25|5~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|25|5~12_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\BancoRegistradores|a2|03~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|a0|03~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|a2|03~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \BancoRegistradores|a0|03~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	combout => \BancoRegistradores|115|20|18|25|5~12_combout\);

-- Location: LCCOMB_X31_Y22_N14
\BancoRegistradores|115|20|18|25|5~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|25|5~13_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|115|20|18|25|5~12_combout\ & (\BancoRegistradores|a3|03~regout\)) # 
-- (!\BancoRegistradores|115|20|18|25|5~12_combout\ & ((\BancoRegistradores|a1|03~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (((\BancoRegistradores|115|20|18|25|5~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \BancoRegistradores|a3|03~regout\,
	datac => \BancoRegistradores|a1|03~regout\,
	datad => \BancoRegistradores|115|20|18|25|5~12_combout\,
	combout => \BancoRegistradores|115|20|18|25|5~13_combout\);

-- Location: LCCOMB_X23_Y17_N0
\BancoRegistradores|122~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|122~0_combout\ = (!\50|24|5~0_combout\ & (\BancoRegistradores|140~3_combout\ & (!\50|23|5~0_combout\ & \BancoRegistradores|124~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \50|24|5~0_combout\,
	datab => \BancoRegistradores|140~3_combout\,
	datac => \50|23|5~0_combout\,
	datad => \BancoRegistradores|124~0_combout\,
	combout => \BancoRegistradores|122~0_combout\);

-- Location: LCFF_X30_Y16_N21
\BancoRegistradores|at|03\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|25|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|122~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|at|03~regout\);

-- Location: LCCOMB_X30_Y16_N8
\BancoRegistradores|115|18|28|23|18|25|18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|18|28|23|18|25|18~combout\ = (\BancoRegistradores|at|03~regout\ & \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoRegistradores|at|03~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	combout => \BancoRegistradores|115|18|28|23|18|25|18~combout\);

-- Location: LCCOMB_X27_Y20_N20
\BancoRegistradores|115|20|18|26|5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|26|5~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & !\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	combout => \BancoRegistradores|115|20|18|26|5~2_combout\);

-- Location: LCCOMB_X30_Y16_N2
\BancoRegistradores|115|20|18|25|5~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|25|5~14_combout\ = (\BancoRegistradores|115|20|18|26|5~3_combout\ & (((\BancoRegistradores|115|20|18|26|5~2_combout\)))) # (!\BancoRegistradores|115|20|18|26|5~3_combout\ & ((\BancoRegistradores|115|20|18|26|5~2_combout\ & 
-- (\BancoRegistradores|v0|03~regout\)) # (!\BancoRegistradores|115|20|18|26|5~2_combout\ & ((\BancoRegistradores|115|18|28|23|18|25|18~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|v0|03~regout\,
	datab => \BancoRegistradores|115|18|28|23|18|25|18~combout\,
	datac => \BancoRegistradores|115|20|18|26|5~3_combout\,
	datad => \BancoRegistradores|115|20|18|26|5~2_combout\,
	combout => \BancoRegistradores|115|20|18|25|5~14_combout\);

-- Location: LCCOMB_X30_Y19_N24
\BancoRegistradores|115|20|18|25|5~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|25|5~15_combout\ = (\BancoRegistradores|115|20|18|26|5~3_combout\ & ((\BancoRegistradores|115|20|18|25|5~14_combout\ & (\BancoRegistradores|v1|03~regout\)) # (!\BancoRegistradores|115|20|18|25|5~14_combout\ & 
-- ((\BancoRegistradores|115|20|18|25|5~13_combout\))))) # (!\BancoRegistradores|115|20|18|26|5~3_combout\ & (((\BancoRegistradores|115|20|18|25|5~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|v1|03~regout\,
	datab => \BancoRegistradores|115|20|18|26|5~3_combout\,
	datac => \BancoRegistradores|115|20|18|25|5~13_combout\,
	datad => \BancoRegistradores|115|20|18|25|5~14_combout\,
	combout => \BancoRegistradores|115|20|18|25|5~15_combout\);

-- Location: LCCOMB_X31_Y18_N10
\BancoRegistradores|115|20|18|25|5~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|25|5~16_combout\ = (\BancoRegistradores|115|20|18|26|5~0_combout\ & ((\BancoRegistradores|115|20|18|25|5~11_combout\) # ((\BancoRegistradores|115|20|18|26|5~1_combout\)))) # (!\BancoRegistradores|115|20|18|26|5~0_combout\ & 
-- (((!\BancoRegistradores|115|20|18|26|5~1_combout\ & \BancoRegistradores|115|20|18|25|5~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|18|26|5~0_combout\,
	datab => \BancoRegistradores|115|20|18|25|5~11_combout\,
	datac => \BancoRegistradores|115|20|18|26|5~1_combout\,
	datad => \BancoRegistradores|115|20|18|25|5~15_combout\,
	combout => \BancoRegistradores|115|20|18|25|5~16_combout\);

-- Location: LCCOMB_X31_Y18_N0
\BancoRegistradores|115|20|18|25|5~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|25|5~19_combout\ = (\BancoRegistradores|115|20|18|26|5~1_combout\ & ((\BancoRegistradores|115|20|18|25|5~16_combout\ & (\BancoRegistradores|115|20|18|25|5~18_combout\)) # (!\BancoRegistradores|115|20|18|25|5~16_combout\ & 
-- ((\BancoRegistradores|115|20|18|25|5~9_combout\))))) # (!\BancoRegistradores|115|20|18|26|5~1_combout\ & (((\BancoRegistradores|115|20|18|25|5~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|18|26|5~1_combout\,
	datab => \BancoRegistradores|115|20|18|25|5~18_combout\,
	datac => \BancoRegistradores|115|20|18|25|5~9_combout\,
	datad => \BancoRegistradores|115|20|18|25|5~16_combout\,
	combout => \BancoRegistradores|115|20|18|25|5~19_combout\);

-- Location: LCCOMB_X31_Y18_N20
\177|18|25|6\ : cycloneii_lcell_comb
-- Equation(s):
-- \177|18|25|6~combout\ = (\BancoRegistradores|115|20|18|25|5~19_combout\ & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30)) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28)) # 
-- (!\inst2|108~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28),
	datac => \inst2|108~2_combout\,
	datad => \BancoRegistradores|115|20|18|25|5~19_combout\,
	combout => \177|18|25|6~combout\);

-- Location: LCCOMB_X27_Y18_N26
\23|156\ : cycloneii_lcell_comb
-- Equation(s):
-- \23|156~combout\ = LCELL(\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(3),
	combout => \23|156~combout\);

-- Location: LCCOMB_X31_Y18_N30
\177|18|25|18\ : cycloneii_lcell_comb
-- Equation(s):
-- \177|18|25|18~combout\ = (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28) & (\inst2|108~2_combout\ & \23|156~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28),
	datac => \inst2|108~2_combout\,
	datad => \23|156~combout\,
	combout => \177|18|25|18~combout\);

-- Location: LCCOMB_X31_Y18_N24
\ULA|79|48|20|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|79|48|20|5~0_combout\ = (\135|77~0_combout\ & ((\BancoRegistradores|78|20|18|25|5~0_combout\) # ((\177|18|25|6~combout\) # (\177|18|25|18~combout\)))) # (!\135|77~0_combout\ & (\BancoRegistradores|78|20|18|25|5~0_combout\ & ((\177|18|25|6~combout\) # 
-- (\177|18|25|18~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \135|77~0_combout\,
	datab => \BancoRegistradores|78|20|18|25|5~0_combout\,
	datac => \177|18|25|6~combout\,
	datad => \177|18|25|18~combout\,
	combout => \ULA|79|48|20|5~0_combout\);

-- Location: LCCOMB_X27_Y18_N18
\135|73\ : cycloneii_lcell_comb
-- Equation(s):
-- \135|73~combout\ = (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(29) & (\inst2|60~0_combout\ & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28)) # 
-- (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(29),
	datab => \inst2|60~0_combout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28),
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(1),
	combout => \135|73~combout\);

-- Location: LCCOMB_X31_Y18_N14
\ULA|79|50\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|79|50~combout\ = \135|73~combout\ $ (((\inst2|108~3_combout\ & (\23|156~combout\)) # (!\inst2|108~3_combout\ & ((\BancoRegistradores|115|20|18|25|5~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|108~3_combout\,
	datab => \23|156~combout\,
	datac => \135|73~combout\,
	datad => \BancoRegistradores|115|20|18|25|5~19_combout\,
	combout => \ULA|79|50~combout\);

-- Location: LCCOMB_X31_Y18_N12
\ULA|79|48|21|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|79|48|21|5~0_combout\ = (\ULA|140|48|21|5~0_combout\ & (\ULA|78|53|38~0_combout\ $ (\BancoRegistradores|78|20|18|25|5~0_combout\ $ (\ULA|79|50~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|78|53|38~0_combout\,
	datab => \BancoRegistradores|78|20|18|25|5~0_combout\,
	datac => \ULA|79|50~combout\,
	datad => \ULA|140|48|21|5~0_combout\,
	combout => \ULA|79|48|21|5~0_combout\);

-- Location: LCCOMB_X31_Y18_N22
\ULA|79|48|21|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|79|48|21|5~1_combout\ = (\ULA|79|48|21|5~0_combout\) # ((\135|75~combout\ & \ULA|79|48|20|5~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \135|75~combout\,
	datac => \ULA|79|48|20|5~0_combout\,
	datad => \ULA|79|48|21|5~0_combout\,
	combout => \ULA|79|48|21|5~1_combout\);

-- Location: LCCOMB_X27_Y18_N20
\inst2|108~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|108~3_combout\ = (\inst2|108~2_combout\ & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28) & !\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|108~2_combout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28),
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30),
	combout => \inst2|108~3_combout\);

-- Location: LCCOMB_X25_Y21_N4
\33|18|29|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \33|18|29|5~0_combout\ = (\inst2|61~combout\ & (\DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(4))) # (!\inst2|61~combout\ & ((\ULA|91|48|21|5~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(4),
	datab => \ULA|91|48|21|5~1_combout\,
	datad => \inst2|61~combout\,
	combout => \33|18|29|5~0_combout\);

-- Location: LCFF_X24_Y18_N13
\BancoRegistradores|t4|04\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|29|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|134~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t4|04~regout\);

-- Location: LCCOMB_X23_Y19_N6
\BancoRegistradores|t5|04~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|t5|04~feeder_combout\ = \33|18|29|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|18|29|5~0_combout\,
	combout => \BancoRegistradores|t5|04~feeder_combout\);

-- Location: LCFF_X23_Y19_N7
\BancoRegistradores|t5|04\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|t5|04~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|132~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t5|04~regout\);

-- Location: LCCOMB_X23_Y19_N18
\BancoRegistradores|115|20|18|29|5~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|29|5~17_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17)) # ((\BancoRegistradores|t5|04~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\BancoRegistradores|t4|04~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|t4|04~regout\,
	datad => \BancoRegistradores|t5|04~regout\,
	combout => \BancoRegistradores|115|20|18|29|5~17_combout\);

-- Location: LCCOMB_X23_Y19_N16
\BancoRegistradores|t6|04~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|t6|04~feeder_combout\ = \33|18|29|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|18|29|5~0_combout\,
	combout => \BancoRegistradores|t6|04~feeder_combout\);

-- Location: LCFF_X23_Y19_N17
\BancoRegistradores|t6|04\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|t6|04~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|131~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t6|04~regout\);

-- Location: LCFF_X24_Y18_N9
\BancoRegistradores|t7|04\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|29|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|130~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t7|04~regout\);

-- Location: LCCOMB_X23_Y19_N24
\BancoRegistradores|115|20|18|29|5~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|29|5~18_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|115|20|18|29|5~17_combout\ & ((\BancoRegistradores|t7|04~regout\))) # 
-- (!\BancoRegistradores|115|20|18|29|5~17_combout\ & (\BancoRegistradores|t6|04~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\BancoRegistradores|115|20|18|29|5~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \BancoRegistradores|115|20|18|29|5~17_combout\,
	datac => \BancoRegistradores|t6|04~regout\,
	datad => \BancoRegistradores|t7|04~regout\,
	combout => \BancoRegistradores|115|20|18|29|5~18_combout\);

-- Location: LCFF_X30_Y19_N29
\BancoRegistradores|t3|04\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|29|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|133~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t3|04~regout\);

-- Location: LCFF_X29_Y18_N5
\BancoRegistradores|t1|04\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|29|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|136~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t1|04~regout\);

-- Location: LCCOMB_X31_Y19_N24
\BancoRegistradores|115|20|18|29|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|29|5~1_combout\ = (\BancoRegistradores|115|20|18|29|5~0_combout\ & ((\BancoRegistradores|t3|04~regout\) # ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (!\BancoRegistradores|115|20|18|29|5~0_combout\ & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & \BancoRegistradores|t1|04~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|18|29|5~0_combout\,
	datab => \BancoRegistradores|t3|04~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datad => \BancoRegistradores|t1|04~regout\,
	combout => \BancoRegistradores|115|20|18|29|5~1_combout\);

-- Location: LCCOMB_X32_Y14_N28
\BancoRegistradores|ra|04~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|ra|04~feeder_combout\ = \33|18|29|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|18|29|5~0_combout\,
	combout => \BancoRegistradores|ra|04~feeder_combout\);

-- Location: LCCOMB_X27_Y14_N30
\BancoRegistradores|139~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|139~0_combout\ = (\BancoRegistradores|117|163|129~1_combout\ & (\50|23|5~0_combout\ & (\50|24|5~0_combout\ & \BancoRegistradores|140~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|117|163|129~1_combout\,
	datab => \50|23|5~0_combout\,
	datac => \50|24|5~0_combout\,
	datad => \BancoRegistradores|140~3_combout\,
	combout => \BancoRegistradores|139~0_combout\);

-- Location: LCFF_X32_Y14_N29
\BancoRegistradores|ra|04\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|ra|04~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|139~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|ra|04~regout\);

-- Location: LCFF_X28_Y14_N15
\BancoRegistradores|s3|04\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|29|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|150~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s3|04~regout\);

-- Location: LCCOMB_X29_Y14_N24
\BancoRegistradores|s7|04~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|s7|04~feeder_combout\ = \33|18|29|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|18|29|5~0_combout\,
	combout => \BancoRegistradores|s7|04~feeder_combout\);

-- Location: LCFF_X29_Y14_N25
\BancoRegistradores|s7|04\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|s7|04~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|147~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s7|04~regout\);

-- Location: LCCOMB_X28_Y14_N14
\BancoRegistradores|115|20|18|29|5~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|29|5~9_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19)) # ((\BancoRegistradores|s7|04~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\BancoRegistradores|s3|04~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|s3|04~regout\,
	datad => \BancoRegistradores|s7|04~regout\,
	combout => \BancoRegistradores|115|20|18|29|5~9_combout\);

-- Location: LCCOMB_X31_Y14_N22
\BancoRegistradores|115|20|18|29|5~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|29|5~10_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|115|20|18|29|5~9_combout\ & ((\BancoRegistradores|ra|04~regout\))) # 
-- (!\BancoRegistradores|115|20|18|29|5~9_combout\ & (\BancoRegistradores|k1|04~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\BancoRegistradores|115|20|18|29|5~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|k1|04~regout\,
	datab => \BancoRegistradores|ra|04~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datad => \BancoRegistradores|115|20|18|29|5~9_combout\,
	combout => \BancoRegistradores|115|20|18|29|5~10_combout\);

-- Location: LCCOMB_X31_Y15_N30
\BancoRegistradores|sp|04~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|sp|04~feeder_combout\ = \33|18|29|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|18|29|5~0_combout\,
	combout => \BancoRegistradores|sp|04~feeder_combout\);

-- Location: LCFF_X31_Y15_N31
\BancoRegistradores|sp|04\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|sp|04~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|140~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|sp|04~regout\);

-- Location: LCCOMB_X32_Y14_N10
\BancoRegistradores|t9|04~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|t9|04~feeder_combout\ = \33|18|29|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|18|29|5~0_combout\,
	combout => \BancoRegistradores|t9|04~feeder_combout\);

-- Location: LCFF_X32_Y14_N11
\BancoRegistradores|t9|04\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|t9|04~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|143~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t9|04~regout\);

-- Location: LCCOMB_X30_Y14_N4
\BancoRegistradores|115|20|18|29|5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|29|5~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\BancoRegistradores|t9|04~regout\) # (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\BancoRegistradores|s1|04~regout\ & ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|s1|04~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|t9|04~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	combout => \BancoRegistradores|115|20|18|29|5~4_combout\);

-- Location: LCCOMB_X31_Y15_N6
\BancoRegistradores|115|20|18|29|5~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|29|5~5_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|115|20|18|29|5~4_combout\ & ((\BancoRegistradores|sp|04~regout\))) # 
-- (!\BancoRegistradores|115|20|18|29|5~4_combout\ & (\BancoRegistradores|s5|04~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\BancoRegistradores|115|20|18|29|5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|s5|04~regout\,
	datab => \BancoRegistradores|sp|04~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datad => \BancoRegistradores|115|20|18|29|5~4_combout\,
	combout => \BancoRegistradores|115|20|18|29|5~5_combout\);

-- Location: LCCOMB_X31_Y19_N30
\BancoRegistradores|115|20|18|29|5~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|29|5~8_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|115|20|18|29|5~5_combout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\BancoRegistradores|115|20|18|29|5~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|18|29|5~7_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datad => \BancoRegistradores|115|20|18|29|5~5_combout\,
	combout => \BancoRegistradores|115|20|18|29|5~8_combout\);

-- Location: LCCOMB_X31_Y19_N4
\BancoRegistradores|115|20|18|29|5~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|29|5~11_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|115|20|18|29|5~8_combout\ & ((\BancoRegistradores|115|20|18|29|5~10_combout\))) # 
-- (!\BancoRegistradores|115|20|18|29|5~8_combout\ & (\BancoRegistradores|115|20|18|29|5~3_combout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\BancoRegistradores|115|20|18|29|5~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|18|29|5~3_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|115|20|18|29|5~10_combout\,
	datad => \BancoRegistradores|115|20|18|29|5~8_combout\,
	combout => \BancoRegistradores|115|20|18|29|5~11_combout\);

-- Location: LCCOMB_X23_Y18_N16
\BancoRegistradores|123~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|123~0_combout\ = (\BancoRegistradores|124~0_combout\ & \BancoRegistradores|144~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BancoRegistradores|124~0_combout\,
	datad => \BancoRegistradores|144~0_combout\,
	combout => \BancoRegistradores|123~0_combout\);

-- Location: LCFF_X30_Y16_N11
\BancoRegistradores|v0|04\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|29|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|123~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|v0|04~regout\);

-- Location: LCFF_X30_Y22_N1
\BancoRegistradores|a2|04\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|29|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|128~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a2|04~regout\);

-- Location: LCFF_X31_Y23_N17
\BancoRegistradores|a1|04\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|29|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|124~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a1|04~regout\);

-- Location: LCFF_X30_Y22_N19
\BancoRegistradores|a0|04\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|29|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|125~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a0|04~regout\);

-- Location: LCCOMB_X30_Y22_N18
\BancoRegistradores|115|20|18|29|5~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|29|5~12_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|a1|04~regout\) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (((\BancoRegistradores|a0|04~regout\ & !\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \BancoRegistradores|a1|04~regout\,
	datac => \BancoRegistradores|a0|04~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	combout => \BancoRegistradores|115|20|18|29|5~12_combout\);

-- Location: LCCOMB_X30_Y22_N0
\BancoRegistradores|115|20|18|29|5~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|29|5~13_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|115|20|18|29|5~12_combout\ & (\BancoRegistradores|a3|04~regout\)) # 
-- (!\BancoRegistradores|115|20|18|29|5~12_combout\ & ((\BancoRegistradores|a2|04~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\BancoRegistradores|115|20|18|29|5~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|a3|04~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|a2|04~regout\,
	datad => \BancoRegistradores|115|20|18|29|5~12_combout\,
	combout => \BancoRegistradores|115|20|18|29|5~13_combout\);

-- Location: LCCOMB_X30_Y16_N6
\BancoRegistradores|115|20|18|29|5~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|29|5~14_combout\ = (\BancoRegistradores|115|20|18|26|5~3_combout\ & (((\BancoRegistradores|115|20|18|26|5~2_combout\) # (\BancoRegistradores|115|20|18|29|5~13_combout\)))) # (!\BancoRegistradores|115|20|18|26|5~3_combout\ & 
-- (\BancoRegistradores|115|18|28|23|18|29|18~combout\ & (!\BancoRegistradores|115|20|18|26|5~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|18|28|23|18|29|18~combout\,
	datab => \BancoRegistradores|115|20|18|26|5~3_combout\,
	datac => \BancoRegistradores|115|20|18|26|5~2_combout\,
	datad => \BancoRegistradores|115|20|18|29|5~13_combout\,
	combout => \BancoRegistradores|115|20|18|29|5~14_combout\);

-- Location: LCCOMB_X30_Y16_N10
\BancoRegistradores|115|20|18|29|5~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|29|5~15_combout\ = (\BancoRegistradores|115|20|18|26|5~2_combout\ & ((\BancoRegistradores|115|20|18|29|5~14_combout\ & (\BancoRegistradores|v1|04~regout\)) # (!\BancoRegistradores|115|20|18|29|5~14_combout\ & 
-- ((\BancoRegistradores|v0|04~regout\))))) # (!\BancoRegistradores|115|20|18|26|5~2_combout\ & (((\BancoRegistradores|115|20|18|29|5~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|v1|04~regout\,
	datab => \BancoRegistradores|115|20|18|26|5~2_combout\,
	datac => \BancoRegistradores|v0|04~regout\,
	datad => \BancoRegistradores|115|20|18|29|5~14_combout\,
	combout => \BancoRegistradores|115|20|18|29|5~15_combout\);

-- Location: LCCOMB_X31_Y19_N10
\BancoRegistradores|115|20|18|29|5~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|29|5~16_combout\ = (\BancoRegistradores|115|20|18|26|5~0_combout\ & (\BancoRegistradores|115|20|18|26|5~1_combout\)) # (!\BancoRegistradores|115|20|18|26|5~0_combout\ & ((\BancoRegistradores|115|20|18|26|5~1_combout\ & 
-- (\BancoRegistradores|115|20|18|29|5~11_combout\)) # (!\BancoRegistradores|115|20|18|26|5~1_combout\ & ((\BancoRegistradores|115|20|18|29|5~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|18|26|5~0_combout\,
	datab => \BancoRegistradores|115|20|18|26|5~1_combout\,
	datac => \BancoRegistradores|115|20|18|29|5~11_combout\,
	datad => \BancoRegistradores|115|20|18|29|5~15_combout\,
	combout => \BancoRegistradores|115|20|18|29|5~16_combout\);

-- Location: LCCOMB_X31_Y19_N28
\BancoRegistradores|115|20|18|29|5~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|29|5~19_combout\ = (\BancoRegistradores|115|20|18|26|5~0_combout\ & ((\BancoRegistradores|115|20|18|29|5~16_combout\ & (\BancoRegistradores|115|20|18|29|5~18_combout\)) # (!\BancoRegistradores|115|20|18|29|5~16_combout\ & 
-- ((\BancoRegistradores|115|20|18|29|5~1_combout\))))) # (!\BancoRegistradores|115|20|18|26|5~0_combout\ & (((\BancoRegistradores|115|20|18|29|5~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|18|26|5~0_combout\,
	datab => \BancoRegistradores|115|20|18|29|5~18_combout\,
	datac => \BancoRegistradores|115|20|18|29|5~1_combout\,
	datad => \BancoRegistradores|115|20|18|29|5~16_combout\,
	combout => \BancoRegistradores|115|20|18|29|5~19_combout\);

-- Location: LCCOMB_X31_Y19_N26
\ULA|91|50\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|91|50~combout\ = \135|73~combout\ $ (((\inst2|108~3_combout\ & (\23|155~combout\)) # (!\inst2|108~3_combout\ & ((\BancoRegistradores|115|20|18|29|5~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \23|155~combout\,
	datab => \135|73~combout\,
	datac => \inst2|108~3_combout\,
	datad => \BancoRegistradores|115|20|18|29|5~19_combout\,
	combout => \ULA|91|50~combout\);

-- Location: LCCOMB_X29_Y14_N2
\BancoRegistradores|78|19|32|25|18|29|5~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|18|29|5~7_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\BancoRegistradores|s7|04~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|s3|04~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datac => \BancoRegistradores|s7|04~regout\,
	datad => \BancoRegistradores|s3|04~regout\,
	combout => \BancoRegistradores|78|19|32|25|18|29|5~7_combout\);

-- Location: LCCOMB_X32_Y14_N22
\BancoRegistradores|78|19|32|25|18|29|5~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|18|29|5~8_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|78|19|32|25|18|29|5~7_combout\ & ((\BancoRegistradores|ra|04~regout\))) # 
-- (!\BancoRegistradores|78|19|32|25|18|29|5~7_combout\ & (\BancoRegistradores|k1|04~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((\BancoRegistradores|78|19|32|25|18|29|5~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|k1|04~regout\,
	datab => \BancoRegistradores|ra|04~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datad => \BancoRegistradores|78|19|32|25|18|29|5~7_combout\,
	combout => \BancoRegistradores|78|19|32|25|18|29|5~8_combout\);

-- Location: LCCOMB_X31_Y15_N16
\BancoRegistradores|s5|04~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|s5|04~feeder_combout\ = \33|18|29|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|18|29|5~0_combout\,
	combout => \BancoRegistradores|s5|04~feeder_combout\);

-- Location: LCFF_X31_Y15_N17
\BancoRegistradores|s5|04\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|s5|04~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|148~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s5|04~regout\);

-- Location: LCFF_X30_Y14_N11
\BancoRegistradores|s1|04\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|29|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|151~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s1|04~regout\);

-- Location: LCCOMB_X31_Y14_N26
\BancoRegistradores|78|19|32|25|18|29|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|18|29|5~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23)) # ((\BancoRegistradores|t9|04~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|s1|04~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datac => \BancoRegistradores|t9|04~regout\,
	datad => \BancoRegistradores|s1|04~regout\,
	combout => \BancoRegistradores|78|19|32|25|18|29|5~0_combout\);

-- Location: LCCOMB_X31_Y15_N4
\BancoRegistradores|78|19|32|25|18|29|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|18|29|5~1_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|78|19|32|25|18|29|5~0_combout\ & (\BancoRegistradores|sp|04~regout\)) # 
-- (!\BancoRegistradores|78|19|32|25|18|29|5~0_combout\ & ((\BancoRegistradores|s5|04~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (((\BancoRegistradores|78|19|32|25|18|29|5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \BancoRegistradores|sp|04~regout\,
	datac => \BancoRegistradores|s5|04~regout\,
	datad => \BancoRegistradores|78|19|32|25|18|29|5~0_combout\,
	combout => \BancoRegistradores|78|19|32|25|18|29|5~1_combout\);

-- Location: LCFF_X35_Y18_N11
\BancoRegistradores|k0|04\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|29|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|144~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|k0|04~regout\);

-- Location: LCFF_X33_Y18_N1
\BancoRegistradores|s6|04\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|29|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|146~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s6|04~regout\);

-- Location: LCFF_X33_Y18_N3
\BancoRegistradores|s2|04\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|29|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|152~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s2|04~regout\);

-- Location: LCCOMB_X33_Y18_N0
\BancoRegistradores|78|19|32|25|18|29|5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|18|29|5~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\BancoRegistradores|s6|04~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|s2|04~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datac => \BancoRegistradores|s6|04~regout\,
	datad => \BancoRegistradores|s2|04~regout\,
	combout => \BancoRegistradores|78|19|32|25|18|29|5~2_combout\);

-- Location: LCCOMB_X34_Y19_N14
\BancoRegistradores|78|19|32|25|18|29|5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|18|29|5~3_combout\ = (\BancoRegistradores|78|19|32|25|18|29|5~2_combout\ & ((\BancoRegistradores|fp|04~regout\) # ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\BancoRegistradores|78|19|32|25|18|29|5~2_combout\ & (((\BancoRegistradores|k0|04~regout\ & \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|fp|04~regout\,
	datab => \BancoRegistradores|k0|04~regout\,
	datac => \BancoRegistradores|78|19|32|25|18|29|5~2_combout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	combout => \BancoRegistradores|78|19|32|25|18|29|5~3_combout\);

-- Location: LCFF_X34_Y19_N25
\BancoRegistradores|s4|04\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|29|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|149~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s4|04~regout\);

-- Location: LCCOMB_X31_Y16_N8
\BancoRegistradores|s0|04~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|s0|04~feeder_combout\ = \33|18|29|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|18|29|5~0_combout\,
	combout => \BancoRegistradores|s0|04~feeder_combout\);

-- Location: LCFF_X31_Y16_N9
\BancoRegistradores|s0|04\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|s0|04~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|153~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s0|04~regout\);

-- Location: LCCOMB_X32_Y18_N2
\BancoRegistradores|78|19|32|25|18|29|5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|18|29|5~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|t8|04~regout\) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((\BancoRegistradores|s0|04~regout\ & !\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t8|04~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|s0|04~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	combout => \BancoRegistradores|78|19|32|25|18|29|5~4_combout\);

-- Location: LCCOMB_X31_Y16_N10
\BancoRegistradores|gp|04~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|gp|04~feeder_combout\ = \33|18|29|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|18|29|5~0_combout\,
	combout => \BancoRegistradores|gp|04~feeder_combout\);

-- Location: LCCOMB_X23_Y18_N28
\BancoRegistradores|142~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|142~1_combout\ = (\BancoRegistradores|117|163|129~1_combout\ & (\BancoRegistradores|142~0_combout\ & \inst2|117~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|117|163|129~1_combout\,
	datac => \BancoRegistradores|142~0_combout\,
	datad => \inst2|117~0_combout\,
	combout => \BancoRegistradores|142~1_combout\);

-- Location: LCFF_X31_Y16_N11
\BancoRegistradores|gp|04\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|gp|04~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|142~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|gp|04~regout\);

-- Location: LCCOMB_X34_Y19_N2
\BancoRegistradores|78|19|32|25|18|29|5~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|18|29|5~5_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|78|19|32|25|18|29|5~4_combout\ & ((\BancoRegistradores|gp|04~regout\))) # 
-- (!\BancoRegistradores|78|19|32|25|18|29|5~4_combout\ & (\BancoRegistradores|s4|04~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (((\BancoRegistradores|78|19|32|25|18|29|5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \BancoRegistradores|s4|04~regout\,
	datac => \BancoRegistradores|78|19|32|25|18|29|5~4_combout\,
	datad => \BancoRegistradores|gp|04~regout\,
	combout => \BancoRegistradores|78|19|32|25|18|29|5~5_combout\);

-- Location: LCCOMB_X34_Y19_N12
\BancoRegistradores|78|19|32|25|18|29|5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|18|29|5~6_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\BancoRegistradores|78|19|32|25|18|29|5~3_combout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|78|19|32|25|18|29|5~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \BancoRegistradores|78|19|32|25|18|29|5~3_combout\,
	datad => \BancoRegistradores|78|19|32|25|18|29|5~5_combout\,
	combout => \BancoRegistradores|78|19|32|25|18|29|5~6_combout\);

-- Location: LCCOMB_X34_Y19_N18
\BancoRegistradores|78|19|32|25|18|29|5~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|18|29|5~9_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|78|19|32|25|18|29|5~6_combout\ & (\BancoRegistradores|78|19|32|25|18|29|5~8_combout\)) # 
-- (!\BancoRegistradores|78|19|32|25|18|29|5~6_combout\ & ((\BancoRegistradores|78|19|32|25|18|29|5~1_combout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (((\BancoRegistradores|78|19|32|25|18|29|5~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \BancoRegistradores|78|19|32|25|18|29|5~8_combout\,
	datac => \BancoRegistradores|78|19|32|25|18|29|5~1_combout\,
	datad => \BancoRegistradores|78|19|32|25|18|29|5~6_combout\,
	combout => \BancoRegistradores|78|19|32|25|18|29|5~9_combout\);

-- Location: LCCOMB_X30_Y19_N10
\BancoRegistradores|78|20|18|29|5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|18|29|5~2_combout\ = (\BancoRegistradores|78|20|18|29|6~1_combout\) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25) & \BancoRegistradores|78|19|32|25|18|29|5~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|20|18|29|6~1_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25),
	datad => \BancoRegistradores|78|19|32|25|18|29|5~9_combout\,
	combout => \BancoRegistradores|78|20|18|29|5~2_combout\);

-- Location: LCCOMB_X30_Y14_N16
\BancoRegistradores|78|19|32|25|18|25|5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|18|25|5~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|s3|03~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\BancoRegistradores|s1|03~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \BancoRegistradores|s1|03~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datad => \BancoRegistradores|s3|03~regout\,
	combout => \BancoRegistradores|78|19|32|25|18|25|5~2_combout\);

-- Location: LCCOMB_X31_Y14_N14
\BancoRegistradores|78|19|32|25|18|25|5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|18|25|5~3_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|78|19|32|25|18|25|5~2_combout\ & (\BancoRegistradores|k1|03~regout\)) # 
-- (!\BancoRegistradores|78|19|32|25|18|25|5~2_combout\ & ((\BancoRegistradores|t9|03~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((\BancoRegistradores|78|19|32|25|18|25|5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \BancoRegistradores|k1|03~regout\,
	datac => \BancoRegistradores|t9|03~regout\,
	datad => \BancoRegistradores|78|19|32|25|18|25|5~2_combout\,
	combout => \BancoRegistradores|78|19|32|25|18|25|5~3_combout\);

-- Location: LCCOMB_X33_Y18_N18
\BancoRegistradores|78|19|32|25|18|25|5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|18|25|5~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24)) # ((\BancoRegistradores|s2|03~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|s0|03~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|s2|03~regout\,
	datad => \BancoRegistradores|s0|03~regout\,
	combout => \BancoRegistradores|78|19|32|25|18|25|5~4_combout\);

-- Location: LCCOMB_X32_Y18_N30
\BancoRegistradores|78|19|32|25|18|25|5~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|18|25|5~5_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|78|19|32|25|18|25|5~4_combout\ & ((\BancoRegistradores|k0|03~regout\))) # 
-- (!\BancoRegistradores|78|19|32|25|18|25|5~4_combout\ & (\BancoRegistradores|t8|03~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((\BancoRegistradores|78|19|32|25|18|25|5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t8|03~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|k0|03~regout\,
	datad => \BancoRegistradores|78|19|32|25|18|25|5~4_combout\,
	combout => \BancoRegistradores|78|19|32|25|18|25|5~5_combout\);

-- Location: LCCOMB_X31_Y18_N28
\BancoRegistradores|78|19|32|25|18|25|5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|18|25|5~6_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\BancoRegistradores|78|19|32|25|18|25|5~3_combout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|78|19|32|25|18|25|5~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datac => \BancoRegistradores|78|19|32|25|18|25|5~3_combout\,
	datad => \BancoRegistradores|78|19|32|25|18|25|5~5_combout\,
	combout => \BancoRegistradores|78|19|32|25|18|25|5~6_combout\);

-- Location: LCFF_X29_Y14_N7
\BancoRegistradores|ra|03\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|25|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|139~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|ra|03~regout\);

-- Location: LCCOMB_X30_Y14_N30
\BancoRegistradores|78|19|32|25|18|25|5~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|18|25|5~7_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|s7|03~regout\) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\BancoRegistradores|s5|03~regout\ & !\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|s7|03~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \BancoRegistradores|s5|03~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	combout => \BancoRegistradores|78|19|32|25|18|25|5~7_combout\);

-- Location: LCCOMB_X30_Y14_N20
\BancoRegistradores|78|19|32|25|18|25|5~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|18|25|5~8_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|78|19|32|25|18|25|5~7_combout\ & ((\BancoRegistradores|ra|03~regout\))) # 
-- (!\BancoRegistradores|78|19|32|25|18|25|5~7_combout\ & (\BancoRegistradores|sp|03~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((\BancoRegistradores|78|19|32|25|18|25|5~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \BancoRegistradores|sp|03~regout\,
	datac => \BancoRegistradores|ra|03~regout\,
	datad => \BancoRegistradores|78|19|32|25|18|25|5~7_combout\,
	combout => \BancoRegistradores|78|19|32|25|18|25|5~8_combout\);

-- Location: LCFF_X31_Y16_N25
\BancoRegistradores|gp|03\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|25|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|142~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|gp|03~regout\);

-- Location: LCCOMB_X27_Y16_N30
\BancoRegistradores|138~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|138~1_combout\ = (\BancoRegistradores|138~0_combout\ & \BancoRegistradores|117|163|129~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BancoRegistradores|138~0_combout\,
	datad => \BancoRegistradores|117|163|129~1_combout\,
	combout => \BancoRegistradores|138~1_combout\);

-- Location: LCFF_X34_Y18_N25
\BancoRegistradores|fp|03\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|25|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|138~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|fp|03~regout\);

-- Location: LCCOMB_X30_Y20_N6
\BancoRegistradores|78|19|32|25|18|25|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|18|25|5~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|s6|03~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\BancoRegistradores|s4|03~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \BancoRegistradores|s4|03~regout\,
	datad => \BancoRegistradores|s6|03~regout\,
	combout => \BancoRegistradores|78|19|32|25|18|25|5~0_combout\);

-- Location: LCCOMB_X34_Y18_N24
\BancoRegistradores|78|19|32|25|18|25|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|18|25|5~1_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|78|19|32|25|18|25|5~0_combout\ & ((\BancoRegistradores|fp|03~regout\))) # 
-- (!\BancoRegistradores|78|19|32|25|18|25|5~0_combout\ & (\BancoRegistradores|gp|03~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((\BancoRegistradores|78|19|32|25|18|25|5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \BancoRegistradores|gp|03~regout\,
	datac => \BancoRegistradores|fp|03~regout\,
	datad => \BancoRegistradores|78|19|32|25|18|25|5~0_combout\,
	combout => \BancoRegistradores|78|19|32|25|18|25|5~1_combout\);

-- Location: LCCOMB_X31_Y18_N6
\BancoRegistradores|78|19|32|25|18|25|5~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|18|25|5~9_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|78|19|32|25|18|25|5~6_combout\ & (\BancoRegistradores|78|19|32|25|18|25|5~8_combout\)) # 
-- (!\BancoRegistradores|78|19|32|25|18|25|5~6_combout\ & ((\BancoRegistradores|78|19|32|25|18|25|5~1_combout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\BancoRegistradores|78|19|32|25|18|25|5~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \BancoRegistradores|78|19|32|25|18|25|5~6_combout\,
	datac => \BancoRegistradores|78|19|32|25|18|25|5~8_combout\,
	datad => \BancoRegistradores|78|19|32|25|18|25|5~1_combout\,
	combout => \BancoRegistradores|78|19|32|25|18|25|5~9_combout\);

-- Location: LCCOMB_X31_Y18_N8
\BancoRegistradores|78|20|18|25|18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|18|25|18~combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25) & \BancoRegistradores|78|19|32|25|18|25|5~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25),
	datad => \BancoRegistradores|78|19|32|25|18|25|5~9_combout\,
	combout => \BancoRegistradores|78|20|18|25|18~combout\);

-- Location: LCFF_X30_Y17_N1
\BancoRegistradores|gp|02\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|24|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|142~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|gp|02~regout\);

-- Location: LCFF_X34_Y18_N11
\BancoRegistradores|fp|02\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|24|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|138~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|fp|02~regout\);

-- Location: LCFF_X30_Y17_N19
\BancoRegistradores|t8|02\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|24|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|145~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t8|02~regout\);

-- Location: LCFF_X34_Y18_N21
\BancoRegistradores|k0|02\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|24|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|144~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|k0|02~regout\);

-- Location: LCCOMB_X30_Y17_N12
\BancoRegistradores|78|19|32|25|18|24|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|18|24|5~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|k0|02~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\BancoRegistradores|t8|02~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \BancoRegistradores|t8|02~regout\,
	datac => \BancoRegistradores|k0|02~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	combout => \BancoRegistradores|78|19|32|25|18|24|5~0_combout\);

-- Location: LCCOMB_X30_Y17_N14
\BancoRegistradores|78|19|32|25|18|24|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|18|24|5~1_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|78|19|32|25|18|24|5~0_combout\ & ((\BancoRegistradores|fp|02~regout\))) # 
-- (!\BancoRegistradores|78|19|32|25|18|24|5~0_combout\ & (\BancoRegistradores|gp|02~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (((\BancoRegistradores|78|19|32|25|18|24|5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \BancoRegistradores|gp|02~regout\,
	datac => \BancoRegistradores|fp|02~regout\,
	datad => \BancoRegistradores|78|19|32|25|18|24|5~0_combout\,
	combout => \BancoRegistradores|78|19|32|25|18|24|5~1_combout\);

-- Location: LCCOMB_X29_Y14_N8
\BancoRegistradores|s7|02~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|s7|02~feeder_combout\ = \33|18|24|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|18|24|5~0_combout\,
	combout => \BancoRegistradores|s7|02~feeder_combout\);

-- Location: LCFF_X29_Y14_N9
\BancoRegistradores|s7|02\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|s7|02~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|147~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s7|02~regout\);

-- Location: LCFF_X28_Y15_N17
\BancoRegistradores|s1|02\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|24|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|151~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s1|02~regout\);

-- Location: LCFF_X28_Y14_N3
\BancoRegistradores|s3|02\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|24|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|150~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s3|02~regout\);

-- Location: LCCOMB_X29_Y14_N30
\BancoRegistradores|78|19|32|25|18|24|5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|18|24|5~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23)) # ((\BancoRegistradores|s3|02~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\BancoRegistradores|s1|02~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datac => \BancoRegistradores|s1|02~regout\,
	datad => \BancoRegistradores|s3|02~regout\,
	combout => \BancoRegistradores|78|19|32|25|18|24|5~2_combout\);

-- Location: LCCOMB_X29_Y14_N22
\BancoRegistradores|78|19|32|25|18|24|5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|18|24|5~3_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|78|19|32|25|18|24|5~2_combout\ & ((\BancoRegistradores|s7|02~regout\))) # 
-- (!\BancoRegistradores|78|19|32|25|18|24|5~2_combout\ & (\BancoRegistradores|s5|02~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (((\BancoRegistradores|78|19|32|25|18|24|5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|s5|02~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datac => \BancoRegistradores|s7|02~regout\,
	datad => \BancoRegistradores|78|19|32|25|18|24|5~2_combout\,
	combout => \BancoRegistradores|78|19|32|25|18|24|5~3_combout\);

-- Location: LCFF_X27_Y18_N17
\BancoRegistradores|s0|02\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|24|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|153~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s0|02~regout\);

-- Location: LCFF_X33_Y18_N21
\BancoRegistradores|s2|02\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|24|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|152~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s2|02~regout\);

-- Location: LCCOMB_X30_Y17_N28
\BancoRegistradores|78|19|32|25|18|24|5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|18|24|5~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|s2|02~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\BancoRegistradores|s0|02~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \BancoRegistradores|s0|02~regout\,
	datad => \BancoRegistradores|s2|02~regout\,
	combout => \BancoRegistradores|78|19|32|25|18|24|5~4_combout\);

-- Location: LCFF_X33_Y18_N23
\BancoRegistradores|s6|02\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|24|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|146~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s6|02~regout\);

-- Location: LCFF_X27_Y18_N27
\BancoRegistradores|s4|02\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|24|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|149~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s4|02~regout\);

-- Location: LCCOMB_X30_Y17_N22
\BancoRegistradores|78|19|32|25|18|24|5~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|18|24|5~5_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|78|19|32|25|18|24|5~4_combout\ & (\BancoRegistradores|s6|02~regout\)) # 
-- (!\BancoRegistradores|78|19|32|25|18|24|5~4_combout\ & ((\BancoRegistradores|s4|02~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\BancoRegistradores|78|19|32|25|18|24|5~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \BancoRegistradores|78|19|32|25|18|24|5~4_combout\,
	datac => \BancoRegistradores|s6|02~regout\,
	datad => \BancoRegistradores|s4|02~regout\,
	combout => \BancoRegistradores|78|19|32|25|18|24|5~5_combout\);

-- Location: LCCOMB_X30_Y17_N16
\BancoRegistradores|78|19|32|25|18|24|5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|18|24|5~6_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\BancoRegistradores|78|19|32|25|18|24|5~3_combout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|78|19|32|25|18|24|5~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datac => \BancoRegistradores|78|19|32|25|18|24|5~3_combout\,
	datad => \BancoRegistradores|78|19|32|25|18|24|5~5_combout\,
	combout => \BancoRegistradores|78|19|32|25|18|24|5~6_combout\);

-- Location: LCFF_X29_Y15_N17
\BancoRegistradores|t9|02\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|24|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|143~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t9|02~regout\);

-- Location: LCFF_X28_Y14_N5
\BancoRegistradores|k1|02\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|24|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|141~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|k1|02~regout\);

-- Location: LCCOMB_X29_Y15_N16
\BancoRegistradores|78|19|32|25|18|24|5~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|18|24|5~7_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23)) # ((\BancoRegistradores|k1|02~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\BancoRegistradores|t9|02~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datac => \BancoRegistradores|t9|02~regout\,
	datad => \BancoRegistradores|k1|02~regout\,
	combout => \BancoRegistradores|78|19|32|25|18|24|5~7_combout\);

-- Location: LCCOMB_X29_Y14_N28
\BancoRegistradores|ra|02~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|ra|02~feeder_combout\ = \33|18|24|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|18|24|5~0_combout\,
	combout => \BancoRegistradores|ra|02~feeder_combout\);

-- Location: LCFF_X29_Y14_N29
\BancoRegistradores|ra|02\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|ra|02~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|139~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|ra|02~regout\);

-- Location: LCCOMB_X29_Y14_N26
\BancoRegistradores|78|19|32|25|18|24|5~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|18|24|5~8_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|78|19|32|25|18|24|5~7_combout\ & ((\BancoRegistradores|ra|02~regout\))) # 
-- (!\BancoRegistradores|78|19|32|25|18|24|5~7_combout\ & (\BancoRegistradores|sp|02~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (((\BancoRegistradores|78|19|32|25|18|24|5~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|sp|02~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datac => \BancoRegistradores|78|19|32|25|18|24|5~7_combout\,
	datad => \BancoRegistradores|ra|02~regout\,
	combout => \BancoRegistradores|78|19|32|25|18|24|5~8_combout\);

-- Location: LCCOMB_X30_Y17_N2
\BancoRegistradores|78|19|32|25|18|24|5~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|18|24|5~9_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|78|19|32|25|18|24|5~6_combout\ & ((\BancoRegistradores|78|19|32|25|18|24|5~8_combout\))) # 
-- (!\BancoRegistradores|78|19|32|25|18|24|5~6_combout\ & (\BancoRegistradores|78|19|32|25|18|24|5~1_combout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((\BancoRegistradores|78|19|32|25|18|24|5~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \BancoRegistradores|78|19|32|25|18|24|5~1_combout\,
	datac => \BancoRegistradores|78|19|32|25|18|24|5~6_combout\,
	datad => \BancoRegistradores|78|19|32|25|18|24|5~8_combout\,
	combout => \BancoRegistradores|78|19|32|25|18|24|5~9_combout\);

-- Location: LCCOMB_X30_Y18_N4
\BancoRegistradores|78|20|18|24|18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|18|24|18~combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25) & \BancoRegistradores|78|19|32|25|18|24|5~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25),
	datad => \BancoRegistradores|78|19|32|25|18|24|5~9_combout\,
	combout => \BancoRegistradores|78|20|18|24|18~combout\);

-- Location: LCFF_X28_Y17_N19
\BancoRegistradores|t1|02\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|24|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|136~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t1|02~regout\);

-- Location: LCFF_X29_Y17_N27
\BancoRegistradores|t0|02\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|24|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|137~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t0|02~regout\);

-- Location: LCFF_X29_Y17_N29
\BancoRegistradores|t2|02\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|24|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|135~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t2|02~regout\);

-- Location: LCCOMB_X28_Y17_N26
\BancoRegistradores|115|20|18|24|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|24|5~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16)) # ((\BancoRegistradores|t2|02~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\BancoRegistradores|t0|02~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \BancoRegistradores|t0|02~regout\,
	datad => \BancoRegistradores|t2|02~regout\,
	combout => \BancoRegistradores|115|20|18|24|5~0_combout\);

-- Location: LCCOMB_X28_Y17_N18
\BancoRegistradores|115|20|18|24|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|24|5~1_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|115|20|18|24|5~0_combout\ & (\BancoRegistradores|t3|02~regout\)) # 
-- (!\BancoRegistradores|115|20|18|24|5~0_combout\ & ((\BancoRegistradores|t1|02~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (((\BancoRegistradores|115|20|18|24|5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t3|02~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \BancoRegistradores|t1|02~regout\,
	datad => \BancoRegistradores|115|20|18|24|5~0_combout\,
	combout => \BancoRegistradores|115|20|18|24|5~1_combout\);

-- Location: LCFF_X25_Y18_N11
\BancoRegistradores|t7|02\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|24|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|130~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t7|02~regout\);

-- Location: LCFF_X25_Y19_N29
\BancoRegistradores|t5|02\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|24|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|132~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t5|02~regout\);

-- Location: LCCOMB_X24_Y18_N10
\BancoRegistradores|t4|02~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|t4|02~feeder_combout\ = \33|18|24|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|18|24|5~0_combout\,
	combout => \BancoRegistradores|t4|02~feeder_combout\);

-- Location: LCFF_X24_Y18_N11
\BancoRegistradores|t4|02\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|t4|02~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|134~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t4|02~regout\);

-- Location: LCCOMB_X25_Y19_N30
\BancoRegistradores|115|20|18|24|5~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|24|5~17_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|t5|02~regout\) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & \BancoRegistradores|t4|02~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \BancoRegistradores|t5|02~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datad => \BancoRegistradores|t4|02~regout\,
	combout => \BancoRegistradores|115|20|18|24|5~17_combout\);

-- Location: LCCOMB_X24_Y19_N22
\BancoRegistradores|115|20|18|24|5~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|24|5~18_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|115|20|18|24|5~17_combout\ & ((\BancoRegistradores|t7|02~regout\))) # 
-- (!\BancoRegistradores|115|20|18|24|5~17_combout\ & (\BancoRegistradores|t6|02~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\BancoRegistradores|115|20|18|24|5~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t6|02~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|t7|02~regout\,
	datad => \BancoRegistradores|115|20|18|24|5~17_combout\,
	combout => \BancoRegistradores|115|20|18|24|5~18_combout\);

-- Location: LCFF_X28_Y15_N27
\BancoRegistradores|sp|02\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|24|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|140~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|sp|02~regout\);

-- Location: LCFF_X29_Y15_N11
\BancoRegistradores|s5|02\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|24|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|148~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s5|02~regout\);

-- Location: LCCOMB_X28_Y15_N12
\BancoRegistradores|115|20|18|24|5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|24|5~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\BancoRegistradores|t9|02~regout\) # (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\BancoRegistradores|s1|02~regout\ & ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|s1|02~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|t9|02~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	combout => \BancoRegistradores|115|20|18|24|5~4_combout\);

-- Location: LCCOMB_X28_Y15_N6
\BancoRegistradores|115|20|18|24|5~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|24|5~5_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|115|20|18|24|5~4_combout\ & (\BancoRegistradores|sp|02~regout\)) # 
-- (!\BancoRegistradores|115|20|18|24|5~4_combout\ & ((\BancoRegistradores|s5|02~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\BancoRegistradores|115|20|18|24|5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \BancoRegistradores|sp|02~regout\,
	datac => \BancoRegistradores|s5|02~regout\,
	datad => \BancoRegistradores|115|20|18|24|5~4_combout\,
	combout => \BancoRegistradores|115|20|18|24|5~5_combout\);

-- Location: LCCOMB_X27_Y18_N4
\BancoRegistradores|115|20|18|24|5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|24|5~6_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18)) # (\BancoRegistradores|t8|02~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\BancoRegistradores|s0|02~regout\ & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|s0|02~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datad => \BancoRegistradores|t8|02~regout\,
	combout => \BancoRegistradores|115|20|18|24|5~6_combout\);

-- Location: LCCOMB_X27_Y18_N10
\BancoRegistradores|115|20|18|24|5~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|24|5~7_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|115|20|18|24|5~6_combout\ & ((\BancoRegistradores|gp|02~regout\))) # 
-- (!\BancoRegistradores|115|20|18|24|5~6_combout\ & (\BancoRegistradores|s4|02~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\BancoRegistradores|115|20|18|24|5~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \BancoRegistradores|s4|02~regout\,
	datac => \BancoRegistradores|115|20|18|24|5~6_combout\,
	datad => \BancoRegistradores|gp|02~regout\,
	combout => \BancoRegistradores|115|20|18|24|5~7_combout\);

-- Location: LCCOMB_X27_Y18_N24
\BancoRegistradores|115|20|18|24|5~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|24|5~8_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\BancoRegistradores|115|20|18|24|5~5_combout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|115|20|18|24|5~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \BancoRegistradores|115|20|18|24|5~5_combout\,
	datad => \BancoRegistradores|115|20|18|24|5~7_combout\,
	combout => \BancoRegistradores|115|20|18|24|5~8_combout\);

-- Location: LCCOMB_X33_Y18_N22
\BancoRegistradores|115|20|18|24|5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|24|5~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\BancoRegistradores|s6|02~regout\) # (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (\BancoRegistradores|s2|02~regout\ & ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|s2|02~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datac => \BancoRegistradores|s6|02~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	combout => \BancoRegistradores|115|20|18|24|5~2_combout\);

-- Location: LCCOMB_X34_Y18_N10
\BancoRegistradores|115|20|18|24|5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|24|5~3_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|115|20|18|24|5~2_combout\ & ((\BancoRegistradores|fp|02~regout\))) # 
-- (!\BancoRegistradores|115|20|18|24|5~2_combout\ & (\BancoRegistradores|k0|02~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\BancoRegistradores|115|20|18|24|5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|k0|02~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|fp|02~regout\,
	datad => \BancoRegistradores|115|20|18|24|5~2_combout\,
	combout => \BancoRegistradores|115|20|18|24|5~3_combout\);

-- Location: LCCOMB_X27_Y18_N22
\BancoRegistradores|115|20|18|24|5~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|24|5~11_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|115|20|18|24|5~8_combout\ & (\BancoRegistradores|115|20|18|24|5~10_combout\)) # 
-- (!\BancoRegistradores|115|20|18|24|5~8_combout\ & ((\BancoRegistradores|115|20|18|24|5~3_combout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\BancoRegistradores|115|20|18|24|5~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|18|24|5~10_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|115|20|18|24|5~8_combout\,
	datad => \BancoRegistradores|115|20|18|24|5~3_combout\,
	combout => \BancoRegistradores|115|20|18|24|5~11_combout\);

-- Location: LCCOMB_X27_Y20_N16
\BancoRegistradores|115|20|18|26|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|26|5~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & !\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(20),
	combout => \BancoRegistradores|115|20|18|26|5~0_combout\);

-- Location: LCFF_X28_Y20_N27
\BancoRegistradores|v1|02\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|24|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|126~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|v1|02~regout\);

-- Location: LCCOMB_X28_Y18_N30
\BancoRegistradores|115|18|28|23|18|24|18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|18|28|23|18|24|18~combout\ = (\BancoRegistradores|at|02~regout\ & \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|at|02~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	combout => \BancoRegistradores|115|18|28|23|18|24|18~combout\);

-- Location: LCFF_X29_Y22_N7
\BancoRegistradores|a3|02\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|24|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|129~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a3|02~regout\);

-- Location: LCFF_X28_Y20_N21
\BancoRegistradores|a2|02\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|24|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|128~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a2|02~regout\);

-- Location: LCCOMB_X28_Y22_N28
\BancoRegistradores|a0|02~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|a0|02~feeder_combout\ = \33|18|24|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|18|24|5~0_combout\,
	combout => \BancoRegistradores|a0|02~feeder_combout\);

-- Location: LCFF_X28_Y22_N29
\BancoRegistradores|a0|02\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|a0|02~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|125~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a0|02~regout\);

-- Location: LCCOMB_X28_Y22_N14
\BancoRegistradores|a1|02~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|a1|02~feeder_combout\ = \33|18|24|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|18|24|5~0_combout\,
	combout => \BancoRegistradores|a1|02~feeder_combout\);

-- Location: LCFF_X28_Y22_N15
\BancoRegistradores|a1|02\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|a1|02~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|124~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a1|02~regout\);

-- Location: LCCOMB_X28_Y22_N22
\BancoRegistradores|115|20|18|24|5~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|24|5~12_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|a1|02~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\BancoRegistradores|a0|02~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \BancoRegistradores|a0|02~regout\,
	datac => \BancoRegistradores|a1|02~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	combout => \BancoRegistradores|115|20|18|24|5~12_combout\);

-- Location: LCCOMB_X28_Y20_N28
\BancoRegistradores|115|20|18|24|5~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|24|5~13_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|115|20|18|24|5~12_combout\ & (\BancoRegistradores|a3|02~regout\)) # 
-- (!\BancoRegistradores|115|20|18|24|5~12_combout\ & ((\BancoRegistradores|a2|02~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\BancoRegistradores|115|20|18|24|5~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \BancoRegistradores|a3|02~regout\,
	datac => \BancoRegistradores|a2|02~regout\,
	datad => \BancoRegistradores|115|20|18|24|5~12_combout\,
	combout => \BancoRegistradores|115|20|18|24|5~13_combout\);

-- Location: LCCOMB_X28_Y20_N10
\BancoRegistradores|115|20|18|24|5~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|24|5~14_combout\ = (\BancoRegistradores|115|20|18|26|5~3_combout\ & (((\BancoRegistradores|115|20|18|26|5~2_combout\) # (\BancoRegistradores|115|20|18|24|5~13_combout\)))) # (!\BancoRegistradores|115|20|18|26|5~3_combout\ & 
-- (\BancoRegistradores|115|18|28|23|18|24|18~combout\ & (!\BancoRegistradores|115|20|18|26|5~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|18|26|5~3_combout\,
	datab => \BancoRegistradores|115|18|28|23|18|24|18~combout\,
	datac => \BancoRegistradores|115|20|18|26|5~2_combout\,
	datad => \BancoRegistradores|115|20|18|24|5~13_combout\,
	combout => \BancoRegistradores|115|20|18|24|5~14_combout\);

-- Location: LCCOMB_X28_Y20_N24
\BancoRegistradores|115|20|18|24|5~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|24|5~15_combout\ = (\BancoRegistradores|115|20|18|26|5~2_combout\ & ((\BancoRegistradores|115|20|18|24|5~14_combout\ & (\BancoRegistradores|v1|02~regout\)) # (!\BancoRegistradores|115|20|18|24|5~14_combout\ & 
-- ((\BancoRegistradores|v0|02~regout\))))) # (!\BancoRegistradores|115|20|18|26|5~2_combout\ & (((\BancoRegistradores|115|20|18|24|5~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|18|26|5~2_combout\,
	datab => \BancoRegistradores|v1|02~regout\,
	datac => \BancoRegistradores|v0|02~regout\,
	datad => \BancoRegistradores|115|20|18|24|5~14_combout\,
	combout => \BancoRegistradores|115|20|18|24|5~15_combout\);

-- Location: LCCOMB_X27_Y18_N12
\BancoRegistradores|115|20|18|24|5~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|24|5~16_combout\ = (\BancoRegistradores|115|20|18|26|5~1_combout\ & ((\BancoRegistradores|115|20|18|24|5~11_combout\) # ((\BancoRegistradores|115|20|18|26|5~0_combout\)))) # (!\BancoRegistradores|115|20|18|26|5~1_combout\ & 
-- (((!\BancoRegistradores|115|20|18|26|5~0_combout\ & \BancoRegistradores|115|20|18|24|5~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|18|26|5~1_combout\,
	datab => \BancoRegistradores|115|20|18|24|5~11_combout\,
	datac => \BancoRegistradores|115|20|18|26|5~0_combout\,
	datad => \BancoRegistradores|115|20|18|24|5~15_combout\,
	combout => \BancoRegistradores|115|20|18|24|5~16_combout\);

-- Location: LCCOMB_X27_Y18_N2
\BancoRegistradores|115|20|18|24|5~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|24|5~19_combout\ = (\BancoRegistradores|115|20|18|26|5~0_combout\ & ((\BancoRegistradores|115|20|18|24|5~16_combout\ & ((\BancoRegistradores|115|20|18|24|5~18_combout\))) # (!\BancoRegistradores|115|20|18|24|5~16_combout\ & 
-- (\BancoRegistradores|115|20|18|24|5~1_combout\)))) # (!\BancoRegistradores|115|20|18|26|5~0_combout\ & (((\BancoRegistradores|115|20|18|24|5~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|18|26|5~0_combout\,
	datab => \BancoRegistradores|115|20|18|24|5~1_combout\,
	datac => \BancoRegistradores|115|20|18|24|5~18_combout\,
	datad => \BancoRegistradores|115|20|18|24|5~16_combout\,
	combout => \BancoRegistradores|115|20|18|24|5~19_combout\);

-- Location: LCCOMB_X27_Y18_N8
\ULA|78|50\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|78|50~combout\ = \135|73~combout\ $ (((\inst2|108~3_combout\ & (\23|153~combout\)) # (!\inst2|108~3_combout\ & ((\BancoRegistradores|115|20|18|24|5~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|108~3_combout\,
	datab => \135|73~combout\,
	datac => \23|153~combout\,
	datad => \BancoRegistradores|115|20|18|24|5~19_combout\,
	combout => \ULA|78|50~combout\);

-- Location: LCCOMB_X28_Y18_N0
\33|18|28|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \33|18|28|5~0_combout\ = (\inst2|61~combout\ & (\DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(5))) # (!\inst2|61~combout\ & ((\ULA|90|48|21|5~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(5),
	datab => \inst2|61~combout\,
	datad => \ULA|90|48|21|5~1_combout\,
	combout => \33|18|28|5~0_combout\);

-- Location: LCFF_X25_Y16_N9
\BancoRegistradores|t6|05\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|28|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|131~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t6|05~regout\);

-- Location: LCFF_X25_Y16_N23
\BancoRegistradores|t4|05\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|28|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|134~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t4|05~regout\);

-- Location: LCCOMB_X25_Y16_N22
\BancoRegistradores|78|18|32|25|18|28|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|18|28|5~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|t6|05~regout\) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\BancoRegistradores|t4|05~regout\ & !\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \BancoRegistradores|t6|05~regout\,
	datac => \BancoRegistradores|t4|05~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	combout => \BancoRegistradores|78|18|32|25|18|28|5~0_combout\);

-- Location: LCFF_X24_Y16_N29
\BancoRegistradores|t5|05\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|28|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|132~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t5|05~regout\);

-- Location: LCFF_X24_Y16_N19
\BancoRegistradores|t7|05\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|28|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|130~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t7|05~regout\);

-- Location: LCCOMB_X24_Y16_N28
\BancoRegistradores|78|18|32|25|18|28|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|18|28|5~1_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|78|18|32|25|18|28|5~0_combout\ & ((\BancoRegistradores|t7|05~regout\))) # 
-- (!\BancoRegistradores|78|18|32|25|18|28|5~0_combout\ & (\BancoRegistradores|t5|05~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\BancoRegistradores|78|18|32|25|18|28|5~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \BancoRegistradores|78|18|32|25|18|28|5~0_combout\,
	datac => \BancoRegistradores|t5|05~regout\,
	datad => \BancoRegistradores|t7|05~regout\,
	combout => \BancoRegistradores|78|18|32|25|18|28|5~1_combout\);

-- Location: LCFF_X28_Y17_N31
\BancoRegistradores|t3|05\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|28|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|133~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t3|05~regout\);

-- Location: LCFF_X29_Y17_N5
\BancoRegistradores|t2|05\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|28|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|135~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t2|05~regout\);

-- Location: LCFF_X29_Y17_N19
\BancoRegistradores|t0|05\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|28|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|137~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t0|05~regout\);

-- Location: LCFF_X28_Y17_N5
\BancoRegistradores|t1|05\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|28|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|136~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t1|05~regout\);

-- Location: LCCOMB_X28_Y17_N4
\BancoRegistradores|78|18|32|25|18|28|5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|18|28|5~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (((\BancoRegistradores|t1|05~regout\) # (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\BancoRegistradores|t0|05~regout\ & ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \BancoRegistradores|t0|05~regout\,
	datac => \BancoRegistradores|t1|05~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	combout => \BancoRegistradores|78|18|32|25|18|28|5~2_combout\);

-- Location: LCCOMB_X29_Y17_N4
\BancoRegistradores|78|18|32|25|18|28|5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|18|28|5~3_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|78|18|32|25|18|28|5~2_combout\ & (\BancoRegistradores|t3|05~regout\)) # 
-- (!\BancoRegistradores|78|18|32|25|18|28|5~2_combout\ & ((\BancoRegistradores|t2|05~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\BancoRegistradores|78|18|32|25|18|28|5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \BancoRegistradores|t3|05~regout\,
	datac => \BancoRegistradores|t2|05~regout\,
	datad => \BancoRegistradores|78|18|32|25|18|28|5~2_combout\,
	combout => \BancoRegistradores|78|18|32|25|18|28|5~3_combout\);

-- Location: LCCOMB_X29_Y16_N20
\BancoRegistradores|78|20|18|28|6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|18|28|6~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & 
-- (\BancoRegistradores|78|18|32|25|18|28|5~1_combout\)) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|78|18|32|25|18|28|5~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \BancoRegistradores|78|18|32|25|18|28|5~1_combout\,
	datac => \BancoRegistradores|78|18|32|25|18|28|5~3_combout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	combout => \BancoRegistradores|78|20|18|28|6~0_combout\);

-- Location: LCCOMB_X29_Y16_N8
\BancoRegistradores|v1|05~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|v1|05~feeder_combout\ = \33|18|28|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|18|28|5~0_combout\,
	combout => \BancoRegistradores|v1|05~feeder_combout\);

-- Location: LCFF_X29_Y16_N9
\BancoRegistradores|v1|05\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|v1|05~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|126~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|v1|05~regout\);

-- Location: LCFF_X28_Y21_N29
\BancoRegistradores|a2|05\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|28|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|128~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a2|05~regout\);

-- Location: LCFF_X28_Y23_N17
\BancoRegistradores|a3|05\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|28|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|129~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a3|05~regout\);

-- Location: LCFF_X28_Y21_N15
\BancoRegistradores|a0|05\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|28|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|125~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a0|05~regout\);

-- Location: LCCOMB_X29_Y16_N6
\BancoRegistradores|a1|05~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|a1|05~feeder_combout\ = \33|18|28|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|18|28|5~0_combout\,
	combout => \BancoRegistradores|a1|05~feeder_combout\);

-- Location: LCFF_X29_Y16_N7
\BancoRegistradores|a1|05\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|a1|05~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|124~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a1|05~regout\);

-- Location: LCCOMB_X28_Y21_N4
\BancoRegistradores|78|18|32|25|18|28|5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|18|28|5~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|a1|05~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\BancoRegistradores|a0|05~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \BancoRegistradores|a0|05~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datad => \BancoRegistradores|a1|05~regout\,
	combout => \BancoRegistradores|78|18|32|25|18|28|5~4_combout\);

-- Location: LCCOMB_X28_Y23_N6
\BancoRegistradores|78|18|32|25|18|28|5~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|18|28|5~5_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|78|18|32|25|18|28|5~4_combout\ & ((\BancoRegistradores|a3|05~regout\))) # 
-- (!\BancoRegistradores|78|18|32|25|18|28|5~4_combout\ & (\BancoRegistradores|a2|05~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\BancoRegistradores|78|18|32|25|18|28|5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \BancoRegistradores|a2|05~regout\,
	datac => \BancoRegistradores|a3|05~regout\,
	datad => \BancoRegistradores|78|18|32|25|18|28|5~4_combout\,
	combout => \BancoRegistradores|78|18|32|25|18|28|5~5_combout\);

-- Location: LCCOMB_X29_Y16_N18
\BancoRegistradores|78|18|32|25|18|28|5~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|18|28|5~7_combout\ = (\BancoRegistradores|78|18|32|25|18|28|5~6_combout\ & ((\BancoRegistradores|v1|05~regout\) # ((!\BancoRegistradores|78|20|21|26|5~1_combout\)))) # (!\BancoRegistradores|78|18|32|25|18|28|5~6_combout\ & 
-- (((\BancoRegistradores|78|18|32|25|18|28|5~5_combout\ & \BancoRegistradores|78|20|21|26|5~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|18|32|25|18|28|5~6_combout\,
	datab => \BancoRegistradores|v1|05~regout\,
	datac => \BancoRegistradores|78|18|32|25|18|28|5~5_combout\,
	datad => \BancoRegistradores|78|20|21|26|5~1_combout\,
	combout => \BancoRegistradores|78|18|32|25|18|28|5~7_combout\);

-- Location: LCCOMB_X29_Y16_N12
\BancoRegistradores|78|20|18|28|6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|18|28|6~1_combout\ = (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25) & ((\BancoRegistradores|78|20|18|28|6~0_combout\) # ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & 
-- \BancoRegistradores|78|18|32|25|18|28|5~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25),
	datac => \BancoRegistradores|78|20|18|28|6~0_combout\,
	datad => \BancoRegistradores|78|18|32|25|18|28|5~7_combout\,
	combout => \BancoRegistradores|78|20|18|28|6~1_combout\);

-- Location: LCCOMB_X29_Y19_N18
\BancoRegistradores|78|20|18|28|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|18|28|5~0_combout\ = (\BancoRegistradores|78|20|18|28|6~1_combout\) # ((\BancoRegistradores|78|19|32|25|18|28|5~9_combout\ & \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|19|32|25|18|28|5~9_combout\,
	datab => \BancoRegistradores|78|20|18|28|6~1_combout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25),
	combout => \BancoRegistradores|78|20|18|28|5~0_combout\);

-- Location: LCCOMB_X25_Y19_N28
\23|154\ : cycloneii_lcell_comb
-- Equation(s):
-- \23|154~combout\ = LCELL(\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(5),
	combout => \23|154~combout\);

-- Location: LCCOMB_X25_Y16_N8
\BancoRegistradores|115|20|18|28|5~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|28|5~17_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|t6|05~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\BancoRegistradores|t4|05~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \BancoRegistradores|t4|05~regout\,
	datac => \BancoRegistradores|t6|05~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	combout => \BancoRegistradores|115|20|18|28|5~17_combout\);

-- Location: LCCOMB_X24_Y16_N18
\BancoRegistradores|115|20|18|28|5~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|28|5~18_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|115|20|18|28|5~17_combout\ & (\BancoRegistradores|t7|05~regout\)) # 
-- (!\BancoRegistradores|115|20|18|28|5~17_combout\ & ((\BancoRegistradores|t5|05~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\BancoRegistradores|115|20|18|28|5~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \BancoRegistradores|115|20|18|28|5~17_combout\,
	datac => \BancoRegistradores|t7|05~regout\,
	datad => \BancoRegistradores|t5|05~regout\,
	combout => \BancoRegistradores|115|20|18|28|5~18_combout\);

-- Location: LCFF_X29_Y14_N19
\BancoRegistradores|s7|05\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|28|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|147~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s7|05~regout\);

-- Location: LCFF_X28_Y14_N25
\BancoRegistradores|s3|05\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|28|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|150~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s3|05~regout\);

-- Location: LCCOMB_X28_Y14_N24
\BancoRegistradores|115|20|18|28|5~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|28|5~7_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|s7|05~regout\) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\BancoRegistradores|s3|05~regout\ & !\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \BancoRegistradores|s7|05~regout\,
	datac => \BancoRegistradores|s3|05~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	combout => \BancoRegistradores|115|20|18|28|5~7_combout\);

-- Location: LCFF_X31_Y14_N19
\BancoRegistradores|k1|05\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|28|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|141~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|k1|05~regout\);

-- Location: LCFF_X27_Y14_N7
\BancoRegistradores|ra|05\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|28|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|139~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|ra|05~regout\);

-- Location: LCCOMB_X27_Y14_N8
\BancoRegistradores|115|20|18|28|5~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|28|5~8_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|115|20|18|28|5~7_combout\ & ((\BancoRegistradores|ra|05~regout\))) # 
-- (!\BancoRegistradores|115|20|18|28|5~7_combout\ & (\BancoRegistradores|k1|05~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\BancoRegistradores|115|20|18|28|5~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \BancoRegistradores|115|20|18|28|5~7_combout\,
	datac => \BancoRegistradores|k1|05~regout\,
	datad => \BancoRegistradores|ra|05~regout\,
	combout => \BancoRegistradores|115|20|18|28|5~8_combout\);

-- Location: LCFF_X29_Y15_N23
\BancoRegistradores|s5|05\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|28|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|148~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s5|05~regout\);

-- Location: LCFF_X31_Y14_N17
\BancoRegistradores|sp|05\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|28|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|140~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|sp|05~regout\);

-- Location: LCCOMB_X29_Y15_N22
\BancoRegistradores|115|20|18|28|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|28|5~1_combout\ = (\BancoRegistradores|115|20|18|28|5~0_combout\ & (((\BancoRegistradores|sp|05~regout\)) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18)))) # 
-- (!\BancoRegistradores|115|20|18|28|5~0_combout\ & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (\BancoRegistradores|s5|05~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|18|28|5~0_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datac => \BancoRegistradores|s5|05~regout\,
	datad => \BancoRegistradores|sp|05~regout\,
	combout => \BancoRegistradores|115|20|18|28|5~1_combout\);

-- Location: LCFF_X29_Y19_N19
\BancoRegistradores|s4|05\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|28|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|149~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s4|05~regout\);

-- Location: LCFF_X30_Y17_N25
\BancoRegistradores|gp|05\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|28|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|142~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|gp|05~regout\);

-- Location: LCFF_X30_Y25_N1
\BancoRegistradores|s0|05\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|28|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|153~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s0|05~regout\);

-- Location: LCFF_X30_Y17_N7
\BancoRegistradores|t8|05\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|28|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|145~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t8|05~regout\);

-- Location: LCCOMB_X30_Y25_N16
\BancoRegistradores|115|20|18|28|5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|28|5~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18)) # (\BancoRegistradores|t8|05~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\BancoRegistradores|s0|05~regout\ & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \BancoRegistradores|s0|05~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datad => \BancoRegistradores|t8|05~regout\,
	combout => \BancoRegistradores|115|20|18|28|5~4_combout\);

-- Location: LCCOMB_X30_Y17_N24
\BancoRegistradores|115|20|18|28|5~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|28|5~5_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|115|20|18|28|5~4_combout\ & ((\BancoRegistradores|gp|05~regout\))) # 
-- (!\BancoRegistradores|115|20|18|28|5~4_combout\ & (\BancoRegistradores|s4|05~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\BancoRegistradores|115|20|18|28|5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \BancoRegistradores|s4|05~regout\,
	datac => \BancoRegistradores|gp|05~regout\,
	datad => \BancoRegistradores|115|20|18|28|5~4_combout\,
	combout => \BancoRegistradores|115|20|18|28|5~5_combout\);

-- Location: LCCOMB_X29_Y16_N22
\BancoRegistradores|115|20|18|28|5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|28|5~6_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\BancoRegistradores|115|20|18|28|5~3_combout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|115|20|18|28|5~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|18|28|5~3_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datad => \BancoRegistradores|115|20|18|28|5~5_combout\,
	combout => \BancoRegistradores|115|20|18|28|5~6_combout\);

-- Location: LCCOMB_X28_Y16_N20
\BancoRegistradores|115|20|18|28|5~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|28|5~9_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|115|20|18|28|5~6_combout\ & (\BancoRegistradores|115|20|18|28|5~8_combout\)) # 
-- (!\BancoRegistradores|115|20|18|28|5~6_combout\ & ((\BancoRegistradores|115|20|18|28|5~1_combout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (((\BancoRegistradores|115|20|18|28|5~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \BancoRegistradores|115|20|18|28|5~8_combout\,
	datac => \BancoRegistradores|115|20|18|28|5~1_combout\,
	datad => \BancoRegistradores|115|20|18|28|5~6_combout\,
	combout => \BancoRegistradores|115|20|18|28|5~9_combout\);

-- Location: LCCOMB_X28_Y17_N28
\BancoRegistradores|115|20|18|28|5~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|28|5~10_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\BancoRegistradores|t1|05~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|t0|05~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \BancoRegistradores|t1|05~regout\,
	datad => \BancoRegistradores|t0|05~regout\,
	combout => \BancoRegistradores|115|20|18|28|5~10_combout\);

-- Location: LCCOMB_X28_Y17_N30
\BancoRegistradores|115|20|18|28|5~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|28|5~11_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|115|20|18|28|5~10_combout\ & (\BancoRegistradores|t3|05~regout\)) # 
-- (!\BancoRegistradores|115|20|18|28|5~10_combout\ & ((\BancoRegistradores|t2|05~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\BancoRegistradores|115|20|18|28|5~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \BancoRegistradores|115|20|18|28|5~10_combout\,
	datac => \BancoRegistradores|t3|05~regout\,
	datad => \BancoRegistradores|t2|05~regout\,
	combout => \BancoRegistradores|115|20|18|28|5~11_combout\);

-- Location: LCFF_X30_Y16_N5
\BancoRegistradores|v0|05\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|28|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|123~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|v0|05~regout\);

-- Location: LCCOMB_X30_Y16_N4
\BancoRegistradores|115|20|18|28|5~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|28|5~14_combout\ = (\BancoRegistradores|115|20|18|26|5~3_combout\ & (((\BancoRegistradores|115|20|18|26|5~2_combout\)))) # (!\BancoRegistradores|115|20|18|26|5~3_combout\ & ((\BancoRegistradores|115|20|18|26|5~2_combout\ & 
-- ((\BancoRegistradores|v0|05~regout\))) # (!\BancoRegistradores|115|20|18|26|5~2_combout\ & (\BancoRegistradores|115|18|28|23|18|28|18~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|18|28|23|18|28|18~combout\,
	datab => \BancoRegistradores|115|20|18|26|5~3_combout\,
	datac => \BancoRegistradores|v0|05~regout\,
	datad => \BancoRegistradores|115|20|18|26|5~2_combout\,
	combout => \BancoRegistradores|115|20|18|28|5~14_combout\);

-- Location: LCCOMB_X29_Y16_N2
\BancoRegistradores|115|20|18|28|5~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|28|5~15_combout\ = (\BancoRegistradores|115|20|18|26|5~3_combout\ & ((\BancoRegistradores|115|20|18|28|5~14_combout\ & ((\BancoRegistradores|v1|05~regout\))) # (!\BancoRegistradores|115|20|18|28|5~14_combout\ & 
-- (\BancoRegistradores|115|20|18|28|5~13_combout\)))) # (!\BancoRegistradores|115|20|18|26|5~3_combout\ & (((\BancoRegistradores|115|20|18|28|5~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|18|28|5~13_combout\,
	datab => \BancoRegistradores|v1|05~regout\,
	datac => \BancoRegistradores|115|20|18|26|5~3_combout\,
	datad => \BancoRegistradores|115|20|18|28|5~14_combout\,
	combout => \BancoRegistradores|115|20|18|28|5~15_combout\);

-- Location: LCCOMB_X29_Y16_N4
\BancoRegistradores|115|20|18|28|5~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|28|5~16_combout\ = (\BancoRegistradores|115|20|18|26|5~0_combout\ & ((\BancoRegistradores|115|20|18|26|5~1_combout\) # ((\BancoRegistradores|115|20|18|28|5~11_combout\)))) # (!\BancoRegistradores|115|20|18|26|5~0_combout\ & 
-- (!\BancoRegistradores|115|20|18|26|5~1_combout\ & ((\BancoRegistradores|115|20|18|28|5~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|18|26|5~0_combout\,
	datab => \BancoRegistradores|115|20|18|26|5~1_combout\,
	datac => \BancoRegistradores|115|20|18|28|5~11_combout\,
	datad => \BancoRegistradores|115|20|18|28|5~15_combout\,
	combout => \BancoRegistradores|115|20|18|28|5~16_combout\);

-- Location: LCCOMB_X28_Y16_N18
\BancoRegistradores|115|20|18|28|5~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|28|5~19_combout\ = (\BancoRegistradores|115|20|18|26|5~1_combout\ & ((\BancoRegistradores|115|20|18|28|5~16_combout\ & (\BancoRegistradores|115|20|18|28|5~18_combout\)) # (!\BancoRegistradores|115|20|18|28|5~16_combout\ & 
-- ((\BancoRegistradores|115|20|18|28|5~9_combout\))))) # (!\BancoRegistradores|115|20|18|26|5~1_combout\ & (((\BancoRegistradores|115|20|18|28|5~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|18|26|5~1_combout\,
	datab => \BancoRegistradores|115|20|18|28|5~18_combout\,
	datac => \BancoRegistradores|115|20|18|28|5~9_combout\,
	datad => \BancoRegistradores|115|20|18|28|5~16_combout\,
	combout => \BancoRegistradores|115|20|18|28|5~19_combout\);

-- Location: LCCOMB_X29_Y19_N4
\ULA|90|50\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|90|50~combout\ = \135|73~combout\ $ (((\inst2|108~3_combout\ & (\23|154~combout\)) # (!\inst2|108~3_combout\ & ((\BancoRegistradores|115|20|18|28|5~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|108~3_combout\,
	datab => \135|73~combout\,
	datac => \23|154~combout\,
	datad => \BancoRegistradores|115|20|18|28|5~19_combout\,
	combout => \ULA|90|50~combout\);

-- Location: LCCOMB_X30_Y19_N22
\BancoRegistradores|78|20|18|29|18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|18|29|18~combout\ = (\BancoRegistradores|78|19|32|25|18|29|5~9_combout\ & \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoRegistradores|78|19|32|25|18|29|5~9_combout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25),
	combout => \BancoRegistradores|78|20|18|29|18~combout\);

-- Location: LCCOMB_X30_Y19_N30
\ULA|91|53|38~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|91|53|38~0_combout\ = (\ULA|91|50~combout\ & ((\BancoRegistradores|78|20|18|29|6~1_combout\) # ((\BancoRegistradores|78|20|18|29|18~combout\) # (\ULA|79|53|38~0_combout\)))) # (!\ULA|91|50~combout\ & (\ULA|79|53|38~0_combout\ & 
-- ((\BancoRegistradores|78|20|18|29|6~1_combout\) # (\BancoRegistradores|78|20|18|29|18~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|20|18|29|6~1_combout\,
	datab => \BancoRegistradores|78|20|18|29|18~combout\,
	datac => \ULA|91|50~combout\,
	datad => \ULA|79|53|38~0_combout\,
	combout => \ULA|91|53|38~0_combout\);

-- Location: LCCOMB_X29_Y19_N2
\ULA|90|48|21|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|90|48|21|5~0_combout\ = (\ULA|140|48|21|5~0_combout\ & (\BancoRegistradores|78|20|18|28|5~0_combout\ $ (\ULA|90|50~combout\ $ (\ULA|91|53|38~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|140|48|21|5~0_combout\,
	datab => \BancoRegistradores|78|20|18|28|5~0_combout\,
	datac => \ULA|90|50~combout\,
	datad => \ULA|91|53|38~0_combout\,
	combout => \ULA|90|48|21|5~0_combout\);

-- Location: LCCOMB_X29_Y19_N24
\ULA|90|48|21|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|90|48|21|5~1_combout\ = (\ULA|90|48|21|5~0_combout\) # ((\ULA|90|48|20|5~0_combout\ & \135|75~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|90|48|20|5~0_combout\,
	datab => \135|75~combout\,
	datad => \ULA|90|48|21|5~0_combout\,
	combout => \ULA|90|48|21|5~1_combout\);

-- Location: LCCOMB_X27_Y23_N20
\23|162\ : cycloneii_lcell_comb
-- Equation(s):
-- \23|162~combout\ = LCELL(\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(6),
	combout => \23|162~combout\);

-- Location: LCCOMB_X25_Y19_N26
\23|161\ : cycloneii_lcell_comb
-- Equation(s):
-- \23|161~combout\ = LCELL(\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(7),
	combout => \23|161~combout\);

-- Location: LCCOMB_X27_Y22_N14
\177|18|26|18\ : cycloneii_lcell_comb
-- Equation(s):
-- \177|18|26|18~combout\ = (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28) & (\23|161~combout\ & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30) & \inst2|108~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28),
	datab => \23|161~combout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30),
	datad => \inst2|108~2_combout\,
	combout => \177|18|26|18~combout\);

-- Location: LCCOMB_X27_Y19_N4
\23|160\ : cycloneii_lcell_comb
-- Equation(s):
-- \23|160~combout\ = LCELL(\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(8),
	combout => \23|160~combout\);

-- Location: LCCOMB_X27_Y19_N8
\177|19|20|18\ : cycloneii_lcell_comb
-- Equation(s):
-- \177|19|20|18~combout\ = (\inst2|108~2_combout\ & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30) & (\23|160~combout\ & !\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|108~2_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30),
	datac => \23|160~combout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28),
	combout => \177|19|20|18~combout\);

-- Location: LCCOMB_X27_Y22_N10
\23|159\ : cycloneii_lcell_comb
-- Equation(s):
-- \23|159~combout\ = LCELL(\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(9),
	combout => \23|159~combout\);

-- Location: LCCOMB_X32_Y17_N22
\177|19|23|18\ : cycloneii_lcell_comb
-- Equation(s):
-- \177|19|23|18~combout\ = (\inst2|108~2_combout\ & (\23|159~combout\ & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28) & !\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|108~2_combout\,
	datab => \23|159~combout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28),
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30),
	combout => \177|19|23|18~combout\);

-- Location: LCFF_X24_Y19_N29
\BancoRegistradores|t6|08\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|20|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|131~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t6|08~regout\);

-- Location: LCFF_X25_Y19_N21
\BancoRegistradores|t5|08\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|20|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|132~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t5|08~regout\);

-- Location: LCFF_X24_Y19_N27
\BancoRegistradores|t4|08\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|20|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|134~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t4|08~regout\);

-- Location: LCCOMB_X25_Y19_N20
\BancoRegistradores|115|20|19|20|5~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|20|5~17_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\BancoRegistradores|t5|08~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|t4|08~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \BancoRegistradores|t5|08~regout\,
	datad => \BancoRegistradores|t4|08~regout\,
	combout => \BancoRegistradores|115|20|19|20|5~17_combout\);

-- Location: LCCOMB_X24_Y19_N28
\BancoRegistradores|115|20|19|20|5~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|20|5~18_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|115|20|19|20|5~17_combout\ & (\BancoRegistradores|t7|08~regout\)) # 
-- (!\BancoRegistradores|115|20|19|20|5~17_combout\ & ((\BancoRegistradores|t6|08~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\BancoRegistradores|115|20|19|20|5~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t7|08~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|t6|08~regout\,
	datad => \BancoRegistradores|115|20|19|20|5~17_combout\,
	combout => \BancoRegistradores|115|20|19|20|5~18_combout\);

-- Location: LCCOMB_X33_Y21_N26
\BancoRegistradores|t1|08~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|t1|08~feeder_combout\ = \33|19|20|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|19|20|5~0_combout\,
	combout => \BancoRegistradores|t1|08~feeder_combout\);

-- Location: LCFF_X33_Y21_N27
\BancoRegistradores|t1|08\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|t1|08~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|136~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t1|08~regout\);

-- Location: LCFF_X36_Y21_N13
\BancoRegistradores|t0|08\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|20|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|137~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t0|08~regout\);

-- Location: LCCOMB_X32_Y22_N14
\BancoRegistradores|t2|08~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|t2|08~feeder_combout\ = \33|19|20|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|19|20|5~0_combout\,
	combout => \BancoRegistradores|t2|08~feeder_combout\);

-- Location: LCFF_X32_Y22_N15
\BancoRegistradores|t2|08\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|t2|08~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|135~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t2|08~regout\);

-- Location: LCCOMB_X32_Y22_N20
\BancoRegistradores|115|20|19|20|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|20|5~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|t2|08~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\BancoRegistradores|t0|08~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \BancoRegistradores|t0|08~regout\,
	datac => \BancoRegistradores|t2|08~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	combout => \BancoRegistradores|115|20|19|20|5~0_combout\);

-- Location: LCCOMB_X32_Y22_N16
\BancoRegistradores|t3|08~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|t3|08~feeder_combout\ = \33|19|20|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|19|20|5~0_combout\,
	combout => \BancoRegistradores|t3|08~feeder_combout\);

-- Location: LCFF_X32_Y22_N17
\BancoRegistradores|t3|08\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|t3|08~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|133~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t3|08~regout\);

-- Location: LCCOMB_X33_Y21_N4
\BancoRegistradores|115|20|19|20|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|20|5~1_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|115|20|19|20|5~0_combout\ & ((\BancoRegistradores|t3|08~regout\))) # 
-- (!\BancoRegistradores|115|20|19|20|5~0_combout\ & (\BancoRegistradores|t1|08~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (((\BancoRegistradores|115|20|19|20|5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \BancoRegistradores|t1|08~regout\,
	datac => \BancoRegistradores|115|20|19|20|5~0_combout\,
	datad => \BancoRegistradores|t3|08~regout\,
	combout => \BancoRegistradores|115|20|19|20|5~1_combout\);

-- Location: LCCOMB_X28_Y24_N20
\BancoRegistradores|a2|08~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|a2|08~feeder_combout\ = \33|19|20|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|19|20|5~0_combout\,
	combout => \BancoRegistradores|a2|08~feeder_combout\);

-- Location: LCFF_X28_Y24_N21
\BancoRegistradores|a2|08\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|a2|08~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|128~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a2|08~regout\);

-- Location: LCFF_X31_Y24_N13
\BancoRegistradores|a3|08\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|20|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|129~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a3|08~regout\);

-- Location: LCCOMB_X28_Y24_N30
\BancoRegistradores|115|20|19|20|5~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|20|5~13_combout\ = (\BancoRegistradores|115|20|19|20|5~12_combout\ & (((\BancoRegistradores|a3|08~regout\)) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17)))) # 
-- (!\BancoRegistradores|115|20|19|20|5~12_combout\ & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\BancoRegistradores|a2|08~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|19|20|5~12_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|a2|08~regout\,
	datad => \BancoRegistradores|a3|08~regout\,
	combout => \BancoRegistradores|115|20|19|20|5~13_combout\);

-- Location: LCCOMB_X31_Y23_N0
\BancoRegistradores|at|08~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|at|08~feeder_combout\ = \33|19|20|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|19|20|5~0_combout\,
	combout => \BancoRegistradores|at|08~feeder_combout\);

-- Location: LCFF_X31_Y23_N1
\BancoRegistradores|at|08\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|at|08~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|122~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|at|08~regout\);

-- Location: LCCOMB_X28_Y24_N4
\BancoRegistradores|115|18|28|23|19|20|18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|18|28|23|19|20|18~combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & \BancoRegistradores|at|08~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datad => \BancoRegistradores|at|08~regout\,
	combout => \BancoRegistradores|115|18|28|23|19|20|18~combout\);

-- Location: LCCOMB_X28_Y24_N2
\BancoRegistradores|115|20|19|20|5~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|20|5~14_combout\ = (\BancoRegistradores|115|20|18|26|5~3_combout\ & ((\BancoRegistradores|115|20|19|20|5~13_combout\) # ((\BancoRegistradores|115|20|18|26|5~2_combout\)))) # (!\BancoRegistradores|115|20|18|26|5~3_combout\ & 
-- (((!\BancoRegistradores|115|20|18|26|5~2_combout\ & \BancoRegistradores|115|18|28|23|19|20|18~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|18|26|5~3_combout\,
	datab => \BancoRegistradores|115|20|19|20|5~13_combout\,
	datac => \BancoRegistradores|115|20|18|26|5~2_combout\,
	datad => \BancoRegistradores|115|18|28|23|19|20|18~combout\,
	combout => \BancoRegistradores|115|20|19|20|5~14_combout\);

-- Location: LCFF_X30_Y24_N23
\BancoRegistradores|v1|08\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|20|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|126~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|v1|08~regout\);

-- Location: LCCOMB_X28_Y24_N26
\BancoRegistradores|v0|08~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|v0|08~feeder_combout\ = \33|19|20|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|19|20|5~0_combout\,
	combout => \BancoRegistradores|v0|08~feeder_combout\);

-- Location: LCFF_X28_Y24_N27
\BancoRegistradores|v0|08\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|v0|08~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|123~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|v0|08~regout\);

-- Location: LCCOMB_X28_Y24_N16
\BancoRegistradores|115|20|19|20|5~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|20|5~15_combout\ = (\BancoRegistradores|115|20|18|26|5~2_combout\ & ((\BancoRegistradores|115|20|19|20|5~14_combout\ & (\BancoRegistradores|v1|08~regout\)) # (!\BancoRegistradores|115|20|19|20|5~14_combout\ & 
-- ((\BancoRegistradores|v0|08~regout\))))) # (!\BancoRegistradores|115|20|18|26|5~2_combout\ & (\BancoRegistradores|115|20|19|20|5~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|18|26|5~2_combout\,
	datab => \BancoRegistradores|115|20|19|20|5~14_combout\,
	datac => \BancoRegistradores|v1|08~regout\,
	datad => \BancoRegistradores|v0|08~regout\,
	combout => \BancoRegistradores|115|20|19|20|5~15_combout\);

-- Location: LCFF_X36_Y22_N29
\BancoRegistradores|s6|08\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|20|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|146~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s6|08~regout\);

-- Location: LCCOMB_X33_Y22_N2
\BancoRegistradores|s2|08~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|s2|08~feeder_combout\ = \33|19|20|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|19|20|5~0_combout\,
	combout => \BancoRegistradores|s2|08~feeder_combout\);

-- Location: LCFF_X33_Y22_N3
\BancoRegistradores|s2|08\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|s2|08~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|152~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s2|08~regout\);

-- Location: LCCOMB_X33_Y22_N4
\BancoRegistradores|115|20|19|20|5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|20|5~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19)) # ((\BancoRegistradores|s6|08~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|s2|08~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|s6|08~regout\,
	datad => \BancoRegistradores|s2|08~regout\,
	combout => \BancoRegistradores|115|20|19|20|5~2_combout\);

-- Location: LCFF_X36_Y20_N3
\BancoRegistradores|fp|08\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|20|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|138~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|fp|08~regout\);

-- Location: LCCOMB_X33_Y22_N6
\BancoRegistradores|115|20|19|20|5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|20|5~3_combout\ = (\BancoRegistradores|115|20|19|20|5~2_combout\ & (((\BancoRegistradores|fp|08~regout\) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\BancoRegistradores|115|20|19|20|5~2_combout\ & (\BancoRegistradores|k0|08~regout\ & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|k0|08~regout\,
	datab => \BancoRegistradores|115|20|19|20|5~2_combout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datad => \BancoRegistradores|fp|08~regout\,
	combout => \BancoRegistradores|115|20|19|20|5~3_combout\);

-- Location: LCFF_X31_Y15_N13
\BancoRegistradores|s5|08\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|20|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|148~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s5|08~regout\);

-- Location: LCFF_X37_Y15_N23
\BancoRegistradores|s1|08\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|20|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|151~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s1|08~regout\);

-- Location: LCFF_X35_Y15_N19
\BancoRegistradores|t9|08\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \33|19|20|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|143~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t9|08~regout\);

-- Location: LCCOMB_X37_Y15_N22
\BancoRegistradores|115|20|19|20|5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|20|5~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|t9|08~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\BancoRegistradores|s1|08~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|s1|08~regout\,
	datad => \BancoRegistradores|t9|08~regout\,
	combout => \BancoRegistradores|115|20|19|20|5~4_combout\);

-- Location: LCCOMB_X31_Y15_N12
\BancoRegistradores|115|20|19|20|5~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|20|5~5_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|115|20|19|20|5~4_combout\ & (\BancoRegistradores|sp|08~regout\)) # 
-- (!\BancoRegistradores|115|20|19|20|5~4_combout\ & ((\BancoRegistradores|s5|08~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\BancoRegistradores|115|20|19|20|5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|sp|08~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datac => \BancoRegistradores|s5|08~regout\,
	datad => \BancoRegistradores|115|20|19|20|5~4_combout\,
	combout => \BancoRegistradores|115|20|19|20|5~5_combout\);

-- Location: LCCOMB_X27_Y19_N0
\BancoRegistradores|gp|08~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|gp|08~feeder_combout\ = \33|19|20|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|19|20|5~0_combout\,
	combout => \BancoRegistradores|gp|08~feeder_combout\);

-- Location: LCFF_X27_Y19_N1
\BancoRegistradores|gp|08\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|gp|08~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|142~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|gp|08~regout\);

-- Location: LCCOMB_X27_Y23_N26
\BancoRegistradores|s4|08~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|s4|08~feeder_combout\ = \33|19|20|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|19|20|5~0_combout\,
	combout => \BancoRegistradores|s4|08~feeder_combout\);

-- Location: LCFF_X27_Y23_N27
\BancoRegistradores|s4|08\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|s4|08~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|149~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s4|08~regout\);

-- Location: LCFF_X36_Y20_N25
\BancoRegistradores|t8|08\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|20|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|145~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t8|08~regout\);

-- Location: LCCOMB_X31_Y20_N0
\BancoRegistradores|s0|08~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|s0|08~feeder_combout\ = \33|19|20|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|19|20|5~0_combout\,
	combout => \BancoRegistradores|s0|08~feeder_combout\);

-- Location: LCFF_X31_Y20_N1
\BancoRegistradores|s0|08\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|s0|08~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|153~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s0|08~regout\);

-- Location: LCCOMB_X31_Y20_N10
\BancoRegistradores|115|20|19|20|5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|20|5~6_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18)) # ((\BancoRegistradores|t8|08~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|s0|08~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datac => \BancoRegistradores|t8|08~regout\,
	datad => \BancoRegistradores|s0|08~regout\,
	combout => \BancoRegistradores|115|20|19|20|5~6_combout\);

-- Location: LCCOMB_X27_Y19_N6
\BancoRegistradores|115|20|19|20|5~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|20|5~7_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|115|20|19|20|5~6_combout\ & (\BancoRegistradores|gp|08~regout\)) # 
-- (!\BancoRegistradores|115|20|19|20|5~6_combout\ & ((\BancoRegistradores|s4|08~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\BancoRegistradores|115|20|19|20|5~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \BancoRegistradores|gp|08~regout\,
	datac => \BancoRegistradores|s4|08~regout\,
	datad => \BancoRegistradores|115|20|19|20|5~6_combout\,
	combout => \BancoRegistradores|115|20|19|20|5~7_combout\);

-- Location: LCCOMB_X27_Y19_N24
\BancoRegistradores|115|20|19|20|5~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|20|5~8_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\BancoRegistradores|115|20|19|20|5~5_combout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|115|20|19|20|5~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \BancoRegistradores|115|20|19|20|5~5_combout\,
	datad => \BancoRegistradores|115|20|19|20|5~7_combout\,
	combout => \BancoRegistradores|115|20|19|20|5~8_combout\);

-- Location: LCFF_X37_Y15_N17
\BancoRegistradores|s3|08\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|20|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|150~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s3|08~regout\);

-- Location: LCCOMB_X37_Y15_N16
\BancoRegistradores|115|20|19|20|5~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|20|5~9_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (\BancoRegistradores|s7|08~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|s3|08~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|s7|08~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|s3|08~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	combout => \BancoRegistradores|115|20|19|20|5~9_combout\);

-- Location: LCFF_X36_Y19_N3
\BancoRegistradores|k1|08\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|20|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|141~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|k1|08~regout\);

-- Location: LCCOMB_X36_Y19_N18
\BancoRegistradores|115|20|19|20|5~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|20|5~10_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|115|20|19|20|5~9_combout\ & (\BancoRegistradores|ra|08~regout\)) # 
-- (!\BancoRegistradores|115|20|19|20|5~9_combout\ & ((\BancoRegistradores|k1|08~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\BancoRegistradores|115|20|19|20|5~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ra|08~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|115|20|19|20|5~9_combout\,
	datad => \BancoRegistradores|k1|08~regout\,
	combout => \BancoRegistradores|115|20|19|20|5~10_combout\);

-- Location: LCCOMB_X27_Y19_N26
\BancoRegistradores|115|20|19|20|5~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|20|5~11_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|115|20|19|20|5~8_combout\ & ((\BancoRegistradores|115|20|19|20|5~10_combout\))) # 
-- (!\BancoRegistradores|115|20|19|20|5~8_combout\ & (\BancoRegistradores|115|20|19|20|5~3_combout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\BancoRegistradores|115|20|19|20|5~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \BancoRegistradores|115|20|19|20|5~3_combout\,
	datac => \BancoRegistradores|115|20|19|20|5~8_combout\,
	datad => \BancoRegistradores|115|20|19|20|5~10_combout\,
	combout => \BancoRegistradores|115|20|19|20|5~11_combout\);

-- Location: LCCOMB_X27_Y19_N28
\BancoRegistradores|115|20|19|20|5~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|20|5~16_combout\ = (\BancoRegistradores|115|20|18|26|5~0_combout\ & (\BancoRegistradores|115|20|18|26|5~1_combout\)) # (!\BancoRegistradores|115|20|18|26|5~0_combout\ & ((\BancoRegistradores|115|20|18|26|5~1_combout\ & 
-- ((\BancoRegistradores|115|20|19|20|5~11_combout\))) # (!\BancoRegistradores|115|20|18|26|5~1_combout\ & (\BancoRegistradores|115|20|19|20|5~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|18|26|5~0_combout\,
	datab => \BancoRegistradores|115|20|18|26|5~1_combout\,
	datac => \BancoRegistradores|115|20|19|20|5~15_combout\,
	datad => \BancoRegistradores|115|20|19|20|5~11_combout\,
	combout => \BancoRegistradores|115|20|19|20|5~16_combout\);

-- Location: LCCOMB_X27_Y19_N30
\BancoRegistradores|115|20|19|20|5~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|20|5~19_combout\ = (\BancoRegistradores|115|20|18|26|5~0_combout\ & ((\BancoRegistradores|115|20|19|20|5~16_combout\ & (\BancoRegistradores|115|20|19|20|5~18_combout\)) # (!\BancoRegistradores|115|20|19|20|5~16_combout\ & 
-- ((\BancoRegistradores|115|20|19|20|5~1_combout\))))) # (!\BancoRegistradores|115|20|18|26|5~0_combout\ & (((\BancoRegistradores|115|20|19|20|5~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|18|26|5~0_combout\,
	datab => \BancoRegistradores|115|20|19|20|5~18_combout\,
	datac => \BancoRegistradores|115|20|19|20|5~1_combout\,
	datad => \BancoRegistradores|115|20|19|20|5~16_combout\,
	combout => \BancoRegistradores|115|20|19|20|5~19_combout\);

-- Location: LCFF_X32_Y20_N11
\BancoRegistradores|s4|09\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|23|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|149~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s4|09~regout\);

-- Location: LCFF_X32_Y20_N17
\BancoRegistradores|s0|09\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|23|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|153~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s0|09~regout\);

-- Location: LCFF_X35_Y19_N31
\BancoRegistradores|t8|09\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|23|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|145~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t8|09~regout\);

-- Location: LCCOMB_X32_Y20_N18
\BancoRegistradores|115|20|19|23|5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|23|5~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|t8|09~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\BancoRegistradores|s0|09~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|s0|09~regout\,
	datad => \BancoRegistradores|t8|09~regout\,
	combout => \BancoRegistradores|115|20|19|23|5~4_combout\);

-- Location: LCCOMB_X32_Y20_N10
\BancoRegistradores|115|20|19|23|5~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|23|5~5_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|115|20|19|23|5~4_combout\ & (\BancoRegistradores|gp|09~regout\)) # 
-- (!\BancoRegistradores|115|20|19|23|5~4_combout\ & ((\BancoRegistradores|s4|09~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\BancoRegistradores|115|20|19|23|5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \BancoRegistradores|gp|09~regout\,
	datac => \BancoRegistradores|s4|09~regout\,
	datad => \BancoRegistradores|115|20|19|23|5~4_combout\,
	combout => \BancoRegistradores|115|20|19|23|5~5_combout\);

-- Location: LCFF_X33_Y22_N1
\BancoRegistradores|s2|09\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|23|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|152~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s2|09~regout\);

-- Location: LCFF_X34_Y22_N5
\BancoRegistradores|s6|09\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|23|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|146~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s6|09~regout\);

-- Location: LCCOMB_X33_Y22_N0
\BancoRegistradores|115|20|19|23|5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|23|5~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19)) # ((\BancoRegistradores|s6|09~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\BancoRegistradores|s2|09~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|s2|09~regout\,
	datad => \BancoRegistradores|s6|09~regout\,
	combout => \BancoRegistradores|115|20|19|23|5~2_combout\);

-- Location: LCFF_X33_Y22_N31
\BancoRegistradores|k0|09\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|23|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|144~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|k0|09~regout\);

-- Location: LCFF_X34_Y22_N19
\BancoRegistradores|fp|09\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|23|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|138~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|fp|09~regout\);

-- Location: LCCOMB_X33_Y22_N30
\BancoRegistradores|115|20|19|23|5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|23|5~3_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|115|20|19|23|5~2_combout\ & ((\BancoRegistradores|fp|09~regout\))) # 
-- (!\BancoRegistradores|115|20|19|23|5~2_combout\ & (\BancoRegistradores|k0|09~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\BancoRegistradores|115|20|19|23|5~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \BancoRegistradores|115|20|19|23|5~2_combout\,
	datac => \BancoRegistradores|k0|09~regout\,
	datad => \BancoRegistradores|fp|09~regout\,
	combout => \BancoRegistradores|115|20|19|23|5~3_combout\);

-- Location: LCCOMB_X32_Y22_N28
\BancoRegistradores|115|20|19|23|5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|23|5~6_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|115|20|19|23|5~3_combout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\BancoRegistradores|115|20|19|23|5~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|115|20|19|23|5~5_combout\,
	datad => \BancoRegistradores|115|20|19|23|5~3_combout\,
	combout => \BancoRegistradores|115|20|19|23|5~6_combout\);

-- Location: LCFF_X36_Y19_N9
\BancoRegistradores|ra|09\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|23|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|139~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|ra|09~regout\);

-- Location: LCFF_X36_Y19_N31
\BancoRegistradores|k1|09\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|23|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|141~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|k1|09~regout\);

-- Location: LCCOMB_X36_Y19_N8
\BancoRegistradores|115|20|19|23|5~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|23|5~8_combout\ = (\BancoRegistradores|115|20|19|23|5~7_combout\ & (((\BancoRegistradores|ra|09~regout\)) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19)))) # 
-- (!\BancoRegistradores|115|20|19|23|5~7_combout\ & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|k1|09~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|19|23|5~7_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|ra|09~regout\,
	datad => \BancoRegistradores|k1|09~regout\,
	combout => \BancoRegistradores|115|20|19|23|5~8_combout\);

-- Location: LCCOMB_X33_Y23_N2
\BancoRegistradores|sp|09~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|sp|09~feeder_combout\ = \33|19|23|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|19|23|5~0_combout\,
	combout => \BancoRegistradores|sp|09~feeder_combout\);

-- Location: LCFF_X33_Y23_N3
\BancoRegistradores|sp|09\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|sp|09~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|140~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|sp|09~regout\);

-- Location: LCFF_X33_Y15_N27
\BancoRegistradores|t9|09\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|23|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|143~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t9|09~regout\);

-- Location: LCCOMB_X33_Y23_N20
\BancoRegistradores|115|20|19|23|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|23|5~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18)) # (\BancoRegistradores|t9|09~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\BancoRegistradores|s1|09~regout\ & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|s1|09~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datad => \BancoRegistradores|t9|09~regout\,
	combout => \BancoRegistradores|115|20|19|23|5~0_combout\);

-- Location: LCCOMB_X32_Y15_N10
\BancoRegistradores|s5|09~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|s5|09~feeder_combout\ = \33|19|23|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|19|23|5~0_combout\,
	combout => \BancoRegistradores|s5|09~feeder_combout\);

-- Location: LCFF_X32_Y15_N11
\BancoRegistradores|s5|09\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|s5|09~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|148~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s5|09~regout\);

-- Location: LCCOMB_X33_Y23_N22
\BancoRegistradores|115|20|19|23|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|23|5~1_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|115|20|19|23|5~0_combout\ & (\BancoRegistradores|sp|09~regout\)) # 
-- (!\BancoRegistradores|115|20|19|23|5~0_combout\ & ((\BancoRegistradores|s5|09~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\BancoRegistradores|115|20|19|23|5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \BancoRegistradores|sp|09~regout\,
	datac => \BancoRegistradores|115|20|19|23|5~0_combout\,
	datad => \BancoRegistradores|s5|09~regout\,
	combout => \BancoRegistradores|115|20|19|23|5~1_combout\);

-- Location: LCCOMB_X32_Y22_N18
\BancoRegistradores|115|20|19|23|5~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|23|5~9_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|115|20|19|23|5~6_combout\ & (\BancoRegistradores|115|20|19|23|5~8_combout\)) # 
-- (!\BancoRegistradores|115|20|19|23|5~6_combout\ & ((\BancoRegistradores|115|20|19|23|5~1_combout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\BancoRegistradores|115|20|19|23|5~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \BancoRegistradores|115|20|19|23|5~6_combout\,
	datac => \BancoRegistradores|115|20|19|23|5~8_combout\,
	datad => \BancoRegistradores|115|20|19|23|5~1_combout\,
	combout => \BancoRegistradores|115|20|19|23|5~9_combout\);

-- Location: LCFF_X25_Y19_N11
\BancoRegistradores|t7|09\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|23|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|130~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t7|09~regout\);

-- Location: LCFF_X24_Y19_N13
\BancoRegistradores|t6|09\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|23|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|131~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t6|09~regout\);

-- Location: LCFF_X24_Y19_N19
\BancoRegistradores|t4|09\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|23|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|134~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t4|09~regout\);

-- Location: LCCOMB_X24_Y19_N12
\BancoRegistradores|115|20|19|23|5~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|23|5~17_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\BancoRegistradores|t6|09~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|t4|09~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|t6|09~regout\,
	datad => \BancoRegistradores|t4|09~regout\,
	combout => \BancoRegistradores|115|20|19|23|5~17_combout\);

-- Location: LCCOMB_X25_Y19_N10
\BancoRegistradores|115|20|19|23|5~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|23|5~18_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|115|20|19|23|5~17_combout\ & ((\BancoRegistradores|t7|09~regout\))) # 
-- (!\BancoRegistradores|115|20|19|23|5~17_combout\ & (\BancoRegistradores|t5|09~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (((\BancoRegistradores|115|20|19|23|5~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t5|09~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \BancoRegistradores|t7|09~regout\,
	datad => \BancoRegistradores|115|20|19|23|5~17_combout\,
	combout => \BancoRegistradores|115|20|19|23|5~18_combout\);

-- Location: LCFF_X32_Y22_N9
\BancoRegistradores|t2|09\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|23|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|135~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t2|09~regout\);

-- Location: LCFF_X36_Y21_N5
\BancoRegistradores|t1|09\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|23|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|136~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t1|09~regout\);

-- Location: LCFF_X36_Y21_N27
\BancoRegistradores|t0|09\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|23|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|137~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t0|09~regout\);

-- Location: LCCOMB_X36_Y21_N26
\BancoRegistradores|115|20|19|23|5~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|23|5~10_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\BancoRegistradores|t1|09~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|t0|09~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \BancoRegistradores|t1|09~regout\,
	datac => \BancoRegistradores|t0|09~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	combout => \BancoRegistradores|115|20|19|23|5~10_combout\);

-- Location: LCCOMB_X32_Y22_N4
\BancoRegistradores|115|20|19|23|5~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|23|5~11_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|115|20|19|23|5~10_combout\ & (\BancoRegistradores|t3|09~regout\)) # 
-- (!\BancoRegistradores|115|20|19|23|5~10_combout\ & ((\BancoRegistradores|t2|09~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\BancoRegistradores|115|20|19|23|5~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t3|09~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|t2|09~regout\,
	datad => \BancoRegistradores|115|20|19|23|5~10_combout\,
	combout => \BancoRegistradores|115|20|19|23|5~11_combout\);

-- Location: LCFF_X32_Y21_N29
\BancoRegistradores|v0|09\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|23|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|123~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|v0|09~regout\);

-- Location: LCCOMB_X31_Y23_N24
\BancoRegistradores|at|09~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|at|09~feeder_combout\ = \33|19|23|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|19|23|5~0_combout\,
	combout => \BancoRegistradores|at|09~feeder_combout\);

-- Location: LCFF_X31_Y23_N25
\BancoRegistradores|at|09\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|at|09~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|122~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|at|09~regout\);

-- Location: LCCOMB_X31_Y23_N14
\BancoRegistradores|115|18|28|23|19|23|18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|18|28|23|19|23|18~combout\ = (\BancoRegistradores|at|09~regout\ & \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoRegistradores|at|09~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	combout => \BancoRegistradores|115|18|28|23|19|23|18~combout\);

-- Location: LCCOMB_X32_Y21_N28
\BancoRegistradores|115|20|19|23|5~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|23|5~14_combout\ = (\BancoRegistradores|115|20|18|26|5~2_combout\ & ((\BancoRegistradores|115|20|18|26|5~3_combout\) # ((\BancoRegistradores|v0|09~regout\)))) # (!\BancoRegistradores|115|20|18|26|5~2_combout\ & 
-- (!\BancoRegistradores|115|20|18|26|5~3_combout\ & ((\BancoRegistradores|115|18|28|23|19|23|18~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|18|26|5~2_combout\,
	datab => \BancoRegistradores|115|20|18|26|5~3_combout\,
	datac => \BancoRegistradores|v0|09~regout\,
	datad => \BancoRegistradores|115|18|28|23|19|23|18~combout\,
	combout => \BancoRegistradores|115|20|19|23|5~14_combout\);

-- Location: LCFF_X32_Y21_N19
\BancoRegistradores|v1|09\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|23|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|126~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|v1|09~regout\);

-- Location: LCFF_X29_Y24_N17
\BancoRegistradores|a1|09\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|23|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|124~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a1|09~regout\);

-- Location: LCFF_X29_Y24_N7
\BancoRegistradores|a0|09\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|23|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|125~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a0|09~regout\);

-- Location: LCCOMB_X29_Y23_N0
\BancoRegistradores|a2|09~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|a2|09~feeder_combout\ = \33|19|23|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|19|23|5~0_combout\,
	combout => \BancoRegistradores|a2|09~feeder_combout\);

-- Location: LCFF_X29_Y23_N1
\BancoRegistradores|a2|09\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|a2|09~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|128~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a2|09~regout\);

-- Location: LCCOMB_X29_Y24_N6
\BancoRegistradores|115|20|19|23|5~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|23|5~12_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|a2|09~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\BancoRegistradores|a0|09~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|a0|09~regout\,
	datad => \BancoRegistradores|a2|09~regout\,
	combout => \BancoRegistradores|115|20|19|23|5~12_combout\);

-- Location: LCCOMB_X29_Y23_N2
\BancoRegistradores|a3|09~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|a3|09~feeder_combout\ = \33|19|23|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|19|23|5~0_combout\,
	combout => \BancoRegistradores|a3|09~feeder_combout\);

-- Location: LCFF_X29_Y23_N3
\BancoRegistradores|a3|09\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|a3|09~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|129~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a3|09~regout\);

-- Location: LCCOMB_X29_Y23_N14
\BancoRegistradores|115|20|19|23|5~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|23|5~13_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|115|20|19|23|5~12_combout\ & ((\BancoRegistradores|a3|09~regout\))) # 
-- (!\BancoRegistradores|115|20|19|23|5~12_combout\ & (\BancoRegistradores|a1|09~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (((\BancoRegistradores|115|20|19|23|5~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \BancoRegistradores|a1|09~regout\,
	datac => \BancoRegistradores|115|20|19|23|5~12_combout\,
	datad => \BancoRegistradores|a3|09~regout\,
	combout => \BancoRegistradores|115|20|19|23|5~13_combout\);

-- Location: LCCOMB_X32_Y21_N18
\BancoRegistradores|115|20|19|23|5~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|23|5~15_combout\ = (\BancoRegistradores|115|20|18|26|5~3_combout\ & ((\BancoRegistradores|115|20|19|23|5~14_combout\ & (\BancoRegistradores|v1|09~regout\)) # (!\BancoRegistradores|115|20|19|23|5~14_combout\ & 
-- ((\BancoRegistradores|115|20|19|23|5~13_combout\))))) # (!\BancoRegistradores|115|20|18|26|5~3_combout\ & (\BancoRegistradores|115|20|19|23|5~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|18|26|5~3_combout\,
	datab => \BancoRegistradores|115|20|19|23|5~14_combout\,
	datac => \BancoRegistradores|v1|09~regout\,
	datad => \BancoRegistradores|115|20|19|23|5~13_combout\,
	combout => \BancoRegistradores|115|20|19|23|5~15_combout\);

-- Location: LCCOMB_X32_Y22_N10
\BancoRegistradores|115|20|19|23|5~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|23|5~16_combout\ = (\BancoRegistradores|115|20|18|26|5~1_combout\ & (((\BancoRegistradores|115|20|18|26|5~0_combout\)))) # (!\BancoRegistradores|115|20|18|26|5~1_combout\ & ((\BancoRegistradores|115|20|18|26|5~0_combout\ & 
-- (\BancoRegistradores|115|20|19|23|5~11_combout\)) # (!\BancoRegistradores|115|20|18|26|5~0_combout\ & ((\BancoRegistradores|115|20|19|23|5~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|18|26|5~1_combout\,
	datab => \BancoRegistradores|115|20|19|23|5~11_combout\,
	datac => \BancoRegistradores|115|20|18|26|5~0_combout\,
	datad => \BancoRegistradores|115|20|19|23|5~15_combout\,
	combout => \BancoRegistradores|115|20|19|23|5~16_combout\);

-- Location: LCCOMB_X32_Y22_N24
\BancoRegistradores|115|20|19|23|5~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|23|5~19_combout\ = (\BancoRegistradores|115|20|18|26|5~1_combout\ & ((\BancoRegistradores|115|20|19|23|5~16_combout\ & ((\BancoRegistradores|115|20|19|23|5~18_combout\))) # (!\BancoRegistradores|115|20|19|23|5~16_combout\ & 
-- (\BancoRegistradores|115|20|19|23|5~9_combout\)))) # (!\BancoRegistradores|115|20|18|26|5~1_combout\ & (((\BancoRegistradores|115|20|19|23|5~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|18|26|5~1_combout\,
	datab => \BancoRegistradores|115|20|19|23|5~9_combout\,
	datac => \BancoRegistradores|115|20|19|23|5~18_combout\,
	datad => \BancoRegistradores|115|20|19|23|5~16_combout\,
	combout => \BancoRegistradores|115|20|19|23|5~19_combout\);

-- Location: LCCOMB_X31_Y19_N16
\177|19|29|6\ : cycloneii_lcell_comb
-- Equation(s):
-- \177|19|29|6~combout\ = (\BancoRegistradores|115|20|19|29|5~19_combout\ & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28)) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30)) # 
-- (!\inst2|108~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28),
	datab => \inst2|108~2_combout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30),
	datad => \BancoRegistradores|115|20|19|29|5~19_combout\,
	combout => \177|19|29|6~combout\);

-- Location: LCFF_X33_Y24_N9
\BancoRegistradores|t2|12\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|29|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|135~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t2|12~regout\);

-- Location: LCFF_X33_Y24_N15
\BancoRegistradores|t3|12\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|29|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|133~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t3|12~regout\);

-- Location: LCCOMB_X33_Y24_N4
\BancoRegistradores|78|18|32|25|19|29|5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|19|29|5~3_combout\ = (\BancoRegistradores|78|18|32|25|19|29|5~2_combout\ & (((\BancoRegistradores|t3|12~regout\) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\BancoRegistradores|78|18|32|25|19|29|5~2_combout\ & (\BancoRegistradores|t2|12~regout\ & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|18|32|25|19|29|5~2_combout\,
	datab => \BancoRegistradores|t2|12~regout\,
	datac => \BancoRegistradores|t3|12~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	combout => \BancoRegistradores|78|18|32|25|19|29|5~3_combout\);

-- Location: LCFF_X38_Y22_N31
\BancoRegistradores|t5|12\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|29|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|132~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t5|12~regout\);

-- Location: LCCOMB_X37_Y22_N28
\BancoRegistradores|78|18|32|25|19|29|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|19|29|5~1_combout\ = (\BancoRegistradores|78|18|32|25|19|29|5~0_combout\ & ((\BancoRegistradores|t7|12~regout\) # ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\BancoRegistradores|78|18|32|25|19|29|5~0_combout\ & (((\BancoRegistradores|t5|12~regout\ & \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|18|32|25|19|29|5~0_combout\,
	datab => \BancoRegistradores|t7|12~regout\,
	datac => \BancoRegistradores|t5|12~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	combout => \BancoRegistradores|78|18|32|25|19|29|5~1_combout\);

-- Location: LCCOMB_X33_Y22_N12
\BancoRegistradores|78|20|19|29|6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|19|29|6~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\BancoRegistradores|78|18|32|25|19|29|5~1_combout\))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\BancoRegistradores|78|18|32|25|19|29|5~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datac => \BancoRegistradores|78|18|32|25|19|29|5~3_combout\,
	datad => \BancoRegistradores|78|18|32|25|19|29|5~1_combout\,
	combout => \BancoRegistradores|78|20|19|29|6~0_combout\);

-- Location: LCFF_X28_Y22_N25
\BancoRegistradores|a1|12\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|29|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|124~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a1|12~regout\);

-- Location: LCFF_X29_Y21_N7
\BancoRegistradores|a3|12\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|29|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|129~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a3|12~regout\);

-- Location: LCFF_X28_Y21_N7
\BancoRegistradores|a2|12\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|29|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|128~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a2|12~regout\);

-- Location: LCFF_X28_Y21_N13
\BancoRegistradores|a0|12\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|29|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|125~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a0|12~regout\);

-- Location: LCCOMB_X28_Y21_N12
\BancoRegistradores|78|18|32|25|19|29|5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|19|29|5~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\BancoRegistradores|a2|12~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|a0|12~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \BancoRegistradores|a2|12~regout\,
	datac => \BancoRegistradores|a0|12~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	combout => \BancoRegistradores|78|18|32|25|19|29|5~4_combout\);

-- Location: LCCOMB_X29_Y21_N6
\BancoRegistradores|78|18|32|25|19|29|5~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|19|29|5~5_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|78|18|32|25|19|29|5~4_combout\ & ((\BancoRegistradores|a3|12~regout\))) # 
-- (!\BancoRegistradores|78|18|32|25|19|29|5~4_combout\ & (\BancoRegistradores|a1|12~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (((\BancoRegistradores|78|18|32|25|19|29|5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \BancoRegistradores|a1|12~regout\,
	datac => \BancoRegistradores|a3|12~regout\,
	datad => \BancoRegistradores|78|18|32|25|19|29|5~4_combout\,
	combout => \BancoRegistradores|78|18|32|25|19|29|5~5_combout\);

-- Location: LCFF_X30_Y21_N29
\BancoRegistradores|at|12\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|29|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|122~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|at|12~regout\);

-- Location: LCCOMB_X30_Y21_N0
\BancoRegistradores|78|18|28|23|19|29|18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|28|23|19|29|18~combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & \BancoRegistradores|at|12~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datad => \BancoRegistradores|at|12~regout\,
	combout => \BancoRegistradores|78|18|28|23|19|29|18~combout\);

-- Location: LCCOMB_X29_Y20_N18
\BancoRegistradores|78|18|32|25|19|29|5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|19|29|5~6_combout\ = (\BancoRegistradores|78|20|21|26|5~0_combout\ & (((\BancoRegistradores|78|20|21|26|5~1_combout\)))) # (!\BancoRegistradores|78|20|21|26|5~0_combout\ & ((\BancoRegistradores|78|20|21|26|5~1_combout\ & 
-- (\BancoRegistradores|78|18|32|25|19|29|5~5_combout\)) # (!\BancoRegistradores|78|20|21|26|5~1_combout\ & ((\BancoRegistradores|78|18|28|23|19|29|18~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|20|21|26|5~0_combout\,
	datab => \BancoRegistradores|78|18|32|25|19|29|5~5_combout\,
	datac => \BancoRegistradores|78|20|21|26|5~1_combout\,
	datad => \BancoRegistradores|78|18|28|23|19|29|18~combout\,
	combout => \BancoRegistradores|78|18|32|25|19|29|5~6_combout\);

-- Location: LCFF_X29_Y20_N13
\BancoRegistradores|v1|12\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|29|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|126~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|v1|12~regout\);

-- Location: LCCOMB_X29_Y20_N12
\BancoRegistradores|78|18|32|25|19|29|5~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|19|29|5~7_combout\ = (\BancoRegistradores|78|18|32|25|19|29|5~6_combout\ & (((\BancoRegistradores|v1|12~regout\) # (!\BancoRegistradores|78|20|21|26|5~0_combout\)))) # (!\BancoRegistradores|78|18|32|25|19|29|5~6_combout\ & 
-- (\BancoRegistradores|v0|12~regout\ & ((\BancoRegistradores|78|20|21|26|5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|v0|12~regout\,
	datab => \BancoRegistradores|78|18|32|25|19|29|5~6_combout\,
	datac => \BancoRegistradores|v1|12~regout\,
	datad => \BancoRegistradores|78|20|21|26|5~0_combout\,
	combout => \BancoRegistradores|78|18|32|25|19|29|5~7_combout\);

-- Location: LCCOMB_X32_Y19_N26
\BancoRegistradores|78|20|19|29|6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|19|29|6~1_combout\ = (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25) & ((\BancoRegistradores|78|20|19|29|6~0_combout\) # ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & 
-- \BancoRegistradores|78|18|32|25|19|29|5~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25),
	datac => \BancoRegistradores|78|20|19|29|6~0_combout\,
	datad => \BancoRegistradores|78|18|32|25|19|29|5~7_combout\,
	combout => \BancoRegistradores|78|20|19|29|6~1_combout\);

-- Location: LCCOMB_X30_Y15_N4
\BancoRegistradores|s1|12~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|s1|12~feeder_combout\ = \33|19|29|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|19|29|5~0_combout\,
	combout => \BancoRegistradores|s1|12~feeder_combout\);

-- Location: LCFF_X30_Y15_N5
\BancoRegistradores|s1|12\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|s1|12~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|151~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s1|12~regout\);

-- Location: LCFF_X32_Y19_N7
\BancoRegistradores|t9|12\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \33|19|29|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|143~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t9|12~regout\);

-- Location: LCCOMB_X31_Y15_N2
\BancoRegistradores|78|19|32|25|19|29|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|19|29|5~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23)) # ((\BancoRegistradores|t9|12~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\BancoRegistradores|s1|12~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datac => \BancoRegistradores|s1|12~regout\,
	datad => \BancoRegistradores|t9|12~regout\,
	combout => \BancoRegistradores|78|19|32|25|19|29|5~0_combout\);

-- Location: LCFF_X31_Y15_N29
\BancoRegistradores|sp|12\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|29|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|140~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|sp|12~regout\);

-- Location: LCCOMB_X31_Y15_N28
\BancoRegistradores|78|19|32|25|19|29|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|19|29|5~1_combout\ = (\BancoRegistradores|78|19|32|25|19|29|5~0_combout\ & (((\BancoRegistradores|sp|12~regout\) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\BancoRegistradores|78|19|32|25|19|29|5~0_combout\ & (\BancoRegistradores|s5|12~regout\ & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|s5|12~regout\,
	datab => \BancoRegistradores|78|19|32|25|19|29|5~0_combout\,
	datac => \BancoRegistradores|sp|12~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	combout => \BancoRegistradores|78|19|32|25|19|29|5~1_combout\);

-- Location: LCFF_X33_Y14_N1
\BancoRegistradores|k1|12\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|29|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|141~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|k1|12~regout\);

-- Location: LCFF_X33_Y14_N19
\BancoRegistradores|ra|12\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|29|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|139~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|ra|12~regout\);

-- Location: LCFF_X34_Y14_N21
\BancoRegistradores|s7|12\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|29|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|147~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s7|12~regout\);

-- Location: LCFF_X34_Y14_N31
\BancoRegistradores|s3|12\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|29|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|150~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s3|12~regout\);

-- Location: LCCOMB_X34_Y14_N20
\BancoRegistradores|78|19|32|25|19|29|5~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|19|29|5~7_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\BancoRegistradores|s7|12~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|s3|12~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datac => \BancoRegistradores|s7|12~regout\,
	datad => \BancoRegistradores|s3|12~regout\,
	combout => \BancoRegistradores|78|19|32|25|19|29|5~7_combout\);

-- Location: LCCOMB_X33_Y14_N18
\BancoRegistradores|78|19|32|25|19|29|5~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|19|29|5~8_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|78|19|32|25|19|29|5~7_combout\ & ((\BancoRegistradores|ra|12~regout\))) # 
-- (!\BancoRegistradores|78|19|32|25|19|29|5~7_combout\ & (\BancoRegistradores|k1|12~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((\BancoRegistradores|78|19|32|25|19|29|5~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \BancoRegistradores|k1|12~regout\,
	datac => \BancoRegistradores|ra|12~regout\,
	datad => \BancoRegistradores|78|19|32|25|19|29|5~7_combout\,
	combout => \BancoRegistradores|78|19|32|25|19|29|5~8_combout\);

-- Location: LCFF_X35_Y22_N15
\BancoRegistradores|k0|12\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|29|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|144~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|k0|12~regout\);

-- Location: LCFF_X34_Y22_N7
\BancoRegistradores|fp|12\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|29|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|138~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|fp|12~regout\);

-- Location: LCCOMB_X34_Y22_N6
\BancoRegistradores|78|19|32|25|19|29|5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|19|29|5~3_combout\ = (\BancoRegistradores|78|19|32|25|19|29|5~2_combout\ & (((\BancoRegistradores|fp|12~regout\) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\BancoRegistradores|78|19|32|25|19|29|5~2_combout\ & (\BancoRegistradores|k0|12~regout\ & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|19|32|25|19|29|5~2_combout\,
	datab => \BancoRegistradores|k0|12~regout\,
	datac => \BancoRegistradores|fp|12~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	combout => \BancoRegistradores|78|19|32|25|19|29|5~3_combout\);

-- Location: LCFF_X35_Y19_N13
\BancoRegistradores|t8|12\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|29|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|145~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t8|12~regout\);

-- Location: LCFF_X37_Y19_N17
\BancoRegistradores|s0|12\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|29|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|153~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s0|12~regout\);

-- Location: LCCOMB_X35_Y19_N12
\BancoRegistradores|78|19|32|25|19|29|5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|19|29|5~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23)) # ((\BancoRegistradores|t8|12~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|s0|12~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datac => \BancoRegistradores|t8|12~regout\,
	datad => \BancoRegistradores|s0|12~regout\,
	combout => \BancoRegistradores|78|19|32|25|19|29|5~4_combout\);

-- Location: LCCOMB_X36_Y22_N16
\BancoRegistradores|s4|12~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|s4|12~feeder_combout\ = \33|19|29|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|19|29|5~0_combout\,
	combout => \BancoRegistradores|s4|12~feeder_combout\);

-- Location: LCFF_X36_Y22_N17
\BancoRegistradores|s4|12\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|s4|12~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|149~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s4|12~regout\);

-- Location: LCFF_X37_Y19_N23
\BancoRegistradores|gp|12\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|29|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|142~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|gp|12~regout\);

-- Location: LCCOMB_X36_Y22_N6
\BancoRegistradores|78|19|32|25|19|29|5~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|19|29|5~5_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|78|19|32|25|19|29|5~4_combout\ & ((\BancoRegistradores|gp|12~regout\))) # 
-- (!\BancoRegistradores|78|19|32|25|19|29|5~4_combout\ & (\BancoRegistradores|s4|12~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\BancoRegistradores|78|19|32|25|19|29|5~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \BancoRegistradores|78|19|32|25|19|29|5~4_combout\,
	datac => \BancoRegistradores|s4|12~regout\,
	datad => \BancoRegistradores|gp|12~regout\,
	combout => \BancoRegistradores|78|19|32|25|19|29|5~5_combout\);

-- Location: LCCOMB_X32_Y22_N0
\BancoRegistradores|78|19|32|25|19|29|5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|19|29|5~6_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\BancoRegistradores|78|19|32|25|19|29|5~3_combout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|78|19|32|25|19|29|5~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \BancoRegistradores|78|19|32|25|19|29|5~3_combout\,
	datad => \BancoRegistradores|78|19|32|25|19|29|5~5_combout\,
	combout => \BancoRegistradores|78|19|32|25|19|29|5~6_combout\);

-- Location: LCCOMB_X32_Y22_N26
\BancoRegistradores|78|19|32|25|19|29|5~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|19|29|5~9_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|78|19|32|25|19|29|5~6_combout\ & ((\BancoRegistradores|78|19|32|25|19|29|5~8_combout\))) # 
-- (!\BancoRegistradores|78|19|32|25|19|29|5~6_combout\ & (\BancoRegistradores|78|19|32|25|19|29|5~1_combout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (((\BancoRegistradores|78|19|32|25|19|29|5~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \BancoRegistradores|78|19|32|25|19|29|5~1_combout\,
	datac => \BancoRegistradores|78|19|32|25|19|29|5~8_combout\,
	datad => \BancoRegistradores|78|19|32|25|19|29|5~6_combout\,
	combout => \BancoRegistradores|78|19|32|25|19|29|5~9_combout\);

-- Location: LCCOMB_X32_Y19_N24
\BancoRegistradores|78|20|19|29|5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|19|29|5~2_combout\ = (\BancoRegistradores|78|20|19|29|6~1_combout\) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25) & \BancoRegistradores|78|19|32|25|19|29|5~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25),
	datab => \BancoRegistradores|78|20|19|29|6~1_combout\,
	datad => \BancoRegistradores|78|19|32|25|19|29|5~9_combout\,
	combout => \BancoRegistradores|78|20|19|29|5~2_combout\);

-- Location: LCCOMB_X30_Y17_N18
\23|166\ : cycloneii_lcell_comb
-- Equation(s):
-- \23|166~combout\ = LCELL(\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(12),
	combout => \23|166~combout\);

-- Location: LCCOMB_X31_Y19_N14
\177|19|29|18\ : cycloneii_lcell_comb
-- Equation(s):
-- \177|19|29|18~combout\ = (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30) & (\inst2|108~2_combout\ & (\23|166~combout\ & !\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30),
	datab => \inst2|108~2_combout\,
	datac => \23|166~combout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28),
	combout => \177|19|29|18~combout\);

-- Location: LCCOMB_X32_Y19_N2
\ULA|95|48|20|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|95|48|20|5~0_combout\ = (\135|77~0_combout\ & ((\177|19|29|6~combout\) # ((\BancoRegistradores|78|20|19|29|5~2_combout\) # (\177|19|29|18~combout\)))) # (!\135|77~0_combout\ & (\BancoRegistradores|78|20|19|29|5~2_combout\ & ((\177|19|29|6~combout\) # 
-- (\177|19|29|18~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \135|77~0_combout\,
	datab => \177|19|29|6~combout\,
	datac => \BancoRegistradores|78|20|19|29|5~2_combout\,
	datad => \177|19|29|18~combout\,
	combout => \ULA|95|48|20|5~0_combout\);

-- Location: LCCOMB_X32_Y19_N22
\ULA|96|50\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|96|50~combout\ = \135|73~combout\ $ (((\inst2|108~3_combout\ & (\23|158~combout\)) # (!\inst2|108~3_combout\ & ((\BancoRegistradores|115|20|19|25|5~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \23|158~combout\,
	datab => \inst2|108~3_combout\,
	datac => \135|73~combout\,
	datad => \BancoRegistradores|115|20|19|25|5~19_combout\,
	combout => \ULA|96|50~combout\);

-- Location: LCCOMB_X28_Y20_N18
\BancoRegistradores|v1|11~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|v1|11~feeder_combout\ = \33|19|25|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|19|25|5~0_combout\,
	combout => \BancoRegistradores|v1|11~feeder_combout\);

-- Location: LCFF_X28_Y20_N19
\BancoRegistradores|v1|11\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|v1|11~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|126~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|v1|11~regout\);

-- Location: LCFF_X29_Y21_N17
\BancoRegistradores|a3|11\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|25|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|129~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a3|11~regout\);

-- Location: LCFF_X29_Y21_N29
\BancoRegistradores|a1|11\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|25|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|124~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a1|11~regout\);

-- Location: LCCOMB_X29_Y21_N18
\BancoRegistradores|78|18|32|25|19|25|5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|19|25|5~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|a1|11~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\BancoRegistradores|a0|11~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|a0|11~regout\,
	datab => \BancoRegistradores|a1|11~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	combout => \BancoRegistradores|78|18|32|25|19|25|5~4_combout\);

-- Location: LCCOMB_X29_Y21_N16
\BancoRegistradores|78|18|32|25|19|25|5~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|19|25|5~5_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|78|18|32|25|19|25|5~4_combout\ & ((\BancoRegistradores|a3|11~regout\))) # 
-- (!\BancoRegistradores|78|18|32|25|19|25|5~4_combout\ & (\BancoRegistradores|a2|11~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\BancoRegistradores|78|18|32|25|19|25|5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|a2|11~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \BancoRegistradores|a3|11~regout\,
	datad => \BancoRegistradores|78|18|32|25|19|25|5~4_combout\,
	combout => \BancoRegistradores|78|18|32|25|19|25|5~5_combout\);

-- Location: LCFF_X29_Y20_N5
\BancoRegistradores|v0|11\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|25|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|123~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|v0|11~regout\);

-- Location: LCFF_X30_Y20_N13
\BancoRegistradores|at|11\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|25|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|122~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|at|11~regout\);

-- Location: LCCOMB_X29_Y20_N30
\BancoRegistradores|78|18|28|23|19|25|18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|28|23|19|25|18~combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & \BancoRegistradores|at|11~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datad => \BancoRegistradores|at|11~regout\,
	combout => \BancoRegistradores|78|18|28|23|19|25|18~combout\);

-- Location: LCCOMB_X29_Y20_N28
\BancoRegistradores|78|18|32|25|19|25|5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|19|25|5~6_combout\ = (\BancoRegistradores|78|20|21|26|5~0_combout\ & ((\BancoRegistradores|v0|11~regout\) # ((\BancoRegistradores|78|20|21|26|5~1_combout\)))) # (!\BancoRegistradores|78|20|21|26|5~0_combout\ & 
-- (((!\BancoRegistradores|78|20|21|26|5~1_combout\ & \BancoRegistradores|78|18|28|23|19|25|18~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|20|21|26|5~0_combout\,
	datab => \BancoRegistradores|v0|11~regout\,
	datac => \BancoRegistradores|78|20|21|26|5~1_combout\,
	datad => \BancoRegistradores|78|18|28|23|19|25|18~combout\,
	combout => \BancoRegistradores|78|18|32|25|19|25|5~6_combout\);

-- Location: LCCOMB_X29_Y20_N14
\BancoRegistradores|78|18|32|25|19|25|5~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|19|25|5~7_combout\ = (\BancoRegistradores|78|20|21|26|5~1_combout\ & ((\BancoRegistradores|78|18|32|25|19|25|5~6_combout\ & (\BancoRegistradores|v1|11~regout\)) # (!\BancoRegistradores|78|18|32|25|19|25|5~6_combout\ & 
-- ((\BancoRegistradores|78|18|32|25|19|25|5~5_combout\))))) # (!\BancoRegistradores|78|20|21|26|5~1_combout\ & (((\BancoRegistradores|78|18|32|25|19|25|5~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|20|21|26|5~1_combout\,
	datab => \BancoRegistradores|v1|11~regout\,
	datac => \BancoRegistradores|78|18|32|25|19|25|5~5_combout\,
	datad => \BancoRegistradores|78|18|32|25|19|25|5~6_combout\,
	combout => \BancoRegistradores|78|18|32|25|19|25|5~7_combout\);

-- Location: LCFF_X35_Y23_N9
\BancoRegistradores|t3|11\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|25|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|133~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t3|11~regout\);

-- Location: LCCOMB_X35_Y23_N18
\BancoRegistradores|78|18|32|25|19|25|5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|19|25|5~3_combout\ = (\BancoRegistradores|78|18|32|25|19|25|5~2_combout\ & (((\BancoRegistradores|t3|11~regout\) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\BancoRegistradores|78|18|32|25|19|25|5~2_combout\ & (\BancoRegistradores|t2|11~regout\ & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|18|32|25|19|25|5~2_combout\,
	datab => \BancoRegistradores|t2|11~regout\,
	datac => \BancoRegistradores|t3|11~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	combout => \BancoRegistradores|78|18|32|25|19|25|5~3_combout\);

-- Location: LCFF_X25_Y19_N1
\BancoRegistradores|t5|11\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|25|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|132~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t5|11~regout\);

-- Location: LCFF_X24_Y19_N17
\BancoRegistradores|t6|11\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|25|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|131~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t6|11~regout\);

-- Location: LCFF_X24_Y19_N11
\BancoRegistradores|t4|11\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|25|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|134~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t4|11~regout\);

-- Location: LCCOMB_X24_Y19_N16
\BancoRegistradores|78|18|32|25|19|25|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|19|25|5~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\BancoRegistradores|t6|11~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|t4|11~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \BancoRegistradores|t6|11~regout\,
	datad => \BancoRegistradores|t4|11~regout\,
	combout => \BancoRegistradores|78|18|32|25|19|25|5~0_combout\);

-- Location: LCCOMB_X25_Y19_N0
\BancoRegistradores|78|18|32|25|19|25|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|19|25|5~1_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|78|18|32|25|19|25|5~0_combout\ & (\BancoRegistradores|t7|11~regout\)) # 
-- (!\BancoRegistradores|78|18|32|25|19|25|5~0_combout\ & ((\BancoRegistradores|t5|11~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (((\BancoRegistradores|78|18|32|25|19|25|5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t7|11~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datac => \BancoRegistradores|t5|11~regout\,
	datad => \BancoRegistradores|78|18|32|25|19|25|5~0_combout\,
	combout => \BancoRegistradores|78|18|32|25|19|25|5~1_combout\);

-- Location: LCCOMB_X29_Y20_N10
\BancoRegistradores|78|20|19|25|6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|19|25|6~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\BancoRegistradores|78|18|32|25|19|25|5~1_combout\))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\BancoRegistradores|78|18|32|25|19|25|5~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|78|18|32|25|19|25|5~3_combout\,
	datad => \BancoRegistradores|78|18|32|25|19|25|5~1_combout\,
	combout => \BancoRegistradores|78|20|19|25|6~0_combout\);

-- Location: LCCOMB_X29_Y20_N24
\BancoRegistradores|78|20|19|25|6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|19|25|6~1_combout\ = (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25) & ((\BancoRegistradores|78|20|19|25|6~0_combout\) # ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & 
-- \BancoRegistradores|78|18|32|25|19|25|5~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|78|18|32|25|19|25|5~7_combout\,
	datad => \BancoRegistradores|78|20|19|25|6~0_combout\,
	combout => \BancoRegistradores|78|20|19|25|6~1_combout\);

-- Location: LCCOMB_X25_Y17_N30
\23|157\ : cycloneii_lcell_comb
-- Equation(s):
-- \23|157~combout\ = LCELL(\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(10),
	combout => \23|157~combout\);

-- Location: LCCOMB_X28_Y19_N26
\ULA|97|50\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|97|50~combout\ = \135|73~combout\ $ (((\inst2|108~3_combout\ & ((\23|157~combout\))) # (!\inst2|108~3_combout\ & (\BancoRegistradores|115|20|19|24|5~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011010011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|108~3_combout\,
	datab => \135|73~combout\,
	datac => \BancoRegistradores|115|20|19|24|5~19_combout\,
	datad => \23|157~combout\,
	combout => \ULA|97|50~combout\);

-- Location: LCCOMB_X38_Y22_N26
\BancoRegistradores|t5|10~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|t5|10~feeder_combout\ = \33|19|24|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|19|24|5~0_combout\,
	combout => \BancoRegistradores|t5|10~feeder_combout\);

-- Location: LCFF_X38_Y22_N27
\BancoRegistradores|t5|10\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|t5|10~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|132~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t5|10~regout\);

-- Location: LCCOMB_X37_Y22_N18
\BancoRegistradores|t6|10~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|t6|10~feeder_combout\ = \33|19|24|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|19|24|5~0_combout\,
	combout => \BancoRegistradores|t6|10~feeder_combout\);

-- Location: LCFF_X37_Y22_N19
\BancoRegistradores|t6|10\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|t6|10~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|131~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t6|10~regout\);

-- Location: LCCOMB_X38_Y22_N22
\BancoRegistradores|78|18|32|25|19|24|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|19|24|5~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21)) # (\BancoRegistradores|t6|10~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\BancoRegistradores|t4|10~regout\ & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t4|10~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datad => \BancoRegistradores|t6|10~regout\,
	combout => \BancoRegistradores|78|18|32|25|19|24|5~0_combout\);

-- Location: LCCOMB_X37_Y22_N22
\BancoRegistradores|78|18|32|25|19|24|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|19|24|5~1_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|78|18|32|25|19|24|5~0_combout\ & (\BancoRegistradores|t7|10~regout\)) # 
-- (!\BancoRegistradores|78|18|32|25|19|24|5~0_combout\ & ((\BancoRegistradores|t5|10~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (((\BancoRegistradores|78|18|32|25|19|24|5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t7|10~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datac => \BancoRegistradores|t5|10~regout\,
	datad => \BancoRegistradores|78|18|32|25|19|24|5~0_combout\,
	combout => \BancoRegistradores|78|18|32|25|19|24|5~1_combout\);

-- Location: LCFF_X33_Y24_N27
\BancoRegistradores|t2|10\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|24|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|135~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t2|10~regout\);

-- Location: LCCOMB_X34_Y24_N8
\BancoRegistradores|78|18|32|25|19|24|5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|19|24|5~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|t1|10~regout\) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (((\BancoRegistradores|t0|10~regout\ & !\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t1|10~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datac => \BancoRegistradores|t0|10~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	combout => \BancoRegistradores|78|18|32|25|19|24|5~2_combout\);

-- Location: LCCOMB_X33_Y24_N18
\BancoRegistradores|78|18|32|25|19|24|5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|19|24|5~3_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|78|18|32|25|19|24|5~2_combout\ & (\BancoRegistradores|t3|10~regout\)) # 
-- (!\BancoRegistradores|78|18|32|25|19|24|5~2_combout\ & ((\BancoRegistradores|t2|10~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\BancoRegistradores|78|18|32|25|19|24|5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t3|10~regout\,
	datab => \BancoRegistradores|t2|10~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datad => \BancoRegistradores|78|18|32|25|19|24|5~2_combout\,
	combout => \BancoRegistradores|78|18|32|25|19|24|5~3_combout\);

-- Location: LCCOMB_X29_Y20_N22
\BancoRegistradores|78|20|19|24|6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|19|24|6~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & 
-- (\BancoRegistradores|78|18|32|25|19|24|5~1_combout\)) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|78|18|32|25|19|24|5~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|78|18|32|25|19|24|5~1_combout\,
	datad => \BancoRegistradores|78|18|32|25|19|24|5~3_combout\,
	combout => \BancoRegistradores|78|20|19|24|6~0_combout\);

-- Location: LCFF_X30_Y20_N21
\BancoRegistradores|at|10\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|24|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|122~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|at|10~regout\);

-- Location: LCCOMB_X29_Y20_N26
\BancoRegistradores|78|18|28|23|19|24|18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|28|23|19|24|18~combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & \BancoRegistradores|at|10~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datad => \BancoRegistradores|at|10~regout\,
	combout => \BancoRegistradores|78|18|28|23|19|24|18~combout\);

-- Location: LCFF_X28_Y22_N27
\BancoRegistradores|a1|10\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|24|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|124~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a1|10~regout\);

-- Location: LCFF_X28_Y21_N19
\BancoRegistradores|a2|10\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|24|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|128~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a2|10~regout\);

-- Location: LCFF_X28_Y21_N21
\BancoRegistradores|a0|10\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|24|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|125~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a0|10~regout\);

-- Location: LCCOMB_X28_Y21_N20
\BancoRegistradores|78|18|32|25|19|24|5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|19|24|5~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\BancoRegistradores|a2|10~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|a0|10~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \BancoRegistradores|a2|10~regout\,
	datac => \BancoRegistradores|a0|10~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	combout => \BancoRegistradores|78|18|32|25|19|24|5~4_combout\);

-- Location: LCCOMB_X28_Y22_N26
\BancoRegistradores|78|18|32|25|19|24|5~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|19|24|5~5_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|78|18|32|25|19|24|5~4_combout\ & (\BancoRegistradores|a3|10~regout\)) # 
-- (!\BancoRegistradores|78|18|32|25|19|24|5~4_combout\ & ((\BancoRegistradores|a1|10~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (((\BancoRegistradores|78|18|32|25|19|24|5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|a3|10~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datac => \BancoRegistradores|a1|10~regout\,
	datad => \BancoRegistradores|78|18|32|25|19|24|5~4_combout\,
	combout => \BancoRegistradores|78|18|32|25|19|24|5~5_combout\);

-- Location: LCCOMB_X29_Y20_N0
\BancoRegistradores|78|18|32|25|19|24|5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|19|24|5~6_combout\ = (\BancoRegistradores|78|20|21|26|5~0_combout\ & (((\BancoRegistradores|78|20|21|26|5~1_combout\)))) # (!\BancoRegistradores|78|20|21|26|5~0_combout\ & ((\BancoRegistradores|78|20|21|26|5~1_combout\ & 
-- ((\BancoRegistradores|78|18|32|25|19|24|5~5_combout\))) # (!\BancoRegistradores|78|20|21|26|5~1_combout\ & (\BancoRegistradores|78|18|28|23|19|24|18~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|20|21|26|5~0_combout\,
	datab => \BancoRegistradores|78|18|28|23|19|24|18~combout\,
	datac => \BancoRegistradores|78|20|21|26|5~1_combout\,
	datad => \BancoRegistradores|78|18|32|25|19|24|5~5_combout\,
	combout => \BancoRegistradores|78|18|32|25|19|24|5~6_combout\);

-- Location: LCFF_X29_Y20_N9
\BancoRegistradores|v0|10\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|24|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|123~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|v0|10~regout\);

-- Location: LCCOMB_X29_Y20_N6
\BancoRegistradores|78|18|32|25|19|24|5~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|19|24|5~7_combout\ = (\BancoRegistradores|78|18|32|25|19|24|5~6_combout\ & ((\BancoRegistradores|v1|10~regout\) # ((!\BancoRegistradores|78|20|21|26|5~0_combout\)))) # (!\BancoRegistradores|78|18|32|25|19|24|5~6_combout\ & 
-- (((\BancoRegistradores|v0|10~regout\ & \BancoRegistradores|78|20|21|26|5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|v1|10~regout\,
	datab => \BancoRegistradores|78|18|32|25|19|24|5~6_combout\,
	datac => \BancoRegistradores|v0|10~regout\,
	datad => \BancoRegistradores|78|20|21|26|5~0_combout\,
	combout => \BancoRegistradores|78|18|32|25|19|24|5~7_combout\);

-- Location: LCCOMB_X29_Y20_N20
\BancoRegistradores|78|20|19|24|6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|19|24|6~1_combout\ = (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25) & ((\BancoRegistradores|78|20|19|24|6~0_combout\) # ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & 
-- \BancoRegistradores|78|18|32|25|19|24|5~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \BancoRegistradores|78|20|19|24|6~0_combout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25),
	datad => \BancoRegistradores|78|18|32|25|19|24|5~7_combout\,
	combout => \BancoRegistradores|78|20|19|24|6~1_combout\);

-- Location: LCCOMB_X30_Y23_N22
\BancoRegistradores|78|18|28|23|19|23|18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|28|23|19|23|18~combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & \BancoRegistradores|at|09~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datad => \BancoRegistradores|at|09~regout\,
	combout => \BancoRegistradores|78|18|28|23|19|23|18~combout\);

-- Location: LCCOMB_X29_Y23_N18
\BancoRegistradores|78|18|32|25|19|23|5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|19|23|5~6_combout\ = (\BancoRegistradores|78|20|21|26|5~1_combout\ & (((\BancoRegistradores|78|20|21|26|5~0_combout\)))) # (!\BancoRegistradores|78|20|21|26|5~1_combout\ & ((\BancoRegistradores|78|20|21|26|5~0_combout\ & 
-- (\BancoRegistradores|v0|09~regout\)) # (!\BancoRegistradores|78|20|21|26|5~0_combout\ & ((\BancoRegistradores|78|18|28|23|19|23|18~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|v0|09~regout\,
	datab => \BancoRegistradores|78|18|28|23|19|23|18~combout\,
	datac => \BancoRegistradores|78|20|21|26|5~1_combout\,
	datad => \BancoRegistradores|78|20|21|26|5~0_combout\,
	combout => \BancoRegistradores|78|18|32|25|19|23|5~6_combout\);

-- Location: LCCOMB_X29_Y23_N28
\BancoRegistradores|78|18|32|25|19|23|5~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|19|23|5~5_combout\ = (\BancoRegistradores|78|18|32|25|19|23|5~4_combout\ & (((\BancoRegistradores|a3|09~regout\) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\BancoRegistradores|78|18|32|25|19|23|5~4_combout\ & (\BancoRegistradores|a2|09~regout\ & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|18|32|25|19|23|5~4_combout\,
	datab => \BancoRegistradores|a2|09~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datad => \BancoRegistradores|a3|09~regout\,
	combout => \BancoRegistradores|78|18|32|25|19|23|5~5_combout\);

-- Location: LCCOMB_X29_Y23_N8
\BancoRegistradores|78|18|32|25|19|23|5~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|19|23|5~7_combout\ = (\BancoRegistradores|78|18|32|25|19|23|5~6_combout\ & ((\BancoRegistradores|v1|09~regout\) # ((!\BancoRegistradores|78|20|21|26|5~1_combout\)))) # (!\BancoRegistradores|78|18|32|25|19|23|5~6_combout\ & 
-- (((\BancoRegistradores|78|20|21|26|5~1_combout\ & \BancoRegistradores|78|18|32|25|19|23|5~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|v1|09~regout\,
	datab => \BancoRegistradores|78|18|32|25|19|23|5~6_combout\,
	datac => \BancoRegistradores|78|20|21|26|5~1_combout\,
	datad => \BancoRegistradores|78|18|32|25|19|23|5~5_combout\,
	combout => \BancoRegistradores|78|18|32|25|19|23|5~7_combout\);

-- Location: LCFF_X32_Y22_N7
\BancoRegistradores|t3|09\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|23|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|133~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t3|09~regout\);

-- Location: LCCOMB_X36_Y21_N4
\BancoRegistradores|78|18|32|25|19|23|5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|19|23|5~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22)) # ((\BancoRegistradores|t1|09~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|t0|09~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \BancoRegistradores|t1|09~regout\,
	datad => \BancoRegistradores|t0|09~regout\,
	combout => \BancoRegistradores|78|18|32|25|19|23|5~2_combout\);

-- Location: LCCOMB_X32_Y22_N6
\BancoRegistradores|78|18|32|25|19|23|5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|19|23|5~3_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|78|18|32|25|19|23|5~2_combout\ & ((\BancoRegistradores|t3|09~regout\))) # 
-- (!\BancoRegistradores|78|18|32|25|19|23|5~2_combout\ & (\BancoRegistradores|t2|09~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\BancoRegistradores|78|18|32|25|19|23|5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \BancoRegistradores|t2|09~regout\,
	datac => \BancoRegistradores|t3|09~regout\,
	datad => \BancoRegistradores|78|18|32|25|19|23|5~2_combout\,
	combout => \BancoRegistradores|78|18|32|25|19|23|5~3_combout\);

-- Location: LCFF_X25_Y19_N17
\BancoRegistradores|t5|09\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|23|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|132~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t5|09~regout\);

-- Location: LCCOMB_X24_Y19_N18
\BancoRegistradores|78|18|32|25|19|23|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|19|23|5~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|t6|09~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\BancoRegistradores|t4|09~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \BancoRegistradores|t4|09~regout\,
	datad => \BancoRegistradores|t6|09~regout\,
	combout => \BancoRegistradores|78|18|32|25|19|23|5~0_combout\);

-- Location: LCCOMB_X25_Y19_N16
\BancoRegistradores|78|18|32|25|19|23|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|19|23|5~1_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|78|18|32|25|19|23|5~0_combout\ & (\BancoRegistradores|t7|09~regout\)) # 
-- (!\BancoRegistradores|78|18|32|25|19|23|5~0_combout\ & ((\BancoRegistradores|t5|09~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (((\BancoRegistradores|78|18|32|25|19|23|5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t7|09~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datac => \BancoRegistradores|t5|09~regout\,
	datad => \BancoRegistradores|78|18|32|25|19|23|5~0_combout\,
	combout => \BancoRegistradores|78|18|32|25|19|23|5~1_combout\);

-- Location: LCCOMB_X28_Y19_N10
\BancoRegistradores|78|20|19|23|6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|19|23|6~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\BancoRegistradores|78|18|32|25|19|23|5~1_combout\))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\BancoRegistradores|78|18|32|25|19|23|5~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|78|18|32|25|19|23|5~3_combout\,
	datad => \BancoRegistradores|78|18|32|25|19|23|5~1_combout\,
	combout => \BancoRegistradores|78|20|19|23|6~0_combout\);

-- Location: LCCOMB_X28_Y19_N4
\BancoRegistradores|78|20|19|23|6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|19|23|6~1_combout\ = (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25) & ((\BancoRegistradores|78|20|19|23|6~0_combout\) # ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & 
-- \BancoRegistradores|78|18|32|25|19|23|5~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|78|18|32|25|19|23|5~7_combout\,
	datad => \BancoRegistradores|78|20|19|23|6~0_combout\,
	combout => \BancoRegistradores|78|20|19|23|6~1_combout\);

-- Location: LCCOMB_X28_Y22_N12
\ULA|98|50\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|98|50~combout\ = \135|73~combout\ $ (((\inst2|108~3_combout\ & (\23|159~combout\)) # (!\inst2|108~3_combout\ & ((\BancoRegistradores|115|20|19|23|5~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \23|159~combout\,
	datab => \135|73~combout\,
	datac => \inst2|108~3_combout\,
	datad => \BancoRegistradores|115|20|19|23|5~19_combout\,
	combout => \ULA|98|50~combout\);

-- Location: LCFF_X33_Y15_N15
\BancoRegistradores|s7|08\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|20|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|147~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s7|08~regout\);

-- Location: LCCOMB_X37_Y15_N12
\BancoRegistradores|78|19|32|25|19|20|5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|19|20|5~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\BancoRegistradores|s3|08~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|s1|08~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|s3|08~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datad => \BancoRegistradores|s1|08~regout\,
	combout => \BancoRegistradores|78|19|32|25|19|20|5~2_combout\);

-- Location: LCCOMB_X33_Y15_N4
\BancoRegistradores|78|19|32|25|19|20|5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|19|20|5~3_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|78|19|32|25|19|20|5~2_combout\ & (\BancoRegistradores|s7|08~regout\)) # 
-- (!\BancoRegistradores|78|19|32|25|19|20|5~2_combout\ & ((\BancoRegistradores|s5|08~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (((\BancoRegistradores|78|19|32|25|19|20|5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \BancoRegistradores|s7|08~regout\,
	datac => \BancoRegistradores|78|19|32|25|19|20|5~2_combout\,
	datad => \BancoRegistradores|s5|08~regout\,
	combout => \BancoRegistradores|78|19|32|25|19|20|5~3_combout\);

-- Location: LCCOMB_X30_Y23_N28
\BancoRegistradores|78|19|32|25|19|20|5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|19|20|5~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\BancoRegistradores|s2|08~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|s0|08~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \BancoRegistradores|s2|08~regout\,
	datad => \BancoRegistradores|s0|08~regout\,
	combout => \BancoRegistradores|78|19|32|25|19|20|5~4_combout\);

-- Location: LCCOMB_X30_Y23_N26
\BancoRegistradores|78|19|32|25|19|20|5~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|19|20|5~5_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|78|19|32|25|19|20|5~4_combout\ & ((\BancoRegistradores|s6|08~regout\))) # 
-- (!\BancoRegistradores|78|19|32|25|19|20|5~4_combout\ & (\BancoRegistradores|s4|08~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (((\BancoRegistradores|78|19|32|25|19|20|5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \BancoRegistradores|s4|08~regout\,
	datac => \BancoRegistradores|s6|08~regout\,
	datad => \BancoRegistradores|78|19|32|25|19|20|5~4_combout\,
	combout => \BancoRegistradores|78|19|32|25|19|20|5~5_combout\);

-- Location: LCCOMB_X30_Y23_N12
\BancoRegistradores|78|19|32|25|19|20|5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|19|20|5~6_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\BancoRegistradores|78|19|32|25|19|20|5~3_combout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|78|19|32|25|19|20|5~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datac => \BancoRegistradores|78|19|32|25|19|20|5~3_combout\,
	datad => \BancoRegistradores|78|19|32|25|19|20|5~5_combout\,
	combout => \BancoRegistradores|78|19|32|25|19|20|5~6_combout\);

-- Location: LCCOMB_X36_Y20_N2
\BancoRegistradores|78|19|32|25|19|20|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|19|20|5~1_combout\ = (\BancoRegistradores|78|19|32|25|19|20|5~0_combout\ & (((\BancoRegistradores|fp|08~regout\)) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23)))) # 
-- (!\BancoRegistradores|78|19|32|25|19|20|5~0_combout\ & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|gp|08~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|19|32|25|19|20|5~0_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datac => \BancoRegistradores|fp|08~regout\,
	datad => \BancoRegistradores|gp|08~regout\,
	combout => \BancoRegistradores|78|19|32|25|19|20|5~1_combout\);

-- Location: LCFF_X28_Y15_N31
\BancoRegistradores|sp|08\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|20|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|140~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|sp|08~regout\);

-- Location: LCCOMB_X36_Y19_N2
\BancoRegistradores|78|19|32|25|19|20|5~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|19|20|5~7_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\BancoRegistradores|k1|08~regout\) # (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\BancoRegistradores|t9|08~regout\ & ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t9|08~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \BancoRegistradores|k1|08~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	combout => \BancoRegistradores|78|19|32|25|19|20|5~7_combout\);

-- Location: LCCOMB_X28_Y15_N30
\BancoRegistradores|78|19|32|25|19|20|5~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|19|20|5~8_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|78|19|32|25|19|20|5~7_combout\ & (\BancoRegistradores|ra|08~regout\)) # 
-- (!\BancoRegistradores|78|19|32|25|19|20|5~7_combout\ & ((\BancoRegistradores|sp|08~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (((\BancoRegistradores|78|19|32|25|19|20|5~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ra|08~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datac => \BancoRegistradores|sp|08~regout\,
	datad => \BancoRegistradores|78|19|32|25|19|20|5~7_combout\,
	combout => \BancoRegistradores|78|19|32|25|19|20|5~8_combout\);

-- Location: LCCOMB_X29_Y23_N12
\BancoRegistradores|78|19|32|25|19|20|5~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|19|20|5~9_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|78|19|32|25|19|20|5~6_combout\ & ((\BancoRegistradores|78|19|32|25|19|20|5~8_combout\))) # 
-- (!\BancoRegistradores|78|19|32|25|19|20|5~6_combout\ & (\BancoRegistradores|78|19|32|25|19|20|5~1_combout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (\BancoRegistradores|78|19|32|25|19|20|5~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \BancoRegistradores|78|19|32|25|19|20|5~6_combout\,
	datac => \BancoRegistradores|78|19|32|25|19|20|5~1_combout\,
	datad => \BancoRegistradores|78|19|32|25|19|20|5~8_combout\,
	combout => \BancoRegistradores|78|19|32|25|19|20|5~9_combout\);

-- Location: LCCOMB_X29_Y23_N26
\BancoRegistradores|78|20|19|20|18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|19|20|18~combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25) & \BancoRegistradores|78|19|32|25|19|20|5~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25),
	datad => \BancoRegistradores|78|19|32|25|19|20|5~9_combout\,
	combout => \BancoRegistradores|78|20|19|20|18~combout\);

-- Location: LCCOMB_X27_Y19_N20
\ULA|99|50\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|99|50~combout\ = \135|73~combout\ $ (((\inst2|108~3_combout\ & (\23|160~combout\)) # (!\inst2|108~3_combout\ & ((\BancoRegistradores|115|20|19|20|5~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \135|73~combout\,
	datab => \23|160~combout\,
	datac => \inst2|108~3_combout\,
	datad => \BancoRegistradores|115|20|19|20|5~19_combout\,
	combout => \ULA|99|50~combout\);

-- Location: LCFF_X27_Y15_N27
\BancoRegistradores|ra|07\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|26|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|139~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|ra|07~regout\);

-- Location: LCFF_X28_Y14_N29
\BancoRegistradores|k1|07\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|26|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|141~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|k1|07~regout\);

-- Location: LCCOMB_X27_Y15_N0
\BancoRegistradores|78|19|32|25|18|26|5~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|18|26|5~8_combout\ = (\BancoRegistradores|78|19|32|25|18|26|5~7_combout\ & ((\BancoRegistradores|ra|07~regout\) # ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\BancoRegistradores|78|19|32|25|18|26|5~7_combout\ & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & \BancoRegistradores|k1|07~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|19|32|25|18|26|5~7_combout\,
	datab => \BancoRegistradores|ra|07~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datad => \BancoRegistradores|k1|07~regout\,
	combout => \BancoRegistradores|78|19|32|25|18|26|5~8_combout\);

-- Location: LCFF_X34_Y19_N23
\BancoRegistradores|s4|07\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|26|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|149~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s4|07~regout\);

-- Location: LCCOMB_X28_Y16_N26
\BancoRegistradores|gp|07~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|gp|07~feeder_combout\ = \33|18|26|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|18|26|5~0_combout\,
	combout => \BancoRegistradores|gp|07~feeder_combout\);

-- Location: LCFF_X28_Y16_N27
\BancoRegistradores|gp|07\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|gp|07~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|142~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|gp|07~regout\);

-- Location: LCCOMB_X33_Y17_N16
\BancoRegistradores|t8|07~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|t8|07~feeder_combout\ = \33|18|26|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|18|26|5~0_combout\,
	combout => \BancoRegistradores|t8|07~feeder_combout\);

-- Location: LCFF_X33_Y17_N17
\BancoRegistradores|t8|07\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|t8|07~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|145~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t8|07~regout\);

-- Location: LCCOMB_X28_Y16_N0
\BancoRegistradores|s0|07~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|s0|07~feeder_combout\ = \33|18|26|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|18|26|5~0_combout\,
	combout => \BancoRegistradores|s0|07~feeder_combout\);

-- Location: LCFF_X28_Y16_N1
\BancoRegistradores|s0|07\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|s0|07~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|153~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s0|07~regout\);

-- Location: LCCOMB_X33_Y17_N26
\BancoRegistradores|78|19|32|25|18|26|5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|18|26|5~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (\BancoRegistradores|t8|07~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|s0|07~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|t8|07~regout\,
	datad => \BancoRegistradores|s0|07~regout\,
	combout => \BancoRegistradores|78|19|32|25|18|26|5~4_combout\);

-- Location: LCCOMB_X34_Y19_N4
\BancoRegistradores|78|19|32|25|18|26|5~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|18|26|5~5_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|78|19|32|25|18|26|5~4_combout\ & ((\BancoRegistradores|gp|07~regout\))) # 
-- (!\BancoRegistradores|78|19|32|25|18|26|5~4_combout\ & (\BancoRegistradores|s4|07~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (((\BancoRegistradores|78|19|32|25|18|26|5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \BancoRegistradores|s4|07~regout\,
	datac => \BancoRegistradores|gp|07~regout\,
	datad => \BancoRegistradores|78|19|32|25|18|26|5~4_combout\,
	combout => \BancoRegistradores|78|19|32|25|18|26|5~5_combout\);

-- Location: LCFF_X36_Y20_N13
\BancoRegistradores|fp|07\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|26|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|138~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|fp|07~regout\);

-- Location: LCCOMB_X36_Y22_N30
\BancoRegistradores|s6|07~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|s6|07~feeder_combout\ = \33|18|26|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|18|26|5~0_combout\,
	combout => \BancoRegistradores|s6|07~feeder_combout\);

-- Location: LCFF_X36_Y22_N31
\BancoRegistradores|s6|07\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|s6|07~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|146~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s6|07~regout\);

-- Location: LCCOMB_X35_Y20_N6
\BancoRegistradores|s2|07~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|s2|07~feeder_combout\ = \33|18|26|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|18|26|5~0_combout\,
	combout => \BancoRegistradores|s2|07~feeder_combout\);

-- Location: LCFF_X35_Y20_N7
\BancoRegistradores|s2|07\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|s2|07~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|152~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s2|07~regout\);

-- Location: LCCOMB_X36_Y22_N0
\BancoRegistradores|78|19|32|25|18|26|5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|18|26|5~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|s6|07~regout\) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & \BancoRegistradores|s2|07~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \BancoRegistradores|s6|07~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datad => \BancoRegistradores|s2|07~regout\,
	combout => \BancoRegistradores|78|19|32|25|18|26|5~2_combout\);

-- Location: LCCOMB_X36_Y20_N12
\BancoRegistradores|78|19|32|25|18|26|5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|18|26|5~3_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|78|19|32|25|18|26|5~2_combout\ & ((\BancoRegistradores|fp|07~regout\))) # 
-- (!\BancoRegistradores|78|19|32|25|18|26|5~2_combout\ & (\BancoRegistradores|k0|07~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((\BancoRegistradores|78|19|32|25|18|26|5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|k0|07~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|fp|07~regout\,
	datad => \BancoRegistradores|78|19|32|25|18|26|5~2_combout\,
	combout => \BancoRegistradores|78|19|32|25|18|26|5~3_combout\);

-- Location: LCCOMB_X28_Y15_N2
\BancoRegistradores|78|19|32|25|18|26|5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|18|26|5~6_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21)) # 
-- ((\BancoRegistradores|78|19|32|25|18|26|5~3_combout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & 
-- (\BancoRegistradores|78|19|32|25|18|26|5~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datac => \BancoRegistradores|78|19|32|25|18|26|5~5_combout\,
	datad => \BancoRegistradores|78|19|32|25|18|26|5~3_combout\,
	combout => \BancoRegistradores|78|19|32|25|18|26|5~6_combout\);

-- Location: LCCOMB_X28_Y15_N24
\BancoRegistradores|78|19|32|25|18|26|5~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|18|26|5~9_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|78|19|32|25|18|26|5~6_combout\ & ((\BancoRegistradores|78|19|32|25|18|26|5~8_combout\))) # 
-- (!\BancoRegistradores|78|19|32|25|18|26|5~6_combout\ & (\BancoRegistradores|78|19|32|25|18|26|5~1_combout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (((\BancoRegistradores|78|19|32|25|18|26|5~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|19|32|25|18|26|5~1_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datac => \BancoRegistradores|78|19|32|25|18|26|5~8_combout\,
	datad => \BancoRegistradores|78|19|32|25|18|26|5~6_combout\,
	combout => \BancoRegistradores|78|19|32|25|18|26|5~9_combout\);

-- Location: LCCOMB_X28_Y19_N30
\BancoRegistradores|78|20|18|26|18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|18|26|18~combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25) & \BancoRegistradores|78|19|32|25|18|26|5~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25),
	datad => \BancoRegistradores|78|19|32|25|18|26|5~9_combout\,
	combout => \BancoRegistradores|78|20|18|26|18~combout\);

-- Location: LCCOMB_X28_Y24_N22
\BancoRegistradores|a2|07~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|a2|07~feeder_combout\ = \33|18|26|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|18|26|5~0_combout\,
	combout => \BancoRegistradores|a2|07~feeder_combout\);

-- Location: LCFF_X28_Y24_N23
\BancoRegistradores|a2|07\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|a2|07~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|128~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a2|07~regout\);

-- Location: LCCOMB_X31_Y24_N6
\BancoRegistradores|a3|07~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|a3|07~feeder_combout\ = \33|18|26|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|18|26|5~0_combout\,
	combout => \BancoRegistradores|a3|07~feeder_combout\);

-- Location: LCFF_X31_Y24_N7
\BancoRegistradores|a3|07\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|a3|07~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|129~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a3|07~regout\);

-- Location: LCFF_X29_Y24_N25
\BancoRegistradores|a0|07\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|26|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|125~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a0|07~regout\);

-- Location: LCFF_X29_Y24_N23
\BancoRegistradores|a1|07\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|26|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|124~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a1|07~regout\);

-- Location: LCCOMB_X29_Y24_N30
\BancoRegistradores|78|18|32|25|18|26|5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|18|26|5~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|a1|07~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\BancoRegistradores|a0|07~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datac => \BancoRegistradores|a0|07~regout\,
	datad => \BancoRegistradores|a1|07~regout\,
	combout => \BancoRegistradores|78|18|32|25|18|26|5~4_combout\);

-- Location: LCCOMB_X28_Y24_N24
\BancoRegistradores|78|18|32|25|18|26|5~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|18|26|5~5_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|78|18|32|25|18|26|5~4_combout\ & ((\BancoRegistradores|a3|07~regout\))) # 
-- (!\BancoRegistradores|78|18|32|25|18|26|5~4_combout\ & (\BancoRegistradores|a2|07~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\BancoRegistradores|78|18|32|25|18|26|5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \BancoRegistradores|a2|07~regout\,
	datac => \BancoRegistradores|a3|07~regout\,
	datad => \BancoRegistradores|78|18|32|25|18|26|5~4_combout\,
	combout => \BancoRegistradores|78|18|32|25|18|26|5~5_combout\);

-- Location: LCFF_X30_Y24_N1
\BancoRegistradores|v0|07\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|26|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|123~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|v0|07~regout\);

-- Location: LCFF_X30_Y21_N27
\BancoRegistradores|at|07\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|26|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|122~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|at|07~regout\);

-- Location: LCCOMB_X30_Y21_N4
\BancoRegistradores|78|18|28|23|18|26|18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|28|23|18|26|18~combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & \BancoRegistradores|at|07~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datad => \BancoRegistradores|at|07~regout\,
	combout => \BancoRegistradores|78|18|28|23|18|26|18~combout\);

-- Location: LCCOMB_X29_Y24_N4
\BancoRegistradores|78|18|32|25|18|26|5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|18|26|5~6_combout\ = (\BancoRegistradores|78|20|21|26|5~0_combout\ & ((\BancoRegistradores|78|20|21|26|5~1_combout\) # ((\BancoRegistradores|v0|07~regout\)))) # (!\BancoRegistradores|78|20|21|26|5~0_combout\ & 
-- (!\BancoRegistradores|78|20|21|26|5~1_combout\ & ((\BancoRegistradores|78|18|28|23|18|26|18~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|20|21|26|5~0_combout\,
	datab => \BancoRegistradores|78|20|21|26|5~1_combout\,
	datac => \BancoRegistradores|v0|07~regout\,
	datad => \BancoRegistradores|78|18|28|23|18|26|18~combout\,
	combout => \BancoRegistradores|78|18|32|25|18|26|5~6_combout\);

-- Location: LCCOMB_X28_Y24_N10
\BancoRegistradores|78|18|32|25|18|26|5~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|18|26|5~7_combout\ = (\BancoRegistradores|78|20|21|26|5~1_combout\ & ((\BancoRegistradores|78|18|32|25|18|26|5~6_combout\ & (\BancoRegistradores|v1|07~regout\)) # (!\BancoRegistradores|78|18|32|25|18|26|5~6_combout\ & 
-- ((\BancoRegistradores|78|18|32|25|18|26|5~5_combout\))))) # (!\BancoRegistradores|78|20|21|26|5~1_combout\ & (((\BancoRegistradores|78|18|32|25|18|26|5~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|v1|07~regout\,
	datab => \BancoRegistradores|78|20|21|26|5~1_combout\,
	datac => \BancoRegistradores|78|18|32|25|18|26|5~5_combout\,
	datad => \BancoRegistradores|78|18|32|25|18|26|5~6_combout\,
	combout => \BancoRegistradores|78|18|32|25|18|26|5~7_combout\);

-- Location: LCFF_X23_Y18_N1
\BancoRegistradores|t3|07\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|26|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|133~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t3|07~regout\);

-- Location: LCFF_X24_Y22_N13
\BancoRegistradores|t2|07\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|26|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|135~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t2|07~regout\);

-- Location: LCFF_X23_Y18_N25
\BancoRegistradores|t1|07\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|26|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|136~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t1|07~regout\);

-- Location: LCFF_X24_Y22_N27
\BancoRegistradores|t0|07\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|26|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|137~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t0|07~regout\);

-- Location: LCCOMB_X23_Y18_N26
\BancoRegistradores|78|18|32|25|18|26|5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|18|26|5~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\BancoRegistradores|t1|07~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|t0|07~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datac => \BancoRegistradores|t1|07~regout\,
	datad => \BancoRegistradores|t0|07~regout\,
	combout => \BancoRegistradores|78|18|32|25|18|26|5~2_combout\);

-- Location: LCCOMB_X23_Y18_N2
\BancoRegistradores|78|18|32|25|18|26|5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|18|26|5~3_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|78|18|32|25|18|26|5~2_combout\ & (\BancoRegistradores|t3|07~regout\)) # 
-- (!\BancoRegistradores|78|18|32|25|18|26|5~2_combout\ & ((\BancoRegistradores|t2|07~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\BancoRegistradores|78|18|32|25|18|26|5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \BancoRegistradores|t3|07~regout\,
	datac => \BancoRegistradores|t2|07~regout\,
	datad => \BancoRegistradores|78|18|32|25|18|26|5~2_combout\,
	combout => \BancoRegistradores|78|18|32|25|18|26|5~3_combout\);

-- Location: LCCOMB_X27_Y17_N4
\BancoRegistradores|78|20|18|26|6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|18|26|6~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & 
-- (\BancoRegistradores|78|18|32|25|18|26|5~1_combout\)) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|78|18|32|25|18|26|5~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|18|32|25|18|26|5~1_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datad => \BancoRegistradores|78|18|32|25|18|26|5~3_combout\,
	combout => \BancoRegistradores|78|20|18|26|6~0_combout\);

-- Location: LCCOMB_X27_Y17_N18
\BancoRegistradores|78|20|18|26|6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|18|26|6~1_combout\ = (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25) & ((\BancoRegistradores|78|20|18|26|6~0_combout\) # ((\BancoRegistradores|78|18|32|25|18|26|5~7_combout\ & 
-- !\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25),
	datab => \BancoRegistradores|78|18|32|25|18|26|5~7_combout\,
	datac => \BancoRegistradores|78|20|18|26|6~0_combout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	combout => \BancoRegistradores|78|20|18|26|6~1_combout\);

-- Location: LCFF_X31_Y14_N25
\BancoRegistradores|sp|06\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|27|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|140~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|sp|06~regout\);

-- Location: LCCOMB_X27_Y15_N30
\BancoRegistradores|ra|06~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|ra|06~feeder_combout\ = \33|18|27|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|18|27|5~0_combout\,
	combout => \BancoRegistradores|ra|06~feeder_combout\);

-- Location: LCFF_X27_Y15_N31
\BancoRegistradores|ra|06\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|ra|06~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|139~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|ra|06~regout\);

-- Location: LCFF_X29_Y14_N5
\BancoRegistradores|s7|06\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|27|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|147~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s7|06~regout\);

-- Location: LCFF_X30_Y14_N19
\BancoRegistradores|s5|06\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|27|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|148~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s5|06~regout\);

-- Location: LCCOMB_X29_Y14_N4
\BancoRegistradores|78|19|32|25|18|27|5~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|18|27|5~7_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24)) # ((\BancoRegistradores|s7|06~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|s5|06~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|s7|06~regout\,
	datad => \BancoRegistradores|s5|06~regout\,
	combout => \BancoRegistradores|78|19|32|25|18|27|5~7_combout\);

-- Location: LCCOMB_X28_Y15_N28
\BancoRegistradores|78|19|32|25|18|27|5~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|18|27|5~8_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|78|19|32|25|18|27|5~7_combout\ & ((\BancoRegistradores|ra|06~regout\))) # 
-- (!\BancoRegistradores|78|19|32|25|18|27|5~7_combout\ & (\BancoRegistradores|sp|06~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((\BancoRegistradores|78|19|32|25|18|27|5~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \BancoRegistradores|sp|06~regout\,
	datac => \BancoRegistradores|ra|06~regout\,
	datad => \BancoRegistradores|78|19|32|25|18|27|5~7_combout\,
	combout => \BancoRegistradores|78|19|32|25|18|27|5~8_combout\);

-- Location: LCFF_X32_Y19_N25
\BancoRegistradores|gp|06\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|27|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|142~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|gp|06~regout\);

-- Location: LCFF_X32_Y18_N13
\BancoRegistradores|fp|06\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|27|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|138~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|fp|06~regout\);

-- Location: LCFF_X33_Y18_N5
\BancoRegistradores|s6|06\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|27|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|146~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s6|06~regout\);

-- Location: LCCOMB_X27_Y21_N20
\BancoRegistradores|s4|06~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|s4|06~feeder_combout\ = \33|18|27|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|18|27|5~0_combout\,
	combout => \BancoRegistradores|s4|06~feeder_combout\);

-- Location: LCFF_X27_Y21_N21
\BancoRegistradores|s4|06\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|s4|06~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|149~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s4|06~regout\);

-- Location: LCCOMB_X33_Y18_N4
\BancoRegistradores|78|19|32|25|18|27|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|18|27|5~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24)) # ((\BancoRegistradores|s6|06~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|s4|06~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|s6|06~regout\,
	datad => \BancoRegistradores|s4|06~regout\,
	combout => \BancoRegistradores|78|19|32|25|18|27|5~0_combout\);

-- Location: LCCOMB_X32_Y18_N12
\BancoRegistradores|78|19|32|25|18|27|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|18|27|5~1_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|78|19|32|25|18|27|5~0_combout\ & ((\BancoRegistradores|fp|06~regout\))) # 
-- (!\BancoRegistradores|78|19|32|25|18|27|5~0_combout\ & (\BancoRegistradores|gp|06~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((\BancoRegistradores|78|19|32|25|18|27|5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \BancoRegistradores|gp|06~regout\,
	datac => \BancoRegistradores|fp|06~regout\,
	datad => \BancoRegistradores|78|19|32|25|18|27|5~0_combout\,
	combout => \BancoRegistradores|78|19|32|25|18|27|5~1_combout\);

-- Location: LCCOMB_X28_Y19_N8
\BancoRegistradores|78|19|32|25|18|27|5~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|18|27|5~9_combout\ = (\BancoRegistradores|78|19|32|25|18|27|5~6_combout\ & (((\BancoRegistradores|78|19|32|25|18|27|5~8_combout\)) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23)))) # 
-- (!\BancoRegistradores|78|19|32|25|18|27|5~6_combout\ & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|78|19|32|25|18|27|5~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|19|32|25|18|27|5~6_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datac => \BancoRegistradores|78|19|32|25|18|27|5~8_combout\,
	datad => \BancoRegistradores|78|19|32|25|18|27|5~1_combout\,
	combout => \BancoRegistradores|78|19|32|25|18|27|5~9_combout\);

-- Location: LCCOMB_X28_Y19_N22
\BancoRegistradores|78|20|18|27|18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|18|27|18~combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25) & \BancoRegistradores|78|19|32|25|18|27|5~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25),
	datac => \BancoRegistradores|78|19|32|25|18|27|5~9_combout\,
	combout => \BancoRegistradores|78|20|18|27|18~combout\);

-- Location: LCCOMB_X29_Y19_N30
\ULA|90|53|38~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|90|53|38~0_combout\ = (\ULA|90|50~combout\ & ((\BancoRegistradores|78|20|18|28|18~combout\) # ((\BancoRegistradores|78|20|18|28|6~1_combout\) # (\ULA|91|53|38~0_combout\)))) # (!\ULA|90|50~combout\ & (\ULA|91|53|38~0_combout\ & 
-- ((\BancoRegistradores|78|20|18|28|18~combout\) # (\BancoRegistradores|78|20|18|28|6~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|20|18|28|18~combout\,
	datab => \BancoRegistradores|78|20|18|28|6~1_combout\,
	datac => \ULA|90|50~combout\,
	datad => \ULA|91|53|38~0_combout\,
	combout => \ULA|90|53|38~0_combout\);

-- Location: LCCOMB_X28_Y19_N6
\ULA|89|53|38~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|89|53|38~0_combout\ = (\ULA|89|50~combout\ & ((\BancoRegistradores|78|20|18|27|6~1_combout\) # ((\BancoRegistradores|78|20|18|27|18~combout\) # (\ULA|90|53|38~0_combout\)))) # (!\ULA|89|50~combout\ & (\ULA|90|53|38~0_combout\ & 
-- ((\BancoRegistradores|78|20|18|27|6~1_combout\) # (\BancoRegistradores|78|20|18|27|18~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|20|18|27|6~1_combout\,
	datab => \BancoRegistradores|78|20|18|27|18~combout\,
	datac => \ULA|89|50~combout\,
	datad => \ULA|90|53|38~0_combout\,
	combout => \ULA|89|53|38~0_combout\);

-- Location: LCCOMB_X28_Y19_N28
\ULA|88|53|38~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|88|53|38~0_combout\ = (\ULA|88|50~combout\ & ((\BancoRegistradores|78|20|18|26|18~combout\) # ((\BancoRegistradores|78|20|18|26|6~1_combout\) # (\ULA|89|53|38~0_combout\)))) # (!\ULA|88|50~combout\ & (\ULA|89|53|38~0_combout\ & 
-- ((\BancoRegistradores|78|20|18|26|18~combout\) # (\BancoRegistradores|78|20|18|26|6~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|88|50~combout\,
	datab => \BancoRegistradores|78|20|18|26|18~combout\,
	datac => \BancoRegistradores|78|20|18|26|6~1_combout\,
	datad => \ULA|89|53|38~0_combout\,
	combout => \ULA|88|53|38~0_combout\);

-- Location: LCCOMB_X28_Y19_N2
\ULA|99|53|38~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|99|53|38~0_combout\ = (\ULA|99|50~combout\ & ((\BancoRegistradores|78|20|19|20|6~1_combout\) # ((\BancoRegistradores|78|20|19|20|18~combout\) # (\ULA|88|53|38~0_combout\)))) # (!\ULA|99|50~combout\ & (\ULA|88|53|38~0_combout\ & 
-- ((\BancoRegistradores|78|20|19|20|6~1_combout\) # (\BancoRegistradores|78|20|19|20|18~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|20|19|20|6~1_combout\,
	datab => \BancoRegistradores|78|20|19|20|18~combout\,
	datac => \ULA|99|50~combout\,
	datad => \ULA|88|53|38~0_combout\,
	combout => \ULA|99|53|38~0_combout\);

-- Location: LCCOMB_X28_Y19_N12
\ULA|98|53|38~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|98|53|38~0_combout\ = (\ULA|98|50~combout\ & ((\BancoRegistradores|78|20|19|23|18~combout\) # ((\BancoRegistradores|78|20|19|23|6~1_combout\) # (\ULA|99|53|38~0_combout\)))) # (!\ULA|98|50~combout\ & (\ULA|99|53|38~0_combout\ & 
-- ((\BancoRegistradores|78|20|19|23|18~combout\) # (\BancoRegistradores|78|20|19|23|6~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|20|19|23|18~combout\,
	datab => \BancoRegistradores|78|20|19|23|6~1_combout\,
	datac => \ULA|98|50~combout\,
	datad => \ULA|99|53|38~0_combout\,
	combout => \ULA|98|53|38~0_combout\);

-- Location: LCCOMB_X28_Y19_N18
\ULA|97|53|38~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|97|53|38~0_combout\ = (\ULA|97|50~combout\ & ((\BancoRegistradores|78|20|19|24|18~combout\) # ((\BancoRegistradores|78|20|19|24|6~1_combout\) # (\ULA|98|53|38~0_combout\)))) # (!\ULA|97|50~combout\ & (\ULA|98|53|38~0_combout\ & 
-- ((\BancoRegistradores|78|20|19|24|18~combout\) # (\BancoRegistradores|78|20|19|24|6~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|20|19|24|18~combout\,
	datab => \ULA|97|50~combout\,
	datac => \BancoRegistradores|78|20|19|24|6~1_combout\,
	datad => \ULA|98|53|38~0_combout\,
	combout => \ULA|97|53|38~0_combout\);

-- Location: LCCOMB_X32_Y19_N0
\ULA|96|53|38~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|96|53|38~0_combout\ = (\ULA|96|50~combout\ & ((\BancoRegistradores|78|20|19|25|18~combout\) # ((\BancoRegistradores|78|20|19|25|6~1_combout\) # (\ULA|97|53|38~0_combout\)))) # (!\ULA|96|50~combout\ & (\ULA|97|53|38~0_combout\ & 
-- ((\BancoRegistradores|78|20|19|25|18~combout\) # (\BancoRegistradores|78|20|19|25|6~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|20|19|25|18~combout\,
	datab => \ULA|96|50~combout\,
	datac => \BancoRegistradores|78|20|19|25|6~1_combout\,
	datad => \ULA|97|53|38~0_combout\,
	combout => \ULA|96|53|38~0_combout\);

-- Location: LCCOMB_X31_Y19_N2
\ULA|95|50\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|95|50~combout\ = \135|73~combout\ $ (((\inst2|108~3_combout\ & (\23|166~combout\)) # (!\inst2|108~3_combout\ & ((\BancoRegistradores|115|20|19|29|5~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \135|73~combout\,
	datab => \23|166~combout\,
	datac => \inst2|108~3_combout\,
	datad => \BancoRegistradores|115|20|19|29|5~19_combout\,
	combout => \ULA|95|50~combout\);

-- Location: LCCOMB_X32_Y19_N12
\ULA|95|48|21|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|95|48|21|5~0_combout\ = (\ULA|140|48|21|5~0_combout\ & (\ULA|96|53|38~0_combout\ $ (\BancoRegistradores|78|20|19|29|5~2_combout\ $ (\ULA|95|50~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|140|48|21|5~0_combout\,
	datab => \ULA|96|53|38~0_combout\,
	datac => \BancoRegistradores|78|20|19|29|5~2_combout\,
	datad => \ULA|95|50~combout\,
	combout => \ULA|95|48|21|5~0_combout\);

-- Location: LCCOMB_X32_Y19_N4
\ULA|95|48|21|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|95|48|21|5~1_combout\ = (\ULA|95|48|21|5~0_combout\) # ((\ULA|95|48|20|5~0_combout\ & \135|75~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ULA|95|48|20|5~0_combout\,
	datac => \135|75~combout\,
	datad => \ULA|95|48|21|5~0_combout\,
	combout => \ULA|95|48|21|5~1_combout\);

-- Location: LCCOMB_X32_Y19_N6
\33|19|29|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \33|19|29|5~0_combout\ = (\inst2|61~combout\ & (\DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(12))) # (!\inst2|61~combout\ & ((\ULA|95|48|21|5~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(12),
	datab => \inst2|61~combout\,
	datac => \ULA|95|48|21|5~1_combout\,
	combout => \33|19|29|5~0_combout\);

-- Location: LCFF_X37_Y22_N31
\BancoRegistradores|t7|12\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|29|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|130~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t7|12~regout\);

-- Location: LCFF_X37_Y22_N13
\BancoRegistradores|t6|12\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|29|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|131~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t6|12~regout\);

-- Location: LCFF_X38_Y22_N13
\BancoRegistradores|t4|12\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|29|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|134~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t4|12~regout\);

-- Location: LCCOMB_X38_Y22_N30
\BancoRegistradores|115|20|19|29|5~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|29|5~17_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\BancoRegistradores|t5|12~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|t4|12~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \BancoRegistradores|t5|12~regout\,
	datad => \BancoRegistradores|t4|12~regout\,
	combout => \BancoRegistradores|115|20|19|29|5~17_combout\);

-- Location: LCCOMB_X37_Y22_N12
\BancoRegistradores|115|20|19|29|5~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|29|5~18_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|115|20|19|29|5~17_combout\ & (\BancoRegistradores|t7|12~regout\)) # 
-- (!\BancoRegistradores|115|20|19|29|5~17_combout\ & ((\BancoRegistradores|t6|12~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\BancoRegistradores|115|20|19|29|5~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \BancoRegistradores|t7|12~regout\,
	datac => \BancoRegistradores|t6|12~regout\,
	datad => \BancoRegistradores|115|20|19|29|5~17_combout\,
	combout => \BancoRegistradores|115|20|19|29|5~18_combout\);

-- Location: LCFF_X34_Y24_N1
\BancoRegistradores|t1|12\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|29|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|136~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t1|12~regout\);

-- Location: LCFF_X34_Y24_N19
\BancoRegistradores|t0|12\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|29|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|137~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t0|12~regout\);

-- Location: LCCOMB_X33_Y24_N8
\BancoRegistradores|115|20|19|29|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|29|5~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\BancoRegistradores|t2|12~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|t0|12~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|t2|12~regout\,
	datad => \BancoRegistradores|t0|12~regout\,
	combout => \BancoRegistradores|115|20|19|29|5~0_combout\);

-- Location: LCCOMB_X34_Y24_N0
\BancoRegistradores|115|20|19|29|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|29|5~1_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|115|20|19|29|5~0_combout\ & (\BancoRegistradores|t3|12~regout\)) # 
-- (!\BancoRegistradores|115|20|19|29|5~0_combout\ & ((\BancoRegistradores|t1|12~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (((\BancoRegistradores|115|20|19|29|5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t3|12~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \BancoRegistradores|t1|12~regout\,
	datad => \BancoRegistradores|115|20|19|29|5~0_combout\,
	combout => \BancoRegistradores|115|20|19|29|5~1_combout\);

-- Location: LCFF_X29_Y20_N17
\BancoRegistradores|v0|12\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|29|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|123~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|v0|12~regout\);

-- Location: LCCOMB_X29_Y21_N12
\BancoRegistradores|115|18|28|23|19|29|18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|18|28|23|19|29|18~combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & \BancoRegistradores|at|12~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datad => \BancoRegistradores|at|12~regout\,
	combout => \BancoRegistradores|115|18|28|23|19|29|18~combout\);

-- Location: LCCOMB_X28_Y21_N22
\BancoRegistradores|115|20|19|29|5~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|29|5~12_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|a1|12~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\BancoRegistradores|a0|12~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|a0|12~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datad => \BancoRegistradores|a1|12~regout\,
	combout => \BancoRegistradores|115|20|19|29|5~12_combout\);

-- Location: LCCOMB_X28_Y21_N6
\BancoRegistradores|115|20|19|29|5~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|29|5~13_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|115|20|19|29|5~12_combout\ & (\BancoRegistradores|a3|12~regout\)) # 
-- (!\BancoRegistradores|115|20|19|29|5~12_combout\ & ((\BancoRegistradores|a2|12~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\BancoRegistradores|115|20|19|29|5~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|a3|12~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|a2|12~regout\,
	datad => \BancoRegistradores|115|20|19|29|5~12_combout\,
	combout => \BancoRegistradores|115|20|19|29|5~13_combout\);

-- Location: LCCOMB_X28_Y21_N0
\BancoRegistradores|115|20|19|29|5~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|29|5~14_combout\ = (\BancoRegistradores|115|20|18|26|5~3_combout\ & ((\BancoRegistradores|115|20|18|26|5~2_combout\) # ((\BancoRegistradores|115|20|19|29|5~13_combout\)))) # (!\BancoRegistradores|115|20|18|26|5~3_combout\ & 
-- (!\BancoRegistradores|115|20|18|26|5~2_combout\ & (\BancoRegistradores|115|18|28|23|19|29|18~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|18|26|5~3_combout\,
	datab => \BancoRegistradores|115|20|18|26|5~2_combout\,
	datac => \BancoRegistradores|115|18|28|23|19|29|18~combout\,
	datad => \BancoRegistradores|115|20|19|29|5~13_combout\,
	combout => \BancoRegistradores|115|20|19|29|5~14_combout\);

-- Location: LCCOMB_X29_Y20_N16
\BancoRegistradores|115|20|19|29|5~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|29|5~15_combout\ = (\BancoRegistradores|115|20|18|26|5~2_combout\ & ((\BancoRegistradores|115|20|19|29|5~14_combout\ & (\BancoRegistradores|v1|12~regout\)) # (!\BancoRegistradores|115|20|19|29|5~14_combout\ & 
-- ((\BancoRegistradores|v0|12~regout\))))) # (!\BancoRegistradores|115|20|18|26|5~2_combout\ & (((\BancoRegistradores|115|20|19|29|5~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|v1|12~regout\,
	datab => \BancoRegistradores|115|20|18|26|5~2_combout\,
	datac => \BancoRegistradores|v0|12~regout\,
	datad => \BancoRegistradores|115|20|19|29|5~14_combout\,
	combout => \BancoRegistradores|115|20|19|29|5~15_combout\);

-- Location: LCCOMB_X34_Y14_N30
\BancoRegistradores|115|20|19|29|5~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|29|5~9_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19)) # ((\BancoRegistradores|s7|12~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\BancoRegistradores|s3|12~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|s3|12~regout\,
	datad => \BancoRegistradores|s7|12~regout\,
	combout => \BancoRegistradores|115|20|19|29|5~9_combout\);

-- Location: LCCOMB_X33_Y14_N0
\BancoRegistradores|115|20|19|29|5~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|29|5~10_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|115|20|19|29|5~9_combout\ & (\BancoRegistradores|ra|12~regout\)) # 
-- (!\BancoRegistradores|115|20|19|29|5~9_combout\ & ((\BancoRegistradores|k1|12~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\BancoRegistradores|115|20|19|29|5~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \BancoRegistradores|ra|12~regout\,
	datac => \BancoRegistradores|k1|12~regout\,
	datad => \BancoRegistradores|115|20|19|29|5~9_combout\,
	combout => \BancoRegistradores|115|20|19|29|5~10_combout\);

-- Location: LCCOMB_X37_Y19_N12
\BancoRegistradores|115|20|19|29|5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|29|5~6_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|t8|12~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\BancoRegistradores|s0|12~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|s0|12~regout\,
	datad => \BancoRegistradores|t8|12~regout\,
	combout => \BancoRegistradores|115|20|19|29|5~6_combout\);

-- Location: LCCOMB_X37_Y19_N22
\BancoRegistradores|115|20|19|29|5~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|29|5~7_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|115|20|19|29|5~6_combout\ & ((\BancoRegistradores|gp|12~regout\))) # 
-- (!\BancoRegistradores|115|20|19|29|5~6_combout\ & (\BancoRegistradores|s4|12~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\BancoRegistradores|115|20|19|29|5~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \BancoRegistradores|s4|12~regout\,
	datac => \BancoRegistradores|gp|12~regout\,
	datad => \BancoRegistradores|115|20|19|29|5~6_combout\,
	combout => \BancoRegistradores|115|20|19|29|5~7_combout\);

-- Location: LCFF_X31_Y15_N25
\BancoRegistradores|s5|12\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|29|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|148~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s5|12~regout\);

-- Location: LCCOMB_X31_Y15_N26
\BancoRegistradores|115|20|19|29|5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|29|5~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18)) # ((\BancoRegistradores|t9|12~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (\BancoRegistradores|s1|12~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datac => \BancoRegistradores|s1|12~regout\,
	datad => \BancoRegistradores|t9|12~regout\,
	combout => \BancoRegistradores|115|20|19|29|5~4_combout\);

-- Location: LCCOMB_X31_Y15_N24
\BancoRegistradores|115|20|19|29|5~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|29|5~5_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|115|20|19|29|5~4_combout\ & (\BancoRegistradores|sp|12~regout\)) # 
-- (!\BancoRegistradores|115|20|19|29|5~4_combout\ & ((\BancoRegistradores|s5|12~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\BancoRegistradores|115|20|19|29|5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \BancoRegistradores|sp|12~regout\,
	datac => \BancoRegistradores|s5|12~regout\,
	datad => \BancoRegistradores|115|20|19|29|5~4_combout\,
	combout => \BancoRegistradores|115|20|19|29|5~5_combout\);

-- Location: LCCOMB_X31_Y19_N18
\BancoRegistradores|115|20|19|29|5~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|29|5~8_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17)) # 
-- ((\BancoRegistradores|115|20|19|29|5~5_combout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & 
-- (\BancoRegistradores|115|20|19|29|5~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|115|20|19|29|5~7_combout\,
	datad => \BancoRegistradores|115|20|19|29|5~5_combout\,
	combout => \BancoRegistradores|115|20|19|29|5~8_combout\);

-- Location: LCCOMB_X31_Y19_N12
\BancoRegistradores|115|20|19|29|5~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|29|5~11_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|115|20|19|29|5~8_combout\ & ((\BancoRegistradores|115|20|19|29|5~10_combout\))) # 
-- (!\BancoRegistradores|115|20|19|29|5~8_combout\ & (\BancoRegistradores|115|20|19|29|5~3_combout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\BancoRegistradores|115|20|19|29|5~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|19|29|5~3_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|115|20|19|29|5~10_combout\,
	datad => \BancoRegistradores|115|20|19|29|5~8_combout\,
	combout => \BancoRegistradores|115|20|19|29|5~11_combout\);

-- Location: LCCOMB_X31_Y19_N6
\BancoRegistradores|115|20|19|29|5~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|29|5~16_combout\ = (\BancoRegistradores|115|20|18|26|5~0_combout\ & (\BancoRegistradores|115|20|18|26|5~1_combout\)) # (!\BancoRegistradores|115|20|18|26|5~0_combout\ & ((\BancoRegistradores|115|20|18|26|5~1_combout\ & 
-- ((\BancoRegistradores|115|20|19|29|5~11_combout\))) # (!\BancoRegistradores|115|20|18|26|5~1_combout\ & (\BancoRegistradores|115|20|19|29|5~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|18|26|5~0_combout\,
	datab => \BancoRegistradores|115|20|18|26|5~1_combout\,
	datac => \BancoRegistradores|115|20|19|29|5~15_combout\,
	datad => \BancoRegistradores|115|20|19|29|5~11_combout\,
	combout => \BancoRegistradores|115|20|19|29|5~16_combout\);

-- Location: LCCOMB_X31_Y19_N0
\BancoRegistradores|115|20|19|29|5~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|29|5~19_combout\ = (\BancoRegistradores|115|20|18|26|5~0_combout\ & ((\BancoRegistradores|115|20|19|29|5~16_combout\ & (\BancoRegistradores|115|20|19|29|5~18_combout\)) # (!\BancoRegistradores|115|20|19|29|5~16_combout\ & 
-- ((\BancoRegistradores|115|20|19|29|5~1_combout\))))) # (!\BancoRegistradores|115|20|18|26|5~0_combout\ & (((\BancoRegistradores|115|20|19|29|5~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|18|26|5~0_combout\,
	datab => \BancoRegistradores|115|20|19|29|5~18_combout\,
	datac => \BancoRegistradores|115|20|19|29|5~1_combout\,
	datad => \BancoRegistradores|115|20|19|29|5~16_combout\,
	combout => \BancoRegistradores|115|20|19|29|5~19_combout\);

-- Location: LCCOMB_X41_Y18_N12
\23|135\ : cycloneii_lcell_comb
-- Equation(s):
-- \23|135~combout\ = LCELL(\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15),
	combout => \23|135~combout\);

-- Location: LCCOMB_X38_Y18_N30
\177|21|27|18\ : cycloneii_lcell_comb
-- Equation(s):
-- \177|21|27|18~combout\ = (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28) & (\23|135~combout\ & \inst2|108~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28),
	datac => \23|135~combout\,
	datad => \inst2|108~2_combout\,
	combout => \177|21|27|18~combout\);

-- Location: LCCOMB_X38_Y18_N18
\ULA|140|53|31~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|140|53|31~1_combout\ = \ULA|140|53|31~0_combout\ $ (((\177|21|27|18~combout\) # ((!\inst2|108~3_combout\ & \BancoRegistradores|115|20|21|27|5~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|140|53|31~0_combout\,
	datab => \177|21|27|18~combout\,
	datac => \inst2|108~3_combout\,
	datad => \BancoRegistradores|115|20|21|27|5~19_combout\,
	combout => \ULA|140|53|31~1_combout\);

-- Location: LCCOMB_X38_Y18_N4
\ULA|140|48|21|5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|140|48|21|5~2_combout\ = (\177|21|27|18~combout\) # ((!\inst2|108~3_combout\ & \BancoRegistradores|115|20|21|27|5~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|108~3_combout\,
	datac => \BancoRegistradores|115|20|21|27|5~19_combout\,
	datad => \177|21|27|18~combout\,
	combout => \ULA|140|48|21|5~2_combout\);

-- Location: LCFF_X38_Y20_N31
\BancoRegistradores|fp|30\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|27|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|138~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|fp|30~regout\);

-- Location: LCFF_X37_Y17_N15
\BancoRegistradores|k0|30\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|27|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|144~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|k0|30~regout\);

-- Location: LCCOMB_X38_Y20_N30
\BancoRegistradores|78|19|32|25|21|27|5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|21|27|5~3_combout\ = (\BancoRegistradores|78|19|32|25|21|27|5~2_combout\ & (((\BancoRegistradores|fp|30~regout\)) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24)))) # 
-- (!\BancoRegistradores|78|19|32|25|21|27|5~2_combout\ & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|k0|30~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|19|32|25|21|27|5~2_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|fp|30~regout\,
	datad => \BancoRegistradores|k0|30~regout\,
	combout => \BancoRegistradores|78|19|32|25|21|27|5~3_combout\);

-- Location: LCCOMB_X37_Y18_N16
\BancoRegistradores|78|19|32|25|21|27|5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|21|27|5~6_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|78|19|32|25|21|27|5~3_combout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\BancoRegistradores|78|19|32|25|21|27|5~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|19|32|25|21|27|5~5_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datad => \BancoRegistradores|78|19|32|25|21|27|5~3_combout\,
	combout => \BancoRegistradores|78|19|32|25|21|27|5~6_combout\);

-- Location: LCFF_X30_Y15_N9
\BancoRegistradores|sp|30\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|27|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|140~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|sp|30~regout\);

-- Location: LCCOMB_X35_Y15_N24
\BancoRegistradores|s5|30~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|s5|30~feeder_combout\ = \33|21|27|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|21|27|5~0_combout\,
	combout => \BancoRegistradores|s5|30~feeder_combout\);

-- Location: LCFF_X35_Y15_N25
\BancoRegistradores|s5|30\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|s5|30~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|148~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s5|30~regout\);

-- Location: LCCOMB_X33_Y15_N16
\BancoRegistradores|78|19|32|25|21|27|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|21|27|5~1_combout\ = (\BancoRegistradores|78|19|32|25|21|27|5~0_combout\ & (((\BancoRegistradores|sp|30~regout\)) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23)))) # 
-- (!\BancoRegistradores|78|19|32|25|21|27|5~0_combout\ & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|s5|30~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|19|32|25|21|27|5~0_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datac => \BancoRegistradores|sp|30~regout\,
	datad => \BancoRegistradores|s5|30~regout\,
	combout => \BancoRegistradores|78|19|32|25|21|27|5~1_combout\);

-- Location: LCCOMB_X37_Y18_N26
\BancoRegistradores|78|19|32|25|21|27|5~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|21|27|5~9_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|78|19|32|25|21|27|5~6_combout\ & (\BancoRegistradores|78|19|32|25|21|27|5~8_combout\)) # 
-- (!\BancoRegistradores|78|19|32|25|21|27|5~6_combout\ & ((\BancoRegistradores|78|19|32|25|21|27|5~1_combout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (((\BancoRegistradores|78|19|32|25|21|27|5~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|19|32|25|21|27|5~8_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datac => \BancoRegistradores|78|19|32|25|21|27|5~6_combout\,
	datad => \BancoRegistradores|78|19|32|25|21|27|5~1_combout\,
	combout => \BancoRegistradores|78|19|32|25|21|27|5~9_combout\);

-- Location: LCCOMB_X30_Y18_N16
\BancoRegistradores|v0|30~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|v0|30~feeder_combout\ = \33|21|27|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|21|27|5~0_combout\,
	combout => \BancoRegistradores|v0|30~feeder_combout\);

-- Location: LCFF_X30_Y18_N17
\BancoRegistradores|v0|30\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|v0|30~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|123~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|v0|30~regout\);

-- Location: LCCOMB_X30_Y18_N18
\BancoRegistradores|a3|30~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|a3|30~feeder_combout\ = \33|21|27|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|21|27|5~0_combout\,
	combout => \BancoRegistradores|a3|30~feeder_combout\);

-- Location: LCFF_X30_Y18_N19
\BancoRegistradores|a3|30\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|a3|30~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|129~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a3|30~regout\);

-- Location: LCFF_X33_Y20_N25
\BancoRegistradores|a1|30\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|27|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|124~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a1|30~regout\);

-- Location: LCFF_X33_Y20_N31
\BancoRegistradores|a0|30\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|27|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|125~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a0|30~regout\);

-- Location: LCCOMB_X33_Y20_N30
\BancoRegistradores|78|18|32|25|21|27|5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|21|27|5~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|a1|30~regout\) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (((\BancoRegistradores|a0|30~regout\ & !\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \BancoRegistradores|a1|30~regout\,
	datac => \BancoRegistradores|a0|30~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	combout => \BancoRegistradores|78|18|32|25|21|27|5~4_combout\);

-- Location: LCCOMB_X30_Y20_N24
\BancoRegistradores|78|18|32|25|21|27|5~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|21|27|5~5_combout\ = (\BancoRegistradores|78|18|32|25|21|27|5~4_combout\ & (((\BancoRegistradores|a3|30~regout\) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\BancoRegistradores|78|18|32|25|21|27|5~4_combout\ & (\BancoRegistradores|a2|30~regout\ & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|a2|30~regout\,
	datab => \BancoRegistradores|a3|30~regout\,
	datac => \BancoRegistradores|78|18|32|25|21|27|5~4_combout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	combout => \BancoRegistradores|78|18|32|25|21|27|5~5_combout\);

-- Location: LCFF_X30_Y21_N15
\BancoRegistradores|at|30\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|27|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|122~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|at|30~regout\);

-- Location: LCCOMB_X30_Y21_N28
\BancoRegistradores|78|18|28|23|21|27|18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|28|23|21|27|18~combout\ = (\BancoRegistradores|at|30~regout\ & \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BancoRegistradores|at|30~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	combout => \BancoRegistradores|78|18|28|23|21|27|18~combout\);

-- Location: LCCOMB_X34_Y23_N6
\BancoRegistradores|78|18|32|25|21|27|5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|21|27|5~6_combout\ = (\BancoRegistradores|78|20|21|26|5~0_combout\ & (((\BancoRegistradores|78|20|21|26|5~1_combout\)))) # (!\BancoRegistradores|78|20|21|26|5~0_combout\ & ((\BancoRegistradores|78|20|21|26|5~1_combout\ & 
-- (\BancoRegistradores|78|18|32|25|21|27|5~5_combout\)) # (!\BancoRegistradores|78|20|21|26|5~1_combout\ & ((\BancoRegistradores|78|18|28|23|21|27|18~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|20|21|26|5~0_combout\,
	datab => \BancoRegistradores|78|18|32|25|21|27|5~5_combout\,
	datac => \BancoRegistradores|78|18|28|23|21|27|18~combout\,
	datad => \BancoRegistradores|78|20|21|26|5~1_combout\,
	combout => \BancoRegistradores|78|18|32|25|21|27|5~6_combout\);

-- Location: LCCOMB_X34_Y20_N22
\BancoRegistradores|v1|30~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|v1|30~feeder_combout\ = \33|21|27|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|21|27|5~0_combout\,
	combout => \BancoRegistradores|v1|30~feeder_combout\);

-- Location: LCFF_X34_Y20_N23
\BancoRegistradores|v1|30\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|v1|30~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|126~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|v1|30~regout\);

-- Location: LCCOMB_X34_Y23_N12
\BancoRegistradores|78|18|32|25|21|27|5~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|21|27|5~7_combout\ = (\BancoRegistradores|78|20|21|26|5~0_combout\ & ((\BancoRegistradores|78|18|32|25|21|27|5~6_combout\ & ((\BancoRegistradores|v1|30~regout\))) # (!\BancoRegistradores|78|18|32|25|21|27|5~6_combout\ & 
-- (\BancoRegistradores|v0|30~regout\)))) # (!\BancoRegistradores|78|20|21|26|5~0_combout\ & (((\BancoRegistradores|78|18|32|25|21|27|5~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|20|21|26|5~0_combout\,
	datab => \BancoRegistradores|v0|30~regout\,
	datac => \BancoRegistradores|78|18|32|25|21|27|5~6_combout\,
	datad => \BancoRegistradores|v1|30~regout\,
	combout => \BancoRegistradores|78|18|32|25|21|27|5~7_combout\);

-- Location: LCFF_X37_Y20_N31
\BancoRegistradores|t3|30\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|27|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|133~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t3|30~regout\);

-- Location: LCCOMB_X37_Y20_N30
\BancoRegistradores|78|18|32|25|21|27|5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|21|27|5~3_combout\ = (\BancoRegistradores|78|18|32|25|21|27|5~2_combout\ & (((\BancoRegistradores|t3|30~regout\) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\BancoRegistradores|78|18|32|25|21|27|5~2_combout\ & (\BancoRegistradores|t2|30~regout\ & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|18|32|25|21|27|5~2_combout\,
	datab => \BancoRegistradores|t2|30~regout\,
	datac => \BancoRegistradores|t3|30~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	combout => \BancoRegistradores|78|18|32|25|21|27|5~3_combout\);

-- Location: LCFF_X37_Y21_N5
\BancoRegistradores|t4|30\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|27|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|134~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t4|30~regout\);

-- Location: LCCOMB_X38_Y21_N30
\BancoRegistradores|t6|30~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|t6|30~feeder_combout\ = \33|21|27|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|21|27|5~0_combout\,
	combout => \BancoRegistradores|t6|30~feeder_combout\);

-- Location: LCFF_X38_Y21_N31
\BancoRegistradores|t6|30\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|t6|30~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|131~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t6|30~regout\);

-- Location: LCCOMB_X38_Y21_N0
\BancoRegistradores|78|18|32|25|21|27|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|21|27|5~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|t6|30~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\BancoRegistradores|t4|30~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \BancoRegistradores|t4|30~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datad => \BancoRegistradores|t6|30~regout\,
	combout => \BancoRegistradores|78|18|32|25|21|27|5~0_combout\);

-- Location: LCFF_X37_Y21_N27
\BancoRegistradores|t7|30\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|27|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|130~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t7|30~regout\);

-- Location: LCCOMB_X38_Y21_N10
\BancoRegistradores|78|18|32|25|21|27|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|21|27|5~1_combout\ = (\BancoRegistradores|78|18|32|25|21|27|5~0_combout\ & (((\BancoRegistradores|t7|30~regout\) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\BancoRegistradores|78|18|32|25|21|27|5~0_combout\ & (\BancoRegistradores|t5|30~regout\ & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t5|30~regout\,
	datab => \BancoRegistradores|78|18|32|25|21|27|5~0_combout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datad => \BancoRegistradores|t7|30~regout\,
	combout => \BancoRegistradores|78|18|32|25|21|27|5~1_combout\);

-- Location: LCCOMB_X38_Y20_N0
\BancoRegistradores|78|20|21|27|6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|21|27|6~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\BancoRegistradores|78|18|32|25|21|27|5~1_combout\))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\BancoRegistradores|78|18|32|25|21|27|5~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|78|18|32|25|21|27|5~3_combout\,
	datad => \BancoRegistradores|78|18|32|25|21|27|5~1_combout\,
	combout => \BancoRegistradores|78|20|21|27|6~0_combout\);

-- Location: LCCOMB_X38_Y20_N10
\BancoRegistradores|78|20|21|27|6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|21|27|6~1_combout\ = (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25) & ((\BancoRegistradores|78|20|21|27|6~0_combout\) # ((\BancoRegistradores|78|18|32|25|21|27|5~7_combout\ & 
-- !\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25),
	datab => \BancoRegistradores|78|18|32|25|21|27|5~7_combout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datad => \BancoRegistradores|78|20|21|27|6~0_combout\,
	combout => \BancoRegistradores|78|20|21|27|6~1_combout\);

-- Location: LCCOMB_X38_Y18_N12
\ULA|140|48|21|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|140|48|21|5~1_combout\ = (\BancoRegistradores|78|20|21|27|6~1_combout\) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25) & \BancoRegistradores|78|19|32|25|21|27|5~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25),
	datab => \BancoRegistradores|78|19|32|25|21|27|5~9_combout\,
	datad => \BancoRegistradores|78|20|21|27|6~1_combout\,
	combout => \ULA|140|48|21|5~1_combout\);

-- Location: LCCOMB_X38_Y18_N6
\ULA|140|48|21|5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|140|48|21|5~3_combout\ = (\135|75~combout\ & ((\135|77~0_combout\ & ((\ULA|140|48|21|5~2_combout\) # (\ULA|140|48|21|5~1_combout\))) # (!\135|77~0_combout\ & (\ULA|140|48|21|5~2_combout\ & \ULA|140|48|21|5~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \135|77~0_combout\,
	datab => \135|75~combout\,
	datac => \ULA|140|48|21|5~2_combout\,
	datad => \ULA|140|48|21|5~1_combout\,
	combout => \ULA|140|48|21|5~3_combout\);

-- Location: LCCOMB_X29_Y22_N6
\BancoRegistradores|78|18|28|23|21|28|18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|28|23|21|28|18~combout\ = (\BancoRegistradores|at|29~regout\ & \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|at|29~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	combout => \BancoRegistradores|78|18|28|23|21|28|18~combout\);

-- Location: LCCOMB_X29_Y22_N18
\BancoRegistradores|78|18|32|25|21|28|5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|21|28|5~6_combout\ = (\BancoRegistradores|78|20|21|26|5~1_combout\ & (((\BancoRegistradores|78|20|21|26|5~0_combout\)))) # (!\BancoRegistradores|78|20|21|26|5~1_combout\ & ((\BancoRegistradores|78|20|21|26|5~0_combout\ & 
-- (\BancoRegistradores|v0|29~regout\)) # (!\BancoRegistradores|78|20|21|26|5~0_combout\ & ((\BancoRegistradores|78|18|28|23|21|28|18~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|v0|29~regout\,
	datab => \BancoRegistradores|78|20|21|26|5~1_combout\,
	datac => \BancoRegistradores|78|20|21|26|5~0_combout\,
	datad => \BancoRegistradores|78|18|28|23|21|28|18~combout\,
	combout => \BancoRegistradores|78|18|32|25|21|28|5~6_combout\);

-- Location: LCFF_X37_Y17_N31
\BancoRegistradores|a2|29\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|28|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|128~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a2|29~regout\);

-- Location: LCCOMB_X31_Y21_N18
\BancoRegistradores|a3|29~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|a3|29~feeder_combout\ = \33|21|28|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|21|28|5~0_combout\,
	combout => \BancoRegistradores|a3|29~feeder_combout\);

-- Location: LCFF_X31_Y21_N19
\BancoRegistradores|a3|29\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|a3|29~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|129~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a3|29~regout\);

-- Location: LCCOMB_X36_Y22_N14
\BancoRegistradores|78|18|32|25|21|28|5~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|21|28|5~5_combout\ = (\BancoRegistradores|78|18|32|25|21|28|5~4_combout\ & (((\BancoRegistradores|a3|29~regout\) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\BancoRegistradores|78|18|32|25|21|28|5~4_combout\ & (\BancoRegistradores|a2|29~regout\ & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|18|32|25|21|28|5~4_combout\,
	datab => \BancoRegistradores|a2|29~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datad => \BancoRegistradores|a3|29~regout\,
	combout => \BancoRegistradores|78|18|32|25|21|28|5~5_combout\);

-- Location: LCCOMB_X29_Y22_N24
\BancoRegistradores|78|18|32|25|21|28|5~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|21|28|5~7_combout\ = (\BancoRegistradores|78|18|32|25|21|28|5~6_combout\ & ((\BancoRegistradores|v1|29~regout\) # ((!\BancoRegistradores|78|20|21|26|5~1_combout\)))) # (!\BancoRegistradores|78|18|32|25|21|28|5~6_combout\ & 
-- (((\BancoRegistradores|78|20|21|26|5~1_combout\ & \BancoRegistradores|78|18|32|25|21|28|5~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|v1|29~regout\,
	datab => \BancoRegistradores|78|18|32|25|21|28|5~6_combout\,
	datac => \BancoRegistradores|78|20|21|26|5~1_combout\,
	datad => \BancoRegistradores|78|18|32|25|21|28|5~5_combout\,
	combout => \BancoRegistradores|78|18|32|25|21|28|5~7_combout\);

-- Location: LCCOMB_X37_Y22_N6
\BancoRegistradores|78|20|21|28|6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|21|28|6~1_combout\ = (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25) & ((\BancoRegistradores|78|20|21|28|6~0_combout\) # ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & 
-- \BancoRegistradores|78|18|32|25|21|28|5~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|20|21|28|6~0_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|78|18|32|25|21|28|5~7_combout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25),
	combout => \BancoRegistradores|78|20|21|28|6~1_combout\);

-- Location: LCFF_X37_Y15_N29
\BancoRegistradores|s3|29\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|28|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|150~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s3|29~regout\);

-- Location: LCCOMB_X33_Y15_N22
\BancoRegistradores|78|19|32|25|21|28|5~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|21|28|5~7_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\BancoRegistradores|s7|29~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|s3|29~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|s7|29~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|s3|29~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	combout => \BancoRegistradores|78|19|32|25|21|28|5~7_combout\);

-- Location: LCFF_X33_Y14_N25
\BancoRegistradores|k1|29\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|28|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|141~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|k1|29~regout\);

-- Location: LCCOMB_X33_Y14_N24
\BancoRegistradores|78|19|32|25|21|28|5~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|21|28|5~8_combout\ = (\BancoRegistradores|78|19|32|25|21|28|5~7_combout\ & ((\BancoRegistradores|ra|29~regout\) # ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\BancoRegistradores|78|19|32|25|21|28|5~7_combout\ & (((\BancoRegistradores|k1|29~regout\ & \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ra|29~regout\,
	datab => \BancoRegistradores|78|19|32|25|21|28|5~7_combout\,
	datac => \BancoRegistradores|k1|29~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	combout => \BancoRegistradores|78|19|32|25|21|28|5~8_combout\);

-- Location: LCFF_X32_Y16_N15
\BancoRegistradores|sp|29\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|28|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|140~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|sp|29~regout\);

-- Location: LCFF_X37_Y15_N3
\BancoRegistradores|s1|29\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|28|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|151~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s1|29~regout\);

-- Location: LCCOMB_X37_Y15_N2
\BancoRegistradores|78|19|32|25|21|28|5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|21|28|5~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|t9|29~regout\) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((\BancoRegistradores|s1|29~regout\ & !\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t9|29~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|s1|29~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	combout => \BancoRegistradores|78|19|32|25|21|28|5~2_combout\);

-- Location: LCCOMB_X33_Y16_N6
\BancoRegistradores|78|19|32|25|21|28|5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|21|28|5~3_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|78|19|32|25|21|28|5~2_combout\ & ((\BancoRegistradores|sp|29~regout\))) # 
-- (!\BancoRegistradores|78|19|32|25|21|28|5~2_combout\ & (\BancoRegistradores|s5|29~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (((\BancoRegistradores|78|19|32|25|21|28|5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|s5|29~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datac => \BancoRegistradores|sp|29~regout\,
	datad => \BancoRegistradores|78|19|32|25|21|28|5~2_combout\,
	combout => \BancoRegistradores|78|19|32|25|21|28|5~3_combout\);

-- Location: LCCOMB_X35_Y19_N2
\BancoRegistradores|gp|29~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|gp|29~feeder_combout\ = \33|21|28|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|21|28|5~0_combout\,
	combout => \BancoRegistradores|gp|29~feeder_combout\);

-- Location: LCFF_X35_Y19_N3
\BancoRegistradores|gp|29\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|gp|29~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|142~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|gp|29~regout\);

-- Location: LCFF_X27_Y17_N1
\BancoRegistradores|t8|29\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|28|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|145~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t8|29~regout\);

-- Location: LCFF_X27_Y18_N1
\BancoRegistradores|s0|29\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|28|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|153~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s0|29~regout\);

-- Location: LCCOMB_X29_Y16_N14
\BancoRegistradores|78|19|32|25|21|28|5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|21|28|5~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|t8|29~regout\) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((\BancoRegistradores|s0|29~regout\ & !\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \BancoRegistradores|t8|29~regout\,
	datac => \BancoRegistradores|s0|29~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	combout => \BancoRegistradores|78|19|32|25|21|28|5~4_combout\);

-- Location: LCCOMB_X35_Y19_N24
\BancoRegistradores|78|19|32|25|21|28|5~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|21|28|5~5_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|78|19|32|25|21|28|5~4_combout\ & ((\BancoRegistradores|gp|29~regout\))) # 
-- (!\BancoRegistradores|78|19|32|25|21|28|5~4_combout\ & (\BancoRegistradores|s4|29~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (((\BancoRegistradores|78|19|32|25|21|28|5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|s4|29~regout\,
	datab => \BancoRegistradores|gp|29~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datad => \BancoRegistradores|78|19|32|25|21|28|5~4_combout\,
	combout => \BancoRegistradores|78|19|32|25|21|28|5~5_combout\);

-- Location: LCCOMB_X38_Y20_N12
\BancoRegistradores|78|19|32|25|21|28|5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|21|28|5~6_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\BancoRegistradores|78|19|32|25|21|28|5~3_combout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|78|19|32|25|21|28|5~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datac => \BancoRegistradores|78|19|32|25|21|28|5~3_combout\,
	datad => \BancoRegistradores|78|19|32|25|21|28|5~5_combout\,
	combout => \BancoRegistradores|78|19|32|25|21|28|5~6_combout\);

-- Location: LCFF_X38_Y20_N27
\BancoRegistradores|fp|29\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|28|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|138~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|fp|29~regout\);

-- Location: LCFF_X38_Y20_N5
\BancoRegistradores|s2|29\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|28|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|152~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s2|29~regout\);

-- Location: LCFF_X37_Y16_N23
\BancoRegistradores|s6|29\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|28|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|146~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s6|29~regout\);

-- Location: LCCOMB_X38_Y20_N4
\BancoRegistradores|78|19|32|25|21|28|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|21|28|5~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24)) # ((\BancoRegistradores|s6|29~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (\BancoRegistradores|s2|29~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|s2|29~regout\,
	datad => \BancoRegistradores|s6|29~regout\,
	combout => \BancoRegistradores|78|19|32|25|21|28|5~0_combout\);

-- Location: LCCOMB_X38_Y20_N26
\BancoRegistradores|78|19|32|25|21|28|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|21|28|5~1_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|78|19|32|25|21|28|5~0_combout\ & ((\BancoRegistradores|fp|29~regout\))) # 
-- (!\BancoRegistradores|78|19|32|25|21|28|5~0_combout\ & (\BancoRegistradores|k0|29~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((\BancoRegistradores|78|19|32|25|21|28|5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|k0|29~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|fp|29~regout\,
	datad => \BancoRegistradores|78|19|32|25|21|28|5~0_combout\,
	combout => \BancoRegistradores|78|19|32|25|21|28|5~1_combout\);

-- Location: LCCOMB_X38_Y20_N18
\BancoRegistradores|78|19|32|25|21|28|5~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|21|28|5~9_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|78|19|32|25|21|28|5~6_combout\ & (\BancoRegistradores|78|19|32|25|21|28|5~8_combout\)) # 
-- (!\BancoRegistradores|78|19|32|25|21|28|5~6_combout\ & ((\BancoRegistradores|78|19|32|25|21|28|5~1_combout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\BancoRegistradores|78|19|32|25|21|28|5~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \BancoRegistradores|78|19|32|25|21|28|5~8_combout\,
	datac => \BancoRegistradores|78|19|32|25|21|28|5~6_combout\,
	datad => \BancoRegistradores|78|19|32|25|21|28|5~1_combout\,
	combout => \BancoRegistradores|78|19|32|25|21|28|5~9_combout\);

-- Location: LCCOMB_X37_Y17_N14
\BancoRegistradores|78|20|21|28|18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|21|28|18~combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25) & \BancoRegistradores|78|19|32|25|21|28|5~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25),
	datad => \BancoRegistradores|78|19|32|25|21|28|5~9_combout\,
	combout => \BancoRegistradores|78|20|21|28|18~combout\);

-- Location: LCCOMB_X31_Y24_N28
\BancoRegistradores|v0|28~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|v0|28~feeder_combout\ = \33|21|29|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|21|29|5~0_combout\,
	combout => \BancoRegistradores|v0|28~feeder_combout\);

-- Location: LCFF_X31_Y24_N29
\BancoRegistradores|v0|28\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|v0|28~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|123~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|v0|28~regout\);

-- Location: LCCOMB_X28_Y20_N16
\BancoRegistradores|v1|28~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|v1|28~feeder_combout\ = \33|21|29|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|21|29|5~0_combout\,
	combout => \BancoRegistradores|v1|28~feeder_combout\);

-- Location: LCFF_X28_Y20_N17
\BancoRegistradores|v1|28\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|v1|28~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|126~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|v1|28~regout\);

-- Location: LCCOMB_X28_Y20_N14
\BancoRegistradores|a2|28~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|a2|28~feeder_combout\ = \33|21|29|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|21|29|5~0_combout\,
	combout => \BancoRegistradores|a2|28~feeder_combout\);

-- Location: LCFF_X28_Y20_N15
\BancoRegistradores|a2|28\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|a2|28~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|128~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a2|28~regout\);

-- Location: LCCOMB_X29_Y21_N14
\BancoRegistradores|a3|28~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|a3|28~feeder_combout\ = \33|21|29|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|21|29|5~0_combout\,
	combout => \BancoRegistradores|a3|28~feeder_combout\);

-- Location: LCFF_X29_Y21_N15
\BancoRegistradores|a3|28\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|a3|28~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|129~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a3|28~regout\);

-- Location: LCFF_X33_Y20_N17
\BancoRegistradores|a0|28\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|29|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|125~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a0|28~regout\);

-- Location: LCFF_X33_Y20_N27
\BancoRegistradores|a1|28\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \33|21|29|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|124~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a1|28~regout\);

-- Location: LCCOMB_X33_Y20_N16
\BancoRegistradores|78|18|32|25|21|29|5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|21|29|5~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|a1|28~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\BancoRegistradores|a0|28~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datac => \BancoRegistradores|a0|28~regout\,
	datad => \BancoRegistradores|a1|28~regout\,
	combout => \BancoRegistradores|78|18|32|25|21|29|5~4_combout\);

-- Location: LCCOMB_X31_Y20_N8
\BancoRegistradores|78|18|32|25|21|29|5~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|21|29|5~5_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|78|18|32|25|21|29|5~4_combout\ & ((\BancoRegistradores|a3|28~regout\))) # 
-- (!\BancoRegistradores|78|18|32|25|21|29|5~4_combout\ & (\BancoRegistradores|a2|28~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\BancoRegistradores|78|18|32|25|21|29|5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \BancoRegistradores|a2|28~regout\,
	datac => \BancoRegistradores|a3|28~regout\,
	datad => \BancoRegistradores|78|18|32|25|21|29|5~4_combout\,
	combout => \BancoRegistradores|78|18|32|25|21|29|5~5_combout\);

-- Location: LCFF_X30_Y20_N31
\BancoRegistradores|at|28\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|29|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|122~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|at|28~regout\);

-- Location: LCCOMB_X31_Y24_N16
\BancoRegistradores|78|18|28|23|21|29|18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|28|23|21|29|18~combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & \BancoRegistradores|at|28~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datad => \BancoRegistradores|at|28~regout\,
	combout => \BancoRegistradores|78|18|28|23|21|29|18~combout\);

-- Location: LCCOMB_X31_Y24_N26
\BancoRegistradores|78|18|32|25|21|29|5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|21|29|5~6_combout\ = (\BancoRegistradores|78|20|21|26|5~0_combout\ & (\BancoRegistradores|78|20|21|26|5~1_combout\)) # (!\BancoRegistradores|78|20|21|26|5~0_combout\ & ((\BancoRegistradores|78|20|21|26|5~1_combout\ & 
-- (\BancoRegistradores|78|18|32|25|21|29|5~5_combout\)) # (!\BancoRegistradores|78|20|21|26|5~1_combout\ & ((\BancoRegistradores|78|18|28|23|21|29|18~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|20|21|26|5~0_combout\,
	datab => \BancoRegistradores|78|20|21|26|5~1_combout\,
	datac => \BancoRegistradores|78|18|32|25|21|29|5~5_combout\,
	datad => \BancoRegistradores|78|18|28|23|21|29|18~combout\,
	combout => \BancoRegistradores|78|18|32|25|21|29|5~6_combout\);

-- Location: LCCOMB_X31_Y24_N24
\BancoRegistradores|78|18|32|25|21|29|5~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|21|29|5~7_combout\ = (\BancoRegistradores|78|20|21|26|5~0_combout\ & ((\BancoRegistradores|78|18|32|25|21|29|5~6_combout\ & ((\BancoRegistradores|v1|28~regout\))) # (!\BancoRegistradores|78|18|32|25|21|29|5~6_combout\ & 
-- (\BancoRegistradores|v0|28~regout\)))) # (!\BancoRegistradores|78|20|21|26|5~0_combout\ & (((\BancoRegistradores|78|18|32|25|21|29|5~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|20|21|26|5~0_combout\,
	datab => \BancoRegistradores|v0|28~regout\,
	datac => \BancoRegistradores|v1|28~regout\,
	datad => \BancoRegistradores|78|18|32|25|21|29|5~6_combout\,
	combout => \BancoRegistradores|78|18|32|25|21|29|5~7_combout\);

-- Location: LCFF_X36_Y21_N1
\BancoRegistradores|t1|28\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|29|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|136~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t1|28~regout\);

-- Location: LCFF_X36_Y21_N15
\BancoRegistradores|t0|28\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|29|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|137~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t0|28~regout\);

-- Location: LCCOMB_X36_Y21_N0
\BancoRegistradores|78|18|32|25|21|29|5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|21|29|5~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22)) # ((\BancoRegistradores|t1|28~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|t0|28~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \BancoRegistradores|t1|28~regout\,
	datad => \BancoRegistradores|t0|28~regout\,
	combout => \BancoRegistradores|78|18|32|25|21|29|5~2_combout\);

-- Location: LCFF_X37_Y20_N13
\BancoRegistradores|t3|28\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|29|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|133~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t3|28~regout\);

-- Location: LCFF_X37_Y20_N23
\BancoRegistradores|t2|28\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|29|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|135~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t2|28~regout\);

-- Location: LCCOMB_X37_Y20_N12
\BancoRegistradores|78|18|32|25|21|29|5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|21|29|5~3_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|78|18|32|25|21|29|5~2_combout\ & (\BancoRegistradores|t3|28~regout\)) # 
-- (!\BancoRegistradores|78|18|32|25|21|29|5~2_combout\ & ((\BancoRegistradores|t2|28~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\BancoRegistradores|78|18|32|25|21|29|5~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \BancoRegistradores|78|18|32|25|21|29|5~2_combout\,
	datac => \BancoRegistradores|t3|28~regout\,
	datad => \BancoRegistradores|t2|28~regout\,
	combout => \BancoRegistradores|78|18|32|25|21|29|5~3_combout\);

-- Location: LCCOMB_X33_Y17_N22
\BancoRegistradores|78|20|21|29|6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|21|29|6~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & 
-- (\BancoRegistradores|78|18|32|25|21|29|5~1_combout\)) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|78|18|32|25|21|29|5~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|18|32|25|21|29|5~1_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datac => \BancoRegistradores|78|18|32|25|21|29|5~3_combout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	combout => \BancoRegistradores|78|20|21|29|6~0_combout\);

-- Location: LCCOMB_X37_Y17_N18
\BancoRegistradores|78|20|21|29|6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|21|29|6~1_combout\ = (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25) & ((\BancoRegistradores|78|20|21|29|6~0_combout\) # ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & 
-- \BancoRegistradores|78|18|32|25|21|29|5~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|78|18|32|25|21|29|5~7_combout\,
	datad => \BancoRegistradores|78|20|21|29|6~0_combout\,
	combout => \BancoRegistradores|78|20|21|29|6~1_combout\);

-- Location: LCCOMB_X38_Y18_N8
\23|137\ : cycloneii_lcell_comb
-- Equation(s):
-- \23|137~combout\ = LCELL(\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15),
	combout => \23|137~combout\);

-- Location: LCCOMB_X38_Y18_N26
\ULA|138|50\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|138|50~combout\ = \135|73~combout\ $ (((\inst2|108~3_combout\ & (\23|137~combout\)) # (!\inst2|108~3_combout\ & ((\BancoRegistradores|115|20|21|29|5~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|108~3_combout\,
	datab => \135|73~combout\,
	datac => \23|137~combout\,
	datad => \BancoRegistradores|115|20|21|29|5~19_combout\,
	combout => \ULA|138|50~combout\);

-- Location: LCCOMB_X40_Y20_N22
\23|141\ : cycloneii_lcell_comb
-- Equation(s):
-- \23|141~combout\ = LCELL(\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15),
	combout => \23|141~combout\);

-- Location: LCCOMB_X40_Y20_N18
\ULA|137|50\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|137|50~combout\ = \135|73~combout\ $ (((\inst2|108~3_combout\ & ((\23|141~combout\))) # (!\inst2|108~3_combout\ & (\BancoRegistradores|115|20|21|25|5~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011010011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|108~3_combout\,
	datab => \135|73~combout\,
	datac => \BancoRegistradores|115|20|21|25|5~19_combout\,
	datad => \23|141~combout\,
	combout => \ULA|137|50~combout\);

-- Location: LCCOMB_X35_Y19_N28
\BancoRegistradores|gp|27~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|gp|27~feeder_combout\ = \33|21|25|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|21|25|5~0_combout\,
	combout => \BancoRegistradores|gp|27~feeder_combout\);

-- Location: LCFF_X35_Y19_N29
\BancoRegistradores|gp|27\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|gp|27~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|142~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|gp|27~regout\);

-- Location: LCFF_X27_Y23_N11
\BancoRegistradores|s0|27\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|25|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|153~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s0|27~regout\);

-- Location: LCCOMB_X35_Y19_N10
\BancoRegistradores|t8|27~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|t8|27~feeder_combout\ = \33|21|25|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|21|25|5~0_combout\,
	combout => \BancoRegistradores|t8|27~feeder_combout\);

-- Location: LCFF_X35_Y19_N11
\BancoRegistradores|t8|27\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|t8|27~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|145~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t8|27~regout\);

-- Location: LCCOMB_X35_Y19_N14
\BancoRegistradores|78|19|32|25|21|25|5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|21|25|5~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23)) # ((\BancoRegistradores|t8|27~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\BancoRegistradores|s0|27~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datac => \BancoRegistradores|s0|27~regout\,
	datad => \BancoRegistradores|t8|27~regout\,
	combout => \BancoRegistradores|78|19|32|25|21|25|5~4_combout\);

-- Location: LCFF_X27_Y23_N17
\BancoRegistradores|s4|27\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|25|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|149~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s4|27~regout\);

-- Location: LCCOMB_X35_Y19_N16
\BancoRegistradores|78|19|32|25|21|25|5~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|21|25|5~5_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|78|19|32|25|21|25|5~4_combout\ & (\BancoRegistradores|gp|27~regout\)) # 
-- (!\BancoRegistradores|78|19|32|25|21|25|5~4_combout\ & ((\BancoRegistradores|s4|27~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (((\BancoRegistradores|78|19|32|25|21|25|5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \BancoRegistradores|gp|27~regout\,
	datac => \BancoRegistradores|78|19|32|25|21|25|5~4_combout\,
	datad => \BancoRegistradores|s4|27~regout\,
	combout => \BancoRegistradores|78|19|32|25|21|25|5~5_combout\);

-- Location: LCCOMB_X32_Y15_N26
\BancoRegistradores|78|19|32|25|21|25|5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|21|25|5~6_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|78|19|32|25|21|25|5~3_combout\) # 
-- ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & 
-- \BancoRegistradores|78|19|32|25|21|25|5~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|19|32|25|21|25|5~3_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datad => \BancoRegistradores|78|19|32|25|21|25|5~5_combout\,
	combout => \BancoRegistradores|78|19|32|25|21|25|5~6_combout\);

-- Location: LCCOMB_X35_Y20_N4
\BancoRegistradores|k0|27~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|k0|27~feeder_combout\ = \33|21|25|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|21|25|5~0_combout\,
	combout => \BancoRegistradores|k0|27~feeder_combout\);

-- Location: LCFF_X35_Y20_N5
\BancoRegistradores|k0|27\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|k0|27~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|144~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|k0|27~regout\);

-- Location: LCFF_X35_Y16_N7
\BancoRegistradores|fp|27\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|25|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|138~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|fp|27~regout\);

-- Location: LCFF_X37_Y16_N31
\BancoRegistradores|s6|27\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|25|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|146~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s6|27~regout\);

-- Location: LCCOMB_X36_Y16_N22
\BancoRegistradores|78|19|32|25|21|25|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|21|25|5~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|s6|27~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\BancoRegistradores|s2|27~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|s2|27~regout\,
	datab => \BancoRegistradores|s6|27~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	combout => \BancoRegistradores|78|19|32|25|21|25|5~0_combout\);

-- Location: LCCOMB_X36_Y16_N8
\BancoRegistradores|78|19|32|25|21|25|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|21|25|5~1_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|78|19|32|25|21|25|5~0_combout\ & ((\BancoRegistradores|fp|27~regout\))) # 
-- (!\BancoRegistradores|78|19|32|25|21|25|5~0_combout\ & (\BancoRegistradores|k0|27~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((\BancoRegistradores|78|19|32|25|21|25|5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \BancoRegistradores|k0|27~regout\,
	datac => \BancoRegistradores|fp|27~regout\,
	datad => \BancoRegistradores|78|19|32|25|21|25|5~0_combout\,
	combout => \BancoRegistradores|78|19|32|25|21|25|5~1_combout\);

-- Location: LCCOMB_X36_Y19_N14
\BancoRegistradores|78|19|32|25|21|25|5~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|21|25|5~9_combout\ = (\BancoRegistradores|78|19|32|25|21|25|5~6_combout\ & ((\BancoRegistradores|78|19|32|25|21|25|5~8_combout\) # ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\BancoRegistradores|78|19|32|25|21|25|5~6_combout\ & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & \BancoRegistradores|78|19|32|25|21|25|5~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|19|32|25|21|25|5~8_combout\,
	datab => \BancoRegistradores|78|19|32|25|21|25|5~6_combout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datad => \BancoRegistradores|78|19|32|25|21|25|5~1_combout\,
	combout => \BancoRegistradores|78|19|32|25|21|25|5~9_combout\);

-- Location: LCCOMB_X41_Y17_N14
\BancoRegistradores|78|20|21|25|18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|21|25|18~combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25) & \BancoRegistradores|78|19|32|25|21|25|5~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25),
	datac => \BancoRegistradores|78|19|32|25|21|25|5~9_combout\,
	combout => \BancoRegistradores|78|20|21|25|18~combout\);

-- Location: LCCOMB_X30_Y21_N6
\23|140\ : cycloneii_lcell_comb
-- Equation(s):
-- \23|140~combout\ = LCELL(\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15),
	combout => \23|140~combout\);

-- Location: LCCOMB_X30_Y20_N10
\ULA|136|50\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|136|50~combout\ = \135|73~combout\ $ (((\inst2|108~3_combout\ & ((\23|140~combout\))) # (!\inst2|108~3_combout\ & (\BancoRegistradores|115|20|21|24|5~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|108~3_combout\,
	datab => \BancoRegistradores|115|20|21|24|5~19_combout\,
	datac => \23|140~combout\,
	datad => \135|73~combout\,
	combout => \ULA|136|50~combout\);

-- Location: LCCOMB_X31_Y23_N28
\BancoRegistradores|78|18|28|23|21|24|18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|28|23|21|24|18~combout\ = (\BancoRegistradores|at|26~regout\ & \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|at|26~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	combout => \BancoRegistradores|78|18|28|23|21|24|18~combout\);

-- Location: LCFF_X29_Y23_N25
\BancoRegistradores|a3|26\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|24|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|129~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a3|26~regout\);

-- Location: LCFF_X29_Y24_N15
\BancoRegistradores|a1|26\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|24|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|124~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a1|26~regout\);

-- Location: LCFF_X29_Y24_N1
\BancoRegistradores|a0|26\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|24|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|125~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a0|26~regout\);

-- Location: LCCOMB_X29_Y24_N14
\BancoRegistradores|78|18|32|25|21|24|5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|21|24|5~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\BancoRegistradores|a1|26~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|a0|26~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datac => \BancoRegistradores|a1|26~regout\,
	datad => \BancoRegistradores|a0|26~regout\,
	combout => \BancoRegistradores|78|18|32|25|21|24|5~4_combout\);

-- Location: LCCOMB_X29_Y23_N24
\BancoRegistradores|78|18|32|25|21|24|5~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|21|24|5~5_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|78|18|32|25|21|24|5~4_combout\ & ((\BancoRegistradores|a3|26~regout\))) # 
-- (!\BancoRegistradores|78|18|32|25|21|24|5~4_combout\ & (\BancoRegistradores|a2|26~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\BancoRegistradores|78|18|32|25|21|24|5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|a2|26~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \BancoRegistradores|a3|26~regout\,
	datad => \BancoRegistradores|78|18|32|25|21|24|5~4_combout\,
	combout => \BancoRegistradores|78|18|32|25|21|24|5~5_combout\);

-- Location: LCCOMB_X30_Y23_N30
\BancoRegistradores|78|18|32|25|21|24|5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|21|24|5~6_combout\ = (\BancoRegistradores|78|20|21|26|5~0_combout\ & (((\BancoRegistradores|78|20|21|26|5~1_combout\)))) # (!\BancoRegistradores|78|20|21|26|5~0_combout\ & ((\BancoRegistradores|78|20|21|26|5~1_combout\ & 
-- ((\BancoRegistradores|78|18|32|25|21|24|5~5_combout\))) # (!\BancoRegistradores|78|20|21|26|5~1_combout\ & (\BancoRegistradores|78|18|28|23|21|24|18~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|20|21|26|5~0_combout\,
	datab => \BancoRegistradores|78|18|28|23|21|24|18~combout\,
	datac => \BancoRegistradores|78|20|21|26|5~1_combout\,
	datad => \BancoRegistradores|78|18|32|25|21|24|5~5_combout\,
	combout => \BancoRegistradores|78|18|32|25|21|24|5~6_combout\);

-- Location: LCFF_X27_Y20_N11
\BancoRegistradores|v0|26\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|24|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|123~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|v0|26~regout\);

-- Location: LCCOMB_X31_Y23_N2
\BancoRegistradores|78|18|32|25|21|24|5~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|21|24|5~7_combout\ = (\BancoRegistradores|78|20|21|26|5~0_combout\ & ((\BancoRegistradores|78|18|32|25|21|24|5~6_combout\ & (\BancoRegistradores|v1|26~regout\)) # (!\BancoRegistradores|78|18|32|25|21|24|5~6_combout\ & 
-- ((\BancoRegistradores|v0|26~regout\))))) # (!\BancoRegistradores|78|20|21|26|5~0_combout\ & (((\BancoRegistradores|78|18|32|25|21|24|5~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|v1|26~regout\,
	datab => \BancoRegistradores|78|20|21|26|5~0_combout\,
	datac => \BancoRegistradores|78|18|32|25|21|24|5~6_combout\,
	datad => \BancoRegistradores|v0|26~regout\,
	combout => \BancoRegistradores|78|18|32|25|21|24|5~7_combout\);

-- Location: LCFF_X23_Y20_N19
\BancoRegistradores|t7|26\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|24|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|130~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t7|26~regout\);

-- Location: LCFF_X24_Y19_N3
\BancoRegistradores|t6|26\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|24|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|131~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t6|26~regout\);

-- Location: LCFF_X23_Y20_N1
\BancoRegistradores|t4|26\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|24|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|134~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t4|26~regout\);

-- Location: LCCOMB_X24_Y19_N2
\BancoRegistradores|78|18|32|25|21|24|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|21|24|5~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\BancoRegistradores|t6|26~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|t4|26~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \BancoRegistradores|t6|26~regout\,
	datad => \BancoRegistradores|t4|26~regout\,
	combout => \BancoRegistradores|78|18|32|25|21|24|5~0_combout\);

-- Location: LCFF_X37_Y23_N7
\BancoRegistradores|t5|26\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|24|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|132~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t5|26~regout\);

-- Location: LCCOMB_X24_Y20_N24
\BancoRegistradores|78|18|32|25|21|24|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|21|24|5~1_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|78|18|32|25|21|24|5~0_combout\ & (\BancoRegistradores|t7|26~regout\)) # 
-- (!\BancoRegistradores|78|18|32|25|21|24|5~0_combout\ & ((\BancoRegistradores|t5|26~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (((\BancoRegistradores|78|18|32|25|21|24|5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \BancoRegistradores|t7|26~regout\,
	datac => \BancoRegistradores|78|18|32|25|21|24|5~0_combout\,
	datad => \BancoRegistradores|t5|26~regout\,
	combout => \BancoRegistradores|78|18|32|25|21|24|5~1_combout\);

-- Location: LCFF_X36_Y21_N31
\BancoRegistradores|t0|26\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|24|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|137~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t0|26~regout\);

-- Location: LCCOMB_X36_Y21_N30
\BancoRegistradores|78|18|32|25|21|24|5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|21|24|5~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\BancoRegistradores|t1|26~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|t0|26~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t1|26~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \BancoRegistradores|t0|26~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	combout => \BancoRegistradores|78|18|32|25|21|24|5~2_combout\);

-- Location: LCCOMB_X35_Y23_N14
\BancoRegistradores|78|18|32|25|21|24|5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|21|24|5~3_combout\ = (\BancoRegistradores|78|18|32|25|21|24|5~2_combout\ & ((\BancoRegistradores|t3|26~regout\) # ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\BancoRegistradores|78|18|32|25|21|24|5~2_combout\ & (((\BancoRegistradores|t2|26~regout\ & \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t3|26~regout\,
	datab => \BancoRegistradores|78|18|32|25|21|24|5~2_combout\,
	datac => \BancoRegistradores|t2|26~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	combout => \BancoRegistradores|78|18|32|25|21|24|5~3_combout\);

-- Location: LCCOMB_X36_Y23_N12
\BancoRegistradores|78|20|21|24|6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|21|24|6~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & 
-- (\BancoRegistradores|78|18|32|25|21|24|5~1_combout\)) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|78|18|32|25|21|24|5~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|78|18|32|25|21|24|5~1_combout\,
	datad => \BancoRegistradores|78|18|32|25|21|24|5~3_combout\,
	combout => \BancoRegistradores|78|20|21|24|6~0_combout\);

-- Location: LCCOMB_X36_Y23_N10
\BancoRegistradores|78|20|21|24|6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|21|24|6~1_combout\ = (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25) & ((\BancoRegistradores|78|20|21|24|6~0_combout\) # ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & 
-- \BancoRegistradores|78|18|32|25|21|24|5~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|78|18|32|25|21|24|5~7_combout\,
	datad => \BancoRegistradores|78|20|21|24|6~0_combout\,
	combout => \BancoRegistradores|78|20|21|24|6~1_combout\);

-- Location: LCCOMB_X36_Y18_N14
\23|139\ : cycloneii_lcell_comb
-- Equation(s):
-- \23|139~combout\ = LCELL(\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15),
	combout => \23|139~combout\);

-- Location: LCCOMB_X36_Y18_N8
\ULA|135|50\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|135|50~combout\ = \135|73~combout\ $ (((\inst2|108~3_combout\ & (\23|139~combout\)) # (!\inst2|108~3_combout\ & ((\BancoRegistradores|115|20|21|23|5~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|108~3_combout\,
	datab => \23|139~combout\,
	datac => \135|73~combout\,
	datad => \BancoRegistradores|115|20|21|23|5~19_combout\,
	combout => \ULA|135|50~combout\);

-- Location: LCFF_X37_Y15_N15
\BancoRegistradores|s3|25\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|23|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|150~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s3|25~regout\);

-- Location: LCCOMB_X37_Y15_N14
\BancoRegistradores|78|19|32|25|21|23|5~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|21|23|5~7_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\BancoRegistradores|s7|25~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|s3|25~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|s7|25~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|s3|25~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	combout => \BancoRegistradores|78|19|32|25|21|23|5~7_combout\);

-- Location: LCFF_X36_Y19_N29
\BancoRegistradores|k1|25\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|23|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|141~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|k1|25~regout\);

-- Location: LCCOMB_X36_Y19_N28
\BancoRegistradores|78|19|32|25|21|23|5~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|21|23|5~8_combout\ = (\BancoRegistradores|78|19|32|25|21|23|5~7_combout\ & ((\BancoRegistradores|ra|25~regout\) # ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\BancoRegistradores|78|19|32|25|21|23|5~7_combout\ & (((\BancoRegistradores|k1|25~regout\ & \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ra|25~regout\,
	datab => \BancoRegistradores|78|19|32|25|21|23|5~7_combout\,
	datac => \BancoRegistradores|k1|25~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	combout => \BancoRegistradores|78|19|32|25|21|23|5~8_combout\);

-- Location: LCFF_X35_Y22_N7
\BancoRegistradores|k0|25\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|23|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|144~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|k0|25~regout\);

-- Location: LCCOMB_X36_Y22_N24
\BancoRegistradores|s6|25~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|s6|25~feeder_combout\ = \33|21|23|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|21|23|5~0_combout\,
	combout => \BancoRegistradores|s6|25~feeder_combout\);

-- Location: LCFF_X36_Y22_N25
\BancoRegistradores|s6|25\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|s6|25~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|146~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s6|25~regout\);

-- Location: LCFF_X35_Y22_N1
\BancoRegistradores|s2|25\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|23|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|152~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s2|25~regout\);

-- Location: LCCOMB_X35_Y22_N10
\BancoRegistradores|78|19|32|25|21|23|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|21|23|5~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|s6|25~regout\) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & \BancoRegistradores|s2|25~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \BancoRegistradores|s6|25~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datad => \BancoRegistradores|s2|25~regout\,
	combout => \BancoRegistradores|78|19|32|25|21|23|5~0_combout\);

-- Location: LCCOMB_X35_Y22_N6
\BancoRegistradores|78|19|32|25|21|23|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|21|23|5~1_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|78|19|32|25|21|23|5~0_combout\ & (\BancoRegistradores|fp|25~regout\)) # 
-- (!\BancoRegistradores|78|19|32|25|21|23|5~0_combout\ & ((\BancoRegistradores|k0|25~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((\BancoRegistradores|78|19|32|25|21|23|5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|fp|25~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|k0|25~regout\,
	datad => \BancoRegistradores|78|19|32|25|21|23|5~0_combout\,
	combout => \BancoRegistradores|78|19|32|25|21|23|5~1_combout\);

-- Location: LCCOMB_X37_Y18_N18
\BancoRegistradores|78|19|32|25|21|23|5~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|21|23|5~9_combout\ = (\BancoRegistradores|78|19|32|25|21|23|5~6_combout\ & (((\BancoRegistradores|78|19|32|25|21|23|5~8_combout\)) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22)))) # 
-- (!\BancoRegistradores|78|19|32|25|21|23|5~6_combout\ & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|78|19|32|25|21|23|5~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|19|32|25|21|23|5~6_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \BancoRegistradores|78|19|32|25|21|23|5~8_combout\,
	datad => \BancoRegistradores|78|19|32|25|21|23|5~1_combout\,
	combout => \BancoRegistradores|78|19|32|25|21|23|5~9_combout\);

-- Location: LCCOMB_X41_Y17_N24
\BancoRegistradores|78|20|21|23|18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|21|23|18~combout\ = (\BancoRegistradores|78|19|32|25|21|23|5~9_combout\ & \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoRegistradores|78|19|32|25|21|23|5~9_combout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25),
	combout => \BancoRegistradores|78|20|21|23|18~combout\);

-- Location: LCCOMB_X30_Y20_N0
\23|138\ : cycloneii_lcell_comb
-- Equation(s):
-- \23|138~combout\ = LCELL(\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15),
	combout => \23|138~combout\);

-- Location: LCCOMB_X24_Y18_N14
\BancoRegistradores|t7|24~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|t7|24~feeder_combout\ = \33|21|20|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|21|20|5~0_combout\,
	combout => \BancoRegistradores|t7|24~feeder_combout\);

-- Location: LCFF_X24_Y18_N15
\BancoRegistradores|t7|24\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|t7|24~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|130~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t7|24~regout\);

-- Location: LCFF_X23_Y19_N9
\BancoRegistradores|t6|24\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|20|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|131~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t6|24~regout\);

-- Location: LCFF_X24_Y18_N1
\BancoRegistradores|t4|24\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|20|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|134~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t4|24~regout\);

-- Location: LCFF_X38_Y17_N1
\BancoRegistradores|t5|24\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|20|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|132~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t5|24~regout\);

-- Location: LCCOMB_X24_Y18_N0
\BancoRegistradores|115|20|21|20|5~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|20|5~17_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|t5|24~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\BancoRegistradores|t4|24~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \BancoRegistradores|t4|24~regout\,
	datad => \BancoRegistradores|t5|24~regout\,
	combout => \BancoRegistradores|115|20|21|20|5~17_combout\);

-- Location: LCCOMB_X24_Y18_N4
\BancoRegistradores|115|20|21|20|5~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|20|5~18_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|115|20|21|20|5~17_combout\ & (\BancoRegistradores|t7|24~regout\)) # 
-- (!\BancoRegistradores|115|20|21|20|5~17_combout\ & ((\BancoRegistradores|t6|24~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\BancoRegistradores|115|20|21|20|5~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \BancoRegistradores|t7|24~regout\,
	datac => \BancoRegistradores|t6|24~regout\,
	datad => \BancoRegistradores|115|20|21|20|5~17_combout\,
	combout => \BancoRegistradores|115|20|21|20|5~18_combout\);

-- Location: LCFF_X32_Y21_N5
\BancoRegistradores|v1|24\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|20|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|126~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|v1|24~regout\);

-- Location: LCFF_X32_Y21_N21
\BancoRegistradores|v0|24\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|20|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|123~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|v0|24~regout\);

-- Location: LCFF_X31_Y23_N29
\BancoRegistradores|at|24\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|20|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|122~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|at|24~regout\);

-- Location: LCCOMB_X31_Y23_N30
\BancoRegistradores|115|18|28|23|21|20|18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|18|28|23|21|20|18~combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & \BancoRegistradores|at|24~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datad => \BancoRegistradores|at|24~regout\,
	combout => \BancoRegistradores|115|18|28|23|21|20|18~combout\);

-- Location: LCCOMB_X30_Y23_N16
\BancoRegistradores|a2|24~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|a2|24~feeder_combout\ = \33|21|20|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|21|20|5~0_combout\,
	combout => \BancoRegistradores|a2|24~feeder_combout\);

-- Location: LCFF_X30_Y23_N17
\BancoRegistradores|a2|24\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|a2|24~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|128~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a2|24~regout\);

-- Location: LCFF_X32_Y23_N5
\BancoRegistradores|a1|24\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|20|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|124~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a1|24~regout\);

-- Location: LCFF_X32_Y23_N3
\BancoRegistradores|a0|24\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|20|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|125~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a0|24~regout\);

-- Location: LCCOMB_X32_Y23_N16
\BancoRegistradores|115|20|21|20|5~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|20|5~12_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17)) # ((\BancoRegistradores|a1|24~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|a0|24~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|a1|24~regout\,
	datad => \BancoRegistradores|a0|24~regout\,
	combout => \BancoRegistradores|115|20|21|20|5~12_combout\);

-- Location: LCCOMB_X31_Y22_N2
\BancoRegistradores|115|20|21|20|5~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|20|5~13_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|115|20|21|20|5~12_combout\ & (\BancoRegistradores|a3|24~regout\)) # 
-- (!\BancoRegistradores|115|20|21|20|5~12_combout\ & ((\BancoRegistradores|a2|24~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\BancoRegistradores|115|20|21|20|5~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|a3|24~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|a2|24~regout\,
	datad => \BancoRegistradores|115|20|21|20|5~12_combout\,
	combout => \BancoRegistradores|115|20|21|20|5~13_combout\);

-- Location: LCCOMB_X32_Y21_N10
\BancoRegistradores|115|20|21|20|5~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|20|5~14_combout\ = (\BancoRegistradores|115|20|18|26|5~2_combout\ & (\BancoRegistradores|115|20|18|26|5~3_combout\)) # (!\BancoRegistradores|115|20|18|26|5~2_combout\ & ((\BancoRegistradores|115|20|18|26|5~3_combout\ & 
-- ((\BancoRegistradores|115|20|21|20|5~13_combout\))) # (!\BancoRegistradores|115|20|18|26|5~3_combout\ & (\BancoRegistradores|115|18|28|23|21|20|18~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|18|26|5~2_combout\,
	datab => \BancoRegistradores|115|20|18|26|5~3_combout\,
	datac => \BancoRegistradores|115|18|28|23|21|20|18~combout\,
	datad => \BancoRegistradores|115|20|21|20|5~13_combout\,
	combout => \BancoRegistradores|115|20|21|20|5~14_combout\);

-- Location: LCCOMB_X32_Y21_N20
\BancoRegistradores|115|20|21|20|5~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|20|5~15_combout\ = (\BancoRegistradores|115|20|18|26|5~2_combout\ & ((\BancoRegistradores|115|20|21|20|5~14_combout\ & (\BancoRegistradores|v1|24~regout\)) # (!\BancoRegistradores|115|20|21|20|5~14_combout\ & 
-- ((\BancoRegistradores|v0|24~regout\))))) # (!\BancoRegistradores|115|20|18|26|5~2_combout\ & (((\BancoRegistradores|115|20|21|20|5~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|18|26|5~2_combout\,
	datab => \BancoRegistradores|v1|24~regout\,
	datac => \BancoRegistradores|v0|24~regout\,
	datad => \BancoRegistradores|115|20|21|20|5~14_combout\,
	combout => \BancoRegistradores|115|20|21|20|5~15_combout\);

-- Location: LCCOMB_X27_Y15_N4
\BancoRegistradores|ra|24~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|ra|24~feeder_combout\ = \33|21|20|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|21|20|5~0_combout\,
	combout => \BancoRegistradores|ra|24~feeder_combout\);

-- Location: LCFF_X27_Y15_N5
\BancoRegistradores|ra|24\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|ra|24~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|139~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|ra|24~regout\);

-- Location: LCFF_X28_Y14_N9
\BancoRegistradores|k1|24\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|20|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|141~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|k1|24~regout\);

-- Location: LCCOMB_X27_Y15_N16
\BancoRegistradores|s3|24~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|s3|24~feeder_combout\ = \33|21|20|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|21|20|5~0_combout\,
	combout => \BancoRegistradores|s3|24~feeder_combout\);

-- Location: LCFF_X27_Y15_N17
\BancoRegistradores|s3|24\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|s3|24~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|150~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s3|24~regout\);

-- Location: LCFF_X27_Y14_N1
\BancoRegistradores|s7|24\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|20|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|147~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s7|24~regout\);

-- Location: LCCOMB_X27_Y15_N22
\BancoRegistradores|115|20|21|20|5~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|20|5~9_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|s7|24~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (\BancoRegistradores|s3|24~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datac => \BancoRegistradores|s3|24~regout\,
	datad => \BancoRegistradores|s7|24~regout\,
	combout => \BancoRegistradores|115|20|21|20|5~9_combout\);

-- Location: LCCOMB_X27_Y15_N18
\BancoRegistradores|115|20|21|20|5~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|20|5~10_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|115|20|21|20|5~9_combout\ & (\BancoRegistradores|ra|24~regout\)) # 
-- (!\BancoRegistradores|115|20|21|20|5~9_combout\ & ((\BancoRegistradores|k1|24~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\BancoRegistradores|115|20|21|20|5~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \BancoRegistradores|ra|24~regout\,
	datac => \BancoRegistradores|k1|24~regout\,
	datad => \BancoRegistradores|115|20|21|20|5~9_combout\,
	combout => \BancoRegistradores|115|20|21|20|5~10_combout\);

-- Location: LCFF_X32_Y18_N29
\BancoRegistradores|fp|24\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|20|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|138~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|fp|24~regout\);

-- Location: LCFF_X33_Y18_N11
\BancoRegistradores|s2|24\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|20|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|152~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s2|24~regout\);

-- Location: LCFF_X33_Y18_N13
\BancoRegistradores|s6|24\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|20|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|146~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s6|24~regout\);

-- Location: LCCOMB_X33_Y18_N10
\BancoRegistradores|115|20|21|20|5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|20|5~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19)) # ((\BancoRegistradores|s6|24~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\BancoRegistradores|s2|24~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|s2|24~regout\,
	datad => \BancoRegistradores|s6|24~regout\,
	combout => \BancoRegistradores|115|20|21|20|5~2_combout\);

-- Location: LCFF_X32_Y17_N9
\BancoRegistradores|k0|24\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|20|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|144~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|k0|24~regout\);

-- Location: LCCOMB_X32_Y18_N6
\BancoRegistradores|115|20|21|20|5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|20|5~3_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|115|20|21|20|5~2_combout\ & (\BancoRegistradores|fp|24~regout\)) # 
-- (!\BancoRegistradores|115|20|21|20|5~2_combout\ & ((\BancoRegistradores|k0|24~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\BancoRegistradores|115|20|21|20|5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \BancoRegistradores|fp|24~regout\,
	datac => \BancoRegistradores|115|20|21|20|5~2_combout\,
	datad => \BancoRegistradores|k0|24~regout\,
	combout => \BancoRegistradores|115|20|21|20|5~3_combout\);

-- Location: LCCOMB_X24_Y21_N12
\BancoRegistradores|gp|24~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|gp|24~feeder_combout\ = \33|21|20|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|21|20|5~0_combout\,
	combout => \BancoRegistradores|gp|24~feeder_combout\);

-- Location: LCFF_X24_Y21_N13
\BancoRegistradores|gp|24\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|gp|24~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|142~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|gp|24~regout\);

-- Location: LCFF_X27_Y21_N9
\BancoRegistradores|s4|24\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|20|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|149~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s4|24~regout\);

-- Location: LCFF_X27_Y21_N11
\BancoRegistradores|s0|24\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|20|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|153~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s0|24~regout\);

-- Location: LCFF_X34_Y17_N5
\BancoRegistradores|t8|24\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|20|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|145~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t8|24~regout\);

-- Location: LCCOMB_X27_Y21_N10
\BancoRegistradores|115|20|21|20|5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|20|5~6_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|t8|24~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\BancoRegistradores|s0|24~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|s0|24~regout\,
	datad => \BancoRegistradores|t8|24~regout\,
	combout => \BancoRegistradores|115|20|21|20|5~6_combout\);

-- Location: LCCOMB_X27_Y21_N8
\BancoRegistradores|115|20|21|20|5~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|20|5~7_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|115|20|21|20|5~6_combout\ & (\BancoRegistradores|gp|24~regout\)) # 
-- (!\BancoRegistradores|115|20|21|20|5~6_combout\ & ((\BancoRegistradores|s4|24~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\BancoRegistradores|115|20|21|20|5~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \BancoRegistradores|gp|24~regout\,
	datac => \BancoRegistradores|s4|24~regout\,
	datad => \BancoRegistradores|115|20|21|20|5~6_combout\,
	combout => \BancoRegistradores|115|20|21|20|5~7_combout\);

-- Location: LCFF_X30_Y15_N25
\BancoRegistradores|sp|24\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|20|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|140~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|sp|24~regout\);

-- Location: LCFF_X30_Y14_N1
\BancoRegistradores|s5|24\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|20|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|148~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s5|24~regout\);

-- Location: LCCOMB_X30_Y14_N2
\BancoRegistradores|s1|24~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|s1|24~feeder_combout\ = \33|21|20|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|21|20|5~0_combout\,
	combout => \BancoRegistradores|s1|24~feeder_combout\);

-- Location: LCFF_X30_Y14_N3
\BancoRegistradores|s1|24\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|s1|24~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|151~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s1|24~regout\);

-- Location: LCFF_X29_Y15_N9
\BancoRegistradores|t9|24\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|20|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|143~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t9|24~regout\);

-- Location: LCCOMB_X30_Y14_N12
\BancoRegistradores|115|20|21|20|5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|20|5~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18)) # (\BancoRegistradores|t9|24~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\BancoRegistradores|s1|24~regout\ & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \BancoRegistradores|s1|24~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datad => \BancoRegistradores|t9|24~regout\,
	combout => \BancoRegistradores|115|20|21|20|5~4_combout\);

-- Location: LCCOMB_X30_Y14_N0
\BancoRegistradores|115|20|21|20|5~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|20|5~5_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|115|20|21|20|5~4_combout\ & (\BancoRegistradores|sp|24~regout\)) # 
-- (!\BancoRegistradores|115|20|21|20|5~4_combout\ & ((\BancoRegistradores|s5|24~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\BancoRegistradores|115|20|21|20|5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \BancoRegistradores|sp|24~regout\,
	datac => \BancoRegistradores|s5|24~regout\,
	datad => \BancoRegistradores|115|20|21|20|5~4_combout\,
	combout => \BancoRegistradores|115|20|21|20|5~5_combout\);

-- Location: LCCOMB_X27_Y21_N28
\BancoRegistradores|115|20|21|20|5~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|20|5~8_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17)) # 
-- ((\BancoRegistradores|115|20|21|20|5~5_combout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & 
-- (\BancoRegistradores|115|20|21|20|5~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|115|20|21|20|5~7_combout\,
	datad => \BancoRegistradores|115|20|21|20|5~5_combout\,
	combout => \BancoRegistradores|115|20|21|20|5~8_combout\);

-- Location: LCCOMB_X27_Y21_N6
\BancoRegistradores|115|20|21|20|5~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|20|5~11_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|115|20|21|20|5~8_combout\ & (\BancoRegistradores|115|20|21|20|5~10_combout\)) # 
-- (!\BancoRegistradores|115|20|21|20|5~8_combout\ & ((\BancoRegistradores|115|20|21|20|5~3_combout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\BancoRegistradores|115|20|21|20|5~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \BancoRegistradores|115|20|21|20|5~10_combout\,
	datac => \BancoRegistradores|115|20|21|20|5~3_combout\,
	datad => \BancoRegistradores|115|20|21|20|5~8_combout\,
	combout => \BancoRegistradores|115|20|21|20|5~11_combout\);

-- Location: LCCOMB_X27_Y21_N0
\BancoRegistradores|115|20|21|20|5~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|20|5~16_combout\ = (\BancoRegistradores|115|20|18|26|5~0_combout\ & (\BancoRegistradores|115|20|18|26|5~1_combout\)) # (!\BancoRegistradores|115|20|18|26|5~0_combout\ & ((\BancoRegistradores|115|20|18|26|5~1_combout\ & 
-- ((\BancoRegistradores|115|20|21|20|5~11_combout\))) # (!\BancoRegistradores|115|20|18|26|5~1_combout\ & (\BancoRegistradores|115|20|21|20|5~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|18|26|5~0_combout\,
	datab => \BancoRegistradores|115|20|18|26|5~1_combout\,
	datac => \BancoRegistradores|115|20|21|20|5~15_combout\,
	datad => \BancoRegistradores|115|20|21|20|5~11_combout\,
	combout => \BancoRegistradores|115|20|21|20|5~16_combout\);

-- Location: LCCOMB_X27_Y21_N26
\BancoRegistradores|115|20|21|20|5~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|20|5~19_combout\ = (\BancoRegistradores|115|20|18|26|5~0_combout\ & ((\BancoRegistradores|115|20|21|20|5~16_combout\ & ((\BancoRegistradores|115|20|21|20|5~18_combout\))) # (!\BancoRegistradores|115|20|21|20|5~16_combout\ & 
-- (\BancoRegistradores|115|20|21|20|5~1_combout\)))) # (!\BancoRegistradores|115|20|18|26|5~0_combout\ & (((\BancoRegistradores|115|20|21|20|5~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|21|20|5~1_combout\,
	datab => \BancoRegistradores|115|20|18|26|5~0_combout\,
	datac => \BancoRegistradores|115|20|21|20|5~18_combout\,
	datad => \BancoRegistradores|115|20|21|20|5~16_combout\,
	combout => \BancoRegistradores|115|20|21|20|5~19_combout\);

-- Location: LCCOMB_X30_Y20_N8
\ULA|134|50\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|134|50~combout\ = \135|73~combout\ $ (((\inst2|108~3_combout\ & (\23|138~combout\)) # (!\inst2|108~3_combout\ & ((\BancoRegistradores|115|20|21|20|5~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \135|73~combout\,
	datab => \23|138~combout\,
	datac => \inst2|108~3_combout\,
	datad => \BancoRegistradores|115|20|21|20|5~19_combout\,
	combout => \ULA|134|50~combout\);

-- Location: LCCOMB_X40_Y17_N28
\BancoRegistradores|78|20|20|26|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|20|26|5~0_combout\ = (\BancoRegistradores|78|20|20|26|6~1_combout\) # ((\BancoRegistradores|78|19|32|25|20|26|5~9_combout\ & \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|19|32|25|20|26|5~9_combout\,
	datab => \BancoRegistradores|78|20|20|26|6~1_combout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25),
	combout => \BancoRegistradores|78|20|20|26|5~0_combout\);

-- Location: LCCOMB_X31_Y13_N22
\BancoRegistradores|ra|23~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|ra|23~feeder_combout\ = \33|20|26|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|20|26|5~0_combout\,
	combout => \BancoRegistradores|ra|23~feeder_combout\);

-- Location: LCFF_X31_Y13_N23
\BancoRegistradores|ra|23\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|ra|23~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|139~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|ra|23~regout\);

-- Location: LCCOMB_X34_Y13_N16
\BancoRegistradores|k1|23~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|k1|23~feeder_combout\ = \33|20|26|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|20|26|5~0_combout\,
	combout => \BancoRegistradores|k1|23~feeder_combout\);

-- Location: LCFF_X34_Y13_N17
\BancoRegistradores|k1|23\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|k1|23~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|141~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|k1|23~regout\);

-- Location: LCCOMB_X31_Y13_N10
\BancoRegistradores|115|20|20|26|5~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|26|5~8_combout\ = (\BancoRegistradores|115|20|20|26|5~7_combout\ & ((\BancoRegistradores|ra|23~regout\) # ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\BancoRegistradores|115|20|20|26|5~7_combout\ & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & \BancoRegistradores|k1|23~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|20|26|5~7_combout\,
	datab => \BancoRegistradores|ra|23~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datad => \BancoRegistradores|k1|23~regout\,
	combout => \BancoRegistradores|115|20|20|26|5~8_combout\);

-- Location: LCFF_X33_Y13_N1
\BancoRegistradores|s5|23\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|26|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|148~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s5|23~regout\);

-- Location: LCCOMB_X34_Y15_N18
\BancoRegistradores|sp|23~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|sp|23~feeder_combout\ = \33|20|26|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|20|26|5~0_combout\,
	combout => \BancoRegistradores|sp|23~feeder_combout\);

-- Location: LCFF_X34_Y15_N19
\BancoRegistradores|sp|23\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|sp|23~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|140~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|sp|23~regout\);

-- Location: LCFF_X33_Y15_N21
\BancoRegistradores|t9|23\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|26|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|143~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t9|23~regout\);

-- Location: LCCOMB_X34_Y15_N28
\BancoRegistradores|s1|23~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|s1|23~feeder_combout\ = \33|20|26|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|20|26|5~0_combout\,
	combout => \BancoRegistradores|s1|23~feeder_combout\);

-- Location: LCFF_X34_Y15_N29
\BancoRegistradores|s1|23\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|s1|23~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|151~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s1|23~regout\);

-- Location: LCCOMB_X34_Y15_N20
\BancoRegistradores|115|20|20|26|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|26|5~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\BancoRegistradores|t9|23~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|s1|23~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|t9|23~regout\,
	datad => \BancoRegistradores|s1|23~regout\,
	combout => \BancoRegistradores|115|20|20|26|5~0_combout\);

-- Location: LCCOMB_X33_Y13_N8
\BancoRegistradores|115|20|20|26|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|26|5~1_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|115|20|20|26|5~0_combout\ & ((\BancoRegistradores|sp|23~regout\))) # 
-- (!\BancoRegistradores|115|20|20|26|5~0_combout\ & (\BancoRegistradores|s5|23~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\BancoRegistradores|115|20|20|26|5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \BancoRegistradores|s5|23~regout\,
	datac => \BancoRegistradores|sp|23~regout\,
	datad => \BancoRegistradores|115|20|20|26|5~0_combout\,
	combout => \BancoRegistradores|115|20|20|26|5~1_combout\);

-- Location: LCFF_X30_Y17_N31
\BancoRegistradores|gp|23\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|26|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|142~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|gp|23~regout\);

-- Location: LCFF_X25_Y17_N21
\BancoRegistradores|s4|23\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|26|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|149~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s4|23~regout\);

-- Location: LCFF_X25_Y17_N7
\BancoRegistradores|s0|23\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|26|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|153~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s0|23~regout\);

-- Location: LCFF_X30_Y17_N5
\BancoRegistradores|t8|23\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|26|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|145~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t8|23~regout\);

-- Location: LCCOMB_X25_Y17_N6
\BancoRegistradores|115|20|20|26|5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|26|5~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|t8|23~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\BancoRegistradores|s0|23~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|s0|23~regout\,
	datad => \BancoRegistradores|t8|23~regout\,
	combout => \BancoRegistradores|115|20|20|26|5~4_combout\);

-- Location: LCCOMB_X25_Y17_N20
\BancoRegistradores|115|20|20|26|5~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|26|5~5_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|115|20|20|26|5~4_combout\ & (\BancoRegistradores|gp|23~regout\)) # 
-- (!\BancoRegistradores|115|20|20|26|5~4_combout\ & ((\BancoRegistradores|s4|23~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\BancoRegistradores|115|20|20|26|5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \BancoRegistradores|gp|23~regout\,
	datac => \BancoRegistradores|s4|23~regout\,
	datad => \BancoRegistradores|115|20|20|26|5~4_combout\,
	combout => \BancoRegistradores|115|20|20|26|5~5_combout\);

-- Location: LCFF_X35_Y16_N27
\BancoRegistradores|fp|23\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|26|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|138~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|fp|23~regout\);

-- Location: LCFF_X35_Y16_N29
\BancoRegistradores|s2|23\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|26|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|152~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s2|23~regout\);

-- Location: LCFF_X33_Y16_N23
\BancoRegistradores|s6|23\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|26|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|146~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s6|23~regout\);

-- Location: LCCOMB_X35_Y16_N28
\BancoRegistradores|115|20|20|26|5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|26|5~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19)) # ((\BancoRegistradores|s6|23~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\BancoRegistradores|s2|23~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|s2|23~regout\,
	datad => \BancoRegistradores|s6|23~regout\,
	combout => \BancoRegistradores|115|20|20|26|5~2_combout\);

-- Location: LCCOMB_X35_Y16_N26
\BancoRegistradores|115|20|20|26|5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|26|5~3_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|115|20|20|26|5~2_combout\ & ((\BancoRegistradores|fp|23~regout\))) # 
-- (!\BancoRegistradores|115|20|20|26|5~2_combout\ & (\BancoRegistradores|k0|23~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\BancoRegistradores|115|20|20|26|5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|k0|23~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|fp|23~regout\,
	datad => \BancoRegistradores|115|20|20|26|5~2_combout\,
	combout => \BancoRegistradores|115|20|20|26|5~3_combout\);

-- Location: LCCOMB_X25_Y17_N28
\BancoRegistradores|115|20|20|26|5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|26|5~6_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16)) # 
-- ((\BancoRegistradores|115|20|20|26|5~3_combout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & 
-- (\BancoRegistradores|115|20|20|26|5~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \BancoRegistradores|115|20|20|26|5~5_combout\,
	datad => \BancoRegistradores|115|20|20|26|5~3_combout\,
	combout => \BancoRegistradores|115|20|20|26|5~6_combout\);

-- Location: LCCOMB_X25_Y17_N18
\BancoRegistradores|115|20|20|26|5~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|26|5~9_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|115|20|20|26|5~6_combout\ & (\BancoRegistradores|115|20|20|26|5~8_combout\)) # 
-- (!\BancoRegistradores|115|20|20|26|5~6_combout\ & ((\BancoRegistradores|115|20|20|26|5~1_combout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (((\BancoRegistradores|115|20|20|26|5~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \BancoRegistradores|115|20|20|26|5~8_combout\,
	datac => \BancoRegistradores|115|20|20|26|5~1_combout\,
	datad => \BancoRegistradores|115|20|20|26|5~6_combout\,
	combout => \BancoRegistradores|115|20|20|26|5~9_combout\);

-- Location: LCFF_X25_Y16_N15
\BancoRegistradores|t6|23\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|26|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|131~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t6|23~regout\);

-- Location: LCFF_X24_Y16_N27
\BancoRegistradores|t5|23\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|26|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|132~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t5|23~regout\);

-- Location: LCFF_X25_Y16_N17
\BancoRegistradores|t4|23\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|26|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|134~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t4|23~regout\);

-- Location: LCCOMB_X25_Y16_N16
\BancoRegistradores|115|20|20|26|5~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|26|5~17_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|t5|23~regout\) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (((\BancoRegistradores|t4|23~regout\ & !\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \BancoRegistradores|t5|23~regout\,
	datac => \BancoRegistradores|t4|23~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	combout => \BancoRegistradores|115|20|20|26|5~17_combout\);

-- Location: LCCOMB_X25_Y16_N26
\BancoRegistradores|115|20|20|26|5~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|26|5~18_combout\ = (\BancoRegistradores|115|20|20|26|5~17_combout\ & ((\BancoRegistradores|t7|23~regout\) # ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\BancoRegistradores|115|20|20|26|5~17_combout\ & (((\BancoRegistradores|t6|23~regout\ & \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t7|23~regout\,
	datab => \BancoRegistradores|t6|23~regout\,
	datac => \BancoRegistradores|115|20|20|26|5~17_combout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	combout => \BancoRegistradores|115|20|20|26|5~18_combout\);

-- Location: LCFF_X24_Y17_N17
\BancoRegistradores|t0|23\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|26|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|137~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t0|23~regout\);

-- Location: LCFF_X28_Y17_N7
\BancoRegistradores|t1|23\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|26|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|136~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t1|23~regout\);

-- Location: LCCOMB_X24_Y17_N24
\BancoRegistradores|115|20|20|26|5~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|26|5~10_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|t1|23~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\BancoRegistradores|t0|23~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \BancoRegistradores|t0|23~regout\,
	datad => \BancoRegistradores|t1|23~regout\,
	combout => \BancoRegistradores|115|20|20|26|5~10_combout\);

-- Location: LCFF_X25_Y15_N21
\BancoRegistradores|t2|23\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|26|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|135~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t2|23~regout\);

-- Location: LCCOMB_X24_Y17_N18
\BancoRegistradores|115|20|20|26|5~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|26|5~11_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|115|20|20|26|5~10_combout\ & (\BancoRegistradores|t3|23~regout\)) # 
-- (!\BancoRegistradores|115|20|20|26|5~10_combout\ & ((\BancoRegistradores|t2|23~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\BancoRegistradores|115|20|20|26|5~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t3|23~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|115|20|20|26|5~10_combout\,
	datad => \BancoRegistradores|t2|23~regout\,
	combout => \BancoRegistradores|115|20|20|26|5~11_combout\);

-- Location: LCFF_X32_Y21_N23
\BancoRegistradores|v0|23\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|26|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|123~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|v0|23~regout\);

-- Location: LCFF_X30_Y21_N7
\BancoRegistradores|at|23\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|26|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|122~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|at|23~regout\);

-- Location: LCCOMB_X31_Y21_N14
\BancoRegistradores|115|18|28|23|20|26|18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|18|28|23|20|26|18~combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & \BancoRegistradores|at|23~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datad => \BancoRegistradores|at|23~regout\,
	combout => \BancoRegistradores|115|18|28|23|20|26|18~combout\);

-- Location: LCCOMB_X32_Y21_N14
\BancoRegistradores|115|20|20|26|5~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|26|5~14_combout\ = (\BancoRegistradores|115|20|18|26|5~2_combout\ & ((\BancoRegistradores|v0|23~regout\) # ((\BancoRegistradores|115|20|18|26|5~3_combout\)))) # (!\BancoRegistradores|115|20|18|26|5~2_combout\ & 
-- (((!\BancoRegistradores|115|20|18|26|5~3_combout\ & \BancoRegistradores|115|18|28|23|20|26|18~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|18|26|5~2_combout\,
	datab => \BancoRegistradores|v0|23~regout\,
	datac => \BancoRegistradores|115|20|18|26|5~3_combout\,
	datad => \BancoRegistradores|115|18|28|23|20|26|18~combout\,
	combout => \BancoRegistradores|115|20|20|26|5~14_combout\);

-- Location: LCFF_X30_Y22_N29
\BancoRegistradores|a2|23\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|26|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|128~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a2|23~regout\);

-- Location: LCCOMB_X31_Y22_N24
\BancoRegistradores|a3|23~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|a3|23~feeder_combout\ = \33|20|26|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|20|26|5~0_combout\,
	combout => \BancoRegistradores|a3|23~feeder_combout\);

-- Location: LCFF_X31_Y22_N25
\BancoRegistradores|a3|23\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|a3|23~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|129~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a3|23~regout\);

-- Location: LCFF_X30_Y22_N15
\BancoRegistradores|a0|23\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|26|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|125~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a0|23~regout\);

-- Location: LCFF_X29_Y21_N25
\BancoRegistradores|a1|23\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|26|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|124~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a1|23~regout\);

-- Location: LCCOMB_X30_Y22_N14
\BancoRegistradores|115|20|20|26|5~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|26|5~12_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|a1|23~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\BancoRegistradores|a0|23~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \BancoRegistradores|a0|23~regout\,
	datad => \BancoRegistradores|a1|23~regout\,
	combout => \BancoRegistradores|115|20|20|26|5~12_combout\);

-- Location: LCCOMB_X31_Y22_N10
\BancoRegistradores|115|20|20|26|5~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|26|5~13_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|115|20|20|26|5~12_combout\ & ((\BancoRegistradores|a3|23~regout\))) # 
-- (!\BancoRegistradores|115|20|20|26|5~12_combout\ & (\BancoRegistradores|a2|23~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\BancoRegistradores|115|20|20|26|5~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \BancoRegistradores|a2|23~regout\,
	datac => \BancoRegistradores|a3|23~regout\,
	datad => \BancoRegistradores|115|20|20|26|5~12_combout\,
	combout => \BancoRegistradores|115|20|20|26|5~13_combout\);

-- Location: LCCOMB_X32_Y21_N16
\BancoRegistradores|115|20|20|26|5~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|26|5~15_combout\ = (\BancoRegistradores|115|20|18|26|5~3_combout\ & ((\BancoRegistradores|115|20|20|26|5~14_combout\ & (\BancoRegistradores|v1|23~regout\)) # (!\BancoRegistradores|115|20|20|26|5~14_combout\ & 
-- ((\BancoRegistradores|115|20|20|26|5~13_combout\))))) # (!\BancoRegistradores|115|20|18|26|5~3_combout\ & (\BancoRegistradores|115|20|20|26|5~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|18|26|5~3_combout\,
	datab => \BancoRegistradores|115|20|20|26|5~14_combout\,
	datac => \BancoRegistradores|v1|23~regout\,
	datad => \BancoRegistradores|115|20|20|26|5~13_combout\,
	combout => \BancoRegistradores|115|20|20|26|5~15_combout\);

-- Location: LCCOMB_X25_Y17_N0
\BancoRegistradores|115|20|20|26|5~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|26|5~16_combout\ = (\BancoRegistradores|115|20|18|26|5~0_combout\ & ((\BancoRegistradores|115|20|20|26|5~11_combout\) # ((\BancoRegistradores|115|20|18|26|5~1_combout\)))) # (!\BancoRegistradores|115|20|18|26|5~0_combout\ & 
-- (((!\BancoRegistradores|115|20|18|26|5~1_combout\ & \BancoRegistradores|115|20|20|26|5~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|18|26|5~0_combout\,
	datab => \BancoRegistradores|115|20|20|26|5~11_combout\,
	datac => \BancoRegistradores|115|20|18|26|5~1_combout\,
	datad => \BancoRegistradores|115|20|20|26|5~15_combout\,
	combout => \BancoRegistradores|115|20|20|26|5~16_combout\);

-- Location: LCCOMB_X25_Y17_N2
\BancoRegistradores|115|20|20|26|5~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|26|5~19_combout\ = (\BancoRegistradores|115|20|18|26|5~1_combout\ & ((\BancoRegistradores|115|20|20|26|5~16_combout\ & ((\BancoRegistradores|115|20|20|26|5~18_combout\))) # (!\BancoRegistradores|115|20|20|26|5~16_combout\ & 
-- (\BancoRegistradores|115|20|20|26|5~9_combout\)))) # (!\BancoRegistradores|115|20|18|26|5~1_combout\ & (((\BancoRegistradores|115|20|20|26|5~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|18|26|5~1_combout\,
	datab => \BancoRegistradores|115|20|20|26|5~9_combout\,
	datac => \BancoRegistradores|115|20|20|26|5~18_combout\,
	datad => \BancoRegistradores|115|20|20|26|5~16_combout\,
	combout => \BancoRegistradores|115|20|20|26|5~19_combout\);

-- Location: LCCOMB_X40_Y20_N2
\177|20|26|6\ : cycloneii_lcell_comb
-- Equation(s):
-- \177|20|26|6~combout\ = (\BancoRegistradores|115|20|20|26|5~19_combout\ & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28)) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30)) # 
-- (!\inst2|108~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28),
	datab => \BancoRegistradores|115|20|20|26|5~19_combout\,
	datac => \inst2|108~2_combout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30),
	combout => \177|20|26|6~combout\);

-- Location: LCCOMB_X40_Y20_N30
\ULA|132|48|20|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|132|48|20|5~0_combout\ = (\BancoRegistradores|78|20|20|26|5~0_combout\ & ((\177|20|26|18~combout\) # ((\135|77~0_combout\) # (\177|20|26|6~combout\)))) # (!\BancoRegistradores|78|20|20|26|5~0_combout\ & (\135|77~0_combout\ & ((\177|20|26|18~combout\) 
-- # (\177|20|26|6~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \177|20|26|18~combout\,
	datab => \BancoRegistradores|78|20|20|26|5~0_combout\,
	datac => \135|77~0_combout\,
	datad => \177|20|26|6~combout\,
	combout => \ULA|132|48|20|5~0_combout\);

-- Location: LCCOMB_X35_Y17_N20
\ULA|132|48|21|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|132|48|21|5~1_combout\ = (\ULA|132|48|20|5~0_combout\ & \135|75~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ULA|132|48|20|5~0_combout\,
	datac => \135|75~combout\,
	combout => \ULA|132|48|21|5~1_combout\);

-- Location: LCCOMB_X40_Y20_N20
\ULA|132|50\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|132|50~combout\ = \135|73~combout\ $ (((\inst2|108~3_combout\ & (\23|144~combout\)) # (!\inst2|108~3_combout\ & ((\BancoRegistradores|115|20|20|26|5~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \23|144~combout\,
	datab => \135|73~combout\,
	datac => \inst2|108~3_combout\,
	datad => \BancoRegistradores|115|20|20|26|5~19_combout\,
	combout => \ULA|132|50~combout\);

-- Location: LCCOMB_X34_Y15_N2
\BancoRegistradores|sp|22~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|sp|22~feeder_combout\ = \33|20|27|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|20|27|5~0_combout\,
	combout => \BancoRegistradores|sp|22~feeder_combout\);

-- Location: LCFF_X34_Y15_N3
\BancoRegistradores|sp|22\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|sp|22~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|140~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|sp|22~regout\);

-- Location: LCFF_X30_Y15_N19
\BancoRegistradores|s1|22\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|27|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|151~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s1|22~regout\);

-- Location: LCFF_X29_Y15_N27
\BancoRegistradores|t9|22\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|27|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|143~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t9|22~regout\);

-- Location: LCCOMB_X29_Y15_N26
\BancoRegistradores|78|19|32|25|20|27|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|20|27|5~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((\BancoRegistradores|t9|22~regout\) # (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (\BancoRegistradores|s1|22~regout\ & ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \BancoRegistradores|s1|22~regout\,
	datac => \BancoRegistradores|t9|22~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	combout => \BancoRegistradores|78|19|32|25|20|27|5~0_combout\);

-- Location: LCCOMB_X34_Y15_N16
\BancoRegistradores|78|19|32|25|20|27|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|20|27|5~1_combout\ = (\BancoRegistradores|78|19|32|25|20|27|5~0_combout\ & (((\BancoRegistradores|sp|22~regout\) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\BancoRegistradores|78|19|32|25|20|27|5~0_combout\ & (\BancoRegistradores|s5|22~regout\ & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|s5|22~regout\,
	datab => \BancoRegistradores|sp|22~regout\,
	datac => \BancoRegistradores|78|19|32|25|20|27|5~0_combout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	combout => \BancoRegistradores|78|19|32|25|20|27|5~1_combout\);

-- Location: LCFF_X34_Y19_N29
\BancoRegistradores|fp|22\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|27|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|138~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|fp|22~regout\);

-- Location: LCFF_X35_Y16_N21
\BancoRegistradores|s2|22\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|27|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|152~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s2|22~regout\);

-- Location: LCCOMB_X33_Y16_N24
\BancoRegistradores|78|19|32|25|20|27|5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|20|27|5~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|s6|22~regout\) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & \BancoRegistradores|s2|22~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|s6|22~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datad => \BancoRegistradores|s2|22~regout\,
	combout => \BancoRegistradores|78|19|32|25|20|27|5~2_combout\);

-- Location: LCCOMB_X34_Y19_N6
\BancoRegistradores|78|19|32|25|20|27|5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|20|27|5~3_combout\ = (\BancoRegistradores|78|19|32|25|20|27|5~2_combout\ & (((\BancoRegistradores|fp|22~regout\) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\BancoRegistradores|78|19|32|25|20|27|5~2_combout\ & (\BancoRegistradores|k0|22~regout\ & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|k0|22~regout\,
	datab => \BancoRegistradores|fp|22~regout\,
	datac => \BancoRegistradores|78|19|32|25|20|27|5~2_combout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	combout => \BancoRegistradores|78|19|32|25|20|27|5~3_combout\);

-- Location: LCFF_X25_Y17_N17
\BancoRegistradores|s4|22\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|27|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|149~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s4|22~regout\);

-- Location: LCFF_X25_Y17_N15
\BancoRegistradores|s0|22\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|27|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|153~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s0|22~regout\);

-- Location: LCFF_X27_Y17_N25
\BancoRegistradores|t8|22\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|27|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|145~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t8|22~regout\);

-- Location: LCCOMB_X27_Y17_N24
\BancoRegistradores|78|19|32|25|20|27|5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|20|27|5~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|t8|22~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (\BancoRegistradores|s0|22~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \BancoRegistradores|s0|22~regout\,
	datac => \BancoRegistradores|t8|22~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	combout => \BancoRegistradores|78|19|32|25|20|27|5~4_combout\);

-- Location: LCFF_X27_Y16_N23
\BancoRegistradores|gp|22\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|27|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|142~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|gp|22~regout\);

-- Location: LCCOMB_X27_Y16_N16
\BancoRegistradores|78|19|32|25|20|27|5~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|20|27|5~5_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|78|19|32|25|20|27|5~4_combout\ & ((\BancoRegistradores|gp|22~regout\))) # 
-- (!\BancoRegistradores|78|19|32|25|20|27|5~4_combout\ & (\BancoRegistradores|s4|22~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (((\BancoRegistradores|78|19|32|25|20|27|5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \BancoRegistradores|s4|22~regout\,
	datac => \BancoRegistradores|78|19|32|25|20|27|5~4_combout\,
	datad => \BancoRegistradores|gp|22~regout\,
	combout => \BancoRegistradores|78|19|32|25|20|27|5~5_combout\);

-- Location: LCCOMB_X34_Y15_N26
\BancoRegistradores|78|19|32|25|20|27|5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|20|27|5~6_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|78|19|32|25|20|27|5~3_combout\) # 
-- ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\BancoRegistradores|78|19|32|25|20|27|5~5_combout\ & 
-- !\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \BancoRegistradores|78|19|32|25|20|27|5~3_combout\,
	datac => \BancoRegistradores|78|19|32|25|20|27|5~5_combout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	combout => \BancoRegistradores|78|19|32|25|20|27|5~6_combout\);

-- Location: LCCOMB_X34_Y15_N24
\BancoRegistradores|78|19|32|25|20|27|5~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|20|27|5~9_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|78|19|32|25|20|27|5~6_combout\ & (\BancoRegistradores|78|19|32|25|20|27|5~8_combout\)) # 
-- (!\BancoRegistradores|78|19|32|25|20|27|5~6_combout\ & ((\BancoRegistradores|78|19|32|25|20|27|5~1_combout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (((\BancoRegistradores|78|19|32|25|20|27|5~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|19|32|25|20|27|5~8_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datac => \BancoRegistradores|78|19|32|25|20|27|5~1_combout\,
	datad => \BancoRegistradores|78|19|32|25|20|27|5~6_combout\,
	combout => \BancoRegistradores|78|19|32|25|20|27|5~9_combout\);

-- Location: LCCOMB_X35_Y17_N18
\BancoRegistradores|78|20|20|27|5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|20|27|5~2_combout\ = (\BancoRegistradores|78|20|20|27|6~1_combout\) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25) & \BancoRegistradores|78|19|32|25|20|27|5~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25),
	datab => \BancoRegistradores|78|20|20|27|6~1_combout\,
	datad => \BancoRegistradores|78|19|32|25|20|27|5~9_combout\,
	combout => \BancoRegistradores|78|20|20|27|5~2_combout\);

-- Location: LCCOMB_X40_Y18_N28
\23|145\ : cycloneii_lcell_comb
-- Equation(s):
-- \23|145~combout\ = LCELL(\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15),
	combout => \23|145~combout\);

-- Location: LCCOMB_X40_Y18_N18
\177|20|27|18\ : cycloneii_lcell_comb
-- Equation(s):
-- \177|20|27|18~combout\ = (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28) & (\23|145~combout\ & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30) & \inst2|108~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28),
	datab => \23|145~combout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30),
	datad => \inst2|108~2_combout\,
	combout => \177|20|27|18~combout\);

-- Location: LCCOMB_X40_Y18_N0
\ULA|131|48|20|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|131|48|20|5~0_combout\ = (\135|77~0_combout\ & ((\177|20|27|6~combout\) # ((\BancoRegistradores|78|20|20|27|5~2_combout\) # (\177|20|27|18~combout\)))) # (!\135|77~0_combout\ & (\BancoRegistradores|78|20|20|27|5~2_combout\ & ((\177|20|27|6~combout\) 
-- # (\177|20|27|18~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \177|20|27|6~combout\,
	datab => \135|77~0_combout\,
	datac => \BancoRegistradores|78|20|20|27|5~2_combout\,
	datad => \177|20|27|18~combout\,
	combout => \ULA|131|48|20|5~0_combout\);

-- Location: LCFF_X25_Y19_N9
\BancoRegistradores|t5|01\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|23|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|132~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t5|01~regout\);

-- Location: LCFF_X25_Y16_N29
\BancoRegistradores|t6|01\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|23|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|131~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t6|01~regout\);

-- Location: LCFF_X25_Y16_N7
\BancoRegistradores|t4|01\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|23|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|134~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t4|01~regout\);

-- Location: LCCOMB_X25_Y16_N28
\BancoRegistradores|115|20|18|23|5~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|23|5~17_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16)) # ((\BancoRegistradores|t6|01~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|t4|01~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \BancoRegistradores|t6|01~regout\,
	datad => \BancoRegistradores|t4|01~regout\,
	combout => \BancoRegistradores|115|20|18|23|5~17_combout\);

-- Location: LCCOMB_X25_Y19_N22
\BancoRegistradores|115|20|18|23|5~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|23|5~18_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|115|20|18|23|5~17_combout\ & (\BancoRegistradores|t7|01~regout\)) # 
-- (!\BancoRegistradores|115|20|18|23|5~17_combout\ & ((\BancoRegistradores|t5|01~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (((\BancoRegistradores|115|20|18|23|5~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t7|01~regout\,
	datab => \BancoRegistradores|t5|01~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datad => \BancoRegistradores|115|20|18|23|5~17_combout\,
	combout => \BancoRegistradores|115|20|18|23|5~18_combout\);

-- Location: LCCOMB_X32_Y16_N22
\BancoRegistradores|sp|01~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|sp|01~feeder_combout\ = \33|18|23|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|18|23|5~0_combout\,
	combout => \BancoRegistradores|sp|01~feeder_combout\);

-- Location: LCFF_X32_Y16_N23
\BancoRegistradores|sp|01\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|sp|01~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|140~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|sp|01~regout\);

-- Location: LCFF_X29_Y15_N1
\BancoRegistradores|t9|01\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|23|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|143~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t9|01~regout\);

-- Location: LCCOMB_X32_Y16_N8
\BancoRegistradores|115|20|18|23|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|23|5~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18)) # (\BancoRegistradores|t9|01~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\BancoRegistradores|s1|01~regout\ & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|s1|01~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datad => \BancoRegistradores|t9|01~regout\,
	combout => \BancoRegistradores|115|20|18|23|5~0_combout\);

-- Location: LCFF_X29_Y15_N7
\BancoRegistradores|s5|01\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|23|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|148~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s5|01~regout\);

-- Location: LCCOMB_X32_Y16_N30
\BancoRegistradores|115|20|18|23|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|23|5~1_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|115|20|18|23|5~0_combout\ & (\BancoRegistradores|sp|01~regout\)) # 
-- (!\BancoRegistradores|115|20|18|23|5~0_combout\ & ((\BancoRegistradores|s5|01~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\BancoRegistradores|115|20|18|23|5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \BancoRegistradores|sp|01~regout\,
	datac => \BancoRegistradores|115|20|18|23|5~0_combout\,
	datad => \BancoRegistradores|s5|01~regout\,
	combout => \BancoRegistradores|115|20|18|23|5~1_combout\);

-- Location: LCFF_X34_Y18_N3
\BancoRegistradores|fp|01\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|23|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|138~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|fp|01~regout\);

-- Location: LCFF_X34_Y18_N29
\BancoRegistradores|k0|01\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|23|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|144~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|k0|01~regout\);

-- Location: LCFF_X33_Y18_N27
\BancoRegistradores|s2|01\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|23|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|152~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s2|01~regout\);

-- Location: LCCOMB_X33_Y18_N26
\BancoRegistradores|115|20|18|23|5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|23|5~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (\BancoRegistradores|s6|01~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|s2|01~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|s6|01~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|s2|01~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	combout => \BancoRegistradores|115|20|18|23|5~2_combout\);

-- Location: LCCOMB_X34_Y18_N28
\BancoRegistradores|115|20|18|23|5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|23|5~3_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|115|20|18|23|5~2_combout\ & (\BancoRegistradores|fp|01~regout\)) # 
-- (!\BancoRegistradores|115|20|18|23|5~2_combout\ & ((\BancoRegistradores|k0|01~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\BancoRegistradores|115|20|18|23|5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \BancoRegistradores|fp|01~regout\,
	datac => \BancoRegistradores|k0|01~regout\,
	datad => \BancoRegistradores|115|20|18|23|5~2_combout\,
	combout => \BancoRegistradores|115|20|18|23|5~3_combout\);

-- Location: LCFF_X28_Y18_N1
\BancoRegistradores|s4|01\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|23|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|149~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s4|01~regout\);

-- Location: LCFF_X28_Y16_N7
\BancoRegistradores|gp|01\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|23|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|142~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|gp|01~regout\);

-- Location: LCFF_X28_Y16_N29
\BancoRegistradores|s0|01\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|23|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|153~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s0|01~regout\);

-- Location: LCFF_X27_Y16_N31
\BancoRegistradores|t8|01\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|23|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|145~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t8|01~regout\);

-- Location: LCCOMB_X28_Y16_N14
\BancoRegistradores|115|20|18|23|5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|23|5~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18)) # (\BancoRegistradores|t8|01~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\BancoRegistradores|s0|01~regout\ & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \BancoRegistradores|s0|01~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datad => \BancoRegistradores|t8|01~regout\,
	combout => \BancoRegistradores|115|20|18|23|5~4_combout\);

-- Location: LCCOMB_X28_Y18_N28
\BancoRegistradores|115|20|18|23|5~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|23|5~5_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|115|20|18|23|5~4_combout\ & ((\BancoRegistradores|gp|01~regout\))) # 
-- (!\BancoRegistradores|115|20|18|23|5~4_combout\ & (\BancoRegistradores|s4|01~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\BancoRegistradores|115|20|18|23|5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \BancoRegistradores|s4|01~regout\,
	datac => \BancoRegistradores|gp|01~regout\,
	datad => \BancoRegistradores|115|20|18|23|5~4_combout\,
	combout => \BancoRegistradores|115|20|18|23|5~5_combout\);

-- Location: LCCOMB_X28_Y18_N10
\BancoRegistradores|115|20|18|23|5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|23|5~6_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16)) # 
-- ((\BancoRegistradores|115|20|18|23|5~3_combout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\BancoRegistradores|115|20|18|23|5~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \BancoRegistradores|115|20|18|23|5~3_combout\,
	datad => \BancoRegistradores|115|20|18|23|5~5_combout\,
	combout => \BancoRegistradores|115|20|18|23|5~6_combout\);

-- Location: LCCOMB_X28_Y18_N16
\BancoRegistradores|115|20|18|23|5~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|23|5~9_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|115|20|18|23|5~6_combout\ & (\BancoRegistradores|115|20|18|23|5~8_combout\)) # 
-- (!\BancoRegistradores|115|20|18|23|5~6_combout\ & ((\BancoRegistradores|115|20|18|23|5~1_combout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (((\BancoRegistradores|115|20|18|23|5~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|18|23|5~8_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \BancoRegistradores|115|20|18|23|5~1_combout\,
	datad => \BancoRegistradores|115|20|18|23|5~6_combout\,
	combout => \BancoRegistradores|115|20|18|23|5~9_combout\);

-- Location: LCCOMB_X25_Y15_N16
\BancoRegistradores|t2|01~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|t2|01~feeder_combout\ = \33|18|23|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|18|23|5~0_combout\,
	combout => \BancoRegistradores|t2|01~feeder_combout\);

-- Location: LCFF_X25_Y15_N17
\BancoRegistradores|t2|01\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|t2|01~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|135~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t2|01~regout\);

-- Location: LCFF_X28_Y17_N9
\BancoRegistradores|t3|01\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|23|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|133~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t3|01~regout\);

-- Location: LCFF_X24_Y17_N1
\BancoRegistradores|t0|01\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|23|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|137~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t0|01~regout\);

-- Location: LCCOMB_X24_Y15_N16
\BancoRegistradores|t1|01~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|t1|01~feeder_combout\ = \33|18|23|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|18|23|5~0_combout\,
	combout => \BancoRegistradores|t1|01~feeder_combout\);

-- Location: LCFF_X24_Y15_N17
\BancoRegistradores|t1|01\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|t1|01~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|136~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t1|01~regout\);

-- Location: LCCOMB_X24_Y17_N14
\BancoRegistradores|115|20|18|23|5~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|23|5~10_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17)) # (\BancoRegistradores|t1|01~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\BancoRegistradores|t0|01~regout\ & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \BancoRegistradores|t0|01~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datad => \BancoRegistradores|t1|01~regout\,
	combout => \BancoRegistradores|115|20|18|23|5~10_combout\);

-- Location: LCCOMB_X28_Y17_N8
\BancoRegistradores|115|20|18|23|5~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|23|5~11_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|115|20|18|23|5~10_combout\ & ((\BancoRegistradores|t3|01~regout\))) # 
-- (!\BancoRegistradores|115|20|18|23|5~10_combout\ & (\BancoRegistradores|t2|01~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\BancoRegistradores|115|20|18|23|5~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \BancoRegistradores|t2|01~regout\,
	datac => \BancoRegistradores|t3|01~regout\,
	datad => \BancoRegistradores|115|20|18|23|5~10_combout\,
	combout => \BancoRegistradores|115|20|18|23|5~11_combout\);

-- Location: LCFF_X27_Y20_N29
\BancoRegistradores|v0|01\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|23|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|123~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|v0|01~regout\);

-- Location: LCCOMB_X28_Y18_N6
\BancoRegistradores|at|01~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|at|01~feeder_combout\ = \33|18|23|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|18|23|5~0_combout\,
	combout => \BancoRegistradores|at|01~feeder_combout\);

-- Location: LCFF_X28_Y18_N7
\BancoRegistradores|at|01\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|at|01~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|122~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|at|01~regout\);

-- Location: LCCOMB_X28_Y18_N2
\BancoRegistradores|115|18|28|23|18|23|18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|18|28|23|18|23|18~combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & \BancoRegistradores|at|01~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datad => \BancoRegistradores|at|01~regout\,
	combout => \BancoRegistradores|115|18|28|23|18|23|18~combout\);

-- Location: LCCOMB_X27_Y20_N28
\BancoRegistradores|115|20|18|23|5~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|23|5~14_combout\ = (\BancoRegistradores|115|20|18|26|5~2_combout\ & ((\BancoRegistradores|115|20|18|26|5~3_combout\) # ((\BancoRegistradores|v0|01~regout\)))) # (!\BancoRegistradores|115|20|18|26|5~2_combout\ & 
-- (!\BancoRegistradores|115|20|18|26|5~3_combout\ & ((\BancoRegistradores|115|18|28|23|18|23|18~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|18|26|5~2_combout\,
	datab => \BancoRegistradores|115|20|18|26|5~3_combout\,
	datac => \BancoRegistradores|v0|01~regout\,
	datad => \BancoRegistradores|115|18|28|23|18|23|18~combout\,
	combout => \BancoRegistradores|115|20|18|23|5~14_combout\);

-- Location: LCFF_X27_Y20_N23
\BancoRegistradores|v1|01\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|23|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|126~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|v1|01~regout\);

-- Location: LCCOMB_X29_Y22_N30
\BancoRegistradores|a3|01~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|a3|01~feeder_combout\ = \33|18|23|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|18|23|5~0_combout\,
	combout => \BancoRegistradores|a3|01~feeder_combout\);

-- Location: LCFF_X29_Y22_N31
\BancoRegistradores|a3|01\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|a3|01~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|129~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a3|01~regout\);

-- Location: LCFF_X28_Y22_N21
\BancoRegistradores|a1|01\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|23|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|124~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a1|01~regout\);

-- Location: LCFF_X30_Y22_N9
\BancoRegistradores|a0|01\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|23|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|125~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a0|01~regout\);

-- Location: LCCOMB_X30_Y22_N8
\BancoRegistradores|115|20|18|23|5~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|23|5~12_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\BancoRegistradores|a2|01~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|a0|01~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \BancoRegistradores|a2|01~regout\,
	datac => \BancoRegistradores|a0|01~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	combout => \BancoRegistradores|115|20|18|23|5~12_combout\);

-- Location: LCCOMB_X28_Y22_N6
\BancoRegistradores|115|20|18|23|5~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|23|5~13_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|115|20|18|23|5~12_combout\ & (\BancoRegistradores|a3|01~regout\)) # 
-- (!\BancoRegistradores|115|20|18|23|5~12_combout\ & ((\BancoRegistradores|a1|01~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (((\BancoRegistradores|115|20|18|23|5~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \BancoRegistradores|a3|01~regout\,
	datac => \BancoRegistradores|a1|01~regout\,
	datad => \BancoRegistradores|115|20|18|23|5~12_combout\,
	combout => \BancoRegistradores|115|20|18|23|5~13_combout\);

-- Location: LCCOMB_X27_Y20_N22
\BancoRegistradores|115|20|18|23|5~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|23|5~15_combout\ = (\BancoRegistradores|115|20|18|26|5~3_combout\ & ((\BancoRegistradores|115|20|18|23|5~14_combout\ & (\BancoRegistradores|v1|01~regout\)) # (!\BancoRegistradores|115|20|18|23|5~14_combout\ & 
-- ((\BancoRegistradores|115|20|18|23|5~13_combout\))))) # (!\BancoRegistradores|115|20|18|26|5~3_combout\ & (\BancoRegistradores|115|20|18|23|5~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|18|26|5~3_combout\,
	datab => \BancoRegistradores|115|20|18|23|5~14_combout\,
	datac => \BancoRegistradores|v1|01~regout\,
	datad => \BancoRegistradores|115|20|18|23|5~13_combout\,
	combout => \BancoRegistradores|115|20|18|23|5~15_combout\);

-- Location: LCCOMB_X27_Y20_N12
\BancoRegistradores|115|20|18|23|5~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|23|5~16_combout\ = (\BancoRegistradores|115|20|18|26|5~0_combout\ & ((\BancoRegistradores|115|20|18|26|5~1_combout\) # ((\BancoRegistradores|115|20|18|23|5~11_combout\)))) # (!\BancoRegistradores|115|20|18|26|5~0_combout\ & 
-- (!\BancoRegistradores|115|20|18|26|5~1_combout\ & ((\BancoRegistradores|115|20|18|23|5~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|18|26|5~0_combout\,
	datab => \BancoRegistradores|115|20|18|26|5~1_combout\,
	datac => \BancoRegistradores|115|20|18|23|5~11_combout\,
	datad => \BancoRegistradores|115|20|18|23|5~15_combout\,
	combout => \BancoRegistradores|115|20|18|23|5~16_combout\);

-- Location: LCCOMB_X28_Y18_N24
\BancoRegistradores|115|20|18|23|5~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|23|5~19_combout\ = (\BancoRegistradores|115|20|18|26|5~1_combout\ & ((\BancoRegistradores|115|20|18|23|5~16_combout\ & (\BancoRegistradores|115|20|18|23|5~18_combout\)) # (!\BancoRegistradores|115|20|18|23|5~16_combout\ & 
-- ((\BancoRegistradores|115|20|18|23|5~9_combout\))))) # (!\BancoRegistradores|115|20|18|26|5~1_combout\ & (((\BancoRegistradores|115|20|18|23|5~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|18|26|5~1_combout\,
	datab => \BancoRegistradores|115|20|18|23|5~18_combout\,
	datac => \BancoRegistradores|115|20|18|23|5~9_combout\,
	datad => \BancoRegistradores|115|20|18|23|5~16_combout\,
	combout => \BancoRegistradores|115|20|18|23|5~19_combout\);

-- Location: LCCOMB_X36_Y18_N22
\177|19|26|6\ : cycloneii_lcell_comb
-- Equation(s):
-- \177|19|26|6~combout\ = (\BancoRegistradores|115|20|19|26|5~19_combout\ & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30)) # (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28))) # 
-- (!\inst2|108~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|108~2_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30),
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28),
	datad => \BancoRegistradores|115|20|19|26|5~19_combout\,
	combout => \177|19|26|6~combout\);

-- Location: LCFF_X33_Y14_N31
\BancoRegistradores|ra|15\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|26|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|139~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|ra|15~regout\);

-- Location: LCFF_X33_Y14_N17
\BancoRegistradores|k1|15\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|26|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|141~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|k1|15~regout\);

-- Location: LCFF_X34_Y14_N11
\BancoRegistradores|s3|15\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|26|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|150~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s3|15~regout\);

-- Location: LCFF_X34_Y14_N1
\BancoRegistradores|s7|15\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|26|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|147~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s7|15~regout\);

-- Location: LCCOMB_X34_Y14_N0
\BancoRegistradores|78|19|32|25|19|26|5~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|19|26|5~7_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|s7|15~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\BancoRegistradores|s3|15~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \BancoRegistradores|s3|15~regout\,
	datac => \BancoRegistradores|s7|15~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	combout => \BancoRegistradores|78|19|32|25|19|26|5~7_combout\);

-- Location: LCCOMB_X33_Y14_N16
\BancoRegistradores|78|19|32|25|19|26|5~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|19|26|5~8_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|78|19|32|25|19|26|5~7_combout\ & (\BancoRegistradores|ra|15~regout\)) # 
-- (!\BancoRegistradores|78|19|32|25|19|26|5~7_combout\ & ((\BancoRegistradores|k1|15~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((\BancoRegistradores|78|19|32|25|19|26|5~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \BancoRegistradores|ra|15~regout\,
	datac => \BancoRegistradores|k1|15~regout\,
	datad => \BancoRegistradores|78|19|32|25|19|26|5~7_combout\,
	combout => \BancoRegistradores|78|19|32|25|19|26|5~8_combout\);

-- Location: LCFF_X34_Y18_N17
\BancoRegistradores|k0|15\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|26|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|144~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|k0|15~regout\);

-- Location: LCFF_X34_Y18_N27
\BancoRegistradores|fp|15\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|26|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|138~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|fp|15~regout\);

-- Location: LCCOMB_X34_Y18_N16
\BancoRegistradores|78|19|32|25|19|26|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|19|26|5~1_combout\ = (\BancoRegistradores|78|19|32|25|19|26|5~0_combout\ & (((\BancoRegistradores|fp|15~regout\)) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24)))) # 
-- (!\BancoRegistradores|78|19|32|25|19|26|5~0_combout\ & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (\BancoRegistradores|k0|15~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|19|32|25|19|26|5~0_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|k0|15~regout\,
	datad => \BancoRegistradores|fp|15~regout\,
	combout => \BancoRegistradores|78|19|32|25|19|26|5~1_combout\);

-- Location: LCFF_X32_Y16_N27
\BancoRegistradores|sp|15\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|26|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|140~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|sp|15~regout\);

-- Location: LCFF_X32_Y16_N29
\BancoRegistradores|s1|15\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|26|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|151~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s1|15~regout\);

-- Location: LCFF_X33_Y15_N7
\BancoRegistradores|t9|15\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|26|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|143~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t9|15~regout\);

-- Location: LCCOMB_X33_Y15_N0
\BancoRegistradores|78|19|32|25|19|26|5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|19|26|5~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|t9|15~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (\BancoRegistradores|s1|15~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|s1|15~regout\,
	datad => \BancoRegistradores|t9|15~regout\,
	combout => \BancoRegistradores|78|19|32|25|19|26|5~2_combout\);

-- Location: LCCOMB_X33_Y16_N8
\BancoRegistradores|78|19|32|25|19|26|5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|19|26|5~3_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|78|19|32|25|19|26|5~2_combout\ & ((\BancoRegistradores|sp|15~regout\))) # 
-- (!\BancoRegistradores|78|19|32|25|19|26|5~2_combout\ & (\BancoRegistradores|s5|15~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (((\BancoRegistradores|78|19|32|25|19|26|5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|s5|15~regout\,
	datab => \BancoRegistradores|sp|15~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datad => \BancoRegistradores|78|19|32|25|19|26|5~2_combout\,
	combout => \BancoRegistradores|78|19|32|25|19|26|5~3_combout\);

-- Location: LCCOMB_X34_Y16_N12
\BancoRegistradores|78|19|32|25|19|26|5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|19|26|5~6_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|78|19|32|25|19|26|5~3_combout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\BancoRegistradores|78|19|32|25|19|26|5~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|19|32|25|19|26|5~5_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datad => \BancoRegistradores|78|19|32|25|19|26|5~3_combout\,
	combout => \BancoRegistradores|78|19|32|25|19|26|5~6_combout\);

-- Location: LCCOMB_X34_Y16_N18
\BancoRegistradores|78|19|32|25|19|26|5~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|19|26|5~9_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|78|19|32|25|19|26|5~6_combout\ & (\BancoRegistradores|78|19|32|25|19|26|5~8_combout\)) # 
-- (!\BancoRegistradores|78|19|32|25|19|26|5~6_combout\ & ((\BancoRegistradores|78|19|32|25|19|26|5~1_combout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\BancoRegistradores|78|19|32|25|19|26|5~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \BancoRegistradores|78|19|32|25|19|26|5~8_combout\,
	datac => \BancoRegistradores|78|19|32|25|19|26|5~1_combout\,
	datad => \BancoRegistradores|78|19|32|25|19|26|5~6_combout\,
	combout => \BancoRegistradores|78|19|32|25|19|26|5~9_combout\);

-- Location: LCCOMB_X33_Y16_N30
\BancoRegistradores|78|20|19|26|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|19|26|5~0_combout\ = (\BancoRegistradores|78|20|19|26|6~1_combout\) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25) & \BancoRegistradores|78|19|32|25|19|26|5~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|20|19|26|6~1_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25),
	datad => \BancoRegistradores|78|19|32|25|19|26|5~9_combout\,
	combout => \BancoRegistradores|78|20|19|26|5~0_combout\);

-- Location: LCCOMB_X33_Y17_N0
\23|164\ : cycloneii_lcell_comb
-- Equation(s):
-- \23|164~combout\ = LCELL(\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15),
	combout => \23|164~combout\);

-- Location: LCCOMB_X36_Y18_N18
\177|19|26|18\ : cycloneii_lcell_comb
-- Equation(s):
-- \177|19|26|18~combout\ = (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28) & (\23|164~combout\ & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30) & \inst2|108~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28),
	datab => \23|164~combout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30),
	datad => \inst2|108~2_combout\,
	combout => \177|19|26|18~combout\);

-- Location: LCCOMB_X36_Y18_N16
\ULA|92|48|20|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|92|48|20|5~0_combout\ = (\135|77~0_combout\ & ((\177|19|26|6~combout\) # ((\BancoRegistradores|78|20|19|26|5~0_combout\) # (\177|19|26|18~combout\)))) # (!\135|77~0_combout\ & (\BancoRegistradores|78|20|19|26|5~0_combout\ & ((\177|19|26|6~combout\) # 
-- (\177|19|26|18~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \135|77~0_combout\,
	datab => \177|19|26|6~combout\,
	datac => \BancoRegistradores|78|20|19|26|5~0_combout\,
	datad => \177|19|26|18~combout\,
	combout => \ULA|92|48|20|5~0_combout\);

-- Location: LCCOMB_X33_Y21_N8
\23|165\ : cycloneii_lcell_comb
-- Equation(s):
-- \23|165~combout\ = LCELL(\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(14),
	combout => \23|165~combout\);

-- Location: LCCOMB_X33_Y19_N28
\ULA|93|50\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|93|50~combout\ = \135|73~combout\ $ (((\inst2|108~3_combout\ & (\23|165~combout\)) # (!\inst2|108~3_combout\ & ((\BancoRegistradores|115|20|19|27|5~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \135|73~combout\,
	datab => \23|165~combout\,
	datac => \inst2|108~3_combout\,
	datad => \BancoRegistradores|115|20|19|27|5~19_combout\,
	combout => \ULA|93|50~combout\);

-- Location: LCFF_X33_Y19_N23
\BancoRegistradores|v0|14\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|27|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|123~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|v0|14~regout\);

-- Location: LCFF_X31_Y22_N21
\BancoRegistradores|v1|14\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|27|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|126~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|v1|14~regout\);

-- Location: LCFF_X31_Y23_N13
\BancoRegistradores|at|14\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|27|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|122~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|at|14~regout\);

-- Location: LCCOMB_X30_Y23_N20
\BancoRegistradores|78|18|28|23|19|27|18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|28|23|19|27|18~combout\ = (\BancoRegistradores|at|14~regout\ & \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BancoRegistradores|at|14~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	combout => \BancoRegistradores|78|18|28|23|19|27|18~combout\);

-- Location: LCFF_X31_Y22_N31
\BancoRegistradores|a3|14\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|27|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|129~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a3|14~regout\);

-- Location: LCFF_X30_Y22_N3
\BancoRegistradores|a2|14\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|27|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|128~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a2|14~regout\);

-- Location: LCCOMB_X30_Y22_N2
\BancoRegistradores|78|18|32|25|19|27|5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|19|27|5~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|a2|14~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\BancoRegistradores|a0|14~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|a0|14~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datac => \BancoRegistradores|a2|14~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	combout => \BancoRegistradores|78|18|32|25|19|27|5~4_combout\);

-- Location: LCCOMB_X29_Y22_N10
\BancoRegistradores|78|18|32|25|19|27|5~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|19|27|5~5_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|78|18|32|25|19|27|5~4_combout\ & ((\BancoRegistradores|a3|14~regout\))) # 
-- (!\BancoRegistradores|78|18|32|25|19|27|5~4_combout\ & (\BancoRegistradores|a1|14~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (((\BancoRegistradores|78|18|32|25|19|27|5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|a1|14~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datac => \BancoRegistradores|a3|14~regout\,
	datad => \BancoRegistradores|78|18|32|25|19|27|5~4_combout\,
	combout => \BancoRegistradores|78|18|32|25|19|27|5~5_combout\);

-- Location: LCCOMB_X29_Y22_N4
\BancoRegistradores|78|18|32|25|19|27|5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|19|27|5~6_combout\ = (\BancoRegistradores|78|20|21|26|5~0_combout\ & (((\BancoRegistradores|78|20|21|26|5~1_combout\)))) # (!\BancoRegistradores|78|20|21|26|5~0_combout\ & ((\BancoRegistradores|78|20|21|26|5~1_combout\ & 
-- ((\BancoRegistradores|78|18|32|25|19|27|5~5_combout\))) # (!\BancoRegistradores|78|20|21|26|5~1_combout\ & (\BancoRegistradores|78|18|28|23|19|27|18~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|20|21|26|5~0_combout\,
	datab => \BancoRegistradores|78|18|28|23|19|27|18~combout\,
	datac => \BancoRegistradores|78|20|21|26|5~1_combout\,
	datad => \BancoRegistradores|78|18|32|25|19|27|5~5_combout\,
	combout => \BancoRegistradores|78|18|32|25|19|27|5~6_combout\);

-- Location: LCCOMB_X33_Y19_N24
\BancoRegistradores|78|18|32|25|19|27|5~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|19|27|5~7_combout\ = (\BancoRegistradores|78|20|21|26|5~0_combout\ & ((\BancoRegistradores|78|18|32|25|19|27|5~6_combout\ & ((\BancoRegistradores|v1|14~regout\))) # (!\BancoRegistradores|78|18|32|25|19|27|5~6_combout\ & 
-- (\BancoRegistradores|v0|14~regout\)))) # (!\BancoRegistradores|78|20|21|26|5~0_combout\ & (((\BancoRegistradores|78|18|32|25|19|27|5~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|20|21|26|5~0_combout\,
	datab => \BancoRegistradores|v0|14~regout\,
	datac => \BancoRegistradores|v1|14~regout\,
	datad => \BancoRegistradores|78|18|32|25|19|27|5~6_combout\,
	combout => \BancoRegistradores|78|18|32|25|19|27|5~7_combout\);

-- Location: LCFF_X33_Y21_N11
\BancoRegistradores|t1|14\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|27|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|136~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t1|14~regout\);

-- Location: LCCOMB_X33_Y24_N2
\BancoRegistradores|78|18|32|25|19|27|5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|19|27|5~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22)) # (\BancoRegistradores|t1|14~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\BancoRegistradores|t0|14~regout\ & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t0|14~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datad => \BancoRegistradores|t1|14~regout\,
	combout => \BancoRegistradores|78|18|32|25|19|27|5~2_combout\);

-- Location: LCFF_X33_Y24_N13
\BancoRegistradores|t3|14\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|27|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|133~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t3|14~regout\);

-- Location: LCCOMB_X33_Y24_N22
\BancoRegistradores|78|18|32|25|19|27|5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|19|27|5~3_combout\ = (\BancoRegistradores|78|18|32|25|19|27|5~2_combout\ & (((\BancoRegistradores|t3|14~regout\) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\BancoRegistradores|78|18|32|25|19|27|5~2_combout\ & (\BancoRegistradores|t2|14~regout\ & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t2|14~regout\,
	datab => \BancoRegistradores|78|18|32|25|19|27|5~2_combout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datad => \BancoRegistradores|t3|14~regout\,
	combout => \BancoRegistradores|78|18|32|25|19|27|5~3_combout\);

-- Location: LCCOMB_X37_Y23_N26
\BancoRegistradores|t7|14~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|t7|14~feeder_combout\ = \33|19|27|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|19|27|5~0_combout\,
	combout => \BancoRegistradores|t7|14~feeder_combout\);

-- Location: LCFF_X37_Y23_N27
\BancoRegistradores|t7|14\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|t7|14~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|130~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t7|14~regout\);

-- Location: LCCOMB_X37_Y23_N28
\BancoRegistradores|78|18|32|25|19|27|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|19|27|5~1_combout\ = (\BancoRegistradores|78|18|32|25|19|27|5~0_combout\ & ((\BancoRegistradores|t7|14~regout\) # ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\BancoRegistradores|78|18|32|25|19|27|5~0_combout\ & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & \BancoRegistradores|t5|14~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|18|32|25|19|27|5~0_combout\,
	datab => \BancoRegistradores|t7|14~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datad => \BancoRegistradores|t5|14~regout\,
	combout => \BancoRegistradores|78|18|32|25|19|27|5~1_combout\);

-- Location: LCCOMB_X37_Y23_N22
\BancoRegistradores|78|20|19|27|6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|19|27|6~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\BancoRegistradores|78|18|32|25|19|27|5~1_combout\))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\BancoRegistradores|78|18|32|25|19|27|5~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \BancoRegistradores|78|18|32|25|19|27|5~3_combout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datad => \BancoRegistradores|78|18|32|25|19|27|5~1_combout\,
	combout => \BancoRegistradores|78|20|19|27|6~0_combout\);

-- Location: LCCOMB_X33_Y19_N14
\BancoRegistradores|78|20|19|27|6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|19|27|6~1_combout\ = (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25) & ((\BancoRegistradores|78|20|19|27|6~0_combout\) # ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & 
-- \BancoRegistradores|78|18|32|25|19|27|5~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|78|18|32|25|19|27|5~7_combout\,
	datad => \BancoRegistradores|78|20|19|27|6~0_combout\,
	combout => \BancoRegistradores|78|20|19|27|6~1_combout\);

-- Location: LCCOMB_X30_Y20_N22
\23|167\ : cycloneii_lcell_comb
-- Equation(s):
-- \23|167~combout\ = LCELL(\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(13),
	combout => \23|167~combout\);

-- Location: LCCOMB_X30_Y20_N26
\ULA|94|50\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|94|50~combout\ = \135|73~combout\ $ (((\inst2|108~3_combout\ & (\23|167~combout\)) # (!\inst2|108~3_combout\ & ((\BancoRegistradores|115|20|19|28|5~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \135|73~combout\,
	datab => \23|167~combout\,
	datac => \inst2|108~3_combout\,
	datad => \BancoRegistradores|115|20|19|28|5~19_combout\,
	combout => \ULA|94|50~combout\);

-- Location: LCCOMB_X33_Y19_N20
\BancoRegistradores|78|20|19|28|18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|19|28|18~combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25) & \BancoRegistradores|78|19|32|25|19|28|5~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25),
	datad => \BancoRegistradores|78|19|32|25|19|28|5~9_combout\,
	combout => \BancoRegistradores|78|20|19|28|18~combout\);

-- Location: LCCOMB_X32_Y19_N20
\BancoRegistradores|78|20|19|29|18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|19|29|18~combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25) & \BancoRegistradores|78|19|32|25|19|29|5~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25),
	datad => \BancoRegistradores|78|19|32|25|19|29|5~9_combout\,
	combout => \BancoRegistradores|78|20|19|29|18~combout\);

-- Location: LCCOMB_X32_Y19_N14
\ULA|95|53|38~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|95|53|38~0_combout\ = (\ULA|95|50~combout\ & ((\BancoRegistradores|78|20|19|29|6~1_combout\) # ((\BancoRegistradores|78|20|19|29|18~combout\) # (\ULA|96|53|38~0_combout\)))) # (!\ULA|95|50~combout\ & (\ULA|96|53|38~0_combout\ & 
-- ((\BancoRegistradores|78|20|19|29|6~1_combout\) # (\BancoRegistradores|78|20|19|29|18~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|95|50~combout\,
	datab => \BancoRegistradores|78|20|19|29|6~1_combout\,
	datac => \BancoRegistradores|78|20|19|29|18~combout\,
	datad => \ULA|96|53|38~0_combout\,
	combout => \ULA|95|53|38~0_combout\);

-- Location: LCCOMB_X33_Y19_N18
\ULA|94|53|38~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|94|53|38~0_combout\ = (\ULA|94|50~combout\ & ((\BancoRegistradores|78|20|19|28|6~1_combout\) # ((\BancoRegistradores|78|20|19|28|18~combout\) # (\ULA|95|53|38~0_combout\)))) # (!\ULA|94|50~combout\ & (\ULA|95|53|38~0_combout\ & 
-- ((\BancoRegistradores|78|20|19|28|6~1_combout\) # (\BancoRegistradores|78|20|19|28|18~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|20|19|28|6~1_combout\,
	datab => \ULA|94|50~combout\,
	datac => \BancoRegistradores|78|20|19|28|18~combout\,
	datad => \ULA|95|53|38~0_combout\,
	combout => \ULA|94|53|38~0_combout\);

-- Location: LCCOMB_X33_Y19_N0
\ULA|93|53|38~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|93|53|38~0_combout\ = (\ULA|93|50~combout\ & ((\BancoRegistradores|78|20|19|27|18~combout\) # ((\BancoRegistradores|78|20|19|27|6~1_combout\) # (\ULA|94|53|38~0_combout\)))) # (!\ULA|93|50~combout\ & (\ULA|94|53|38~0_combout\ & 
-- ((\BancoRegistradores|78|20|19|27|18~combout\) # (\BancoRegistradores|78|20|19|27|6~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|20|19|27|18~combout\,
	datab => \ULA|93|50~combout\,
	datac => \BancoRegistradores|78|20|19|27|6~1_combout\,
	datad => \ULA|94|53|38~0_combout\,
	combout => \ULA|93|53|38~0_combout\);

-- Location: LCCOMB_X33_Y17_N2
\ULA|92|50\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|92|50~combout\ = \135|73~combout\ $ (((\inst2|108~3_combout\ & (\23|164~combout\)) # (!\inst2|108~3_combout\ & ((\BancoRegistradores|115|20|19|26|5~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|108~3_combout\,
	datab => \23|164~combout\,
	datac => \135|73~combout\,
	datad => \BancoRegistradores|115|20|19|26|5~19_combout\,
	combout => \ULA|92|50~combout\);

-- Location: LCCOMB_X36_Y17_N26
\ULA|92|48|21|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|92|48|21|5~0_combout\ = (\ULA|140|48|21|5~0_combout\ & (\BancoRegistradores|78|20|19|26|5~0_combout\ $ (\ULA|93|53|38~0_combout\ $ (\ULA|92|50~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|140|48|21|5~0_combout\,
	datab => \BancoRegistradores|78|20|19|26|5~0_combout\,
	datac => \ULA|93|53|38~0_combout\,
	datad => \ULA|92|50~combout\,
	combout => \ULA|92|48|21|5~0_combout\);

-- Location: LCCOMB_X36_Y17_N8
\ULA|92|48|21|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|92|48|21|5~1_combout\ = (\ULA|92|48|21|5~0_combout\) # ((\135|75~combout\ & \ULA|92|48|20|5~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \135|75~combout\,
	datac => \ULA|92|48|20|5~0_combout\,
	datad => \ULA|92|48|21|5~0_combout\,
	combout => \ULA|92|48|21|5~1_combout\);

-- Location: LCCOMB_X34_Y17_N14
\33|19|26|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \33|19|26|5~0_combout\ = (\inst2|61~combout\ & (\DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(15))) # (!\inst2|61~combout\ & ((\ULA|92|48|21|5~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(15),
	datab => \inst2|61~combout\,
	datad => \ULA|92|48|21|5~1_combout\,
	combout => \33|19|26|5~0_combout\);

-- Location: LCFF_X38_Y22_N11
\BancoRegistradores|t4|15\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|26|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|134~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t4|15~regout\);

-- Location: LCFF_X37_Y22_N3
\BancoRegistradores|t6|15\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|26|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|131~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t6|15~regout\);

-- Location: LCCOMB_X37_Y22_N14
\BancoRegistradores|115|20|19|26|5~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|26|5~17_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|t6|15~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\BancoRegistradores|t4|15~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|t4|15~regout\,
	datad => \BancoRegistradores|t6|15~regout\,
	combout => \BancoRegistradores|115|20|19|26|5~17_combout\);

-- Location: LCFF_X37_Y22_N17
\BancoRegistradores|t7|15\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|26|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|130~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t7|15~regout\);

-- Location: LCFF_X38_Y22_N5
\BancoRegistradores|t5|15\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|26|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|132~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t5|15~regout\);

-- Location: LCCOMB_X37_Y22_N16
\BancoRegistradores|115|20|19|26|5~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|26|5~18_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|115|20|19|26|5~17_combout\ & (\BancoRegistradores|t7|15~regout\)) # 
-- (!\BancoRegistradores|115|20|19|26|5~17_combout\ & ((\BancoRegistradores|t5|15~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\BancoRegistradores|115|20|19|26|5~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \BancoRegistradores|115|20|19|26|5~17_combout\,
	datac => \BancoRegistradores|t7|15~regout\,
	datad => \BancoRegistradores|t5|15~regout\,
	combout => \BancoRegistradores|115|20|19|26|5~18_combout\);

-- Location: LCFF_X33_Y24_N25
\BancoRegistradores|t3|15\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|26|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|133~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t3|15~regout\);

-- Location: LCFF_X34_Y24_N5
\BancoRegistradores|t0|15\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|26|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|137~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t0|15~regout\);

-- Location: LCFF_X34_Y24_N27
\BancoRegistradores|t1|15\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|26|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|136~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t1|15~regout\);

-- Location: LCCOMB_X34_Y24_N4
\BancoRegistradores|115|20|19|26|5~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|26|5~10_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17)) # ((\BancoRegistradores|t1|15~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\BancoRegistradores|t0|15~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|t0|15~regout\,
	datad => \BancoRegistradores|t1|15~regout\,
	combout => \BancoRegistradores|115|20|19|26|5~10_combout\);

-- Location: LCCOMB_X33_Y24_N24
\BancoRegistradores|115|20|19|26|5~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|26|5~11_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|115|20|19|26|5~10_combout\ & ((\BancoRegistradores|t3|15~regout\))) # 
-- (!\BancoRegistradores|115|20|19|26|5~10_combout\ & (\BancoRegistradores|t2|15~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\BancoRegistradores|115|20|19|26|5~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t2|15~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|t3|15~regout\,
	datad => \BancoRegistradores|115|20|19|26|5~10_combout\,
	combout => \BancoRegistradores|115|20|19|26|5~11_combout\);

-- Location: LCFF_X34_Y21_N3
\BancoRegistradores|v1|15\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|26|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|126~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|v1|15~regout\);

-- Location: LCFF_X34_Y23_N29
\BancoRegistradores|at|15\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|26|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|122~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|at|15~regout\);

-- Location: LCCOMB_X34_Y23_N20
\BancoRegistradores|115|18|28|23|19|26|18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|18|28|23|19|26|18~combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & \BancoRegistradores|at|15~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datad => \BancoRegistradores|at|15~regout\,
	combout => \BancoRegistradores|115|18|28|23|19|26|18~combout\);

-- Location: LCCOMB_X33_Y17_N8
\BancoRegistradores|115|20|19|26|5~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|26|5~14_combout\ = (\BancoRegistradores|115|20|18|26|5~3_combout\ & (((\BancoRegistradores|115|20|18|26|5~2_combout\)))) # (!\BancoRegistradores|115|20|18|26|5~3_combout\ & ((\BancoRegistradores|115|20|18|26|5~2_combout\ & 
-- (\BancoRegistradores|v0|15~regout\)) # (!\BancoRegistradores|115|20|18|26|5~2_combout\ & ((\BancoRegistradores|115|18|28|23|19|26|18~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|v0|15~regout\,
	datab => \BancoRegistradores|115|20|18|26|5~3_combout\,
	datac => \BancoRegistradores|115|20|18|26|5~2_combout\,
	datad => \BancoRegistradores|115|18|28|23|19|26|18~combout\,
	combout => \BancoRegistradores|115|20|19|26|5~14_combout\);

-- Location: LCCOMB_X34_Y21_N18
\BancoRegistradores|115|20|19|26|5~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|26|5~15_combout\ = (\BancoRegistradores|115|20|18|26|5~3_combout\ & ((\BancoRegistradores|115|20|19|26|5~14_combout\ & ((\BancoRegistradores|v1|15~regout\))) # (!\BancoRegistradores|115|20|19|26|5~14_combout\ & 
-- (\BancoRegistradores|115|20|19|26|5~13_combout\)))) # (!\BancoRegistradores|115|20|18|26|5~3_combout\ & (((\BancoRegistradores|115|20|19|26|5~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|19|26|5~13_combout\,
	datab => \BancoRegistradores|v1|15~regout\,
	datac => \BancoRegistradores|115|20|18|26|5~3_combout\,
	datad => \BancoRegistradores|115|20|19|26|5~14_combout\,
	combout => \BancoRegistradores|115|20|19|26|5~15_combout\);

-- Location: LCCOMB_X34_Y21_N4
\BancoRegistradores|115|20|19|26|5~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|26|5~16_combout\ = (\BancoRegistradores|115|20|18|26|5~1_combout\ & (((\BancoRegistradores|115|20|18|26|5~0_combout\)))) # (!\BancoRegistradores|115|20|18|26|5~1_combout\ & ((\BancoRegistradores|115|20|18|26|5~0_combout\ & 
-- (\BancoRegistradores|115|20|19|26|5~11_combout\)) # (!\BancoRegistradores|115|20|18|26|5~0_combout\ & ((\BancoRegistradores|115|20|19|26|5~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|18|26|5~1_combout\,
	datab => \BancoRegistradores|115|20|19|26|5~11_combout\,
	datac => \BancoRegistradores|115|20|18|26|5~0_combout\,
	datad => \BancoRegistradores|115|20|19|26|5~15_combout\,
	combout => \BancoRegistradores|115|20|19|26|5~16_combout\);

-- Location: LCFF_X33_Y13_N19
\BancoRegistradores|s5|15\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|26|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|148~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s5|15~regout\);

-- Location: LCCOMB_X32_Y16_N28
\BancoRegistradores|115|20|19|26|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|26|5~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|t9|15~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\BancoRegistradores|s1|15~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|s1|15~regout\,
	datad => \BancoRegistradores|t9|15~regout\,
	combout => \BancoRegistradores|115|20|19|26|5~0_combout\);

-- Location: LCCOMB_X32_Y16_N26
\BancoRegistradores|115|20|19|26|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|26|5~1_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|115|20|19|26|5~0_combout\ & ((\BancoRegistradores|sp|15~regout\))) # 
-- (!\BancoRegistradores|115|20|19|26|5~0_combout\ & (\BancoRegistradores|s5|15~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\BancoRegistradores|115|20|19|26|5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \BancoRegistradores|s5|15~regout\,
	datac => \BancoRegistradores|sp|15~regout\,
	datad => \BancoRegistradores|115|20|19|26|5~0_combout\,
	combout => \BancoRegistradores|115|20|19|26|5~1_combout\);

-- Location: LCCOMB_X34_Y14_N10
\BancoRegistradores|115|20|19|26|5~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|26|5~7_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19)) # ((\BancoRegistradores|s7|15~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\BancoRegistradores|s3|15~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|s3|15~regout\,
	datad => \BancoRegistradores|s7|15~regout\,
	combout => \BancoRegistradores|115|20|19|26|5~7_combout\);

-- Location: LCCOMB_X33_Y14_N30
\BancoRegistradores|115|20|19|26|5~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|26|5~8_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|115|20|19|26|5~7_combout\ & ((\BancoRegistradores|ra|15~regout\))) # 
-- (!\BancoRegistradores|115|20|19|26|5~7_combout\ & (\BancoRegistradores|k1|15~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\BancoRegistradores|115|20|19|26|5~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \BancoRegistradores|k1|15~regout\,
	datac => \BancoRegistradores|ra|15~regout\,
	datad => \BancoRegistradores|115|20|19|26|5~7_combout\,
	combout => \BancoRegistradores|115|20|19|26|5~8_combout\);

-- Location: LCFF_X34_Y16_N7
\BancoRegistradores|gp|15\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|26|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|142~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|gp|15~regout\);

-- Location: LCFF_X34_Y21_N25
\BancoRegistradores|s4|15\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|26|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|149~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s4|15~regout\);

-- Location: LCFF_X34_Y16_N3
\BancoRegistradores|s0|15\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|26|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|153~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s0|15~regout\);

-- Location: LCCOMB_X34_Y16_N2
\BancoRegistradores|115|20|19|26|5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|26|5~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|t8|15~regout\) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\BancoRegistradores|s0|15~regout\ & !\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t8|15~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|s0|15~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	combout => \BancoRegistradores|115|20|19|26|5~4_combout\);

-- Location: LCCOMB_X34_Y21_N20
\BancoRegistradores|115|20|19|26|5~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|26|5~5_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|115|20|19|26|5~4_combout\ & (\BancoRegistradores|gp|15~regout\)) # 
-- (!\BancoRegistradores|115|20|19|26|5~4_combout\ & ((\BancoRegistradores|s4|15~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\BancoRegistradores|115|20|19|26|5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \BancoRegistradores|gp|15~regout\,
	datac => \BancoRegistradores|s4|15~regout\,
	datad => \BancoRegistradores|115|20|19|26|5~4_combout\,
	combout => \BancoRegistradores|115|20|19|26|5~5_combout\);

-- Location: LCCOMB_X35_Y16_N22
\BancoRegistradores|s2|15~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|s2|15~feeder_combout\ = \33|19|26|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|19|26|5~0_combout\,
	combout => \BancoRegistradores|s2|15~feeder_combout\);

-- Location: LCFF_X35_Y16_N23
\BancoRegistradores|s2|15\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|s2|15~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|152~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s2|15~regout\);

-- Location: LCCOMB_X37_Y16_N26
\BancoRegistradores|s6|15~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|s6|15~feeder_combout\ = \33|19|26|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|19|26|5~0_combout\,
	combout => \BancoRegistradores|s6|15~feeder_combout\);

-- Location: LCFF_X37_Y16_N27
\BancoRegistradores|s6|15\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|s6|15~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|146~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s6|15~regout\);

-- Location: LCCOMB_X35_Y16_N0
\BancoRegistradores|115|20|19|26|5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|26|5~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19)) # (\BancoRegistradores|s6|15~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (\BancoRegistradores|s2|15~regout\ & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \BancoRegistradores|s2|15~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datad => \BancoRegistradores|s6|15~regout\,
	combout => \BancoRegistradores|115|20|19|26|5~2_combout\);

-- Location: LCCOMB_X34_Y18_N26
\BancoRegistradores|115|20|19|26|5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|26|5~3_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|115|20|19|26|5~2_combout\ & ((\BancoRegistradores|fp|15~regout\))) # 
-- (!\BancoRegistradores|115|20|19|26|5~2_combout\ & (\BancoRegistradores|k0|15~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\BancoRegistradores|115|20|19|26|5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|k0|15~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|fp|15~regout\,
	datad => \BancoRegistradores|115|20|19|26|5~2_combout\,
	combout => \BancoRegistradores|115|20|19|26|5~3_combout\);

-- Location: LCCOMB_X34_Y21_N10
\BancoRegistradores|115|20|19|26|5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|26|5~6_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|115|20|19|26|5~3_combout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\BancoRegistradores|115|20|19|26|5~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|115|20|19|26|5~5_combout\,
	datad => \BancoRegistradores|115|20|19|26|5~3_combout\,
	combout => \BancoRegistradores|115|20|19|26|5~6_combout\);

-- Location: LCCOMB_X34_Y21_N0
\BancoRegistradores|115|20|19|26|5~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|26|5~9_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|115|20|19|26|5~6_combout\ & ((\BancoRegistradores|115|20|19|26|5~8_combout\))) # 
-- (!\BancoRegistradores|115|20|19|26|5~6_combout\ & (\BancoRegistradores|115|20|19|26|5~1_combout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (((\BancoRegistradores|115|20|19|26|5~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \BancoRegistradores|115|20|19|26|5~1_combout\,
	datac => \BancoRegistradores|115|20|19|26|5~8_combout\,
	datad => \BancoRegistradores|115|20|19|26|5~6_combout\,
	combout => \BancoRegistradores|115|20|19|26|5~9_combout\);

-- Location: LCCOMB_X34_Y21_N26
\BancoRegistradores|115|20|19|26|5~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|26|5~19_combout\ = (\BancoRegistradores|115|20|18|26|5~1_combout\ & ((\BancoRegistradores|115|20|19|26|5~16_combout\ & (\BancoRegistradores|115|20|19|26|5~18_combout\)) # (!\BancoRegistradores|115|20|19|26|5~16_combout\ & 
-- ((\BancoRegistradores|115|20|19|26|5~9_combout\))))) # (!\BancoRegistradores|115|20|18|26|5~1_combout\ & (((\BancoRegistradores|115|20|19|26|5~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|18|26|5~1_combout\,
	datab => \BancoRegistradores|115|20|19|26|5~18_combout\,
	datac => \BancoRegistradores|115|20|19|26|5~16_combout\,
	datad => \BancoRegistradores|115|20|19|26|5~9_combout\,
	combout => \BancoRegistradores|115|20|19|26|5~19_combout\);

-- Location: LCFF_X38_Y16_N19
\BancoRegistradores|s4|16\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|20|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|149~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s4|16~regout\);

-- Location: LCFF_X34_Y16_N1
\BancoRegistradores|gp|16\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|20|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|142~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|gp|16~regout\);

-- Location: LCFF_X38_Y16_N29
\BancoRegistradores|t8|16\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|20|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|145~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t8|16~regout\);

-- Location: LCFF_X34_Y16_N31
\BancoRegistradores|s0|16\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|20|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|153~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s0|16~regout\);

-- Location: LCCOMB_X38_Y16_N28
\BancoRegistradores|78|19|32|25|20|20|5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|20|20|5~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (\BancoRegistradores|t8|16~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|s0|16~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|t8|16~regout\,
	datad => \BancoRegistradores|s0|16~regout\,
	combout => \BancoRegistradores|78|19|32|25|20|20|5~4_combout\);

-- Location: LCCOMB_X38_Y16_N2
\BancoRegistradores|78|19|32|25|20|20|5~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|20|20|5~5_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|78|19|32|25|20|20|5~4_combout\ & ((\BancoRegistradores|gp|16~regout\))) # 
-- (!\BancoRegistradores|78|19|32|25|20|20|5~4_combout\ & (\BancoRegistradores|s4|16~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (((\BancoRegistradores|78|19|32|25|20|20|5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \BancoRegistradores|s4|16~regout\,
	datac => \BancoRegistradores|gp|16~regout\,
	datad => \BancoRegistradores|78|19|32|25|20|20|5~4_combout\,
	combout => \BancoRegistradores|78|19|32|25|20|20|5~5_combout\);

-- Location: LCCOMB_X37_Y16_N2
\BancoRegistradores|78|19|32|25|20|20|5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|20|20|5~6_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|78|19|32|25|20|20|5~3_combout\) # 
-- ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & 
-- \BancoRegistradores|78|19|32|25|20|20|5~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|19|32|25|20|20|5~3_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datad => \BancoRegistradores|78|19|32|25|20|20|5~5_combout\,
	combout => \BancoRegistradores|78|19|32|25|20|20|5~6_combout\);

-- Location: LCFF_X38_Y15_N27
\BancoRegistradores|sp|16\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|20|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|140~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|sp|16~regout\);

-- Location: LCFF_X35_Y15_N27
\BancoRegistradores|t9|16\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|20|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|143~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t9|16~regout\);

-- Location: LCCOMB_X35_Y15_N20
\BancoRegistradores|78|19|32|25|20|20|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|20|20|5~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23)) # (\BancoRegistradores|t9|16~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (\BancoRegistradores|s1|16~regout\ & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|s1|16~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datad => \BancoRegistradores|t9|16~regout\,
	combout => \BancoRegistradores|78|19|32|25|20|20|5~0_combout\);

-- Location: LCCOMB_X38_Y15_N8
\BancoRegistradores|78|19|32|25|20|20|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|20|20|5~1_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|78|19|32|25|20|20|5~0_combout\ & ((\BancoRegistradores|sp|16~regout\))) # 
-- (!\BancoRegistradores|78|19|32|25|20|20|5~0_combout\ & (\BancoRegistradores|s5|16~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (((\BancoRegistradores|78|19|32|25|20|20|5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|s5|16~regout\,
	datab => \BancoRegistradores|sp|16~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datad => \BancoRegistradores|78|19|32|25|20|20|5~0_combout\,
	combout => \BancoRegistradores|78|19|32|25|20|20|5~1_combout\);

-- Location: LCCOMB_X37_Y16_N28
\BancoRegistradores|78|19|32|25|20|20|5~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|20|20|5~9_combout\ = (\BancoRegistradores|78|19|32|25|20|20|5~6_combout\ & ((\BancoRegistradores|78|19|32|25|20|20|5~8_combout\) # ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\BancoRegistradores|78|19|32|25|20|20|5~6_combout\ & (((\BancoRegistradores|78|19|32|25|20|20|5~1_combout\ & \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|19|32|25|20|20|5~8_combout\,
	datab => \BancoRegistradores|78|19|32|25|20|20|5~6_combout\,
	datac => \BancoRegistradores|78|19|32|25|20|20|5~1_combout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	combout => \BancoRegistradores|78|19|32|25|20|20|5~9_combout\);

-- Location: LCCOMB_X41_Y16_N20
\BancoRegistradores|78|20|20|20|5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|20|20|5~2_combout\ = (\BancoRegistradores|78|20|20|20|6~1_combout\) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25) & \BancoRegistradores|78|19|32|25|20|20|5~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|20|20|20|6~1_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25),
	datad => \BancoRegistradores|78|19|32|25|20|20|5~9_combout\,
	combout => \BancoRegistradores|78|20|20|20|5~2_combout\);

-- Location: LCCOMB_X35_Y15_N2
\177|20|20|6\ : cycloneii_lcell_comb
-- Equation(s):
-- \177|20|20|6~combout\ = (\BancoRegistradores|115|20|20|20|5~19_combout\ & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30)) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28)) # 
-- (!\inst2|108~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30),
	datab => \BancoRegistradores|115|20|20|20|5~19_combout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28),
	datad => \inst2|108~2_combout\,
	combout => \177|20|20|6~combout\);

-- Location: LCCOMB_X35_Y15_N4
\ULA|125|48|20|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|125|48|20|5~0_combout\ = (\135|77~0_combout\ & ((\177|20|20|18~combout\) # ((\BancoRegistradores|78|20|20|20|5~2_combout\) # (\177|20|20|6~combout\)))) # (!\135|77~0_combout\ & (\BancoRegistradores|78|20|20|20|5~2_combout\ & ((\177|20|20|18~combout\) 
-- # (\177|20|20|6~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \177|20|20|18~combout\,
	datab => \135|77~0_combout\,
	datac => \BancoRegistradores|78|20|20|20|5~2_combout\,
	datad => \177|20|20|6~combout\,
	combout => \ULA|125|48|20|5~0_combout\);

-- Location: LCFF_X33_Y17_N11
\BancoRegistradores|v0|15\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|26|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|123~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|v0|15~regout\);

-- Location: LCCOMB_X34_Y23_N26
\BancoRegistradores|78|18|28|23|19|26|18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|28|23|19|26|18~combout\ = (\BancoRegistradores|at|15~regout\ & \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoRegistradores|at|15~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	combout => \BancoRegistradores|78|18|28|23|19|26|18~combout\);

-- Location: LCCOMB_X34_Y20_N20
\BancoRegistradores|78|18|32|25|19|26|5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|19|26|5~6_combout\ = (\BancoRegistradores|78|20|21|26|5~0_combout\ & ((\BancoRegistradores|v0|15~regout\) # ((\BancoRegistradores|78|20|21|26|5~1_combout\)))) # (!\BancoRegistradores|78|20|21|26|5~0_combout\ & 
-- (((\BancoRegistradores|78|18|28|23|19|26|18~combout\ & !\BancoRegistradores|78|20|21|26|5~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|20|21|26|5~0_combout\,
	datab => \BancoRegistradores|v0|15~regout\,
	datac => \BancoRegistradores|78|18|28|23|19|26|18~combout\,
	datad => \BancoRegistradores|78|20|21|26|5~1_combout\,
	combout => \BancoRegistradores|78|18|32|25|19|26|5~6_combout\);

-- Location: LCFF_X29_Y22_N23
\BancoRegistradores|a2|15\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|26|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|128~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a2|15~regout\);

-- Location: LCCOMB_X27_Y22_N18
\BancoRegistradores|a3|15~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|a3|15~feeder_combout\ = \33|19|26|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|19|26|5~0_combout\,
	combout => \BancoRegistradores|a3|15~feeder_combout\);

-- Location: LCFF_X27_Y22_N19
\BancoRegistradores|a3|15\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|a3|15~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|129~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a3|15~regout\);

-- Location: LCCOMB_X29_Y22_N28
\BancoRegistradores|78|18|32|25|19|26|5~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|19|26|5~5_combout\ = (\BancoRegistradores|78|18|32|25|19|26|5~4_combout\ & (((\BancoRegistradores|a3|15~regout\) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\BancoRegistradores|78|18|32|25|19|26|5~4_combout\ & (\BancoRegistradores|a2|15~regout\ & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|18|32|25|19|26|5~4_combout\,
	datab => \BancoRegistradores|a2|15~regout\,
	datac => \BancoRegistradores|a3|15~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	combout => \BancoRegistradores|78|18|32|25|19|26|5~5_combout\);

-- Location: LCCOMB_X34_Y20_N10
\BancoRegistradores|78|18|32|25|19|26|5~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|19|26|5~7_combout\ = (\BancoRegistradores|78|20|21|26|5~1_combout\ & ((\BancoRegistradores|78|18|32|25|19|26|5~6_combout\ & ((\BancoRegistradores|v1|15~regout\))) # (!\BancoRegistradores|78|18|32|25|19|26|5~6_combout\ & 
-- (\BancoRegistradores|78|18|32|25|19|26|5~5_combout\)))) # (!\BancoRegistradores|78|20|21|26|5~1_combout\ & (\BancoRegistradores|78|18|32|25|19|26|5~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|20|21|26|5~1_combout\,
	datab => \BancoRegistradores|78|18|32|25|19|26|5~6_combout\,
	datac => \BancoRegistradores|78|18|32|25|19|26|5~5_combout\,
	datad => \BancoRegistradores|v1|15~regout\,
	combout => \BancoRegistradores|78|18|32|25|19|26|5~7_combout\);

-- Location: LCCOMB_X34_Y24_N26
\BancoRegistradores|78|18|32|25|19|26|5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|19|26|5~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (((\BancoRegistradores|t1|15~regout\) # (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\BancoRegistradores|t0|15~regout\ & ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \BancoRegistradores|t0|15~regout\,
	datac => \BancoRegistradores|t1|15~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	combout => \BancoRegistradores|78|18|32|25|19|26|5~2_combout\);

-- Location: LCFF_X33_Y24_N7
\BancoRegistradores|t2|15\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|26|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|135~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t2|15~regout\);

-- Location: LCCOMB_X33_Y24_N30
\BancoRegistradores|78|18|32|25|19|26|5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|19|26|5~3_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|78|18|32|25|19|26|5~2_combout\ & (\BancoRegistradores|t3|15~regout\)) # 
-- (!\BancoRegistradores|78|18|32|25|19|26|5~2_combout\ & ((\BancoRegistradores|t2|15~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\BancoRegistradores|78|18|32|25|19|26|5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t3|15~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \BancoRegistradores|78|18|32|25|19|26|5~2_combout\,
	datad => \BancoRegistradores|t2|15~regout\,
	combout => \BancoRegistradores|78|18|32|25|19|26|5~3_combout\);

-- Location: LCCOMB_X34_Y16_N22
\BancoRegistradores|78|20|19|26|6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|19|26|6~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & 
-- (\BancoRegistradores|78|18|32|25|19|26|5~1_combout\)) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|78|18|32|25|19|26|5~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|18|32|25|19|26|5~1_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|78|18|32|25|19|26|5~3_combout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	combout => \BancoRegistradores|78|20|19|26|6~0_combout\);

-- Location: LCCOMB_X34_Y16_N4
\BancoRegistradores|78|20|19|26|6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|19|26|6~1_combout\ = (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25) & ((\BancoRegistradores|78|20|19|26|6~0_combout\) # ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & 
-- \BancoRegistradores|78|18|32|25|19|26|5~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25),
	datac => \BancoRegistradores|78|18|32|25|19|26|5~7_combout\,
	datad => \BancoRegistradores|78|20|19|26|6~0_combout\,
	combout => \BancoRegistradores|78|20|19|26|6~1_combout\);

-- Location: LCCOMB_X34_Y16_N26
\ULA|92|53|38~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|92|53|38~0_combout\ = (\ULA|92|50~combout\ & ((\BancoRegistradores|78|20|19|26|18~combout\) # ((\BancoRegistradores|78|20|19|26|6~1_combout\) # (\ULA|93|53|38~0_combout\)))) # (!\ULA|92|50~combout\ & (\ULA|93|53|38~0_combout\ & 
-- ((\BancoRegistradores|78|20|19|26|18~combout\) # (\BancoRegistradores|78|20|19|26|6~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|20|19|26|18~combout\,
	datab => \ULA|92|50~combout\,
	datac => \BancoRegistradores|78|20|19|26|6~1_combout\,
	datad => \ULA|93|53|38~0_combout\,
	combout => \ULA|92|53|38~0_combout\);

-- Location: LCCOMB_X41_Y16_N10
\23|146\ : cycloneii_lcell_comb
-- Equation(s):
-- \23|146~combout\ = LCELL(\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15),
	combout => \23|146~combout\);

-- Location: LCCOMB_X41_Y16_N22
\ULA|125|50\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|125|50~combout\ = \135|73~combout\ $ (((\inst2|108~3_combout\ & ((\23|146~combout\))) # (!\inst2|108~3_combout\ & (\BancoRegistradores|115|20|20|20|5~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011010011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \135|73~combout\,
	datab => \inst2|108~3_combout\,
	datac => \BancoRegistradores|115|20|20|20|5~19_combout\,
	datad => \23|146~combout\,
	combout => \ULA|125|50~combout\);

-- Location: LCCOMB_X35_Y15_N12
\ULA|125|48|21|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|125|48|21|5~0_combout\ = (\ULA|140|48|21|5~0_combout\ & (\BancoRegistradores|78|20|20|20|5~2_combout\ $ (\ULA|92|53|38~0_combout\ $ (\ULA|125|50~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|140|48|21|5~0_combout\,
	datab => \BancoRegistradores|78|20|20|20|5~2_combout\,
	datac => \ULA|92|53|38~0_combout\,
	datad => \ULA|125|50~combout\,
	combout => \ULA|125|48|21|5~0_combout\);

-- Location: LCCOMB_X35_Y15_N14
\ULA|125|48|21|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|125|48|21|5~1_combout\ = (\ULA|125|48|21|5~0_combout\) # ((\135|75~combout\ & \ULA|125|48|20|5~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \135|75~combout\,
	datac => \ULA|125|48|20|5~0_combout\,
	datad => \ULA|125|48|21|5~0_combout\,
	combout => \ULA|125|48|21|5~1_combout\);

-- Location: LCFF_X37_Y21_N7
\BancoRegistradores|t7|21\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|28|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|130~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t7|21~regout\);

-- Location: LCFF_X37_Y21_N29
\BancoRegistradores|t4|21\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|28|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|134~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t4|21~regout\);

-- Location: LCCOMB_X37_Y21_N28
\BancoRegistradores|115|20|20|28|5~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|28|5~17_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|t6|21~regout\) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\BancoRegistradores|t4|21~regout\ & !\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t6|21~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|t4|21~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	combout => \BancoRegistradores|115|20|20|28|5~17_combout\);

-- Location: LCCOMB_X37_Y21_N6
\BancoRegistradores|115|20|20|28|5~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|28|5~18_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|115|20|20|28|5~17_combout\ & ((\BancoRegistradores|t7|21~regout\))) # 
-- (!\BancoRegistradores|115|20|20|28|5~17_combout\ & (\BancoRegistradores|t5|21~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (((\BancoRegistradores|115|20|20|28|5~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t5|21~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \BancoRegistradores|t7|21~regout\,
	datad => \BancoRegistradores|115|20|20|28|5~17_combout\,
	combout => \BancoRegistradores|115|20|20|28|5~18_combout\);

-- Location: LCCOMB_X37_Y24_N18
\BancoRegistradores|t3|21~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|t3|21~feeder_combout\ = \33|20|28|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|20|28|5~0_combout\,
	combout => \BancoRegistradores|t3|21~feeder_combout\);

-- Location: LCFF_X37_Y24_N19
\BancoRegistradores|t3|21\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|t3|21~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|133~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t3|21~regout\);

-- Location: LCCOMB_X37_Y24_N0
\BancoRegistradores|t2|21~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|t2|21~feeder_combout\ = \33|20|28|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|20|28|5~0_combout\,
	combout => \BancoRegistradores|t2|21~feeder_combout\);

-- Location: LCFF_X37_Y24_N1
\BancoRegistradores|t2|21\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|t2|21~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|135~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t2|21~regout\);

-- Location: LCCOMB_X37_Y24_N2
\BancoRegistradores|115|20|20|28|5~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|28|5~11_combout\ = (\BancoRegistradores|115|20|20|28|5~10_combout\ & ((\BancoRegistradores|t3|21~regout\) # ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\BancoRegistradores|115|20|20|28|5~10_combout\ & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & \BancoRegistradores|t2|21~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|20|28|5~10_combout\,
	datab => \BancoRegistradores|t3|21~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datad => \BancoRegistradores|t2|21~regout\,
	combout => \BancoRegistradores|115|20|20|28|5~11_combout\);

-- Location: LCFF_X34_Y23_N23
\BancoRegistradores|v1|21\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|28|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|126~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|v1|21~regout\);

-- Location: LCFF_X29_Y23_N5
\BancoRegistradores|a2|21\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|28|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|128~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a2|21~regout\);

-- Location: LCCOMB_X32_Y23_N30
\BancoRegistradores|a0|21~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|a0|21~feeder_combout\ = \33|20|28|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|20|28|5~0_combout\,
	combout => \BancoRegistradores|a0|21~feeder_combout\);

-- Location: LCFF_X32_Y23_N31
\BancoRegistradores|a0|21\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|a0|21~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|125~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a0|21~regout\);

-- Location: LCFF_X32_Y23_N13
\BancoRegistradores|a1|21\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|28|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|124~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a1|21~regout\);

-- Location: LCCOMB_X32_Y23_N8
\BancoRegistradores|115|20|20|28|5~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|28|5~12_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17)) # (\BancoRegistradores|a1|21~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\BancoRegistradores|a0|21~regout\ & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \BancoRegistradores|a0|21~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datad => \BancoRegistradores|a1|21~regout\,
	combout => \BancoRegistradores|115|20|20|28|5~12_combout\);

-- Location: LCCOMB_X29_Y23_N30
\BancoRegistradores|115|20|20|28|5~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|28|5~13_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|115|20|20|28|5~12_combout\ & (\BancoRegistradores|a3|21~regout\)) # 
-- (!\BancoRegistradores|115|20|20|28|5~12_combout\ & ((\BancoRegistradores|a2|21~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\BancoRegistradores|115|20|20|28|5~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|a3|21~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|a2|21~regout\,
	datad => \BancoRegistradores|115|20|20|28|5~12_combout\,
	combout => \BancoRegistradores|115|20|20|28|5~13_combout\);

-- Location: LCFF_X34_Y23_N17
\BancoRegistradores|at|21\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|28|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|122~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|at|21~regout\);

-- Location: LCCOMB_X34_Y23_N14
\BancoRegistradores|115|18|28|23|20|28|18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|18|28|23|20|28|18~combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & \BancoRegistradores|at|21~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datad => \BancoRegistradores|at|21~regout\,
	combout => \BancoRegistradores|115|18|28|23|20|28|18~combout\);

-- Location: LCFF_X40_Y17_N5
\BancoRegistradores|v0|21\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|28|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|123~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|v0|21~regout\);

-- Location: LCCOMB_X34_Y23_N0
\BancoRegistradores|115|20|20|28|5~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|28|5~14_combout\ = (\BancoRegistradores|115|20|18|26|5~3_combout\ & (\BancoRegistradores|115|20|18|26|5~2_combout\)) # (!\BancoRegistradores|115|20|18|26|5~3_combout\ & ((\BancoRegistradores|115|20|18|26|5~2_combout\ & 
-- ((\BancoRegistradores|v0|21~regout\))) # (!\BancoRegistradores|115|20|18|26|5~2_combout\ & (\BancoRegistradores|115|18|28|23|20|28|18~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|18|26|5~3_combout\,
	datab => \BancoRegistradores|115|20|18|26|5~2_combout\,
	datac => \BancoRegistradores|115|18|28|23|20|28|18~combout\,
	datad => \BancoRegistradores|v0|21~regout\,
	combout => \BancoRegistradores|115|20|20|28|5~14_combout\);

-- Location: LCCOMB_X34_Y23_N18
\BancoRegistradores|115|20|20|28|5~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|28|5~15_combout\ = (\BancoRegistradores|115|20|18|26|5~3_combout\ & ((\BancoRegistradores|115|20|20|28|5~14_combout\ & (\BancoRegistradores|v1|21~regout\)) # (!\BancoRegistradores|115|20|20|28|5~14_combout\ & 
-- ((\BancoRegistradores|115|20|20|28|5~13_combout\))))) # (!\BancoRegistradores|115|20|18|26|5~3_combout\ & (((\BancoRegistradores|115|20|20|28|5~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|18|26|5~3_combout\,
	datab => \BancoRegistradores|v1|21~regout\,
	datac => \BancoRegistradores|115|20|20|28|5~13_combout\,
	datad => \BancoRegistradores|115|20|20|28|5~14_combout\,
	combout => \BancoRegistradores|115|20|20|28|5~15_combout\);

-- Location: LCCOMB_X34_Y21_N16
\BancoRegistradores|115|20|20|28|5~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|28|5~16_combout\ = (\BancoRegistradores|115|20|18|26|5~1_combout\ & (\BancoRegistradores|115|20|18|26|5~0_combout\)) # (!\BancoRegistradores|115|20|18|26|5~1_combout\ & ((\BancoRegistradores|115|20|18|26|5~0_combout\ & 
-- (\BancoRegistradores|115|20|20|28|5~11_combout\)) # (!\BancoRegistradores|115|20|18|26|5~0_combout\ & ((\BancoRegistradores|115|20|20|28|5~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|18|26|5~1_combout\,
	datab => \BancoRegistradores|115|20|18|26|5~0_combout\,
	datac => \BancoRegistradores|115|20|20|28|5~11_combout\,
	datad => \BancoRegistradores|115|20|20|28|5~15_combout\,
	combout => \BancoRegistradores|115|20|20|28|5~16_combout\);

-- Location: LCCOMB_X40_Y20_N26
\BancoRegistradores|s5|21~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|s5|21~feeder_combout\ = \33|20|28|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|20|28|5~0_combout\,
	combout => \BancoRegistradores|s5|21~feeder_combout\);

-- Location: LCFF_X40_Y20_N27
\BancoRegistradores|s5|21\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|s5|21~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|148~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s5|21~regout\);

-- Location: LCCOMB_X40_Y20_N8
\BancoRegistradores|sp|21~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|sp|21~feeder_combout\ = \33|20|28|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|20|28|5~0_combout\,
	combout => \BancoRegistradores|sp|21~feeder_combout\);

-- Location: LCFF_X40_Y20_N9
\BancoRegistradores|sp|21\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|sp|21~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|140~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|sp|21~regout\);

-- Location: LCFF_X41_Y16_N21
\BancoRegistradores|t9|21\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|28|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|143~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t9|21~regout\);

-- Location: LCFF_X41_Y16_N3
\BancoRegistradores|s1|21\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|28|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|151~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s1|21~regout\);

-- Location: LCCOMB_X41_Y16_N26
\BancoRegistradores|115|20|20|28|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|28|5~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\BancoRegistradores|t9|21~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|s1|21~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|t9|21~regout\,
	datad => \BancoRegistradores|s1|21~regout\,
	combout => \BancoRegistradores|115|20|20|28|5~0_combout\);

-- Location: LCCOMB_X40_Y20_N0
\BancoRegistradores|115|20|20|28|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|28|5~1_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|115|20|20|28|5~0_combout\ & ((\BancoRegistradores|sp|21~regout\))) # 
-- (!\BancoRegistradores|115|20|20|28|5~0_combout\ & (\BancoRegistradores|s5|21~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\BancoRegistradores|115|20|20|28|5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \BancoRegistradores|s5|21~regout\,
	datac => \BancoRegistradores|sp|21~regout\,
	datad => \BancoRegistradores|115|20|20|28|5~0_combout\,
	combout => \BancoRegistradores|115|20|20|28|5~1_combout\);

-- Location: LCFF_X34_Y13_N29
\BancoRegistradores|ra|21\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|28|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|139~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|ra|21~regout\);

-- Location: LCFF_X34_Y13_N19
\BancoRegistradores|k1|21\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|28|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|141~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|k1|21~regout\);

-- Location: LCFF_X32_Y13_N25
\BancoRegistradores|s7|21\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|28|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|147~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s7|21~regout\);

-- Location: LCCOMB_X33_Y13_N30
\BancoRegistradores|s3|21~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|s3|21~feeder_combout\ = \33|20|28|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|20|28|5~0_combout\,
	combout => \BancoRegistradores|s3|21~feeder_combout\);

-- Location: LCFF_X33_Y13_N31
\BancoRegistradores|s3|21\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|s3|21~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|150~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s3|21~regout\);

-- Location: LCCOMB_X33_Y13_N24
\BancoRegistradores|115|20|20|28|5~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|28|5~7_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|s7|21~regout\) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & \BancoRegistradores|s3|21~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \BancoRegistradores|s7|21~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datad => \BancoRegistradores|s3|21~regout\,
	combout => \BancoRegistradores|115|20|20|28|5~7_combout\);

-- Location: LCCOMB_X34_Y13_N18
\BancoRegistradores|115|20|20|28|5~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|28|5~8_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|115|20|20|28|5~7_combout\ & (\BancoRegistradores|ra|21~regout\)) # 
-- (!\BancoRegistradores|115|20|20|28|5~7_combout\ & ((\BancoRegistradores|k1|21~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\BancoRegistradores|115|20|20|28|5~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \BancoRegistradores|ra|21~regout\,
	datac => \BancoRegistradores|k1|21~regout\,
	datad => \BancoRegistradores|115|20|20|28|5~7_combout\,
	combout => \BancoRegistradores|115|20|20|28|5~8_combout\);

-- Location: LCFF_X35_Y16_N17
\BancoRegistradores|fp|21\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|28|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|138~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|fp|21~regout\);

-- Location: LCFF_X35_Y16_N11
\BancoRegistradores|s2|21\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|28|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|152~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s2|21~regout\);

-- Location: LCCOMB_X35_Y16_N10
\BancoRegistradores|115|20|20|28|5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|28|5~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19)) # ((\BancoRegistradores|s6|21~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\BancoRegistradores|s2|21~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|s2|21~regout\,
	datad => \BancoRegistradores|s6|21~regout\,
	combout => \BancoRegistradores|115|20|20|28|5~2_combout\);

-- Location: LCCOMB_X35_Y16_N16
\BancoRegistradores|115|20|20|28|5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|28|5~3_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|115|20|20|28|5~2_combout\ & ((\BancoRegistradores|fp|21~regout\))) # 
-- (!\BancoRegistradores|115|20|20|28|5~2_combout\ & (\BancoRegistradores|k0|21~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\BancoRegistradores|115|20|20|28|5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|k0|21~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|fp|21~regout\,
	datad => \BancoRegistradores|115|20|20|28|5~2_combout\,
	combout => \BancoRegistradores|115|20|20|28|5~3_combout\);

-- Location: LCCOMB_X31_Y20_N22
\BancoRegistradores|s4|21~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|s4|21~feeder_combout\ = \33|20|28|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|20|28|5~0_combout\,
	combout => \BancoRegistradores|s4|21~feeder_combout\);

-- Location: LCFF_X31_Y20_N23
\BancoRegistradores|s4|21\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|s4|21~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|149~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s4|21~regout\);

-- Location: LCFF_X30_Y17_N9
\BancoRegistradores|gp|21\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|28|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|142~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|gp|21~regout\);

-- Location: LCFF_X25_Y17_N27
\BancoRegistradores|s0|21\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|28|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|153~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s0|21~regout\);

-- Location: LCCOMB_X40_Y17_N26
\BancoRegistradores|t8|21~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|t8|21~feeder_combout\ = \33|20|28|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|20|28|5~0_combout\,
	combout => \BancoRegistradores|t8|21~feeder_combout\);

-- Location: LCFF_X40_Y17_N27
\BancoRegistradores|t8|21\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|t8|21~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|145~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t8|21~regout\);

-- Location: LCCOMB_X25_Y17_N12
\BancoRegistradores|115|20|20|28|5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|28|5~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|t8|21~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\BancoRegistradores|s0|21~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \BancoRegistradores|s0|21~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datad => \BancoRegistradores|t8|21~regout\,
	combout => \BancoRegistradores|115|20|20|28|5~4_combout\);

-- Location: LCCOMB_X30_Y17_N8
\BancoRegistradores|115|20|20|28|5~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|28|5~5_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|115|20|20|28|5~4_combout\ & ((\BancoRegistradores|gp|21~regout\))) # 
-- (!\BancoRegistradores|115|20|20|28|5~4_combout\ & (\BancoRegistradores|s4|21~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\BancoRegistradores|115|20|20|28|5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \BancoRegistradores|s4|21~regout\,
	datac => \BancoRegistradores|gp|21~regout\,
	datad => \BancoRegistradores|115|20|20|28|5~4_combout\,
	combout => \BancoRegistradores|115|20|20|28|5~5_combout\);

-- Location: LCCOMB_X34_Y21_N28
\BancoRegistradores|115|20|20|28|5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|28|5~6_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\BancoRegistradores|115|20|20|28|5~3_combout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|115|20|20|28|5~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|115|20|20|28|5~3_combout\,
	datad => \BancoRegistradores|115|20|20|28|5~5_combout\,
	combout => \BancoRegistradores|115|20|20|28|5~6_combout\);

-- Location: LCCOMB_X34_Y21_N22
\BancoRegistradores|115|20|20|28|5~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|28|5~9_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|115|20|20|28|5~6_combout\ & ((\BancoRegistradores|115|20|20|28|5~8_combout\))) # 
-- (!\BancoRegistradores|115|20|20|28|5~6_combout\ & (\BancoRegistradores|115|20|20|28|5~1_combout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (((\BancoRegistradores|115|20|20|28|5~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \BancoRegistradores|115|20|20|28|5~1_combout\,
	datac => \BancoRegistradores|115|20|20|28|5~8_combout\,
	datad => \BancoRegistradores|115|20|20|28|5~6_combout\,
	combout => \BancoRegistradores|115|20|20|28|5~9_combout\);

-- Location: LCCOMB_X34_Y21_N30
\BancoRegistradores|115|20|20|28|5~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|28|5~19_combout\ = (\BancoRegistradores|115|20|18|26|5~1_combout\ & ((\BancoRegistradores|115|20|20|28|5~16_combout\ & (\BancoRegistradores|115|20|20|28|5~18_combout\)) # (!\BancoRegistradores|115|20|20|28|5~16_combout\ & 
-- ((\BancoRegistradores|115|20|20|28|5~9_combout\))))) # (!\BancoRegistradores|115|20|18|26|5~1_combout\ & (((\BancoRegistradores|115|20|20|28|5~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|18|26|5~1_combout\,
	datab => \BancoRegistradores|115|20|20|28|5~18_combout\,
	datac => \BancoRegistradores|115|20|20|28|5~16_combout\,
	datad => \BancoRegistradores|115|20|20|28|5~9_combout\,
	combout => \BancoRegistradores|115|20|20|28|5~19_combout\);

-- Location: LCCOMB_X24_Y21_N28
\BancoRegistradores|t2|22~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|t2|22~feeder_combout\ = \33|20|27|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|20|27|5~0_combout\,
	combout => \BancoRegistradores|t2|22~feeder_combout\);

-- Location: LCFF_X24_Y21_N29
\BancoRegistradores|t2|22\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|t2|22~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|135~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t2|22~regout\);

-- Location: LCFF_X24_Y17_N21
\BancoRegistradores|t0|22\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|27|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|137~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t0|22~regout\);

-- Location: LCFF_X34_Y24_N21
\BancoRegistradores|t1|22\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|27|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|136~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t1|22~regout\);

-- Location: LCCOMB_X24_Y17_N12
\BancoRegistradores|115|20|20|27|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|27|5~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|t1|22~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\BancoRegistradores|t0|22~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \BancoRegistradores|t0|22~regout\,
	datad => \BancoRegistradores|t1|22~regout\,
	combout => \BancoRegistradores|115|20|20|27|5~0_combout\);

-- Location: LCCOMB_X24_Y17_N26
\BancoRegistradores|115|20|20|27|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|27|5~1_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|115|20|20|27|5~0_combout\ & (\BancoRegistradores|t3|22~regout\)) # 
-- (!\BancoRegistradores|115|20|20|27|5~0_combout\ & ((\BancoRegistradores|t2|22~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\BancoRegistradores|115|20|20|27|5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t3|22~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|t2|22~regout\,
	datad => \BancoRegistradores|115|20|20|27|5~0_combout\,
	combout => \BancoRegistradores|115|20|20|27|5~1_combout\);

-- Location: LCCOMB_X35_Y24_N20
\BancoRegistradores|at|22~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|at|22~feeder_combout\ = \33|20|27|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|20|27|5~0_combout\,
	combout => \BancoRegistradores|at|22~feeder_combout\);

-- Location: LCFF_X35_Y24_N21
\BancoRegistradores|at|22\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|at|22~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|122~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|at|22~regout\);

-- Location: LCCOMB_X35_Y24_N26
\BancoRegistradores|115|18|28|23|20|27|18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|18|28|23|20|27|18~combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & \BancoRegistradores|at|22~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \BancoRegistradores|at|22~regout\,
	combout => \BancoRegistradores|115|18|28|23|20|27|18~combout\);

-- Location: LCFF_X35_Y21_N1
\BancoRegistradores|a2|22\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|27|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|128~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a2|22~regout\);

-- Location: LCFF_X32_Y23_N21
\BancoRegistradores|a0|22\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|27|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|125~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a0|22~regout\);

-- Location: LCFF_X32_Y23_N19
\BancoRegistradores|a1|22\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|27|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|124~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a1|22~regout\);

-- Location: LCCOMB_X32_Y23_N6
\BancoRegistradores|115|20|20|27|5~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|27|5~12_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17)) # ((\BancoRegistradores|a1|22~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\BancoRegistradores|a0|22~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|a0|22~regout\,
	datad => \BancoRegistradores|a1|22~regout\,
	combout => \BancoRegistradores|115|20|20|27|5~12_combout\);

-- Location: LCCOMB_X31_Y24_N14
\BancoRegistradores|115|20|20|27|5~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|27|5~13_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|115|20|20|27|5~12_combout\ & (\BancoRegistradores|a3|22~regout\)) # 
-- (!\BancoRegistradores|115|20|20|27|5~12_combout\ & ((\BancoRegistradores|a2|22~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\BancoRegistradores|115|20|20|27|5~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|a3|22~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|a2|22~regout\,
	datad => \BancoRegistradores|115|20|20|27|5~12_combout\,
	combout => \BancoRegistradores|115|20|20|27|5~13_combout\);

-- Location: LCCOMB_X32_Y24_N26
\BancoRegistradores|115|20|20|27|5~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|27|5~14_combout\ = (\BancoRegistradores|115|20|18|26|5~3_combout\ & ((\BancoRegistradores|115|20|18|26|5~2_combout\) # ((\BancoRegistradores|115|20|20|27|5~13_combout\)))) # (!\BancoRegistradores|115|20|18|26|5~3_combout\ & 
-- (!\BancoRegistradores|115|20|18|26|5~2_combout\ & (\BancoRegistradores|115|18|28|23|20|27|18~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|18|26|5~3_combout\,
	datab => \BancoRegistradores|115|20|18|26|5~2_combout\,
	datac => \BancoRegistradores|115|18|28|23|20|27|18~combout\,
	datad => \BancoRegistradores|115|20|20|27|5~13_combout\,
	combout => \BancoRegistradores|115|20|20|27|5~14_combout\);

-- Location: LCCOMB_X32_Y24_N16
\BancoRegistradores|115|20|20|27|5~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|27|5~15_combout\ = (\BancoRegistradores|115|20|18|26|5~2_combout\ & ((\BancoRegistradores|115|20|20|27|5~14_combout\ & ((\BancoRegistradores|v1|22~regout\))) # (!\BancoRegistradores|115|20|20|27|5~14_combout\ & 
-- (\BancoRegistradores|v0|22~regout\)))) # (!\BancoRegistradores|115|20|18|26|5~2_combout\ & (((\BancoRegistradores|115|20|20|27|5~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|v0|22~regout\,
	datab => \BancoRegistradores|115|20|18|26|5~2_combout\,
	datac => \BancoRegistradores|v1|22~regout\,
	datad => \BancoRegistradores|115|20|20|27|5~14_combout\,
	combout => \BancoRegistradores|115|20|20|27|5~15_combout\);

-- Location: LCCOMB_X25_Y17_N4
\BancoRegistradores|115|20|20|27|5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|27|5~6_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|t8|22~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\BancoRegistradores|s0|22~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|s0|22~regout\,
	datad => \BancoRegistradores|t8|22~regout\,
	combout => \BancoRegistradores|115|20|20|27|5~6_combout\);

-- Location: LCCOMB_X25_Y17_N16
\BancoRegistradores|115|20|20|27|5~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|27|5~7_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|115|20|20|27|5~6_combout\ & ((\BancoRegistradores|gp|22~regout\))) # 
-- (!\BancoRegistradores|115|20|20|27|5~6_combout\ & (\BancoRegistradores|s4|22~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (\BancoRegistradores|115|20|20|27|5~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \BancoRegistradores|115|20|20|27|5~6_combout\,
	datac => \BancoRegistradores|s4|22~regout\,
	datad => \BancoRegistradores|gp|22~regout\,
	combout => \BancoRegistradores|115|20|20|27|5~7_combout\);

-- Location: LCCOMB_X30_Y15_N18
\BancoRegistradores|115|20|20|27|5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|27|5~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18)) # ((\BancoRegistradores|t9|22~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (\BancoRegistradores|s1|22~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datac => \BancoRegistradores|s1|22~regout\,
	datad => \BancoRegistradores|t9|22~regout\,
	combout => \BancoRegistradores|115|20|20|27|5~4_combout\);

-- Location: LCFF_X29_Y15_N21
\BancoRegistradores|s5|22\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|27|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|148~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s5|22~regout\);

-- Location: LCCOMB_X29_Y15_N20
\BancoRegistradores|115|20|20|27|5~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|27|5~5_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|115|20|20|27|5~4_combout\ & ((\BancoRegistradores|sp|22~regout\))) # 
-- (!\BancoRegistradores|115|20|20|27|5~4_combout\ & (\BancoRegistradores|s5|22~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (\BancoRegistradores|115|20|20|27|5~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \BancoRegistradores|115|20|20|27|5~4_combout\,
	datac => \BancoRegistradores|s5|22~regout\,
	datad => \BancoRegistradores|sp|22~regout\,
	combout => \BancoRegistradores|115|20|20|27|5~5_combout\);

-- Location: LCCOMB_X25_Y17_N22
\BancoRegistradores|115|20|20|27|5~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|27|5~8_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17)) # 
-- ((\BancoRegistradores|115|20|20|27|5~5_combout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & 
-- (\BancoRegistradores|115|20|20|27|5~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|115|20|20|27|5~7_combout\,
	datad => \BancoRegistradores|115|20|20|27|5~5_combout\,
	combout => \BancoRegistradores|115|20|20|27|5~8_combout\);

-- Location: LCCOMB_X33_Y16_N2
\BancoRegistradores|s6|22~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|s6|22~feeder_combout\ = \33|20|27|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|20|27|5~0_combout\,
	combout => \BancoRegistradores|s6|22~feeder_combout\);

-- Location: LCFF_X33_Y16_N3
\BancoRegistradores|s6|22\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|s6|22~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|146~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s6|22~regout\);

-- Location: LCCOMB_X35_Y16_N20
\BancoRegistradores|115|20|20|27|5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|27|5~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19)) # ((\BancoRegistradores|s6|22~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\BancoRegistradores|s2|22~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|s2|22~regout\,
	datad => \BancoRegistradores|s6|22~regout\,
	combout => \BancoRegistradores|115|20|20|27|5~2_combout\);

-- Location: LCCOMB_X34_Y17_N6
\BancoRegistradores|115|20|20|27|5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|27|5~3_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|115|20|20|27|5~2_combout\ & ((\BancoRegistradores|fp|22~regout\))) # 
-- (!\BancoRegistradores|115|20|20|27|5~2_combout\ & (\BancoRegistradores|k0|22~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\BancoRegistradores|115|20|20|27|5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|k0|22~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|fp|22~regout\,
	datad => \BancoRegistradores|115|20|20|27|5~2_combout\,
	combout => \BancoRegistradores|115|20|20|27|5~3_combout\);

-- Location: LCCOMB_X25_Y17_N8
\BancoRegistradores|115|20|20|27|5~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|27|5~11_combout\ = (\BancoRegistradores|115|20|20|27|5~8_combout\ & ((\BancoRegistradores|115|20|20|27|5~10_combout\) # ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\BancoRegistradores|115|20|20|27|5~8_combout\ & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & \BancoRegistradores|115|20|20|27|5~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|20|27|5~10_combout\,
	datab => \BancoRegistradores|115|20|20|27|5~8_combout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datad => \BancoRegistradores|115|20|20|27|5~3_combout\,
	combout => \BancoRegistradores|115|20|20|27|5~11_combout\);

-- Location: LCCOMB_X25_Y21_N12
\BancoRegistradores|115|20|20|27|5~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|27|5~16_combout\ = (\BancoRegistradores|115|20|18|26|5~1_combout\ & ((\BancoRegistradores|115|20|18|26|5~0_combout\) # ((\BancoRegistradores|115|20|20|27|5~11_combout\)))) # (!\BancoRegistradores|115|20|18|26|5~1_combout\ & 
-- (!\BancoRegistradores|115|20|18|26|5~0_combout\ & (\BancoRegistradores|115|20|20|27|5~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|18|26|5~1_combout\,
	datab => \BancoRegistradores|115|20|18|26|5~0_combout\,
	datac => \BancoRegistradores|115|20|20|27|5~15_combout\,
	datad => \BancoRegistradores|115|20|20|27|5~11_combout\,
	combout => \BancoRegistradores|115|20|20|27|5~16_combout\);

-- Location: LCCOMB_X25_Y21_N6
\BancoRegistradores|115|20|20|27|5~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|27|5~19_combout\ = (\BancoRegistradores|115|20|18|26|5~0_combout\ & ((\BancoRegistradores|115|20|20|27|5~16_combout\ & (\BancoRegistradores|115|20|20|27|5~18_combout\)) # (!\BancoRegistradores|115|20|20|27|5~16_combout\ & 
-- ((\BancoRegistradores|115|20|20|27|5~1_combout\))))) # (!\BancoRegistradores|115|20|18|26|5~0_combout\ & (((\BancoRegistradores|115|20|20|27|5~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|20|27|5~18_combout\,
	datab => \BancoRegistradores|115|20|20|27|5~1_combout\,
	datac => \BancoRegistradores|115|20|18|26|5~0_combout\,
	datad => \BancoRegistradores|115|20|20|27|5~16_combout\,
	combout => \BancoRegistradores|115|20|20|27|5~19_combout\);

-- Location: LCCOMB_X40_Y18_N22
\23|143\ : cycloneii_lcell_comb
-- Equation(s):
-- \23|143~combout\ = LCELL(\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15),
	combout => \23|143~combout\);

-- Location: LCCOMB_X40_Y18_N30
\177|20|29|18\ : cycloneii_lcell_comb
-- Equation(s):
-- \177|20|29|18~combout\ = (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28) & (\23|143~combout\ & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30) & \inst2|108~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28),
	datab => \23|143~combout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30),
	datad => \inst2|108~2_combout\,
	combout => \177|20|29|18~combout\);

-- Location: LCCOMB_X40_Y18_N20
\177|20|29|6\ : cycloneii_lcell_comb
-- Equation(s):
-- \177|20|29|6~combout\ = (\BancoRegistradores|115|20|20|29|5~19_combout\ & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28)) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30)) # 
-- (!\inst2|108~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28),
	datab => \BancoRegistradores|115|20|20|29|5~19_combout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30),
	datad => \inst2|108~2_combout\,
	combout => \177|20|29|6~combout\);

-- Location: LCCOMB_X40_Y18_N12
\ULA|129|48|20|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|129|48|20|5~0_combout\ = (\BancoRegistradores|78|20|20|29|5~2_combout\ & ((\177|20|29|18~combout\) # ((\177|20|29|6~combout\) # (\135|77~0_combout\)))) # (!\BancoRegistradores|78|20|20|29|5~2_combout\ & (\135|77~0_combout\ & ((\177|20|29|18~combout\) 
-- # (\177|20|29|6~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|20|20|29|5~2_combout\,
	datab => \177|20|29|18~combout\,
	datac => \177|20|29|6~combout\,
	datad => \135|77~0_combout\,
	combout => \ULA|129|48|20|5~0_combout\);

-- Location: LCCOMB_X30_Y24_N16
\BancoRegistradores|v1|20~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|v1|20~feeder_combout\ = \33|20|29|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|20|29|5~0_combout\,
	combout => \BancoRegistradores|v1|20~feeder_combout\);

-- Location: LCFF_X30_Y24_N17
\BancoRegistradores|v1|20\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|v1|20~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|126~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|v1|20~regout\);

-- Location: LCFF_X31_Y22_N9
\BancoRegistradores|a3|20\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|29|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|129~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a3|20~regout\);

-- Location: LCFF_X31_Y23_N7
\BancoRegistradores|a1|20\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|29|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|124~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a1|20~regout\);

-- Location: LCCOMB_X31_Y22_N8
\BancoRegistradores|78|18|32|25|20|29|5~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|20|29|5~5_combout\ = (\BancoRegistradores|78|18|32|25|20|29|5~4_combout\ & (((\BancoRegistradores|a3|20~regout\)) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21)))) # 
-- (!\BancoRegistradores|78|18|32|25|20|29|5~4_combout\ & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|a1|20~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|18|32|25|20|29|5~4_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datac => \BancoRegistradores|a3|20~regout\,
	datad => \BancoRegistradores|a1|20~regout\,
	combout => \BancoRegistradores|78|18|32|25|20|29|5~5_combout\);

-- Location: LCFF_X31_Y23_N21
\BancoRegistradores|at|20\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|29|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|122~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|at|20~regout\);

-- Location: LCCOMB_X31_Y24_N18
\BancoRegistradores|78|18|28|23|20|29|18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|28|23|20|29|18~combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & \BancoRegistradores|at|20~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datad => \BancoRegistradores|at|20~regout\,
	combout => \BancoRegistradores|78|18|28|23|20|29|18~combout\);

-- Location: LCCOMB_X31_Y24_N20
\BancoRegistradores|78|18|32|25|20|29|5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|20|29|5~6_combout\ = (\BancoRegistradores|78|20|21|26|5~0_combout\ & (\BancoRegistradores|78|20|21|26|5~1_combout\)) # (!\BancoRegistradores|78|20|21|26|5~0_combout\ & ((\BancoRegistradores|78|20|21|26|5~1_combout\ & 
-- (\BancoRegistradores|78|18|32|25|20|29|5~5_combout\)) # (!\BancoRegistradores|78|20|21|26|5~1_combout\ & ((\BancoRegistradores|78|18|28|23|20|29|18~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|20|21|26|5~0_combout\,
	datab => \BancoRegistradores|78|20|21|26|5~1_combout\,
	datac => \BancoRegistradores|78|18|32|25|20|29|5~5_combout\,
	datad => \BancoRegistradores|78|18|28|23|20|29|18~combout\,
	combout => \BancoRegistradores|78|18|32|25|20|29|5~6_combout\);

-- Location: LCCOMB_X31_Y24_N10
\BancoRegistradores|78|18|32|25|20|29|5~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|20|29|5~7_combout\ = (\BancoRegistradores|78|18|32|25|20|29|5~6_combout\ & (((\BancoRegistradores|v1|20~regout\) # (!\BancoRegistradores|78|20|21|26|5~0_combout\)))) # (!\BancoRegistradores|78|18|32|25|20|29|5~6_combout\ & 
-- (\BancoRegistradores|v0|20~regout\ & ((\BancoRegistradores|78|20|21|26|5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|v0|20~regout\,
	datab => \BancoRegistradores|v1|20~regout\,
	datac => \BancoRegistradores|78|18|32|25|20|29|5~6_combout\,
	datad => \BancoRegistradores|78|20|21|26|5~0_combout\,
	combout => \BancoRegistradores|78|18|32|25|20|29|5~7_combout\);

-- Location: LCFF_X35_Y24_N25
\BancoRegistradores|t3|20\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|29|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|133~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t3|20~regout\);

-- Location: LCFF_X37_Y20_N1
\BancoRegistradores|t2|20\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|29|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|135~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t2|20~regout\);

-- Location: LCFF_X36_Y24_N23
\BancoRegistradores|t0|20\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|29|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|137~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t0|20~regout\);

-- Location: LCCOMB_X36_Y24_N22
\BancoRegistradores|78|18|32|25|20|29|5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|20|29|5~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|t1|20~regout\) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (((\BancoRegistradores|t0|20~regout\ & !\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t1|20~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datac => \BancoRegistradores|t0|20~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	combout => \BancoRegistradores|78|18|32|25|20|29|5~2_combout\);

-- Location: LCCOMB_X37_Y20_N0
\BancoRegistradores|78|18|32|25|20|29|5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|20|29|5~3_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|78|18|32|25|20|29|5~2_combout\ & (\BancoRegistradores|t3|20~regout\)) # 
-- (!\BancoRegistradores|78|18|32|25|20|29|5~2_combout\ & ((\BancoRegistradores|t2|20~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\BancoRegistradores|78|18|32|25|20|29|5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \BancoRegistradores|t3|20~regout\,
	datac => \BancoRegistradores|t2|20~regout\,
	datad => \BancoRegistradores|78|18|32|25|20|29|5~2_combout\,
	combout => \BancoRegistradores|78|18|32|25|20|29|5~3_combout\);

-- Location: LCCOMB_X37_Y16_N14
\BancoRegistradores|78|20|20|29|6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|20|29|6~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & 
-- (\BancoRegistradores|78|18|32|25|20|29|5~1_combout\)) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|78|18|32|25|20|29|5~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|18|32|25|20|29|5~1_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|78|18|32|25|20|29|5~3_combout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	combout => \BancoRegistradores|78|20|20|29|6~0_combout\);

-- Location: LCCOMB_X40_Y16_N26
\BancoRegistradores|78|20|20|29|6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|20|29|6~1_combout\ = (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25) & ((\BancoRegistradores|78|20|20|29|6~0_combout\) # ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & 
-- \BancoRegistradores|78|18|32|25|20|29|5~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|78|18|32|25|20|29|5~7_combout\,
	datad => \BancoRegistradores|78|20|20|29|6~0_combout\,
	combout => \BancoRegistradores|78|20|20|29|6~1_combout\);

-- Location: LCCOMB_X31_Y13_N2
\BancoRegistradores|ra|20~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|ra|20~feeder_combout\ = \33|20|29|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|20|29|5~0_combout\,
	combout => \BancoRegistradores|ra|20~feeder_combout\);

-- Location: LCFF_X31_Y13_N3
\BancoRegistradores|ra|20\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|ra|20~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|139~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|ra|20~regout\);

-- Location: LCCOMB_X34_Y13_N14
\BancoRegistradores|k1|20~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|k1|20~feeder_combout\ = \33|20|29|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|20|29|5~0_combout\,
	combout => \BancoRegistradores|k1|20~feeder_combout\);

-- Location: LCFF_X34_Y13_N15
\BancoRegistradores|k1|20\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|k1|20~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|141~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|k1|20~regout\);

-- Location: LCCOMB_X32_Y13_N12
\BancoRegistradores|s7|20~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|s7|20~feeder_combout\ = \33|20|29|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|20|29|5~0_combout\,
	combout => \BancoRegistradores|s7|20~feeder_combout\);

-- Location: LCFF_X32_Y13_N13
\BancoRegistradores|s7|20\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|s7|20~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|147~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s7|20~regout\);

-- Location: LCCOMB_X32_Y13_N2
\BancoRegistradores|78|19|32|25|20|29|5~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|20|29|5~7_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|s7|20~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\BancoRegistradores|s3|20~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|s3|20~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datad => \BancoRegistradores|s7|20~regout\,
	combout => \BancoRegistradores|78|19|32|25|20|29|5~7_combout\);

-- Location: LCCOMB_X31_Y13_N28
\BancoRegistradores|78|19|32|25|20|29|5~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|20|29|5~8_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|78|19|32|25|20|29|5~7_combout\ & (\BancoRegistradores|ra|20~regout\)) # 
-- (!\BancoRegistradores|78|19|32|25|20|29|5~7_combout\ & ((\BancoRegistradores|k1|20~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((\BancoRegistradores|78|19|32|25|20|29|5~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \BancoRegistradores|ra|20~regout\,
	datac => \BancoRegistradores|k1|20~regout\,
	datad => \BancoRegistradores|78|19|32|25|20|29|5~7_combout\,
	combout => \BancoRegistradores|78|19|32|25|20|29|5~8_combout\);

-- Location: LCFF_X30_Y14_N7
\BancoRegistradores|s5|20\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|29|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|148~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s5|20~regout\);

-- Location: LCFF_X31_Y14_N31
\BancoRegistradores|sp|20\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|29|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|140~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|sp|20~regout\);

-- Location: LCFF_X32_Y14_N19
\BancoRegistradores|t9|20\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|29|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|143~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t9|20~regout\);

-- Location: LCFF_X30_Y14_N9
\BancoRegistradores|s1|20\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|29|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|151~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s1|20~regout\);

-- Location: LCCOMB_X32_Y14_N24
\BancoRegistradores|78|19|32|25|20|29|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|20|29|5~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (\BancoRegistradores|t9|20~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|s1|20~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \BancoRegistradores|t9|20~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datad => \BancoRegistradores|s1|20~regout\,
	combout => \BancoRegistradores|78|19|32|25|20|29|5~0_combout\);

-- Location: LCCOMB_X31_Y14_N30
\BancoRegistradores|78|19|32|25|20|29|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|20|29|5~1_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|78|19|32|25|20|29|5~0_combout\ & ((\BancoRegistradores|sp|20~regout\))) # 
-- (!\BancoRegistradores|78|19|32|25|20|29|5~0_combout\ & (\BancoRegistradores|s5|20~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (((\BancoRegistradores|78|19|32|25|20|29|5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \BancoRegistradores|s5|20~regout\,
	datac => \BancoRegistradores|sp|20~regout\,
	datad => \BancoRegistradores|78|19|32|25|20|29|5~0_combout\,
	combout => \BancoRegistradores|78|19|32|25|20|29|5~1_combout\);

-- Location: LCCOMB_X27_Y16_N26
\BancoRegistradores|78|19|32|25|20|29|5~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|20|29|5~9_combout\ = (\BancoRegistradores|78|19|32|25|20|29|5~6_combout\ & ((\BancoRegistradores|78|19|32|25|20|29|5~8_combout\) # ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\BancoRegistradores|78|19|32|25|20|29|5~6_combout\ & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & \BancoRegistradores|78|19|32|25|20|29|5~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|19|32|25|20|29|5~6_combout\,
	datab => \BancoRegistradores|78|19|32|25|20|29|5~8_combout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datad => \BancoRegistradores|78|19|32|25|20|29|5~1_combout\,
	combout => \BancoRegistradores|78|19|32|25|20|29|5~9_combout\);

-- Location: LCCOMB_X40_Y16_N22
\BancoRegistradores|78|20|20|29|5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|20|29|5~2_combout\ = (\BancoRegistradores|78|20|20|29|6~1_combout\) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25) & \BancoRegistradores|78|19|32|25|20|29|5~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25),
	datab => \BancoRegistradores|78|20|20|29|6~1_combout\,
	datad => \BancoRegistradores|78|19|32|25|20|29|5~9_combout\,
	combout => \BancoRegistradores|78|20|20|29|5~2_combout\);

-- Location: LCFF_X34_Y13_N9
\BancoRegistradores|k1|19\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|25|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|141~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|k1|19~regout\);

-- Location: LCFF_X34_Y13_N3
\BancoRegistradores|ra|19\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|25|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|139~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|ra|19~regout\);

-- Location: LCCOMB_X34_Y13_N2
\BancoRegistradores|78|19|32|25|20|25|5~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|20|25|5~8_combout\ = (\BancoRegistradores|78|19|32|25|20|25|5~7_combout\ & (((\BancoRegistradores|ra|19~regout\) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\BancoRegistradores|78|19|32|25|20|25|5~7_combout\ & (\BancoRegistradores|k1|19~regout\ & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|19|32|25|20|25|5~7_combout\,
	datab => \BancoRegistradores|k1|19~regout\,
	datac => \BancoRegistradores|ra|19~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	combout => \BancoRegistradores|78|19|32|25|20|25|5~8_combout\);

-- Location: LCFF_X36_Y23_N27
\BancoRegistradores|gp|19\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|25|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|142~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|gp|19~regout\);

-- Location: LCCOMB_X27_Y24_N16
\BancoRegistradores|s4|19~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|s4|19~feeder_combout\ = \33|20|25|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|20|25|5~0_combout\,
	combout => \BancoRegistradores|s4|19~feeder_combout\);

-- Location: LCFF_X27_Y24_N17
\BancoRegistradores|s4|19\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|s4|19~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|149~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s4|19~regout\);

-- Location: LCCOMB_X27_Y24_N22
\BancoRegistradores|s0|19~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|s0|19~feeder_combout\ = \33|20|25|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|20|25|5~0_combout\,
	combout => \BancoRegistradores|s0|19~feeder_combout\);

-- Location: LCFF_X27_Y24_N23
\BancoRegistradores|s0|19\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|s0|19~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|153~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s0|19~regout\);

-- Location: LCFF_X40_Y16_N25
\BancoRegistradores|t8|19\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|25|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|145~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t8|19~regout\);

-- Location: LCCOMB_X36_Y23_N28
\BancoRegistradores|78|19|32|25|20|25|5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|20|25|5~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|t8|19~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (\BancoRegistradores|s0|19~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|s0|19~regout\,
	datad => \BancoRegistradores|t8|19~regout\,
	combout => \BancoRegistradores|78|19|32|25|20|25|5~4_combout\);

-- Location: LCCOMB_X36_Y23_N20
\BancoRegistradores|78|19|32|25|20|25|5~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|20|25|5~5_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|78|19|32|25|20|25|5~4_combout\ & (\BancoRegistradores|gp|19~regout\)) # 
-- (!\BancoRegistradores|78|19|32|25|20|25|5~4_combout\ & ((\BancoRegistradores|s4|19~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (((\BancoRegistradores|78|19|32|25|20|25|5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \BancoRegistradores|gp|19~regout\,
	datac => \BancoRegistradores|s4|19~regout\,
	datad => \BancoRegistradores|78|19|32|25|20|25|5~4_combout\,
	combout => \BancoRegistradores|78|19|32|25|20|25|5~5_combout\);

-- Location: LCCOMB_X38_Y19_N4
\BancoRegistradores|78|19|32|25|20|25|5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|20|25|5~6_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|78|19|32|25|20|25|5~3_combout\) # 
-- ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (((\BancoRegistradores|78|19|32|25|20|25|5~5_combout\ & 
-- !\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|19|32|25|20|25|5~3_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datac => \BancoRegistradores|78|19|32|25|20|25|5~5_combout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	combout => \BancoRegistradores|78|19|32|25|20|25|5~6_combout\);

-- Location: LCCOMB_X38_Y19_N18
\BancoRegistradores|78|19|32|25|20|25|5~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|20|25|5~9_combout\ = (\BancoRegistradores|78|19|32|25|20|25|5~6_combout\ & (((\BancoRegistradores|78|19|32|25|20|25|5~8_combout\) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\BancoRegistradores|78|19|32|25|20|25|5~6_combout\ & (\BancoRegistradores|78|19|32|25|20|25|5~1_combout\ & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|19|32|25|20|25|5~1_combout\,
	datab => \BancoRegistradores|78|19|32|25|20|25|5~8_combout\,
	datac => \BancoRegistradores|78|19|32|25|20|25|5~6_combout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	combout => \BancoRegistradores|78|19|32|25|20|25|5~9_combout\);

-- Location: LCCOMB_X38_Y19_N8
\BancoRegistradores|78|20|20|25|18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|20|25|18~combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25) & \BancoRegistradores|78|19|32|25|20|25|5~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25),
	datad => \BancoRegistradores|78|19|32|25|20|25|5~9_combout\,
	combout => \BancoRegistradores|78|20|20|25|18~combout\);

-- Location: LCCOMB_X27_Y24_N8
\ULA|128|50\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|128|50~combout\ = \135|73~combout\ $ (((\inst2|108~3_combout\ & (\23|149~combout\)) # (!\inst2|108~3_combout\ & ((\BancoRegistradores|115|20|20|25|5~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \23|149~combout\,
	datab => \inst2|108~3_combout\,
	datac => \135|73~combout\,
	datad => \BancoRegistradores|115|20|20|25|5~19_combout\,
	combout => \ULA|128|50~combout\);

-- Location: LCCOMB_X34_Y15_N0
\BancoRegistradores|sp|18~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|sp|18~feeder_combout\ = \33|20|24|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|20|24|5~0_combout\,
	combout => \BancoRegistradores|sp|18~feeder_combout\);

-- Location: LCFF_X34_Y15_N1
\BancoRegistradores|sp|18\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|sp|18~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|140~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|sp|18~regout\);

-- Location: LCFF_X36_Y16_N1
\BancoRegistradores|s5|18\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|24|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|148~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s5|18~regout\);

-- Location: LCFF_X35_Y15_N31
\BancoRegistradores|t9|18\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|24|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|143~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t9|18~regout\);

-- Location: LCCOMB_X34_Y15_N14
\BancoRegistradores|s1|18~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|s1|18~feeder_combout\ = \33|20|24|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|20|24|5~0_combout\,
	combout => \BancoRegistradores|s1|18~feeder_combout\);

-- Location: LCFF_X34_Y15_N15
\BancoRegistradores|s1|18\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|s1|18~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|151~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s1|18~regout\);

-- Location: LCCOMB_X35_Y15_N30
\BancoRegistradores|78|19|32|25|20|24|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|20|24|5~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (\BancoRegistradores|t9|18~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|s1|18~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|t9|18~regout\,
	datad => \BancoRegistradores|s1|18~regout\,
	combout => \BancoRegistradores|78|19|32|25|20|24|5~0_combout\);

-- Location: LCCOMB_X34_Y15_N6
\BancoRegistradores|78|19|32|25|20|24|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|20|24|5~1_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|78|19|32|25|20|24|5~0_combout\ & (\BancoRegistradores|sp|18~regout\)) # 
-- (!\BancoRegistradores|78|19|32|25|20|24|5~0_combout\ & ((\BancoRegistradores|s5|18~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (((\BancoRegistradores|78|19|32|25|20|24|5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \BancoRegistradores|sp|18~regout\,
	datac => \BancoRegistradores|s5|18~regout\,
	datad => \BancoRegistradores|78|19|32|25|20|24|5~0_combout\,
	combout => \BancoRegistradores|78|19|32|25|20|24|5~1_combout\);

-- Location: LCFF_X34_Y18_N1
\BancoRegistradores|k0|18\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|24|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|144~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|k0|18~regout\);

-- Location: LCFF_X34_Y18_N19
\BancoRegistradores|fp|18\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|24|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|138~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|fp|18~regout\);

-- Location: LCFF_X38_Y18_N23
\BancoRegistradores|s2|18\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|24|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|152~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s2|18~regout\);

-- Location: LCCOMB_X38_Y18_N28
\BancoRegistradores|78|19|32|25|20|24|5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|20|24|5~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|s6|18~regout\) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & \BancoRegistradores|s2|18~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|s6|18~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datad => \BancoRegistradores|s2|18~regout\,
	combout => \BancoRegistradores|78|19|32|25|20|24|5~2_combout\);

-- Location: LCCOMB_X34_Y18_N18
\BancoRegistradores|78|19|32|25|20|24|5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|20|24|5~3_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|78|19|32|25|20|24|5~2_combout\ & ((\BancoRegistradores|fp|18~regout\))) # 
-- (!\BancoRegistradores|78|19|32|25|20|24|5~2_combout\ & (\BancoRegistradores|k0|18~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((\BancoRegistradores|78|19|32|25|20|24|5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \BancoRegistradores|k0|18~regout\,
	datac => \BancoRegistradores|fp|18~regout\,
	datad => \BancoRegistradores|78|19|32|25|20|24|5~2_combout\,
	combout => \BancoRegistradores|78|19|32|25|20|24|5~3_combout\);

-- Location: LCFF_X31_Y16_N15
\BancoRegistradores|gp|18\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|24|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|142~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|gp|18~regout\);

-- Location: LCFF_X38_Y16_N17
\BancoRegistradores|s4|18\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|24|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|149~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s4|18~regout\);

-- Location: LCFF_X31_Y16_N1
\BancoRegistradores|s0|18\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|24|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|153~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s0|18~regout\);

-- Location: LCFF_X38_Y16_N23
\BancoRegistradores|t8|18\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|24|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|145~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t8|18~regout\);

-- Location: LCCOMB_X38_Y16_N22
\BancoRegistradores|78|19|32|25|20|24|5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|20|24|5~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|t8|18~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (\BancoRegistradores|s0|18~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \BancoRegistradores|s0|18~regout\,
	datac => \BancoRegistradores|t8|18~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	combout => \BancoRegistradores|78|19|32|25|20|24|5~4_combout\);

-- Location: LCCOMB_X38_Y16_N16
\BancoRegistradores|78|19|32|25|20|24|5~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|20|24|5~5_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|78|19|32|25|20|24|5~4_combout\ & (\BancoRegistradores|gp|18~regout\)) # 
-- (!\BancoRegistradores|78|19|32|25|20|24|5~4_combout\ & ((\BancoRegistradores|s4|18~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (((\BancoRegistradores|78|19|32|25|20|24|5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \BancoRegistradores|gp|18~regout\,
	datac => \BancoRegistradores|s4|18~regout\,
	datad => \BancoRegistradores|78|19|32|25|20|24|5~4_combout\,
	combout => \BancoRegistradores|78|19|32|25|20|24|5~5_combout\);

-- Location: LCCOMB_X38_Y15_N16
\BancoRegistradores|78|19|32|25|20|24|5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|20|24|5~6_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\BancoRegistradores|78|19|32|25|20|24|5~3_combout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|78|19|32|25|20|24|5~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \BancoRegistradores|78|19|32|25|20|24|5~3_combout\,
	datac => \BancoRegistradores|78|19|32|25|20|24|5~5_combout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	combout => \BancoRegistradores|78|19|32|25|20|24|5~6_combout\);

-- Location: LCFF_X34_Y14_N19
\BancoRegistradores|s3|18\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|24|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|150~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s3|18~regout\);

-- Location: LCFF_X34_Y14_N17
\BancoRegistradores|s7|18\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|24|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|147~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s7|18~regout\);

-- Location: LCCOMB_X34_Y14_N16
\BancoRegistradores|78|19|32|25|20|24|5~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|20|24|5~7_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|s7|18~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\BancoRegistradores|s3|18~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \BancoRegistradores|s3|18~regout\,
	datac => \BancoRegistradores|s7|18~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	combout => \BancoRegistradores|78|19|32|25|20|24|5~7_combout\);

-- Location: LCCOMB_X34_Y13_N6
\BancoRegistradores|k1|18~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|k1|18~feeder_combout\ = \33|20|24|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|20|24|5~0_combout\,
	combout => \BancoRegistradores|k1|18~feeder_combout\);

-- Location: LCFF_X34_Y13_N7
\BancoRegistradores|k1|18\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|k1|18~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|141~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|k1|18~regout\);

-- Location: LCCOMB_X34_Y13_N30
\BancoRegistradores|78|19|32|25|20|24|5~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|20|24|5~8_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|78|19|32|25|20|24|5~7_combout\ & (\BancoRegistradores|ra|18~regout\)) # 
-- (!\BancoRegistradores|78|19|32|25|20|24|5~7_combout\ & ((\BancoRegistradores|k1|18~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((\BancoRegistradores|78|19|32|25|20|24|5~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ra|18~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|78|19|32|25|20|24|5~7_combout\,
	datad => \BancoRegistradores|k1|18~regout\,
	combout => \BancoRegistradores|78|19|32|25|20|24|5~8_combout\);

-- Location: LCCOMB_X38_Y15_N6
\BancoRegistradores|78|19|32|25|20|24|5~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|20|24|5~9_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|78|19|32|25|20|24|5~6_combout\ & ((\BancoRegistradores|78|19|32|25|20|24|5~8_combout\))) # 
-- (!\BancoRegistradores|78|19|32|25|20|24|5~6_combout\ & (\BancoRegistradores|78|19|32|25|20|24|5~1_combout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (((\BancoRegistradores|78|19|32|25|20|24|5~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \BancoRegistradores|78|19|32|25|20|24|5~1_combout\,
	datac => \BancoRegistradores|78|19|32|25|20|24|5~6_combout\,
	datad => \BancoRegistradores|78|19|32|25|20|24|5~8_combout\,
	combout => \BancoRegistradores|78|19|32|25|20|24|5~9_combout\);

-- Location: LCCOMB_X40_Y16_N18
\BancoRegistradores|78|20|20|24|18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|20|24|18~combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25) & \BancoRegistradores|78|19|32|25|20|24|5~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25),
	datad => \BancoRegistradores|78|19|32|25|20|24|5~9_combout\,
	combout => \BancoRegistradores|78|20|20|24|18~combout\);

-- Location: LCCOMB_X40_Y18_N24
\23|148\ : cycloneii_lcell_comb
-- Equation(s):
-- \23|148~combout\ = LCELL(\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15),
	combout => \23|148~combout\);

-- Location: LCCOMB_X40_Y16_N14
\ULA|127|50\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|127|50~combout\ = \135|73~combout\ $ (((\inst2|108~3_combout\ & ((\23|148~combout\))) # (!\inst2|108~3_combout\ & (\BancoRegistradores|115|20|20|24|5~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011010011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|108~3_combout\,
	datab => \135|73~combout\,
	datac => \BancoRegistradores|115|20|20|24|5~19_combout\,
	datad => \23|148~combout\,
	combout => \ULA|127|50~combout\);

-- Location: LCCOMB_X41_Y16_N28
\23|147\ : cycloneii_lcell_comb
-- Equation(s):
-- \23|147~combout\ = LCELL(\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15),
	combout => \23|147~combout\);

-- Location: LCCOMB_X41_Y16_N18
\ULA|126|50\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|126|50~combout\ = \135|73~combout\ $ (((\inst2|108~3_combout\ & (\23|147~combout\)) # (!\inst2|108~3_combout\ & ((\BancoRegistradores|115|20|20|23|5~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \135|73~combout\,
	datab => \23|147~combout\,
	datac => \inst2|108~3_combout\,
	datad => \BancoRegistradores|115|20|20|23|5~19_combout\,
	combout => \ULA|126|50~combout\);

-- Location: LCFF_X38_Y21_N19
\BancoRegistradores|t6|17\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|23|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|131~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t6|17~regout\);

-- Location: LCFF_X37_Y21_N11
\BancoRegistradores|t4|17\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|23|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|134~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t4|17~regout\);

-- Location: LCCOMB_X38_Y21_N18
\BancoRegistradores|78|18|32|25|20|23|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|20|23|5~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\BancoRegistradores|t6|17~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|t4|17~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \BancoRegistradores|t6|17~regout\,
	datad => \BancoRegistradores|t4|17~regout\,
	combout => \BancoRegistradores|78|18|32|25|20|23|5~0_combout\);

-- Location: LCFF_X38_Y21_N5
\BancoRegistradores|t5|17\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|23|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|132~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t5|17~regout\);

-- Location: LCCOMB_X38_Y21_N4
\BancoRegistradores|78|18|32|25|20|23|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|20|23|5~1_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|78|18|32|25|20|23|5~0_combout\ & ((\BancoRegistradores|t7|17~regout\))) # 
-- (!\BancoRegistradores|78|18|32|25|20|23|5~0_combout\ & (\BancoRegistradores|t5|17~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\BancoRegistradores|78|18|32|25|20|23|5~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \BancoRegistradores|78|18|32|25|20|23|5~0_combout\,
	datac => \BancoRegistradores|t5|17~regout\,
	datad => \BancoRegistradores|t7|17~regout\,
	combout => \BancoRegistradores|78|18|32|25|20|23|5~1_combout\);

-- Location: LCFF_X36_Y24_N27
\BancoRegistradores|t1|17\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|23|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|136~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t1|17~regout\);

-- Location: LCCOMB_X36_Y24_N26
\BancoRegistradores|78|18|32|25|20|23|5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|20|23|5~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|t1|17~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\BancoRegistradores|t0|17~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t0|17~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \BancoRegistradores|t1|17~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	combout => \BancoRegistradores|78|18|32|25|20|23|5~2_combout\);

-- Location: LCFF_X35_Y23_N31
\BancoRegistradores|t3|17\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|23|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|133~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t3|17~regout\);

-- Location: LCCOMB_X35_Y23_N12
\BancoRegistradores|78|18|32|25|20|23|5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|20|23|5~3_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|78|18|32|25|20|23|5~2_combout\ & ((\BancoRegistradores|t3|17~regout\))) # 
-- (!\BancoRegistradores|78|18|32|25|20|23|5~2_combout\ & (\BancoRegistradores|t2|17~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\BancoRegistradores|78|18|32|25|20|23|5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t2|17~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \BancoRegistradores|78|18|32|25|20|23|5~2_combout\,
	datad => \BancoRegistradores|t3|17~regout\,
	combout => \BancoRegistradores|78|18|32|25|20|23|5~3_combout\);

-- Location: LCCOMB_X38_Y20_N24
\BancoRegistradores|78|20|20|23|6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|20|23|6~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & 
-- (\BancoRegistradores|78|18|32|25|20|23|5~1_combout\)) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|78|18|32|25|20|23|5~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|78|18|32|25|20|23|5~1_combout\,
	datad => \BancoRegistradores|78|18|32|25|20|23|5~3_combout\,
	combout => \BancoRegistradores|78|20|20|23|6~0_combout\);

-- Location: LCCOMB_X35_Y21_N6
\BancoRegistradores|a2|17~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|a2|17~feeder_combout\ = \33|20|23|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|20|23|5~0_combout\,
	combout => \BancoRegistradores|a2|17~feeder_combout\);

-- Location: LCFF_X35_Y21_N7
\BancoRegistradores|a2|17\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|a2|17~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|128~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a2|17~regout\);

-- Location: LCFF_X31_Y21_N25
\BancoRegistradores|a3|17\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|23|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|129~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a3|17~regout\);

-- Location: LCFF_X31_Y21_N11
\BancoRegistradores|a0|17\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|23|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|125~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a0|17~regout\);

-- Location: LCCOMB_X35_Y21_N12
\BancoRegistradores|a1|17~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|a1|17~feeder_combout\ = \33|20|23|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|20|23|5~0_combout\,
	combout => \BancoRegistradores|a1|17~feeder_combout\);

-- Location: LCFF_X35_Y21_N13
\BancoRegistradores|a1|17\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|a1|17~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|124~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a1|17~regout\);

-- Location: LCCOMB_X35_Y21_N30
\BancoRegistradores|78|18|32|25|20|23|5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|20|23|5~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|a1|17~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\BancoRegistradores|a0|17~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datac => \BancoRegistradores|a0|17~regout\,
	datad => \BancoRegistradores|a1|17~regout\,
	combout => \BancoRegistradores|78|18|32|25|20|23|5~4_combout\);

-- Location: LCCOMB_X35_Y21_N20
\BancoRegistradores|78|18|32|25|20|23|5~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|20|23|5~5_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|78|18|32|25|20|23|5~4_combout\ & ((\BancoRegistradores|a3|17~regout\))) # 
-- (!\BancoRegistradores|78|18|32|25|20|23|5~4_combout\ & (\BancoRegistradores|a2|17~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\BancoRegistradores|78|18|32|25|20|23|5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \BancoRegistradores|a2|17~regout\,
	datac => \BancoRegistradores|a3|17~regout\,
	datad => \BancoRegistradores|78|18|32|25|20|23|5~4_combout\,
	combout => \BancoRegistradores|78|18|32|25|20|23|5~5_combout\);

-- Location: LCFF_X30_Y19_N13
\BancoRegistradores|v1|17\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|23|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|126~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|v1|17~regout\);

-- Location: LCFF_X38_Y19_N15
\BancoRegistradores|v0|17\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|23|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|123~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|v0|17~regout\);

-- Location: LCFF_X38_Y19_N7
\BancoRegistradores|at|17\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|23|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|122~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|at|17~regout\);

-- Location: LCCOMB_X38_Y19_N0
\BancoRegistradores|78|18|28|23|20|23|18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|28|23|20|23|18~combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & \BancoRegistradores|at|17~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datad => \BancoRegistradores|at|17~regout\,
	combout => \BancoRegistradores|78|18|28|23|20|23|18~combout\);

-- Location: LCCOMB_X38_Y19_N14
\BancoRegistradores|78|18|32|25|20|23|5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|20|23|5~6_combout\ = (\BancoRegistradores|78|20|21|26|5~1_combout\ & (\BancoRegistradores|78|20|21|26|5~0_combout\)) # (!\BancoRegistradores|78|20|21|26|5~1_combout\ & ((\BancoRegistradores|78|20|21|26|5~0_combout\ & 
-- (\BancoRegistradores|v0|17~regout\)) # (!\BancoRegistradores|78|20|21|26|5~0_combout\ & ((\BancoRegistradores|78|18|28|23|20|23|18~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|20|21|26|5~1_combout\,
	datab => \BancoRegistradores|78|20|21|26|5~0_combout\,
	datac => \BancoRegistradores|v0|17~regout\,
	datad => \BancoRegistradores|78|18|28|23|20|23|18~combout\,
	combout => \BancoRegistradores|78|18|32|25|20|23|5~6_combout\);

-- Location: LCCOMB_X38_Y19_N16
\BancoRegistradores|78|18|32|25|20|23|5~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|20|23|5~7_combout\ = (\BancoRegistradores|78|20|21|26|5~1_combout\ & ((\BancoRegistradores|78|18|32|25|20|23|5~6_combout\ & ((\BancoRegistradores|v1|17~regout\))) # (!\BancoRegistradores|78|18|32|25|20|23|5~6_combout\ & 
-- (\BancoRegistradores|78|18|32|25|20|23|5~5_combout\)))) # (!\BancoRegistradores|78|20|21|26|5~1_combout\ & (((\BancoRegistradores|78|18|32|25|20|23|5~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|20|21|26|5~1_combout\,
	datab => \BancoRegistradores|78|18|32|25|20|23|5~5_combout\,
	datac => \BancoRegistradores|v1|17~regout\,
	datad => \BancoRegistradores|78|18|32|25|20|23|5~6_combout\,
	combout => \BancoRegistradores|78|18|32|25|20|23|5~7_combout\);

-- Location: LCCOMB_X41_Y16_N8
\BancoRegistradores|78|20|20|23|6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|20|23|6~1_combout\ = (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25) & ((\BancoRegistradores|78|20|20|23|6~0_combout\) # ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & 
-- \BancoRegistradores|78|18|32|25|20|23|5~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25),
	datac => \BancoRegistradores|78|20|20|23|6~0_combout\,
	datad => \BancoRegistradores|78|18|32|25|20|23|5~7_combout\,
	combout => \BancoRegistradores|78|20|20|23|6~1_combout\);

-- Location: LCCOMB_X41_Y16_N16
\BancoRegistradores|78|20|20|20|18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|20|20|18~combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25) & \BancoRegistradores|78|19|32|25|20|20|5~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25),
	datad => \BancoRegistradores|78|19|32|25|20|20|5~9_combout\,
	combout => \BancoRegistradores|78|20|20|20|18~combout\);

-- Location: LCCOMB_X41_Y16_N0
\ULA|125|53|38~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|125|53|38~0_combout\ = (\ULA|125|50~combout\ & ((\BancoRegistradores|78|20|20|20|6~1_combout\) # ((\BancoRegistradores|78|20|20|20|18~combout\) # (\ULA|92|53|38~0_combout\)))) # (!\ULA|125|50~combout\ & (\ULA|92|53|38~0_combout\ & 
-- ((\BancoRegistradores|78|20|20|20|6~1_combout\) # (\BancoRegistradores|78|20|20|20|18~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|20|20|20|6~1_combout\,
	datab => \ULA|125|50~combout\,
	datac => \BancoRegistradores|78|20|20|20|18~combout\,
	datad => \ULA|92|53|38~0_combout\,
	combout => \ULA|125|53|38~0_combout\);

-- Location: LCCOMB_X41_Y16_N30
\ULA|126|53|38~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|126|53|38~0_combout\ = (\ULA|126|50~combout\ & ((\BancoRegistradores|78|20|20|23|18~combout\) # ((\BancoRegistradores|78|20|20|23|6~1_combout\) # (\ULA|125|53|38~0_combout\)))) # (!\ULA|126|50~combout\ & (\ULA|125|53|38~0_combout\ & 
-- ((\BancoRegistradores|78|20|20|23|18~combout\) # (\BancoRegistradores|78|20|20|23|6~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|20|20|23|18~combout\,
	datab => \ULA|126|50~combout\,
	datac => \BancoRegistradores|78|20|20|23|6~1_combout\,
	datad => \ULA|125|53|38~0_combout\,
	combout => \ULA|126|53|38~0_combout\);

-- Location: LCCOMB_X40_Y16_N10
\ULA|127|53|38~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|127|53|38~0_combout\ = (\ULA|127|50~combout\ & ((\BancoRegistradores|78|20|20|24|6~1_combout\) # ((\BancoRegistradores|78|20|20|24|18~combout\) # (\ULA|126|53|38~0_combout\)))) # (!\ULA|127|50~combout\ & (\ULA|126|53|38~0_combout\ & 
-- ((\BancoRegistradores|78|20|20|24|6~1_combout\) # (\BancoRegistradores|78|20|20|24|18~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|20|20|24|6~1_combout\,
	datab => \BancoRegistradores|78|20|20|24|18~combout\,
	datac => \ULA|127|50~combout\,
	datad => \ULA|126|53|38~0_combout\,
	combout => \ULA|127|53|38~0_combout\);

-- Location: LCCOMB_X40_Y16_N28
\ULA|128|53|38~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|128|53|38~0_combout\ = (\ULA|128|50~combout\ & ((\BancoRegistradores|78|20|20|25|6~1_combout\) # ((\BancoRegistradores|78|20|20|25|18~combout\) # (\ULA|127|53|38~0_combout\)))) # (!\ULA|128|50~combout\ & (\ULA|127|53|38~0_combout\ & 
-- ((\BancoRegistradores|78|20|20|25|6~1_combout\) # (\BancoRegistradores|78|20|20|25|18~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|20|20|25|6~1_combout\,
	datab => \BancoRegistradores|78|20|20|25|18~combout\,
	datac => \ULA|128|50~combout\,
	datad => \ULA|127|53|38~0_combout\,
	combout => \ULA|128|53|38~0_combout\);

-- Location: LCCOMB_X40_Y16_N30
\ULA|129|48|21|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|129|48|21|5~0_combout\ = (\ULA|140|48|21|5~0_combout\ & (\ULA|129|50~combout\ $ (\BancoRegistradores|78|20|20|29|5~2_combout\ $ (\ULA|128|53|38~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|129|50~combout\,
	datab => \BancoRegistradores|78|20|20|29|5~2_combout\,
	datac => \ULA|140|48|21|5~0_combout\,
	datad => \ULA|128|53|38~0_combout\,
	combout => \ULA|129|48|21|5~0_combout\);

-- Location: LCCOMB_X36_Y16_N28
\ULA|129|48|21|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|129|48|21|5~1_combout\ = (\ULA|129|48|21|5~0_combout\) # ((\ULA|129|48|20|5~0_combout\ & \135|75~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ULA|129|48|20|5~0_combout\,
	datac => \135|75~combout\,
	datad => \ULA|129|48|21|5~0_combout\,
	combout => \ULA|129|48|21|5~1_combout\);

-- Location: LCCOMB_X35_Y16_N24
\33|20|29|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \33|20|29|5~0_combout\ = (\inst2|61~combout\ & (\DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(20))) # (!\inst2|61~combout\ & ((\ULA|129|48|21|5~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|61~combout\,
	datac => \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(20),
	datad => \ULA|129|48|21|5~1_combout\,
	combout => \33|20|29|5~0_combout\);

-- Location: LCFF_X24_Y16_N7
\BancoRegistradores|t7|20\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|29|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|130~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t7|20~regout\);

-- Location: LCFF_X38_Y22_N29
\BancoRegistradores|t4|20\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|29|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|134~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t4|20~regout\);

-- Location: LCFF_X24_Y16_N5
\BancoRegistradores|t5|20\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|29|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|132~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t5|20~regout\);

-- Location: LCCOMB_X38_Y22_N28
\BancoRegistradores|115|20|20|29|5~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|29|5~17_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|t5|20~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\BancoRegistradores|t4|20~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \BancoRegistradores|t4|20~regout\,
	datad => \BancoRegistradores|t5|20~regout\,
	combout => \BancoRegistradores|115|20|20|29|5~17_combout\);

-- Location: LCCOMB_X38_Y22_N18
\BancoRegistradores|115|20|20|29|5~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|29|5~18_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|115|20|20|29|5~17_combout\ & ((\BancoRegistradores|t7|20~regout\))) # 
-- (!\BancoRegistradores|115|20|20|29|5~17_combout\ & (\BancoRegistradores|t6|20~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\BancoRegistradores|115|20|20|29|5~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t6|20~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|t7|20~regout\,
	datad => \BancoRegistradores|115|20|20|29|5~17_combout\,
	combout => \BancoRegistradores|115|20|20|29|5~18_combout\);

-- Location: LCFF_X27_Y16_N21
\BancoRegistradores|gp|20\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|29|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|142~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|gp|20~regout\);

-- Location: LCFF_X27_Y21_N17
\BancoRegistradores|s4|20\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|29|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|149~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s4|20~regout\);

-- Location: LCFF_X27_Y17_N7
\BancoRegistradores|t8|20\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|29|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|145~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t8|20~regout\);

-- Location: LCFF_X27_Y21_N23
\BancoRegistradores|s0|20\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|29|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|153~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s0|20~regout\);

-- Location: LCCOMB_X27_Y21_N22
\BancoRegistradores|115|20|20|29|5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|29|5~6_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|t8|20~regout\) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\BancoRegistradores|s0|20~regout\ & !\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \BancoRegistradores|t8|20~regout\,
	datac => \BancoRegistradores|s0|20~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	combout => \BancoRegistradores|115|20|20|29|5~6_combout\);

-- Location: LCCOMB_X27_Y21_N16
\BancoRegistradores|115|20|20|29|5~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|29|5~7_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|115|20|20|29|5~6_combout\ & (\BancoRegistradores|gp|20~regout\)) # 
-- (!\BancoRegistradores|115|20|20|29|5~6_combout\ & ((\BancoRegistradores|s4|20~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\BancoRegistradores|115|20|20|29|5~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \BancoRegistradores|gp|20~regout\,
	datac => \BancoRegistradores|s4|20~regout\,
	datad => \BancoRegistradores|115|20|20|29|5~6_combout\,
	combout => \BancoRegistradores|115|20|20|29|5~7_combout\);

-- Location: LCCOMB_X30_Y14_N26
\BancoRegistradores|115|20|20|29|5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|29|5~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18)) # ((\BancoRegistradores|t9|20~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (\BancoRegistradores|s1|20~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datac => \BancoRegistradores|s1|20~regout\,
	datad => \BancoRegistradores|t9|20~regout\,
	combout => \BancoRegistradores|115|20|20|29|5~4_combout\);

-- Location: LCCOMB_X30_Y14_N6
\BancoRegistradores|115|20|20|29|5~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|29|5~5_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|115|20|20|29|5~4_combout\ & (\BancoRegistradores|sp|20~regout\)) # 
-- (!\BancoRegistradores|115|20|20|29|5~4_combout\ & ((\BancoRegistradores|s5|20~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\BancoRegistradores|115|20|20|29|5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \BancoRegistradores|sp|20~regout\,
	datac => \BancoRegistradores|s5|20~regout\,
	datad => \BancoRegistradores|115|20|20|29|5~4_combout\,
	combout => \BancoRegistradores|115|20|20|29|5~5_combout\);

-- Location: LCCOMB_X27_Y21_N24
\BancoRegistradores|115|20|20|29|5~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|29|5~8_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17)) # 
-- ((\BancoRegistradores|115|20|20|29|5~5_combout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & 
-- (\BancoRegistradores|115|20|20|29|5~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|115|20|20|29|5~7_combout\,
	datad => \BancoRegistradores|115|20|20|29|5~5_combout\,
	combout => \BancoRegistradores|115|20|20|29|5~8_combout\);

-- Location: LCFF_X35_Y16_N25
\BancoRegistradores|fp|20\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \33|20|29|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|138~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|fp|20~regout\);

-- Location: LCFF_X33_Y16_N21
\BancoRegistradores|s6|20\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|29|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|146~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s6|20~regout\);

-- Location: LCFF_X35_Y16_N19
\BancoRegistradores|s2|20\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|29|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|152~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s2|20~regout\);

-- Location: LCCOMB_X34_Y16_N20
\BancoRegistradores|115|20|20|29|5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|29|5~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (\BancoRegistradores|s6|20~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|s2|20~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datac => \BancoRegistradores|s6|20~regout\,
	datad => \BancoRegistradores|s2|20~regout\,
	combout => \BancoRegistradores|115|20|20|29|5~2_combout\);

-- Location: LCCOMB_X33_Y16_N18
\BancoRegistradores|115|20|20|29|5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|29|5~3_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|115|20|20|29|5~2_combout\ & ((\BancoRegistradores|fp|20~regout\))) # 
-- (!\BancoRegistradores|115|20|20|29|5~2_combout\ & (\BancoRegistradores|k0|20~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\BancoRegistradores|115|20|20|29|5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|k0|20~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|fp|20~regout\,
	datad => \BancoRegistradores|115|20|20|29|5~2_combout\,
	combout => \BancoRegistradores|115|20|20|29|5~3_combout\);

-- Location: LCCOMB_X27_Y21_N14
\BancoRegistradores|115|20|20|29|5~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|29|5~11_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|115|20|20|29|5~8_combout\ & (\BancoRegistradores|115|20|20|29|5~10_combout\)) # 
-- (!\BancoRegistradores|115|20|20|29|5~8_combout\ & ((\BancoRegistradores|115|20|20|29|5~3_combout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\BancoRegistradores|115|20|20|29|5~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|20|29|5~10_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|115|20|20|29|5~8_combout\,
	datad => \BancoRegistradores|115|20|20|29|5~3_combout\,
	combout => \BancoRegistradores|115|20|20|29|5~11_combout\);

-- Location: LCCOMB_X31_Y24_N8
\BancoRegistradores|v0|20~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|v0|20~feeder_combout\ = \33|20|29|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|20|29|5~0_combout\,
	combout => \BancoRegistradores|v0|20~feeder_combout\);

-- Location: LCFF_X31_Y24_N9
\BancoRegistradores|v0|20\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|v0|20~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|123~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|v0|20~regout\);

-- Location: LCCOMB_X31_Y23_N22
\BancoRegistradores|115|18|28|23|20|29|18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|18|28|23|20|29|18~combout\ = (\BancoRegistradores|at|20~regout\ & \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoRegistradores|at|20~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	combout => \BancoRegistradores|115|18|28|23|20|29|18~combout\);

-- Location: LCFF_X30_Y22_N5
\BancoRegistradores|a2|20\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|29|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|128~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a2|20~regout\);

-- Location: LCFF_X30_Y22_N31
\BancoRegistradores|a0|20\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|29|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|125~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a0|20~regout\);

-- Location: LCCOMB_X30_Y22_N12
\BancoRegistradores|115|20|20|29|5~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|29|5~12_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17)) # (\BancoRegistradores|a1|20~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\BancoRegistradores|a0|20~regout\ & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \BancoRegistradores|a0|20~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datad => \BancoRegistradores|a1|20~regout\,
	combout => \BancoRegistradores|115|20|20|29|5~12_combout\);

-- Location: LCCOMB_X30_Y22_N4
\BancoRegistradores|115|20|20|29|5~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|29|5~13_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|115|20|20|29|5~12_combout\ & (\BancoRegistradores|a3|20~regout\)) # 
-- (!\BancoRegistradores|115|20|20|29|5~12_combout\ & ((\BancoRegistradores|a2|20~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\BancoRegistradores|115|20|20|29|5~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \BancoRegistradores|a3|20~regout\,
	datac => \BancoRegistradores|a2|20~regout\,
	datad => \BancoRegistradores|115|20|20|29|5~12_combout\,
	combout => \BancoRegistradores|115|20|20|29|5~13_combout\);

-- Location: LCCOMB_X30_Y24_N18
\BancoRegistradores|115|20|20|29|5~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|29|5~14_combout\ = (\BancoRegistradores|115|20|18|26|5~2_combout\ & (\BancoRegistradores|115|20|18|26|5~3_combout\)) # (!\BancoRegistradores|115|20|18|26|5~2_combout\ & ((\BancoRegistradores|115|20|18|26|5~3_combout\ & 
-- ((\BancoRegistradores|115|20|20|29|5~13_combout\))) # (!\BancoRegistradores|115|20|18|26|5~3_combout\ & (\BancoRegistradores|115|18|28|23|20|29|18~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|18|26|5~2_combout\,
	datab => \BancoRegistradores|115|20|18|26|5~3_combout\,
	datac => \BancoRegistradores|115|18|28|23|20|29|18~combout\,
	datad => \BancoRegistradores|115|20|20|29|5~13_combout\,
	combout => \BancoRegistradores|115|20|20|29|5~14_combout\);

-- Location: LCCOMB_X30_Y24_N12
\BancoRegistradores|115|20|20|29|5~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|29|5~15_combout\ = (\BancoRegistradores|115|20|18|26|5~2_combout\ & ((\BancoRegistradores|115|20|20|29|5~14_combout\ & ((\BancoRegistradores|v1|20~regout\))) # (!\BancoRegistradores|115|20|20|29|5~14_combout\ & 
-- (\BancoRegistradores|v0|20~regout\)))) # (!\BancoRegistradores|115|20|18|26|5~2_combout\ & (((\BancoRegistradores|115|20|20|29|5~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|18|26|5~2_combout\,
	datab => \BancoRegistradores|v0|20~regout\,
	datac => \BancoRegistradores|v1|20~regout\,
	datad => \BancoRegistradores|115|20|20|29|5~14_combout\,
	combout => \BancoRegistradores|115|20|20|29|5~15_combout\);

-- Location: LCCOMB_X27_Y21_N12
\BancoRegistradores|115|20|20|29|5~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|29|5~16_combout\ = (\BancoRegistradores|115|20|18|26|5~1_combout\ & ((\BancoRegistradores|115|20|18|26|5~0_combout\) # ((\BancoRegistradores|115|20|20|29|5~11_combout\)))) # (!\BancoRegistradores|115|20|18|26|5~1_combout\ & 
-- (!\BancoRegistradores|115|20|18|26|5~0_combout\ & ((\BancoRegistradores|115|20|20|29|5~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|18|26|5~1_combout\,
	datab => \BancoRegistradores|115|20|18|26|5~0_combout\,
	datac => \BancoRegistradores|115|20|20|29|5~11_combout\,
	datad => \BancoRegistradores|115|20|20|29|5~15_combout\,
	combout => \BancoRegistradores|115|20|20|29|5~16_combout\);

-- Location: LCCOMB_X27_Y21_N18
\BancoRegistradores|115|20|20|29|5~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|29|5~19_combout\ = (\BancoRegistradores|115|20|18|26|5~0_combout\ & ((\BancoRegistradores|115|20|20|29|5~16_combout\ & ((\BancoRegistradores|115|20|20|29|5~18_combout\))) # (!\BancoRegistradores|115|20|20|29|5~16_combout\ & 
-- (\BancoRegistradores|115|20|20|29|5~1_combout\)))) # (!\BancoRegistradores|115|20|18|26|5~0_combout\ & (((\BancoRegistradores|115|20|20|29|5~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|20|29|5~1_combout\,
	datab => \BancoRegistradores|115|20|18|26|5~0_combout\,
	datac => \BancoRegistradores|115|20|20|29|5~18_combout\,
	datad => \BancoRegistradores|115|20|20|29|5~16_combout\,
	combout => \BancoRegistradores|115|20|20|29|5~19_combout\);

-- Location: LCCOMB_X27_Y24_N10
\23|149\ : cycloneii_lcell_comb
-- Equation(s):
-- \23|149~combout\ = LCELL(\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15),
	combout => \23|149~combout\);

-- Location: LCCOMB_X27_Y22_N30
\177|20|25|18\ : cycloneii_lcell_comb
-- Equation(s):
-- \177|20|25|18~combout\ = (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28) & (\23|149~combout\ & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30) & \inst2|108~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28),
	datab => \23|149~combout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30),
	datad => \inst2|108~2_combout\,
	combout => \177|20|25|18~combout\);

-- Location: LCCOMB_X38_Y19_N26
\BancoRegistradores|78|20|20|25|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|20|25|5~0_combout\ = (\BancoRegistradores|78|20|20|25|6~1_combout\) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25) & \BancoRegistradores|78|19|32|25|20|25|5~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|20|20|25|6~1_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25),
	datad => \BancoRegistradores|78|19|32|25|20|25|5~9_combout\,
	combout => \BancoRegistradores|78|20|20|25|5~0_combout\);

-- Location: LCCOMB_X27_Y22_N2
\177|20|25|6\ : cycloneii_lcell_comb
-- Equation(s):
-- \177|20|25|6~combout\ = (\BancoRegistradores|115|20|20|25|5~19_combout\ & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28)) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30)) # 
-- (!\inst2|108~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28),
	datab => \BancoRegistradores|115|20|20|25|5~19_combout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30),
	datad => \inst2|108~2_combout\,
	combout => \177|20|25|6~combout\);

-- Location: LCCOMB_X27_Y22_N24
\ULA|128|48|20|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|128|48|20|5~0_combout\ = (\135|77~0_combout\ & ((\177|20|25|18~combout\) # ((\BancoRegistradores|78|20|20|25|5~0_combout\) # (\177|20|25|6~combout\)))) # (!\135|77~0_combout\ & (\BancoRegistradores|78|20|20|25|5~0_combout\ & ((\177|20|25|18~combout\) 
-- # (\177|20|25|6~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \135|77~0_combout\,
	datab => \177|20|25|18~combout\,
	datac => \BancoRegistradores|78|20|20|25|5~0_combout\,
	datad => \177|20|25|6~combout\,
	combout => \ULA|128|48|20|5~0_combout\);

-- Location: LCCOMB_X40_Y16_N6
\ULA|128|48|21|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|128|48|21|5~0_combout\ = (\ULA|140|48|21|5~0_combout\ & (\BancoRegistradores|78|20|20|25|5~0_combout\ $ (\ULA|128|50~combout\ $ (\ULA|127|53|38~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|20|20|25|5~0_combout\,
	datab => \ULA|128|50~combout\,
	datac => \ULA|140|48|21|5~0_combout\,
	datad => \ULA|127|53|38~0_combout\,
	combout => \ULA|128|48|21|5~0_combout\);

-- Location: LCCOMB_X40_Y16_N0
\ULA|128|48|21|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|128|48|21|5~1_combout\ = (\ULA|128|48|21|5~0_combout\) # ((\ULA|128|48|20|5~0_combout\ & \135|75~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ULA|128|48|20|5~0_combout\,
	datac => \135|75~combout\,
	datad => \ULA|128|48|21|5~0_combout\,
	combout => \ULA|128|48|21|5~1_combout\);

-- Location: LCCOMB_X40_Y16_N4
\33|20|25|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \33|20|25|5~0_combout\ = (\inst2|61~combout\ & (\DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(19))) # (!\inst2|61~combout\ & ((\ULA|128|48|21|5~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(19),
	datac => \inst2|61~combout\,
	datad => \ULA|128|48|21|5~1_combout\,
	combout => \33|20|25|5~0_combout\);

-- Location: LCFF_X38_Y21_N9
\BancoRegistradores|t5|19\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|25|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|132~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t5|19~regout\);

-- Location: LCFF_X38_Y21_N7
\BancoRegistradores|t6|19\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|25|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|131~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t6|19~regout\);

-- Location: LCCOMB_X37_Y21_N24
\BancoRegistradores|115|20|20|25|5~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|25|5~17_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|t6|19~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\BancoRegistradores|t4|19~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t4|19~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \BancoRegistradores|t6|19~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	combout => \BancoRegistradores|115|20|20|25|5~17_combout\);

-- Location: LCCOMB_X38_Y21_N8
\BancoRegistradores|115|20|20|25|5~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|25|5~18_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|115|20|20|25|5~17_combout\ & (\BancoRegistradores|t7|19~regout\)) # 
-- (!\BancoRegistradores|115|20|20|25|5~17_combout\ & ((\BancoRegistradores|t5|19~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (((\BancoRegistradores|115|20|20|25|5~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t7|19~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \BancoRegistradores|t5|19~regout\,
	datad => \BancoRegistradores|115|20|20|25|5~17_combout\,
	combout => \BancoRegistradores|115|20|20|25|5~18_combout\);

-- Location: LCCOMB_X35_Y24_N22
\BancoRegistradores|t3|19~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|t3|19~feeder_combout\ = \33|20|25|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|20|25|5~0_combout\,
	combout => \BancoRegistradores|t3|19~feeder_combout\);

-- Location: LCFF_X35_Y24_N23
\BancoRegistradores|t3|19\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|t3|19~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|133~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t3|19~regout\);

-- Location: LCFF_X36_Y23_N3
\BancoRegistradores|t2|19\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|25|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|135~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t2|19~regout\);

-- Location: LCFF_X36_Y24_N29
\BancoRegistradores|t0|19\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|25|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|137~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t0|19~regout\);

-- Location: LCFF_X36_Y24_N19
\BancoRegistradores|t1|19\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|25|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|136~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t1|19~regout\);

-- Location: LCCOMB_X36_Y24_N28
\BancoRegistradores|115|20|20|25|5~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|25|5~10_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17)) # ((\BancoRegistradores|t1|19~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\BancoRegistradores|t0|19~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|t0|19~regout\,
	datad => \BancoRegistradores|t1|19~regout\,
	combout => \BancoRegistradores|115|20|20|25|5~10_combout\);

-- Location: LCCOMB_X35_Y24_N2
\BancoRegistradores|115|20|20|25|5~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|25|5~11_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|115|20|20|25|5~10_combout\ & (\BancoRegistradores|t3|19~regout\)) # 
-- (!\BancoRegistradores|115|20|20|25|5~10_combout\ & ((\BancoRegistradores|t2|19~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\BancoRegistradores|115|20|20|25|5~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \BancoRegistradores|t3|19~regout\,
	datac => \BancoRegistradores|t2|19~regout\,
	datad => \BancoRegistradores|115|20|20|25|5~10_combout\,
	combout => \BancoRegistradores|115|20|20|25|5~11_combout\);

-- Location: LCFF_X31_Y22_N29
\BancoRegistradores|v1|19\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|25|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|126~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|v1|19~regout\);

-- Location: LCFF_X31_Y22_N19
\BancoRegistradores|a3|19\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|25|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|129~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a3|19~regout\);

-- Location: LCFF_X32_Y23_N15
\BancoRegistradores|a1|19\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|25|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|124~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a1|19~regout\);

-- Location: LCFF_X32_Y23_N25
\BancoRegistradores|a0|19\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|25|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|125~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a0|19~regout\);

-- Location: LCCOMB_X35_Y21_N14
\BancoRegistradores|a2|19~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|a2|19~feeder_combout\ = \33|20|25|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|20|25|5~0_combout\,
	combout => \BancoRegistradores|a2|19~feeder_combout\);

-- Location: LCFF_X35_Y21_N15
\BancoRegistradores|a2|19\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|a2|19~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|128~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a2|19~regout\);

-- Location: LCCOMB_X32_Y23_N22
\BancoRegistradores|115|20|20|25|5~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|25|5~12_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|a2|19~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\BancoRegistradores|a0|19~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|a0|19~regout\,
	datad => \BancoRegistradores|a2|19~regout\,
	combout => \BancoRegistradores|115|20|20|25|5~12_combout\);

-- Location: LCCOMB_X32_Y23_N28
\BancoRegistradores|115|20|20|25|5~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|25|5~13_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|115|20|20|25|5~12_combout\ & (\BancoRegistradores|a3|19~regout\)) # 
-- (!\BancoRegistradores|115|20|20|25|5~12_combout\ & ((\BancoRegistradores|a1|19~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (((\BancoRegistradores|115|20|20|25|5~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \BancoRegistradores|a3|19~regout\,
	datac => \BancoRegistradores|a1|19~regout\,
	datad => \BancoRegistradores|115|20|20|25|5~12_combout\,
	combout => \BancoRegistradores|115|20|20|25|5~13_combout\);

-- Location: LCFF_X38_Y19_N27
\BancoRegistradores|v0|19\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|25|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|123~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|v0|19~regout\);

-- Location: LCFF_X38_Y19_N1
\BancoRegistradores|at|19\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|25|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|122~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|at|19~regout\);

-- Location: LCCOMB_X38_Y19_N10
\BancoRegistradores|115|18|28|23|20|25|18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|18|28|23|20|25|18~combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & \BancoRegistradores|at|19~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datad => \BancoRegistradores|at|19~regout\,
	combout => \BancoRegistradores|115|18|28|23|20|25|18~combout\);

-- Location: LCCOMB_X38_Y19_N12
\BancoRegistradores|115|20|20|25|5~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|25|5~14_combout\ = (\BancoRegistradores|115|20|18|26|5~3_combout\ & (((\BancoRegistradores|115|20|18|26|5~2_combout\)))) # (!\BancoRegistradores|115|20|18|26|5~3_combout\ & ((\BancoRegistradores|115|20|18|26|5~2_combout\ & 
-- (\BancoRegistradores|v0|19~regout\)) # (!\BancoRegistradores|115|20|18|26|5~2_combout\ & ((\BancoRegistradores|115|18|28|23|20|25|18~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|18|26|5~3_combout\,
	datab => \BancoRegistradores|v0|19~regout\,
	datac => \BancoRegistradores|115|20|18|26|5~2_combout\,
	datad => \BancoRegistradores|115|18|28|23|20|25|18~combout\,
	combout => \BancoRegistradores|115|20|20|25|5~14_combout\);

-- Location: LCCOMB_X28_Y23_N20
\BancoRegistradores|115|20|20|25|5~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|25|5~15_combout\ = (\BancoRegistradores|115|20|18|26|5~3_combout\ & ((\BancoRegistradores|115|20|20|25|5~14_combout\ & (\BancoRegistradores|v1|19~regout\)) # (!\BancoRegistradores|115|20|20|25|5~14_combout\ & 
-- ((\BancoRegistradores|115|20|20|25|5~13_combout\))))) # (!\BancoRegistradores|115|20|18|26|5~3_combout\ & (((\BancoRegistradores|115|20|20|25|5~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|18|26|5~3_combout\,
	datab => \BancoRegistradores|v1|19~regout\,
	datac => \BancoRegistradores|115|20|20|25|5~13_combout\,
	datad => \BancoRegistradores|115|20|20|25|5~14_combout\,
	combout => \BancoRegistradores|115|20|20|25|5~15_combout\);

-- Location: LCCOMB_X27_Y24_N24
\BancoRegistradores|115|20|20|25|5~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|25|5~16_combout\ = (\BancoRegistradores|115|20|18|26|5~0_combout\ & ((\BancoRegistradores|115|20|20|25|5~11_combout\) # ((\BancoRegistradores|115|20|18|26|5~1_combout\)))) # (!\BancoRegistradores|115|20|18|26|5~0_combout\ & 
-- (((!\BancoRegistradores|115|20|18|26|5~1_combout\ & \BancoRegistradores|115|20|20|25|5~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|18|26|5~0_combout\,
	datab => \BancoRegistradores|115|20|20|25|5~11_combout\,
	datac => \BancoRegistradores|115|20|18|26|5~1_combout\,
	datad => \BancoRegistradores|115|20|20|25|5~15_combout\,
	combout => \BancoRegistradores|115|20|20|25|5~16_combout\);

-- Location: LCCOMB_X33_Y13_N14
\BancoRegistradores|s3|19~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|s3|19~feeder_combout\ = \33|20|25|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|20|25|5~0_combout\,
	combout => \BancoRegistradores|s3|19~feeder_combout\);

-- Location: LCFF_X33_Y13_N15
\BancoRegistradores|s3|19\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|s3|19~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|150~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s3|19~regout\);

-- Location: LCFF_X32_Y13_N9
\BancoRegistradores|s7|19\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|25|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|147~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s7|19~regout\);

-- Location: LCCOMB_X33_Y13_N16
\BancoRegistradores|115|20|20|25|5~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|25|5~7_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19)) # ((\BancoRegistradores|s7|19~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\BancoRegistradores|s3|19~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|s3|19~regout\,
	datad => \BancoRegistradores|s7|19~regout\,
	combout => \BancoRegistradores|115|20|20|25|5~7_combout\);

-- Location: LCCOMB_X34_Y13_N20
\BancoRegistradores|115|20|20|25|5~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|25|5~8_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|115|20|20|25|5~7_combout\ & ((\BancoRegistradores|ra|19~regout\))) # 
-- (!\BancoRegistradores|115|20|20|25|5~7_combout\ & (\BancoRegistradores|k1|19~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\BancoRegistradores|115|20|20|25|5~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \BancoRegistradores|k1|19~regout\,
	datac => \BancoRegistradores|ra|19~regout\,
	datad => \BancoRegistradores|115|20|20|25|5~7_combout\,
	combout => \BancoRegistradores|115|20|20|25|5~8_combout\);

-- Location: LCCOMB_X27_Y24_N28
\BancoRegistradores|115|20|20|25|5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|25|5~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18)) # (\BancoRegistradores|t8|19~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\BancoRegistradores|s0|19~regout\ & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \BancoRegistradores|s0|19~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datad => \BancoRegistradores|t8|19~regout\,
	combout => \BancoRegistradores|115|20|20|25|5~4_combout\);

-- Location: LCCOMB_X27_Y24_N14
\BancoRegistradores|115|20|20|25|5~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|25|5~5_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|115|20|20|25|5~4_combout\ & (\BancoRegistradores|gp|19~regout\)) # 
-- (!\BancoRegistradores|115|20|20|25|5~4_combout\ & ((\BancoRegistradores|s4|19~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\BancoRegistradores|115|20|20|25|5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \BancoRegistradores|gp|19~regout\,
	datac => \BancoRegistradores|s4|19~regout\,
	datad => \BancoRegistradores|115|20|20|25|5~4_combout\,
	combout => \BancoRegistradores|115|20|20|25|5~5_combout\);

-- Location: LCFF_X34_Y18_N9
\BancoRegistradores|k0|19\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|25|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|144~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|k0|19~regout\);

-- Location: LCFF_X34_Y18_N23
\BancoRegistradores|fp|19\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|25|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|138~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|fp|19~regout\);

-- Location: LCCOMB_X35_Y16_N14
\BancoRegistradores|s2|19~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|s2|19~feeder_combout\ = \33|20|25|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|20|25|5~0_combout\,
	combout => \BancoRegistradores|s2|19~feeder_combout\);

-- Location: LCFF_X35_Y16_N15
\BancoRegistradores|s2|19\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|s2|19~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|152~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s2|19~regout\);

-- Location: LCFF_X37_Y16_N21
\BancoRegistradores|s6|19\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|25|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|146~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s6|19~regout\);

-- Location: LCCOMB_X35_Y16_N8
\BancoRegistradores|115|20|20|25|5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|25|5~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19)) # ((\BancoRegistradores|s6|19~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\BancoRegistradores|s2|19~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|s2|19~regout\,
	datad => \BancoRegistradores|s6|19~regout\,
	combout => \BancoRegistradores|115|20|20|25|5~2_combout\);

-- Location: LCCOMB_X34_Y18_N22
\BancoRegistradores|115|20|20|25|5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|25|5~3_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|115|20|20|25|5~2_combout\ & ((\BancoRegistradores|fp|19~regout\))) # 
-- (!\BancoRegistradores|115|20|20|25|5~2_combout\ & (\BancoRegistradores|k0|19~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\BancoRegistradores|115|20|20|25|5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \BancoRegistradores|k0|19~regout\,
	datac => \BancoRegistradores|fp|19~regout\,
	datad => \BancoRegistradores|115|20|20|25|5~2_combout\,
	combout => \BancoRegistradores|115|20|20|25|5~3_combout\);

-- Location: LCCOMB_X27_Y24_N0
\BancoRegistradores|115|20|20|25|5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|25|5~6_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16)) # 
-- ((\BancoRegistradores|115|20|20|25|5~3_combout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & 
-- (\BancoRegistradores|115|20|20|25|5~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \BancoRegistradores|115|20|20|25|5~5_combout\,
	datad => \BancoRegistradores|115|20|20|25|5~3_combout\,
	combout => \BancoRegistradores|115|20|20|25|5~6_combout\);

-- Location: LCCOMB_X27_Y24_N30
\BancoRegistradores|115|20|20|25|5~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|25|5~9_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|115|20|20|25|5~6_combout\ & ((\BancoRegistradores|115|20|20|25|5~8_combout\))) # 
-- (!\BancoRegistradores|115|20|20|25|5~6_combout\ & (\BancoRegistradores|115|20|20|25|5~1_combout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (((\BancoRegistradores|115|20|20|25|5~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|20|25|5~1_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \BancoRegistradores|115|20|20|25|5~8_combout\,
	datad => \BancoRegistradores|115|20|20|25|5~6_combout\,
	combout => \BancoRegistradores|115|20|20|25|5~9_combout\);

-- Location: LCCOMB_X27_Y24_N18
\BancoRegistradores|115|20|20|25|5~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|25|5~19_combout\ = (\BancoRegistradores|115|20|18|26|5~1_combout\ & ((\BancoRegistradores|115|20|20|25|5~16_combout\ & (\BancoRegistradores|115|20|20|25|5~18_combout\)) # (!\BancoRegistradores|115|20|20|25|5~16_combout\ & 
-- ((\BancoRegistradores|115|20|20|25|5~9_combout\))))) # (!\BancoRegistradores|115|20|18|26|5~1_combout\ & (((\BancoRegistradores|115|20|20|25|5~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|18|26|5~1_combout\,
	datab => \BancoRegistradores|115|20|20|25|5~18_combout\,
	datac => \BancoRegistradores|115|20|20|25|5~16_combout\,
	datad => \BancoRegistradores|115|20|20|25|5~9_combout\,
	combout => \BancoRegistradores|115|20|20|25|5~19_combout\);

-- Location: LCFF_X31_Y23_N31
\BancoRegistradores|at|18\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|24|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|122~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|at|18~regout\);

-- Location: LCCOMB_X31_Y23_N20
\BancoRegistradores|78|18|28|23|20|24|18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|28|23|20|24|18~combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & \BancoRegistradores|at|18~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datad => \BancoRegistradores|at|18~regout\,
	combout => \BancoRegistradores|78|18|28|23|20|24|18~combout\);

-- Location: LCFF_X31_Y23_N5
\BancoRegistradores|a1|18\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|24|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|124~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a1|18~regout\);

-- Location: LCFF_X31_Y21_N17
\BancoRegistradores|a3|18\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|24|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|129~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a3|18~regout\);

-- Location: LCCOMB_X25_Y21_N30
\BancoRegistradores|a2|18~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|a2|18~feeder_combout\ = \33|20|24|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|20|24|5~0_combout\,
	combout => \BancoRegistradores|a2|18~feeder_combout\);

-- Location: LCFF_X25_Y21_N31
\BancoRegistradores|a2|18\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|a2|18~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|128~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a2|18~regout\);

-- Location: LCCOMB_X31_Y21_N30
\BancoRegistradores|78|18|32|25|20|24|5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|20|24|5~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|a2|18~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\BancoRegistradores|a0|18~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|a0|18~regout\,
	datab => \BancoRegistradores|a2|18~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	combout => \BancoRegistradores|78|18|32|25|20|24|5~4_combout\);

-- Location: LCCOMB_X31_Y21_N16
\BancoRegistradores|78|18|32|25|20|24|5~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|20|24|5~5_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|78|18|32|25|20|24|5~4_combout\ & ((\BancoRegistradores|a3|18~regout\))) # 
-- (!\BancoRegistradores|78|18|32|25|20|24|5~4_combout\ & (\BancoRegistradores|a1|18~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (((\BancoRegistradores|78|18|32|25|20|24|5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \BancoRegistradores|a1|18~regout\,
	datac => \BancoRegistradores|a3|18~regout\,
	datad => \BancoRegistradores|78|18|32|25|20|24|5~4_combout\,
	combout => \BancoRegistradores|78|18|32|25|20|24|5~5_combout\);

-- Location: LCCOMB_X32_Y21_N8
\BancoRegistradores|78|18|32|25|20|24|5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|20|24|5~6_combout\ = (\BancoRegistradores|78|20|21|26|5~0_combout\ & (\BancoRegistradores|78|20|21|26|5~1_combout\)) # (!\BancoRegistradores|78|20|21|26|5~0_combout\ & ((\BancoRegistradores|78|20|21|26|5~1_combout\ & 
-- ((\BancoRegistradores|78|18|32|25|20|24|5~5_combout\))) # (!\BancoRegistradores|78|20|21|26|5~1_combout\ & (\BancoRegistradores|78|18|28|23|20|24|18~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|20|21|26|5~0_combout\,
	datab => \BancoRegistradores|78|20|21|26|5~1_combout\,
	datac => \BancoRegistradores|78|18|28|23|20|24|18~combout\,
	datad => \BancoRegistradores|78|18|32|25|20|24|5~5_combout\,
	combout => \BancoRegistradores|78|18|32|25|20|24|5~6_combout\);

-- Location: LCFF_X32_Y21_N31
\BancoRegistradores|v1|18\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|24|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|126~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|v1|18~regout\);

-- Location: LCCOMB_X32_Y21_N30
\BancoRegistradores|78|18|32|25|20|24|5~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|20|24|5~7_combout\ = (\BancoRegistradores|78|18|32|25|20|24|5~6_combout\ & (((\BancoRegistradores|v1|18~regout\) # (!\BancoRegistradores|78|20|21|26|5~0_combout\)))) # (!\BancoRegistradores|78|18|32|25|20|24|5~6_combout\ & 
-- (\BancoRegistradores|v0|18~regout\ & ((\BancoRegistradores|78|20|21|26|5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|v0|18~regout\,
	datab => \BancoRegistradores|78|18|32|25|20|24|5~6_combout\,
	datac => \BancoRegistradores|v1|18~regout\,
	datad => \BancoRegistradores|78|20|21|26|5~0_combout\,
	combout => \BancoRegistradores|78|18|32|25|20|24|5~7_combout\);

-- Location: LCFF_X38_Y21_N27
\BancoRegistradores|t6|18\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|24|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|131~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t6|18~regout\);

-- Location: LCFF_X37_Y21_N23
\BancoRegistradores|t4|18\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|24|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|134~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t4|18~regout\);

-- Location: LCCOMB_X38_Y21_N26
\BancoRegistradores|78|18|32|25|20|24|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|20|24|5~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\BancoRegistradores|t6|18~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|t4|18~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \BancoRegistradores|t6|18~regout\,
	datad => \BancoRegistradores|t4|18~regout\,
	combout => \BancoRegistradores|78|18|32|25|20|24|5~0_combout\);

-- Location: LCFF_X38_Y21_N13
\BancoRegistradores|t5|18\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|24|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|132~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t5|18~regout\);

-- Location: LCFF_X37_Y21_N1
\BancoRegistradores|t7|18\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|24|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|130~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t7|18~regout\);

-- Location: LCCOMB_X38_Y21_N12
\BancoRegistradores|78|18|32|25|20|24|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|20|24|5~1_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|78|18|32|25|20|24|5~0_combout\ & ((\BancoRegistradores|t7|18~regout\))) # 
-- (!\BancoRegistradores|78|18|32|25|20|24|5~0_combout\ & (\BancoRegistradores|t5|18~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\BancoRegistradores|78|18|32|25|20|24|5~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \BancoRegistradores|78|18|32|25|20|24|5~0_combout\,
	datac => \BancoRegistradores|t5|18~regout\,
	datad => \BancoRegistradores|t7|18~regout\,
	combout => \BancoRegistradores|78|18|32|25|20|24|5~1_combout\);

-- Location: LCFF_X29_Y17_N3
\BancoRegistradores|t0|18\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|24|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|137~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t0|18~regout\);

-- Location: LCCOMB_X33_Y21_N22
\BancoRegistradores|78|18|32|25|20|24|5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|20|24|5~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|t1|18~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\BancoRegistradores|t0|18~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datac => \BancoRegistradores|t0|18~regout\,
	datad => \BancoRegistradores|t1|18~regout\,
	combout => \BancoRegistradores|78|18|32|25|20|24|5~2_combout\);

-- Location: LCFF_X37_Y20_N19
\BancoRegistradores|t3|18\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|24|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|133~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t3|18~regout\);

-- Location: LCCOMB_X37_Y20_N18
\BancoRegistradores|78|18|32|25|20|24|5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|20|24|5~3_combout\ = (\BancoRegistradores|78|18|32|25|20|24|5~2_combout\ & (((\BancoRegistradores|t3|18~regout\) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\BancoRegistradores|78|18|32|25|20|24|5~2_combout\ & (\BancoRegistradores|t2|18~regout\ & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t2|18~regout\,
	datab => \BancoRegistradores|78|18|32|25|20|24|5~2_combout\,
	datac => \BancoRegistradores|t3|18~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	combout => \BancoRegistradores|78|18|32|25|20|24|5~3_combout\);

-- Location: LCCOMB_X38_Y20_N6
\BancoRegistradores|78|20|20|24|6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|20|24|6~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & 
-- (\BancoRegistradores|78|18|32|25|20|24|5~1_combout\)) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|78|18|32|25|20|24|5~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \BancoRegistradores|78|18|32|25|20|24|5~1_combout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datad => \BancoRegistradores|78|18|32|25|20|24|5~3_combout\,
	combout => \BancoRegistradores|78|20|20|24|6~0_combout\);

-- Location: LCCOMB_X40_Y16_N12
\BancoRegistradores|78|20|20|24|6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|20|24|6~1_combout\ = (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25) & ((\BancoRegistradores|78|20|20|24|6~0_combout\) # ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & 
-- \BancoRegistradores|78|18|32|25|20|24|5~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \BancoRegistradores|78|18|32|25|20|24|5~7_combout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25),
	datad => \BancoRegistradores|78|20|20|24|6~0_combout\,
	combout => \BancoRegistradores|78|20|20|24|6~1_combout\);

-- Location: LCCOMB_X40_Y16_N24
\BancoRegistradores|78|20|20|24|5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|20|24|5~2_combout\ = (\BancoRegistradores|78|20|20|24|6~1_combout\) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25) & \BancoRegistradores|78|19|32|25|20|24|5~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25),
	datab => \BancoRegistradores|78|19|32|25|20|24|5~9_combout\,
	datad => \BancoRegistradores|78|20|20|24|6~1_combout\,
	combout => \BancoRegistradores|78|20|20|24|5~2_combout\);

-- Location: LCCOMB_X40_Y18_N14
\177|20|24|6\ : cycloneii_lcell_comb
-- Equation(s):
-- \177|20|24|6~combout\ = (\BancoRegistradores|115|20|20|24|5~19_combout\ & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30)) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28)) # 
-- (!\inst2|108~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|20|24|5~19_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30),
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28),
	datad => \inst2|108~2_combout\,
	combout => \177|20|24|6~combout\);

-- Location: LCCOMB_X40_Y16_N20
\ULA|127|48|20|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|127|48|20|5~0_combout\ = (\135|77~0_combout\ & ((\177|20|24|18~combout\) # ((\BancoRegistradores|78|20|20|24|5~2_combout\) # (\177|20|24|6~combout\)))) # (!\135|77~0_combout\ & (\BancoRegistradores|78|20|20|24|5~2_combout\ & ((\177|20|24|18~combout\) 
-- # (\177|20|24|6~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \177|20|24|18~combout\,
	datab => \135|77~0_combout\,
	datac => \BancoRegistradores|78|20|20|24|5~2_combout\,
	datad => \177|20|24|6~combout\,
	combout => \ULA|127|48|20|5~0_combout\);

-- Location: LCCOMB_X41_Y16_N6
\ULA|127|48|21|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|127|48|21|5~0_combout\ = (\ULA|140|48|21|5~0_combout\ & (\ULA|127|50~combout\ $ (\BancoRegistradores|78|20|20|24|5~2_combout\ $ (\ULA|126|53|38~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|127|50~combout\,
	datab => \ULA|140|48|21|5~0_combout\,
	datac => \BancoRegistradores|78|20|20|24|5~2_combout\,
	datad => \ULA|126|53|38~0_combout\,
	combout => \ULA|127|48|21|5~0_combout\);

-- Location: LCCOMB_X36_Y16_N2
\ULA|127|48|21|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|127|48|21|5~1_combout\ = (\ULA|127|48|21|5~0_combout\) # ((\135|75~combout\ & \ULA|127|48|20|5~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \135|75~combout\,
	datac => \ULA|127|48|20|5~0_combout\,
	datad => \ULA|127|48|21|5~0_combout\,
	combout => \ULA|127|48|21|5~1_combout\);

-- Location: LCCOMB_X36_Y16_N24
\33|20|24|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \33|20|24|5~0_combout\ = (\inst2|61~combout\ & (\DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(18))) # (!\inst2|61~combout\ & ((\ULA|127|48|21|5~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|61~combout\,
	datac => \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(18),
	datad => \ULA|127|48|21|5~1_combout\,
	combout => \33|20|24|5~0_combout\);

-- Location: LCFF_X33_Y21_N13
\BancoRegistradores|t1|18\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|24|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|136~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t1|18~regout\);

-- Location: LCCOMB_X25_Y21_N24
\BancoRegistradores|115|20|20|24|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|24|5~1_combout\ = (\BancoRegistradores|115|20|20|24|5~0_combout\ & (((\BancoRegistradores|t3|18~regout\) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (!\BancoRegistradores|115|20|20|24|5~0_combout\ & (\BancoRegistradores|t1|18~regout\ & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|20|24|5~0_combout\,
	datab => \BancoRegistradores|t1|18~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datad => \BancoRegistradores|t3|18~regout\,
	combout => \BancoRegistradores|115|20|20|24|5~1_combout\);

-- Location: LCFF_X31_Y21_N13
\BancoRegistradores|a0|18\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|24|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|125~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a0|18~regout\);

-- Location: LCCOMB_X31_Y21_N12
\BancoRegistradores|115|20|20|24|5~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|24|5~12_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|a1|18~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\BancoRegistradores|a0|18~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \BancoRegistradores|a0|18~regout\,
	datad => \BancoRegistradores|a1|18~regout\,
	combout => \BancoRegistradores|115|20|20|24|5~12_combout\);

-- Location: LCCOMB_X25_Y21_N10
\BancoRegistradores|115|20|20|24|5~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|24|5~13_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|115|20|20|24|5~12_combout\ & ((\BancoRegistradores|a3|18~regout\))) # 
-- (!\BancoRegistradores|115|20|20|24|5~12_combout\ & (\BancoRegistradores|a2|18~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\BancoRegistradores|115|20|20|24|5~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \BancoRegistradores|a2|18~regout\,
	datac => \BancoRegistradores|a3|18~regout\,
	datad => \BancoRegistradores|115|20|20|24|5~12_combout\,
	combout => \BancoRegistradores|115|20|20|24|5~13_combout\);

-- Location: LCCOMB_X25_Y21_N8
\BancoRegistradores|115|20|20|24|5~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|24|5~14_combout\ = (\BancoRegistradores|115|20|18|26|5~2_combout\ & (((\BancoRegistradores|115|20|18|26|5~3_combout\)))) # (!\BancoRegistradores|115|20|18|26|5~2_combout\ & ((\BancoRegistradores|115|20|18|26|5~3_combout\ & 
-- ((\BancoRegistradores|115|20|20|24|5~13_combout\))) # (!\BancoRegistradores|115|20|18|26|5~3_combout\ & (\BancoRegistradores|115|18|28|23|20|24|18~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|18|28|23|20|24|18~combout\,
	datab => \BancoRegistradores|115|20|18|26|5~2_combout\,
	datac => \BancoRegistradores|115|20|18|26|5~3_combout\,
	datad => \BancoRegistradores|115|20|20|24|5~13_combout\,
	combout => \BancoRegistradores|115|20|20|24|5~14_combout\);

-- Location: LCCOMB_X25_Y21_N14
\BancoRegistradores|115|20|20|24|5~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|24|5~15_combout\ = (\BancoRegistradores|115|20|18|26|5~2_combout\ & ((\BancoRegistradores|115|20|20|24|5~14_combout\ & ((\BancoRegistradores|v1|18~regout\))) # (!\BancoRegistradores|115|20|20|24|5~14_combout\ & 
-- (\BancoRegistradores|v0|18~regout\)))) # (!\BancoRegistradores|115|20|18|26|5~2_combout\ & (((\BancoRegistradores|115|20|20|24|5~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|v0|18~regout\,
	datab => \BancoRegistradores|115|20|18|26|5~2_combout\,
	datac => \BancoRegistradores|115|20|20|24|5~14_combout\,
	datad => \BancoRegistradores|v1|18~regout\,
	combout => \BancoRegistradores|115|20|20|24|5~15_combout\);

-- Location: LCCOMB_X34_Y13_N24
\BancoRegistradores|ra|18~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|ra|18~feeder_combout\ = \33|20|24|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|20|24|5~0_combout\,
	combout => \BancoRegistradores|ra|18~feeder_combout\);

-- Location: LCFF_X34_Y13_N25
\BancoRegistradores|ra|18\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|ra|18~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|139~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|ra|18~regout\);

-- Location: LCCOMB_X34_Y14_N18
\BancoRegistradores|115|20|20|24|5~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|24|5~9_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (\BancoRegistradores|s7|18~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|s3|18~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|s7|18~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|s3|18~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	combout => \BancoRegistradores|115|20|20|24|5~9_combout\);

-- Location: LCCOMB_X34_Y13_N0
\BancoRegistradores|115|20|20|24|5~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|24|5~10_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|115|20|20|24|5~9_combout\ & ((\BancoRegistradores|ra|18~regout\))) # 
-- (!\BancoRegistradores|115|20|20|24|5~9_combout\ & (\BancoRegistradores|k1|18~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\BancoRegistradores|115|20|20|24|5~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|k1|18~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|ra|18~regout\,
	datad => \BancoRegistradores|115|20|20|24|5~9_combout\,
	combout => \BancoRegistradores|115|20|20|24|5~10_combout\);

-- Location: LCCOMB_X34_Y15_N12
\BancoRegistradores|115|20|20|24|5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|24|5~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|t9|18~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\BancoRegistradores|s1|18~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|s1|18~regout\,
	datad => \BancoRegistradores|t9|18~regout\,
	combout => \BancoRegistradores|115|20|20|24|5~4_combout\);

-- Location: LCCOMB_X34_Y15_N30
\BancoRegistradores|115|20|20|24|5~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|24|5~5_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|115|20|20|24|5~4_combout\ & (\BancoRegistradores|sp|18~regout\)) # 
-- (!\BancoRegistradores|115|20|20|24|5~4_combout\ & ((\BancoRegistradores|s5|18~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\BancoRegistradores|115|20|20|24|5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \BancoRegistradores|sp|18~regout\,
	datac => \BancoRegistradores|s5|18~regout\,
	datad => \BancoRegistradores|115|20|20|24|5~4_combout\,
	combout => \BancoRegistradores|115|20|20|24|5~5_combout\);

-- Location: LCCOMB_X31_Y16_N12
\BancoRegistradores|115|20|20|24|5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|24|5~6_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18)) # (\BancoRegistradores|t8|18~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\BancoRegistradores|s0|18~regout\ & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \BancoRegistradores|s0|18~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datad => \BancoRegistradores|t8|18~regout\,
	combout => \BancoRegistradores|115|20|20|24|5~6_combout\);

-- Location: LCCOMB_X31_Y16_N2
\BancoRegistradores|115|20|20|24|5~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|24|5~7_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|115|20|20|24|5~6_combout\ & (\BancoRegistradores|gp|18~regout\)) # 
-- (!\BancoRegistradores|115|20|20|24|5~6_combout\ & ((\BancoRegistradores|s4|18~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\BancoRegistradores|115|20|20|24|5~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \BancoRegistradores|gp|18~regout\,
	datac => \BancoRegistradores|s4|18~regout\,
	datad => \BancoRegistradores|115|20|20|24|5~6_combout\,
	combout => \BancoRegistradores|115|20|20|24|5~7_combout\);

-- Location: LCCOMB_X25_Y21_N22
\BancoRegistradores|115|20|20|24|5~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|24|5~8_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\BancoRegistradores|115|20|20|24|5~5_combout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|115|20|20|24|5~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \BancoRegistradores|115|20|20|24|5~5_combout\,
	datad => \BancoRegistradores|115|20|20|24|5~7_combout\,
	combout => \BancoRegistradores|115|20|20|24|5~8_combout\);

-- Location: LCCOMB_X25_Y21_N0
\BancoRegistradores|115|20|20|24|5~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|24|5~11_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|115|20|20|24|5~8_combout\ & ((\BancoRegistradores|115|20|20|24|5~10_combout\))) # 
-- (!\BancoRegistradores|115|20|20|24|5~8_combout\ & (\BancoRegistradores|115|20|20|24|5~3_combout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\BancoRegistradores|115|20|20|24|5~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|20|24|5~3_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|115|20|20|24|5~10_combout\,
	datad => \BancoRegistradores|115|20|20|24|5~8_combout\,
	combout => \BancoRegistradores|115|20|20|24|5~11_combout\);

-- Location: LCCOMB_X25_Y21_N28
\BancoRegistradores|115|20|20|24|5~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|24|5~16_combout\ = (\BancoRegistradores|115|20|18|26|5~1_combout\ & ((\BancoRegistradores|115|20|18|26|5~0_combout\) # ((\BancoRegistradores|115|20|20|24|5~11_combout\)))) # (!\BancoRegistradores|115|20|18|26|5~1_combout\ & 
-- (!\BancoRegistradores|115|20|18|26|5~0_combout\ & (\BancoRegistradores|115|20|20|24|5~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|18|26|5~1_combout\,
	datab => \BancoRegistradores|115|20|18|26|5~0_combout\,
	datac => \BancoRegistradores|115|20|20|24|5~15_combout\,
	datad => \BancoRegistradores|115|20|20|24|5~11_combout\,
	combout => \BancoRegistradores|115|20|20|24|5~16_combout\);

-- Location: LCCOMB_X25_Y21_N26
\BancoRegistradores|115|20|20|24|5~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|24|5~19_combout\ = (\BancoRegistradores|115|20|18|26|5~0_combout\ & ((\BancoRegistradores|115|20|20|24|5~16_combout\ & (\BancoRegistradores|115|20|20|24|5~18_combout\)) # (!\BancoRegistradores|115|20|20|24|5~16_combout\ & 
-- ((\BancoRegistradores|115|20|20|24|5~1_combout\))))) # (!\BancoRegistradores|115|20|18|26|5~0_combout\ & (((\BancoRegistradores|115|20|20|24|5~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|20|24|5~18_combout\,
	datab => \BancoRegistradores|115|20|18|26|5~0_combout\,
	datac => \BancoRegistradores|115|20|20|24|5~1_combout\,
	datad => \BancoRegistradores|115|20|20|24|5~16_combout\,
	combout => \BancoRegistradores|115|20|20|24|5~19_combout\);

-- Location: LCCOMB_X40_Y18_N8
\177|20|23|18\ : cycloneii_lcell_comb
-- Equation(s):
-- \177|20|23|18~combout\ = (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28) & (\23|147~combout\ & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30) & \inst2|108~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28),
	datab => \23|147~combout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30),
	datad => \inst2|108~2_combout\,
	combout => \177|20|23|18~combout\);

-- Location: LCCOMB_X41_Y18_N30
\177|20|23|6\ : cycloneii_lcell_comb
-- Equation(s):
-- \177|20|23|6~combout\ = (\BancoRegistradores|115|20|20|23|5~19_combout\ & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30)) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28)) # 
-- (!\inst2|108~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28),
	datac => \inst2|108~2_combout\,
	datad => \BancoRegistradores|115|20|20|23|5~19_combout\,
	combout => \177|20|23|6~combout\);

-- Location: LCCOMB_X40_Y18_N26
\ULA|126|48|20|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|126|48|20|5~0_combout\ = (\BancoRegistradores|78|20|20|23|5~0_combout\ & ((\135|77~0_combout\) # ((\177|20|23|18~combout\) # (\177|20|23|6~combout\)))) # (!\BancoRegistradores|78|20|20|23|5~0_combout\ & (\135|77~0_combout\ & ((\177|20|23|18~combout\) 
-- # (\177|20|23|6~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|20|20|23|5~0_combout\,
	datab => \135|77~0_combout\,
	datac => \177|20|23|18~combout\,
	datad => \177|20|23|6~combout\,
	combout => \ULA|126|48|20|5~0_combout\);

-- Location: LCCOMB_X41_Y16_N2
\BancoRegistradores|78|20|20|23|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|20|23|5~0_combout\ = (\BancoRegistradores|78|20|20|23|6~1_combout\) # ((\BancoRegistradores|78|19|32|25|20|23|5~9_combout\ & \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|19|32|25|20|23|5~9_combout\,
	datab => \BancoRegistradores|78|20|20|23|6~1_combout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25),
	combout => \BancoRegistradores|78|20|20|23|5~0_combout\);

-- Location: LCCOMB_X41_Y16_N4
\ULA|126|48|21|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|126|48|21|5~0_combout\ = (\ULA|140|48|21|5~0_combout\ & (\ULA|126|50~combout\ $ (\BancoRegistradores|78|20|20|23|5~0_combout\ $ (\ULA|125|53|38~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|140|48|21|5~0_combout\,
	datab => \ULA|126|50~combout\,
	datac => \BancoRegistradores|78|20|20|23|5~0_combout\,
	datad => \ULA|125|53|38~0_combout\,
	combout => \ULA|126|48|21|5~0_combout\);

-- Location: LCCOMB_X40_Y17_N20
\ULA|126|48|21|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|126|48|21|5~1_combout\ = (\ULA|126|48|21|5~0_combout\) # ((\135|75~combout\ & \ULA|126|48|20|5~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \135|75~combout\,
	datac => \ULA|126|48|20|5~0_combout\,
	datad => \ULA|126|48|21|5~0_combout\,
	combout => \ULA|126|48|21|5~1_combout\);

-- Location: LCCOMB_X35_Y21_N26
\33|20|23|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \33|20|23|5~0_combout\ = (\inst2|61~combout\ & (\DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(17))) # (!\inst2|61~combout\ & ((\ULA|126|48|21|5~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|61~combout\,
	datac => \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(17),
	datad => \ULA|126|48|21|5~1_combout\,
	combout => \33|20|23|5~0_combout\);

-- Location: LCFF_X37_Y21_N9
\BancoRegistradores|t7|17\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|23|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|130~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t7|17~regout\);

-- Location: LCCOMB_X37_Y21_N8
\BancoRegistradores|115|20|20|23|5~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|23|5~18_combout\ = (\BancoRegistradores|115|20|20|23|5~17_combout\ & (((\BancoRegistradores|t7|17~regout\)) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16)))) # 
-- (!\BancoRegistradores|115|20|20|23|5~17_combout\ & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|t5|17~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|20|23|5~17_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \BancoRegistradores|t7|17~regout\,
	datad => \BancoRegistradores|t5|17~regout\,
	combout => \BancoRegistradores|115|20|20|23|5~18_combout\);

-- Location: LCFF_X35_Y23_N25
\BancoRegistradores|t2|17\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|23|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|135~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t2|17~regout\);

-- Location: LCFF_X36_Y24_N21
\BancoRegistradores|t0|17\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|23|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|137~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t0|17~regout\);

-- Location: LCCOMB_X36_Y24_N20
\BancoRegistradores|115|20|20|23|5~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|23|5~10_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17)) # ((\BancoRegistradores|t1|17~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\BancoRegistradores|t0|17~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|t0|17~regout\,
	datad => \BancoRegistradores|t1|17~regout\,
	combout => \BancoRegistradores|115|20|20|23|5~10_combout\);

-- Location: LCCOMB_X35_Y23_N24
\BancoRegistradores|115|20|20|23|5~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|23|5~11_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|115|20|20|23|5~10_combout\ & (\BancoRegistradores|t3|17~regout\)) # 
-- (!\BancoRegistradores|115|20|20|23|5~10_combout\ & ((\BancoRegistradores|t2|17~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\BancoRegistradores|115|20|20|23|5~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \BancoRegistradores|t3|17~regout\,
	datac => \BancoRegistradores|t2|17~regout\,
	datad => \BancoRegistradores|115|20|20|23|5~10_combout\,
	combout => \BancoRegistradores|115|20|20|23|5~11_combout\);

-- Location: LCCOMB_X31_Y21_N10
\BancoRegistradores|115|20|20|23|5~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|23|5~12_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16)) # ((\BancoRegistradores|a2|17~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\BancoRegistradores|a0|17~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \BancoRegistradores|a0|17~regout\,
	datad => \BancoRegistradores|a2|17~regout\,
	combout => \BancoRegistradores|115|20|20|23|5~12_combout\);

-- Location: LCCOMB_X31_Y21_N24
\BancoRegistradores|115|20|20|23|5~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|23|5~13_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|115|20|20|23|5~12_combout\ & ((\BancoRegistradores|a3|17~regout\))) # 
-- (!\BancoRegistradores|115|20|20|23|5~12_combout\ & (\BancoRegistradores|a1|17~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (((\BancoRegistradores|115|20|20|23|5~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|a1|17~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \BancoRegistradores|a3|17~regout\,
	datad => \BancoRegistradores|115|20|20|23|5~12_combout\,
	combout => \BancoRegistradores|115|20|20|23|5~13_combout\);

-- Location: LCCOMB_X30_Y19_N12
\BancoRegistradores|115|20|20|23|5~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|23|5~15_combout\ = (\BancoRegistradores|115|20|20|23|5~14_combout\ & (((\BancoRegistradores|v1|17~regout\)) # (!\BancoRegistradores|115|20|18|26|5~3_combout\))) # (!\BancoRegistradores|115|20|20|23|5~14_combout\ & 
-- (\BancoRegistradores|115|20|18|26|5~3_combout\ & ((\BancoRegistradores|115|20|20|23|5~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|20|23|5~14_combout\,
	datab => \BancoRegistradores|115|20|18|26|5~3_combout\,
	datac => \BancoRegistradores|v1|17~regout\,
	datad => \BancoRegistradores|115|20|20|23|5~13_combout\,
	combout => \BancoRegistradores|115|20|20|23|5~15_combout\);

-- Location: LCCOMB_X30_Y21_N24
\BancoRegistradores|115|20|20|23|5~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|23|5~16_combout\ = (\BancoRegistradores|115|20|18|26|5~1_combout\ & (\BancoRegistradores|115|20|18|26|5~0_combout\)) # (!\BancoRegistradores|115|20|18|26|5~1_combout\ & ((\BancoRegistradores|115|20|18|26|5~0_combout\ & 
-- (\BancoRegistradores|115|20|20|23|5~11_combout\)) # (!\BancoRegistradores|115|20|18|26|5~0_combout\ & ((\BancoRegistradores|115|20|20|23|5~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|18|26|5~1_combout\,
	datab => \BancoRegistradores|115|20|18|26|5~0_combout\,
	datac => \BancoRegistradores|115|20|20|23|5~11_combout\,
	datad => \BancoRegistradores|115|20|20|23|5~15_combout\,
	combout => \BancoRegistradores|115|20|20|23|5~16_combout\);

-- Location: LCFF_X31_Y15_N15
\BancoRegistradores|sp|17\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|23|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|140~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|sp|17~regout\);

-- Location: LCFF_X32_Y15_N31
\BancoRegistradores|s5|17\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|23|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|148~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s5|17~regout\);

-- Location: LCCOMB_X31_Y15_N14
\BancoRegistradores|115|20|20|23|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|23|5~1_combout\ = (\BancoRegistradores|115|20|20|23|5~0_combout\ & (((\BancoRegistradores|sp|17~regout\)) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18)))) # 
-- (!\BancoRegistradores|115|20|20|23|5~0_combout\ & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|s5|17~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|20|23|5~0_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datac => \BancoRegistradores|sp|17~regout\,
	datad => \BancoRegistradores|s5|17~regout\,
	combout => \BancoRegistradores|115|20|20|23|5~1_combout\);

-- Location: LCFF_X31_Y16_N21
\BancoRegistradores|s0|17\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|23|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|153~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s0|17~regout\);

-- Location: LCFF_X38_Y16_N31
\BancoRegistradores|t8|17\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|23|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|145~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t8|17~regout\);

-- Location: LCCOMB_X31_Y16_N4
\BancoRegistradores|115|20|20|23|5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|23|5~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18)) # ((\BancoRegistradores|t8|17~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (\BancoRegistradores|s0|17~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datac => \BancoRegistradores|s0|17~regout\,
	datad => \BancoRegistradores|t8|17~regout\,
	combout => \BancoRegistradores|115|20|20|23|5~4_combout\);

-- Location: LCFF_X31_Y16_N27
\BancoRegistradores|gp|17\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|23|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|142~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|gp|17~regout\);

-- Location: LCFF_X38_Y16_N25
\BancoRegistradores|s4|17\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|23|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|149~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s4|17~regout\);

-- Location: LCCOMB_X31_Y16_N26
\BancoRegistradores|115|20|20|23|5~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|23|5~5_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|115|20|20|23|5~4_combout\ & (\BancoRegistradores|gp|17~regout\)) # 
-- (!\BancoRegistradores|115|20|20|23|5~4_combout\ & ((\BancoRegistradores|s4|17~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (\BancoRegistradores|115|20|20|23|5~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \BancoRegistradores|115|20|20|23|5~4_combout\,
	datac => \BancoRegistradores|gp|17~regout\,
	datad => \BancoRegistradores|s4|17~regout\,
	combout => \BancoRegistradores|115|20|20|23|5~5_combout\);

-- Location: LCFF_X34_Y18_N5
\BancoRegistradores|k0|17\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|23|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|144~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|k0|17~regout\);

-- Location: LCFF_X34_Y18_N15
\BancoRegistradores|fp|17\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|23|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|138~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|fp|17~regout\);

-- Location: LCCOMB_X33_Y22_N16
\BancoRegistradores|s2|17~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|s2|17~feeder_combout\ = \33|20|23|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|20|23|5~0_combout\,
	combout => \BancoRegistradores|s2|17~feeder_combout\);

-- Location: LCFF_X33_Y22_N17
\BancoRegistradores|s2|17\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|s2|17~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|152~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s2|17~regout\);

-- Location: LCCOMB_X33_Y16_N0
\BancoRegistradores|s6|17~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|s6|17~feeder_combout\ = \33|20|23|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|20|23|5~0_combout\,
	combout => \BancoRegistradores|s6|17~feeder_combout\);

-- Location: LCFF_X33_Y16_N1
\BancoRegistradores|s6|17\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|s6|17~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|146~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s6|17~regout\);

-- Location: LCCOMB_X33_Y22_N10
\BancoRegistradores|115|20|20|23|5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|23|5~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19)) # ((\BancoRegistradores|s6|17~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\BancoRegistradores|s2|17~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|s2|17~regout\,
	datad => \BancoRegistradores|s6|17~regout\,
	combout => \BancoRegistradores|115|20|20|23|5~2_combout\);

-- Location: LCCOMB_X34_Y18_N14
\BancoRegistradores|115|20|20|23|5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|23|5~3_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|115|20|20|23|5~2_combout\ & ((\BancoRegistradores|fp|17~regout\))) # 
-- (!\BancoRegistradores|115|20|20|23|5~2_combout\ & (\BancoRegistradores|k0|17~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\BancoRegistradores|115|20|20|23|5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \BancoRegistradores|k0|17~regout\,
	datac => \BancoRegistradores|fp|17~regout\,
	datad => \BancoRegistradores|115|20|20|23|5~2_combout\,
	combout => \BancoRegistradores|115|20|20|23|5~3_combout\);

-- Location: LCCOMB_X30_Y21_N12
\BancoRegistradores|115|20|20|23|5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|23|5~6_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16)) # 
-- ((\BancoRegistradores|115|20|20|23|5~3_combout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & 
-- (\BancoRegistradores|115|20|20|23|5~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \BancoRegistradores|115|20|20|23|5~5_combout\,
	datad => \BancoRegistradores|115|20|20|23|5~3_combout\,
	combout => \BancoRegistradores|115|20|20|23|5~6_combout\);

-- Location: LCCOMB_X30_Y21_N10
\BancoRegistradores|115|20|20|23|5~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|23|5~9_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|115|20|20|23|5~6_combout\ & (\BancoRegistradores|115|20|20|23|5~8_combout\)) # 
-- (!\BancoRegistradores|115|20|20|23|5~6_combout\ & ((\BancoRegistradores|115|20|20|23|5~1_combout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (((\BancoRegistradores|115|20|20|23|5~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|20|23|5~8_combout\,
	datab => \BancoRegistradores|115|20|20|23|5~1_combout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datad => \BancoRegistradores|115|20|20|23|5~6_combout\,
	combout => \BancoRegistradores|115|20|20|23|5~9_combout\);

-- Location: LCCOMB_X30_Y21_N22
\BancoRegistradores|115|20|20|23|5~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|23|5~19_combout\ = (\BancoRegistradores|115|20|18|26|5~1_combout\ & ((\BancoRegistradores|115|20|20|23|5~16_combout\ & (\BancoRegistradores|115|20|20|23|5~18_combout\)) # (!\BancoRegistradores|115|20|20|23|5~16_combout\ & 
-- ((\BancoRegistradores|115|20|20|23|5~9_combout\))))) # (!\BancoRegistradores|115|20|18|26|5~1_combout\ & (((\BancoRegistradores|115|20|20|23|5~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|18|26|5~1_combout\,
	datab => \BancoRegistradores|115|20|20|23|5~18_combout\,
	datac => \BancoRegistradores|115|20|20|23|5~16_combout\,
	datad => \BancoRegistradores|115|20|20|23|5~9_combout\,
	combout => \BancoRegistradores|115|20|20|23|5~19_combout\);

-- Location: LCCOMB_X35_Y15_N16
\33|20|20|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \33|20|20|5~0_combout\ = (\inst2|61~combout\ & ((\DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(16)))) # (!\inst2|61~combout\ & (\ULA|125|48|21|5~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ULA|125|48|21|5~1_combout\,
	datac => \inst2|61~combout\,
	datad => \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(16),
	combout => \33|20|20|5~0_combout\);

-- Location: LCFF_X33_Y24_N11
\BancoRegistradores|t3|16\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|20|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|133~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t3|16~regout\);

-- Location: LCFF_X33_Y24_N29
\BancoRegistradores|t2|16\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|20|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|135~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t2|16~regout\);

-- Location: LCFF_X34_Y24_N25
\BancoRegistradores|t0|16\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|20|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|137~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t0|16~regout\);

-- Location: LCCOMB_X33_Y24_N0
\BancoRegistradores|115|20|20|20|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|20|5~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\BancoRegistradores|t2|16~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|t0|16~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \BancoRegistradores|t2|16~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datad => \BancoRegistradores|t0|16~regout\,
	combout => \BancoRegistradores|115|20|20|20|5~0_combout\);

-- Location: LCFF_X34_Y24_N31
\BancoRegistradores|t1|16\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|20|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|136~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t1|16~regout\);

-- Location: LCCOMB_X32_Y24_N8
\BancoRegistradores|115|20|20|20|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|20|5~1_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|115|20|20|20|5~0_combout\ & (\BancoRegistradores|t3|16~regout\)) # 
-- (!\BancoRegistradores|115|20|20|20|5~0_combout\ & ((\BancoRegistradores|t1|16~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (((\BancoRegistradores|115|20|20|20|5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \BancoRegistradores|t3|16~regout\,
	datac => \BancoRegistradores|115|20|20|20|5~0_combout\,
	datad => \BancoRegistradores|t1|16~regout\,
	combout => \BancoRegistradores|115|20|20|20|5~1_combout\);

-- Location: LCFF_X37_Y21_N19
\BancoRegistradores|t4|16\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|20|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|134~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t4|16~regout\);

-- Location: LCCOMB_X37_Y21_N18
\BancoRegistradores|115|20|20|20|5~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|20|5~17_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|t5|16~regout\) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (((\BancoRegistradores|t4|16~regout\ & !\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t5|16~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \BancoRegistradores|t4|16~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	combout => \BancoRegistradores|115|20|20|20|5~17_combout\);

-- Location: LCFF_X37_Y21_N21
\BancoRegistradores|t7|16\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|20|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|130~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t7|16~regout\);

-- Location: LCCOMB_X37_Y21_N20
\BancoRegistradores|115|20|20|20|5~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|20|5~18_combout\ = (\BancoRegistradores|115|20|20|20|5~17_combout\ & (((\BancoRegistradores|t7|16~regout\) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\BancoRegistradores|115|20|20|20|5~17_combout\ & (\BancoRegistradores|t6|16~regout\ & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t6|16~regout\,
	datab => \BancoRegistradores|115|20|20|20|5~17_combout\,
	datac => \BancoRegistradores|t7|16~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	combout => \BancoRegistradores|115|20|20|20|5~18_combout\);

-- Location: LCCOMB_X32_Y24_N22
\BancoRegistradores|v0|16~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|v0|16~feeder_combout\ = \33|20|20|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|20|20|5~0_combout\,
	combout => \BancoRegistradores|v0|16~feeder_combout\);

-- Location: LCFF_X32_Y24_N23
\BancoRegistradores|v0|16\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|v0|16~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|123~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|v0|16~regout\);

-- Location: LCCOMB_X32_Y24_N24
\BancoRegistradores|v1|16~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|v1|16~feeder_combout\ = \33|20|20|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|20|20|5~0_combout\,
	combout => \BancoRegistradores|v1|16~feeder_combout\);

-- Location: LCFF_X32_Y24_N25
\BancoRegistradores|v1|16\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|v1|16~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|126~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|v1|16~regout\);

-- Location: LCFF_X35_Y24_N29
\BancoRegistradores|at|16\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|20|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|122~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|at|16~regout\);

-- Location: LCCOMB_X35_Y24_N30
\BancoRegistradores|115|18|28|23|20|20|18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|18|28|23|20|20|18~combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & \BancoRegistradores|at|16~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datad => \BancoRegistradores|at|16~regout\,
	combout => \BancoRegistradores|115|18|28|23|20|20|18~combout\);

-- Location: LCFF_X35_Y21_N25
\BancoRegistradores|a2|16\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|20|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|128~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a2|16~regout\);

-- Location: LCFF_X31_Y21_N5
\BancoRegistradores|a3|16\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|20|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|129~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a3|16~regout\);

-- Location: LCFF_X31_Y21_N7
\BancoRegistradores|a0|16\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|20|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|125~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a0|16~regout\);

-- Location: LCFF_X35_Y21_N23
\BancoRegistradores|a1|16\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|20|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|124~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a1|16~regout\);

-- Location: LCCOMB_X31_Y21_N6
\BancoRegistradores|115|20|20|20|5~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|20|5~12_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|a1|16~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\BancoRegistradores|a0|16~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \BancoRegistradores|a0|16~regout\,
	datad => \BancoRegistradores|a1|16~regout\,
	combout => \BancoRegistradores|115|20|20|20|5~12_combout\);

-- Location: LCCOMB_X31_Y21_N4
\BancoRegistradores|115|20|20|20|5~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|20|5~13_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|115|20|20|20|5~12_combout\ & ((\BancoRegistradores|a3|16~regout\))) # 
-- (!\BancoRegistradores|115|20|20|20|5~12_combout\ & (\BancoRegistradores|a2|16~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\BancoRegistradores|115|20|20|20|5~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \BancoRegistradores|a2|16~regout\,
	datac => \BancoRegistradores|a3|16~regout\,
	datad => \BancoRegistradores|115|20|20|20|5~12_combout\,
	combout => \BancoRegistradores|115|20|20|20|5~13_combout\);

-- Location: LCCOMB_X32_Y24_N6
\BancoRegistradores|115|20|20|20|5~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|20|5~14_combout\ = (\BancoRegistradores|115|20|18|26|5~3_combout\ & ((\BancoRegistradores|115|20|18|26|5~2_combout\) # ((\BancoRegistradores|115|20|20|20|5~13_combout\)))) # (!\BancoRegistradores|115|20|18|26|5~3_combout\ & 
-- (!\BancoRegistradores|115|20|18|26|5~2_combout\ & (\BancoRegistradores|115|18|28|23|20|20|18~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|18|26|5~3_combout\,
	datab => \BancoRegistradores|115|20|18|26|5~2_combout\,
	datac => \BancoRegistradores|115|18|28|23|20|20|18~combout\,
	datad => \BancoRegistradores|115|20|20|20|5~13_combout\,
	combout => \BancoRegistradores|115|20|20|20|5~14_combout\);

-- Location: LCCOMB_X32_Y24_N0
\BancoRegistradores|115|20|20|20|5~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|20|5~15_combout\ = (\BancoRegistradores|115|20|18|26|5~2_combout\ & ((\BancoRegistradores|115|20|20|20|5~14_combout\ & ((\BancoRegistradores|v1|16~regout\))) # (!\BancoRegistradores|115|20|20|20|5~14_combout\ & 
-- (\BancoRegistradores|v0|16~regout\)))) # (!\BancoRegistradores|115|20|18|26|5~2_combout\ & (((\BancoRegistradores|115|20|20|20|5~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|18|26|5~2_combout\,
	datab => \BancoRegistradores|v0|16~regout\,
	datac => \BancoRegistradores|v1|16~regout\,
	datad => \BancoRegistradores|115|20|20|20|5~14_combout\,
	combout => \BancoRegistradores|115|20|20|20|5~15_combout\);

-- Location: LCFF_X33_Y14_N5
\BancoRegistradores|k1|16\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|20|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|141~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|k1|16~regout\);

-- Location: LCFF_X33_Y14_N23
\BancoRegistradores|ra|16\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|20|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|139~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|ra|16~regout\);

-- Location: LCFF_X34_Y14_N3
\BancoRegistradores|s3|16\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|20|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|150~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s3|16~regout\);

-- Location: LCFF_X34_Y14_N13
\BancoRegistradores|s7|16\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|20|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|147~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s7|16~regout\);

-- Location: LCCOMB_X34_Y14_N2
\BancoRegistradores|115|20|20|20|5~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|20|5~9_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19)) # ((\BancoRegistradores|s7|16~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\BancoRegistradores|s3|16~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|s3|16~regout\,
	datad => \BancoRegistradores|s7|16~regout\,
	combout => \BancoRegistradores|115|20|20|20|5~9_combout\);

-- Location: LCCOMB_X33_Y14_N22
\BancoRegistradores|115|20|20|20|5~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|20|5~10_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|115|20|20|20|5~9_combout\ & ((\BancoRegistradores|ra|16~regout\))) # 
-- (!\BancoRegistradores|115|20|20|20|5~9_combout\ & (\BancoRegistradores|k1|16~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\BancoRegistradores|115|20|20|20|5~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \BancoRegistradores|k1|16~regout\,
	datac => \BancoRegistradores|ra|16~regout\,
	datad => \BancoRegistradores|115|20|20|20|5~9_combout\,
	combout => \BancoRegistradores|115|20|20|20|5~10_combout\);

-- Location: LCFF_X34_Y18_N31
\BancoRegistradores|fp|16\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|20|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|138~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|fp|16~regout\);

-- Location: LCFF_X35_Y22_N21
\BancoRegistradores|s2|16\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|20|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|152~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s2|16~regout\);

-- Location: LCCOMB_X34_Y22_N0
\BancoRegistradores|s6|16~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|s6|16~feeder_combout\ = \33|20|20|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|20|20|5~0_combout\,
	combout => \BancoRegistradores|s6|16~feeder_combout\);

-- Location: LCFF_X34_Y22_N1
\BancoRegistradores|s6|16\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|s6|16~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|146~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s6|16~regout\);

-- Location: LCCOMB_X35_Y22_N18
\BancoRegistradores|115|20|20|20|5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|20|5~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19)) # ((\BancoRegistradores|s6|16~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\BancoRegistradores|s2|16~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|s2|16~regout\,
	datad => \BancoRegistradores|s6|16~regout\,
	combout => \BancoRegistradores|115|20|20|20|5~2_combout\);

-- Location: LCCOMB_X34_Y18_N30
\BancoRegistradores|115|20|20|20|5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|20|5~3_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|115|20|20|20|5~2_combout\ & ((\BancoRegistradores|fp|16~regout\))) # 
-- (!\BancoRegistradores|115|20|20|20|5~2_combout\ & (\BancoRegistradores|k0|16~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\BancoRegistradores|115|20|20|20|5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|k0|16~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|fp|16~regout\,
	datad => \BancoRegistradores|115|20|20|20|5~2_combout\,
	combout => \BancoRegistradores|115|20|20|20|5~3_combout\);

-- Location: LCCOMB_X34_Y16_N30
\BancoRegistradores|115|20|20|20|5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|20|5~6_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18)) # ((\BancoRegistradores|t8|16~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (\BancoRegistradores|s0|16~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datac => \BancoRegistradores|s0|16~regout\,
	datad => \BancoRegistradores|t8|16~regout\,
	combout => \BancoRegistradores|115|20|20|20|5~6_combout\);

-- Location: LCCOMB_X34_Y16_N0
\BancoRegistradores|115|20|20|20|5~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|20|5~7_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|115|20|20|20|5~6_combout\ & ((\BancoRegistradores|gp|16~regout\))) # 
-- (!\BancoRegistradores|115|20|20|20|5~6_combout\ & (\BancoRegistradores|s4|16~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\BancoRegistradores|115|20|20|20|5~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \BancoRegistradores|s4|16~regout\,
	datac => \BancoRegistradores|gp|16~regout\,
	datad => \BancoRegistradores|115|20|20|20|5~6_combout\,
	combout => \BancoRegistradores|115|20|20|20|5~7_combout\);

-- Location: LCFF_X35_Y15_N1
\BancoRegistradores|s5|16\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|20|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|148~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s5|16~regout\);

-- Location: LCFF_X38_Y15_N29
\BancoRegistradores|s1|16\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|20|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|151~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s1|16~regout\);

-- Location: LCCOMB_X38_Y15_N2
\BancoRegistradores|115|20|20|20|5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|20|5~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18)) # (\BancoRegistradores|t9|16~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\BancoRegistradores|s1|16~regout\ & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \BancoRegistradores|s1|16~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datad => \BancoRegistradores|t9|16~regout\,
	combout => \BancoRegistradores|115|20|20|20|5~4_combout\);

-- Location: LCCOMB_X38_Y15_N12
\BancoRegistradores|115|20|20|20|5~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|20|5~5_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|115|20|20|20|5~4_combout\ & (\BancoRegistradores|sp|16~regout\)) # 
-- (!\BancoRegistradores|115|20|20|20|5~4_combout\ & ((\BancoRegistradores|s5|16~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\BancoRegistradores|115|20|20|20|5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \BancoRegistradores|sp|16~regout\,
	datac => \BancoRegistradores|s5|16~regout\,
	datad => \BancoRegistradores|115|20|20|20|5~4_combout\,
	combout => \BancoRegistradores|115|20|20|20|5~5_combout\);

-- Location: LCCOMB_X31_Y21_N2
\BancoRegistradores|115|20|20|20|5~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|20|5~8_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|115|20|20|20|5~5_combout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\BancoRegistradores|115|20|20|20|5~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \BancoRegistradores|115|20|20|20|5~7_combout\,
	datad => \BancoRegistradores|115|20|20|20|5~5_combout\,
	combout => \BancoRegistradores|115|20|20|20|5~8_combout\);

-- Location: LCCOMB_X31_Y21_N28
\BancoRegistradores|115|20|20|20|5~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|20|5~11_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|115|20|20|20|5~8_combout\ & (\BancoRegistradores|115|20|20|20|5~10_combout\)) # 
-- (!\BancoRegistradores|115|20|20|20|5~8_combout\ & ((\BancoRegistradores|115|20|20|20|5~3_combout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\BancoRegistradores|115|20|20|20|5~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \BancoRegistradores|115|20|20|20|5~10_combout\,
	datac => \BancoRegistradores|115|20|20|20|5~3_combout\,
	datad => \BancoRegistradores|115|20|20|20|5~8_combout\,
	combout => \BancoRegistradores|115|20|20|20|5~11_combout\);

-- Location: LCCOMB_X31_Y21_N26
\BancoRegistradores|115|20|20|20|5~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|20|5~16_combout\ = (\BancoRegistradores|115|20|18|26|5~0_combout\ & (\BancoRegistradores|115|20|18|26|5~1_combout\)) # (!\BancoRegistradores|115|20|18|26|5~0_combout\ & ((\BancoRegistradores|115|20|18|26|5~1_combout\ & 
-- ((\BancoRegistradores|115|20|20|20|5~11_combout\))) # (!\BancoRegistradores|115|20|18|26|5~1_combout\ & (\BancoRegistradores|115|20|20|20|5~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|18|26|5~0_combout\,
	datab => \BancoRegistradores|115|20|18|26|5~1_combout\,
	datac => \BancoRegistradores|115|20|20|20|5~15_combout\,
	datad => \BancoRegistradores|115|20|20|20|5~11_combout\,
	combout => \BancoRegistradores|115|20|20|20|5~16_combout\);

-- Location: LCCOMB_X31_Y21_N20
\BancoRegistradores|115|20|20|20|5~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|20|20|5~19_combout\ = (\BancoRegistradores|115|20|18|26|5~0_combout\ & ((\BancoRegistradores|115|20|20|20|5~16_combout\ & ((\BancoRegistradores|115|20|20|20|5~18_combout\))) # (!\BancoRegistradores|115|20|20|20|5~16_combout\ & 
-- (\BancoRegistradores|115|20|20|20|5~1_combout\)))) # (!\BancoRegistradores|115|20|18|26|5~0_combout\ & (((\BancoRegistradores|115|20|20|20|5~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|18|26|5~0_combout\,
	datab => \BancoRegistradores|115|20|20|20|5~1_combout\,
	datac => \BancoRegistradores|115|20|20|20|5~18_combout\,
	datad => \BancoRegistradores|115|20|20|20|5~16_combout\,
	combout => \BancoRegistradores|115|20|20|20|5~19_combout\);

-- Location: LCCOMB_X33_Y21_N14
\177|19|27|6\ : cycloneii_lcell_comb
-- Equation(s):
-- \177|19|27|6~combout\ = (\BancoRegistradores|115|20|19|27|5~19_combout\ & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30)) # (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28))) # 
-- (!\inst2|108~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|108~2_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30),
	datac => \BancoRegistradores|115|20|19|27|5~19_combout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28),
	combout => \177|19|27|6~combout\);

-- Location: LCCOMB_X33_Y21_N6
\177|19|27|18\ : cycloneii_lcell_comb
-- Equation(s):
-- \177|19|27|18~combout\ = (\inst2|108~2_combout\ & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30) & (\23|165~combout\ & !\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|108~2_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30),
	datac => \23|165~combout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28),
	combout => \177|19|27|18~combout\);

-- Location: LCCOMB_X33_Y21_N20
\ULA|93|48|20|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|93|48|20|5~0_combout\ = (\BancoRegistradores|78|20|19|27|5~2_combout\ & ((\135|77~0_combout\) # ((\177|19|27|6~combout\) # (\177|19|27|18~combout\)))) # (!\BancoRegistradores|78|20|19|27|5~2_combout\ & (\135|77~0_combout\ & ((\177|19|27|6~combout\) # 
-- (\177|19|27|18~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|20|19|27|5~2_combout\,
	datab => \135|77~0_combout\,
	datac => \177|19|27|6~combout\,
	datad => \177|19|27|18~combout\,
	combout => \ULA|93|48|20|5~0_combout\);

-- Location: LCFF_X35_Y22_N9
\BancoRegistradores|k0|14\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|27|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|144~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|k0|14~regout\);

-- Location: LCFF_X34_Y22_N13
\BancoRegistradores|fp|14\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|27|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|138~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|fp|14~regout\);

-- Location: LCCOMB_X35_Y22_N22
\BancoRegistradores|s2|14~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|s2|14~feeder_combout\ = \33|19|27|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|19|27|5~0_combout\,
	combout => \BancoRegistradores|s2|14~feeder_combout\);

-- Location: LCFF_X35_Y22_N23
\BancoRegistradores|s2|14\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|s2|14~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|152~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s2|14~regout\);

-- Location: LCFF_X34_Y22_N27
\BancoRegistradores|s6|14\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|27|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|146~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s6|14~regout\);

-- Location: LCCOMB_X34_Y22_N26
\BancoRegistradores|78|19|32|25|19|27|5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|19|27|5~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|s6|14~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\BancoRegistradores|s2|14~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \BancoRegistradores|s2|14~regout\,
	datac => \BancoRegistradores|s6|14~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	combout => \BancoRegistradores|78|19|32|25|19|27|5~2_combout\);

-- Location: LCCOMB_X34_Y22_N12
\BancoRegistradores|78|19|32|25|19|27|5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|19|27|5~3_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|78|19|32|25|19|27|5~2_combout\ & ((\BancoRegistradores|fp|14~regout\))) # 
-- (!\BancoRegistradores|78|19|32|25|19|27|5~2_combout\ & (\BancoRegistradores|k0|14~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((\BancoRegistradores|78|19|32|25|19|27|5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \BancoRegistradores|k0|14~regout\,
	datac => \BancoRegistradores|fp|14~regout\,
	datad => \BancoRegistradores|78|19|32|25|19|27|5~2_combout\,
	combout => \BancoRegistradores|78|19|32|25|19|27|5~3_combout\);

-- Location: LCCOMB_X34_Y22_N14
\BancoRegistradores|78|19|32|25|19|27|5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|19|27|5~6_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|78|19|32|25|19|27|5~3_combout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\BancoRegistradores|78|19|32|25|19|27|5~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|19|32|25|19|27|5~5_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datad => \BancoRegistradores|78|19|32|25|19|27|5~3_combout\,
	combout => \BancoRegistradores|78|19|32|25|19|27|5~6_combout\);

-- Location: LCFF_X32_Y16_N3
\BancoRegistradores|sp|14\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|27|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|140~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|sp|14~regout\);

-- Location: LCCOMB_X32_Y16_N20
\BancoRegistradores|s1|14~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|s1|14~feeder_combout\ = \33|19|27|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|19|27|5~0_combout\,
	combout => \BancoRegistradores|s1|14~feeder_combout\);

-- Location: LCFF_X32_Y16_N21
\BancoRegistradores|s1|14\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|s1|14~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|151~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s1|14~regout\);

-- Location: LCFF_X37_Y16_N11
\BancoRegistradores|t9|14\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|27|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|143~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t9|14~regout\);

-- Location: LCCOMB_X36_Y16_N20
\BancoRegistradores|78|19|32|25|19|27|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|19|27|5~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((\BancoRegistradores|t9|14~regout\) # (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (\BancoRegistradores|s1|14~regout\ & ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \BancoRegistradores|s1|14~regout\,
	datac => \BancoRegistradores|t9|14~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	combout => \BancoRegistradores|78|19|32|25|19|27|5~0_combout\);

-- Location: LCCOMB_X36_Y16_N6
\BancoRegistradores|78|19|32|25|19|27|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|19|27|5~1_combout\ = (\BancoRegistradores|78|19|32|25|19|27|5~0_combout\ & (((\BancoRegistradores|sp|14~regout\) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\BancoRegistradores|78|19|32|25|19|27|5~0_combout\ & (\BancoRegistradores|s5|14~regout\ & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|s5|14~regout\,
	datab => \BancoRegistradores|sp|14~regout\,
	datac => \BancoRegistradores|78|19|32|25|19|27|5~0_combout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	combout => \BancoRegistradores|78|19|32|25|19|27|5~1_combout\);

-- Location: LCCOMB_X34_Y22_N28
\BancoRegistradores|78|19|32|25|19|27|5~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|19|27|5~9_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|78|19|32|25|19|27|5~6_combout\ & (\BancoRegistradores|78|19|32|25|19|27|5~8_combout\)) # 
-- (!\BancoRegistradores|78|19|32|25|19|27|5~6_combout\ & ((\BancoRegistradores|78|19|32|25|19|27|5~1_combout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (((\BancoRegistradores|78|19|32|25|19|27|5~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|19|32|25|19|27|5~8_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datac => \BancoRegistradores|78|19|32|25|19|27|5~6_combout\,
	datad => \BancoRegistradores|78|19|32|25|19|27|5~1_combout\,
	combout => \BancoRegistradores|78|19|32|25|19|27|5~9_combout\);

-- Location: LCCOMB_X33_Y19_N8
\BancoRegistradores|78|20|19|27|5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|19|27|5~2_combout\ = (\BancoRegistradores|78|20|19|27|6~1_combout\) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25) & \BancoRegistradores|78|19|32|25|19|27|5~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25),
	datab => \BancoRegistradores|78|20|19|27|6~1_combout\,
	datad => \BancoRegistradores|78|19|32|25|19|27|5~9_combout\,
	combout => \BancoRegistradores|78|20|19|27|5~2_combout\);

-- Location: LCCOMB_X33_Y19_N10
\ULA|93|48|21|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|93|48|21|5~0_combout\ = (\ULA|140|48|21|5~0_combout\ & (\ULA|93|50~combout\ $ (\BancoRegistradores|78|20|19|27|5~2_combout\ $ (\ULA|94|53|38~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|140|48|21|5~0_combout\,
	datab => \ULA|93|50~combout\,
	datac => \BancoRegistradores|78|20|19|27|5~2_combout\,
	datad => \ULA|94|53|38~0_combout\,
	combout => \ULA|93|48|21|5~0_combout\);

-- Location: LCCOMB_X33_Y19_N12
\ULA|93|48|21|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|93|48|21|5~1_combout\ = (\ULA|93|48|21|5~0_combout\) # ((\135|75~combout\ & \ULA|93|48|20|5~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \135|75~combout\,
	datac => \ULA|93|48|20|5~0_combout\,
	datad => \ULA|93|48|21|5~0_combout\,
	combout => \ULA|93|48|21|5~1_combout\);

-- Location: LCCOMB_X31_Y16_N22
\33|19|27|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \33|19|27|5~0_combout\ = (\inst2|61~combout\ & (\DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(14))) # (!\inst2|61~combout\ & ((\ULA|93|48|21|5~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(14),
	datac => \inst2|61~combout\,
	datad => \ULA|93|48|21|5~1_combout\,
	combout => \33|19|27|5~0_combout\);

-- Location: LCFF_X38_Y21_N23
\BancoRegistradores|t5|14\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|27|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|132~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t5|14~regout\);

-- Location: LCCOMB_X37_Y21_N2
\BancoRegistradores|t4|14~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|t4|14~feeder_combout\ = \33|19|27|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|19|27|5~0_combout\,
	combout => \BancoRegistradores|t4|14~feeder_combout\);

-- Location: LCFF_X37_Y21_N3
\BancoRegistradores|t4|14\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|t4|14~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|134~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t4|14~regout\);

-- Location: LCCOMB_X38_Y21_N22
\BancoRegistradores|115|20|19|27|5~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|27|5~17_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\BancoRegistradores|t5|14~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|t4|14~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \BancoRegistradores|t5|14~regout\,
	datad => \BancoRegistradores|t4|14~regout\,
	combout => \BancoRegistradores|115|20|19|27|5~17_combout\);

-- Location: LCCOMB_X33_Y21_N30
\BancoRegistradores|115|20|19|27|5~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|27|5~18_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|115|20|19|27|5~17_combout\ & ((\BancoRegistradores|t7|14~regout\))) # 
-- (!\BancoRegistradores|115|20|19|27|5~17_combout\ & (\BancoRegistradores|t6|14~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\BancoRegistradores|115|20|19|27|5~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t6|14~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|115|20|19|27|5~17_combout\,
	datad => \BancoRegistradores|t7|14~regout\,
	combout => \BancoRegistradores|115|20|19|27|5~18_combout\);

-- Location: LCCOMB_X31_Y23_N26
\BancoRegistradores|115|18|28|23|19|27|18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|18|28|23|19|27|18~combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & \BancoRegistradores|at|14~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datad => \BancoRegistradores|at|14~regout\,
	combout => \BancoRegistradores|115|18|28|23|19|27|18~combout\);

-- Location: LCFF_X28_Y22_N5
\BancoRegistradores|a0|14\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|27|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|125~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a0|14~regout\);

-- Location: LCFF_X28_Y22_N3
\BancoRegistradores|a1|14\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|27|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|124~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a1|14~regout\);

-- Location: LCCOMB_X28_Y22_N18
\BancoRegistradores|115|20|19|27|5~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|27|5~12_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|a1|14~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\BancoRegistradores|a0|14~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \BancoRegistradores|a0|14~regout\,
	datad => \BancoRegistradores|a1|14~regout\,
	combout => \BancoRegistradores|115|20|19|27|5~12_combout\);

-- Location: LCCOMB_X31_Y22_N22
\BancoRegistradores|115|20|19|27|5~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|27|5~13_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|115|20|19|27|5~12_combout\ & (\BancoRegistradores|a3|14~regout\)) # 
-- (!\BancoRegistradores|115|20|19|27|5~12_combout\ & ((\BancoRegistradores|a2|14~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\BancoRegistradores|115|20|19|27|5~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \BancoRegistradores|a3|14~regout\,
	datac => \BancoRegistradores|a2|14~regout\,
	datad => \BancoRegistradores|115|20|19|27|5~12_combout\,
	combout => \BancoRegistradores|115|20|19|27|5~13_combout\);

-- Location: LCCOMB_X31_Y22_N12
\BancoRegistradores|115|20|19|27|5~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|27|5~14_combout\ = (\BancoRegistradores|115|20|18|26|5~3_combout\ & ((\BancoRegistradores|115|20|18|26|5~2_combout\) # ((\BancoRegistradores|115|20|19|27|5~13_combout\)))) # (!\BancoRegistradores|115|20|18|26|5~3_combout\ & 
-- (!\BancoRegistradores|115|20|18|26|5~2_combout\ & (\BancoRegistradores|115|18|28|23|19|27|18~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|18|26|5~3_combout\,
	datab => \BancoRegistradores|115|20|18|26|5~2_combout\,
	datac => \BancoRegistradores|115|18|28|23|19|27|18~combout\,
	datad => \BancoRegistradores|115|20|19|27|5~13_combout\,
	combout => \BancoRegistradores|115|20|19|27|5~14_combout\);

-- Location: LCCOMB_X31_Y22_N6
\BancoRegistradores|115|20|19|27|5~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|27|5~15_combout\ = (\BancoRegistradores|115|20|18|26|5~2_combout\ & ((\BancoRegistradores|115|20|19|27|5~14_combout\ & (\BancoRegistradores|v1|14~regout\)) # (!\BancoRegistradores|115|20|19|27|5~14_combout\ & 
-- ((\BancoRegistradores|v0|14~regout\))))) # (!\BancoRegistradores|115|20|18|26|5~2_combout\ & (((\BancoRegistradores|115|20|19|27|5~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|v1|14~regout\,
	datab => \BancoRegistradores|115|20|18|26|5~2_combout\,
	datac => \BancoRegistradores|v0|14~regout\,
	datad => \BancoRegistradores|115|20|19|27|5~14_combout\,
	combout => \BancoRegistradores|115|20|19|27|5~15_combout\);

-- Location: LCCOMB_X35_Y22_N30
\BancoRegistradores|115|20|19|27|5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|27|5~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19)) # (\BancoRegistradores|s6|14~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (\BancoRegistradores|s2|14~regout\ & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \BancoRegistradores|s2|14~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datad => \BancoRegistradores|s6|14~regout\,
	combout => \BancoRegistradores|115|20|19|27|5~2_combout\);

-- Location: LCCOMB_X35_Y22_N8
\BancoRegistradores|115|20|19|27|5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|27|5~3_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|115|20|19|27|5~2_combout\ & (\BancoRegistradores|fp|14~regout\)) # 
-- (!\BancoRegistradores|115|20|19|27|5~2_combout\ & ((\BancoRegistradores|k0|14~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\BancoRegistradores|115|20|19|27|5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|fp|14~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|k0|14~regout\,
	datad => \BancoRegistradores|115|20|19|27|5~2_combout\,
	combout => \BancoRegistradores|115|20|19|27|5~3_combout\);

-- Location: LCFF_X33_Y14_N15
\BancoRegistradores|ra|14\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|27|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|139~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|ra|14~regout\);

-- Location: LCFF_X33_Y14_N13
\BancoRegistradores|k1|14\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|27|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|141~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|k1|14~regout\);

-- Location: LCFF_X34_Y14_N23
\BancoRegistradores|s3|14\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|27|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|150~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s3|14~regout\);

-- Location: LCFF_X34_Y14_N29
\BancoRegistradores|s7|14\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|27|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|147~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s7|14~regout\);

-- Location: LCCOMB_X34_Y14_N22
\BancoRegistradores|115|20|19|27|5~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|27|5~9_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19)) # ((\BancoRegistradores|s7|14~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\BancoRegistradores|s3|14~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|s3|14~regout\,
	datad => \BancoRegistradores|s7|14~regout\,
	combout => \BancoRegistradores|115|20|19|27|5~9_combout\);

-- Location: LCCOMB_X33_Y14_N12
\BancoRegistradores|115|20|19|27|5~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|27|5~10_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|115|20|19|27|5~9_combout\ & (\BancoRegistradores|ra|14~regout\)) # 
-- (!\BancoRegistradores|115|20|19|27|5~9_combout\ & ((\BancoRegistradores|k1|14~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\BancoRegistradores|115|20|19|27|5~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \BancoRegistradores|ra|14~regout\,
	datac => \BancoRegistradores|k1|14~regout\,
	datad => \BancoRegistradores|115|20|19|27|5~9_combout\,
	combout => \BancoRegistradores|115|20|19|27|5~10_combout\);

-- Location: LCFF_X32_Y20_N3
\BancoRegistradores|s4|14\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|27|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|149~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s4|14~regout\);

-- Location: LCFF_X31_Y16_N23
\BancoRegistradores|gp|14\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \33|19|27|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|142~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|gp|14~regout\);

-- Location: LCCOMB_X32_Y20_N2
\BancoRegistradores|115|20|19|27|5~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|27|5~7_combout\ = (\BancoRegistradores|115|20|19|27|5~6_combout\ & (((\BancoRegistradores|gp|14~regout\)) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18)))) # 
-- (!\BancoRegistradores|115|20|19|27|5~6_combout\ & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (\BancoRegistradores|s4|14~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|19|27|5~6_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datac => \BancoRegistradores|s4|14~regout\,
	datad => \BancoRegistradores|gp|14~regout\,
	combout => \BancoRegistradores|115|20|19|27|5~7_combout\);

-- Location: LCFF_X36_Y16_N31
\BancoRegistradores|s5|14\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|27|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|148~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s5|14~regout\);

-- Location: LCCOMB_X32_Y16_N0
\BancoRegistradores|115|20|19|27|5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|27|5~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|t9|14~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\BancoRegistradores|s1|14~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|s1|14~regout\,
	datad => \BancoRegistradores|t9|14~regout\,
	combout => \BancoRegistradores|115|20|19|27|5~4_combout\);

-- Location: LCCOMB_X32_Y16_N2
\BancoRegistradores|115|20|19|27|5~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|27|5~5_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|115|20|19|27|5~4_combout\ & ((\BancoRegistradores|sp|14~regout\))) # 
-- (!\BancoRegistradores|115|20|19|27|5~4_combout\ & (\BancoRegistradores|s5|14~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\BancoRegistradores|115|20|19|27|5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \BancoRegistradores|s5|14~regout\,
	datac => \BancoRegistradores|sp|14~regout\,
	datad => \BancoRegistradores|115|20|19|27|5~4_combout\,
	combout => \BancoRegistradores|115|20|19|27|5~5_combout\);

-- Location: LCCOMB_X32_Y20_N28
\BancoRegistradores|115|20|19|27|5~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|27|5~8_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17)) # 
-- (\BancoRegistradores|115|20|19|27|5~5_combout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\BancoRegistradores|115|20|19|27|5~7_combout\ & 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \BancoRegistradores|115|20|19|27|5~7_combout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datad => \BancoRegistradores|115|20|19|27|5~5_combout\,
	combout => \BancoRegistradores|115|20|19|27|5~8_combout\);

-- Location: LCCOMB_X32_Y20_N26
\BancoRegistradores|115|20|19|27|5~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|27|5~11_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|115|20|19|27|5~8_combout\ & ((\BancoRegistradores|115|20|19|27|5~10_combout\))) # 
-- (!\BancoRegistradores|115|20|19|27|5~8_combout\ & (\BancoRegistradores|115|20|19|27|5~3_combout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\BancoRegistradores|115|20|19|27|5~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \BancoRegistradores|115|20|19|27|5~3_combout\,
	datac => \BancoRegistradores|115|20|19|27|5~10_combout\,
	datad => \BancoRegistradores|115|20|19|27|5~8_combout\,
	combout => \BancoRegistradores|115|20|19|27|5~11_combout\);

-- Location: LCCOMB_X32_Y20_N0
\BancoRegistradores|115|20|19|27|5~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|27|5~16_combout\ = (\BancoRegistradores|115|20|18|26|5~0_combout\ & (\BancoRegistradores|115|20|18|26|5~1_combout\)) # (!\BancoRegistradores|115|20|18|26|5~0_combout\ & ((\BancoRegistradores|115|20|18|26|5~1_combout\ & 
-- ((\BancoRegistradores|115|20|19|27|5~11_combout\))) # (!\BancoRegistradores|115|20|18|26|5~1_combout\ & (\BancoRegistradores|115|20|19|27|5~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|18|26|5~0_combout\,
	datab => \BancoRegistradores|115|20|18|26|5~1_combout\,
	datac => \BancoRegistradores|115|20|19|27|5~15_combout\,
	datad => \BancoRegistradores|115|20|19|27|5~11_combout\,
	combout => \BancoRegistradores|115|20|19|27|5~16_combout\);

-- Location: LCFF_X33_Y24_N21
\BancoRegistradores|t2|14\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|27|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|135~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t2|14~regout\);

-- Location: LCCOMB_X34_Y24_N6
\BancoRegistradores|t0|14~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|t0|14~feeder_combout\ = \33|19|27|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|19|27|5~0_combout\,
	combout => \BancoRegistradores|t0|14~feeder_combout\);

-- Location: LCFF_X34_Y24_N7
\BancoRegistradores|t0|14\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|t0|14~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|137~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t0|14~regout\);

-- Location: LCCOMB_X33_Y24_N20
\BancoRegistradores|115|20|19|27|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|27|5~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\BancoRegistradores|t2|14~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|t0|14~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|t2|14~regout\,
	datad => \BancoRegistradores|t0|14~regout\,
	combout => \BancoRegistradores|115|20|19|27|5~0_combout\);

-- Location: LCCOMB_X33_Y21_N0
\BancoRegistradores|115|20|19|27|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|27|5~1_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|115|20|19|27|5~0_combout\ & ((\BancoRegistradores|t3|14~regout\))) # 
-- (!\BancoRegistradores|115|20|19|27|5~0_combout\ & (\BancoRegistradores|t1|14~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (((\BancoRegistradores|115|20|19|27|5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \BancoRegistradores|t1|14~regout\,
	datac => \BancoRegistradores|t3|14~regout\,
	datad => \BancoRegistradores|115|20|19|27|5~0_combout\,
	combout => \BancoRegistradores|115|20|19|27|5~1_combout\);

-- Location: LCCOMB_X33_Y21_N28
\BancoRegistradores|115|20|19|27|5~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|27|5~19_combout\ = (\BancoRegistradores|115|20|18|26|5~0_combout\ & ((\BancoRegistradores|115|20|19|27|5~16_combout\ & (\BancoRegistradores|115|20|19|27|5~18_combout\)) # (!\BancoRegistradores|115|20|19|27|5~16_combout\ & 
-- ((\BancoRegistradores|115|20|19|27|5~1_combout\))))) # (!\BancoRegistradores|115|20|18|26|5~0_combout\ & (((\BancoRegistradores|115|20|19|27|5~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|18|26|5~0_combout\,
	datab => \BancoRegistradores|115|20|19|27|5~18_combout\,
	datac => \BancoRegistradores|115|20|19|27|5~16_combout\,
	datad => \BancoRegistradores|115|20|19|27|5~1_combout\,
	combout => \BancoRegistradores|115|20|19|27|5~19_combout\);

-- Location: LCCOMB_X41_Y18_N28
\177|20|28|6\ : cycloneii_lcell_comb
-- Equation(s):
-- \177|20|28|6~combout\ = (\BancoRegistradores|115|20|20|28|5~19_combout\ & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28)) # (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30))) # 
-- (!\inst2|108~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|108~2_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28),
	datac => \BancoRegistradores|115|20|20|28|5~19_combout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30),
	combout => \177|20|28|6~combout\);

-- Location: LCCOMB_X34_Y23_N30
\BancoRegistradores|78|18|28|23|20|28|18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|28|23|20|28|18~combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & \BancoRegistradores|at|21~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datad => \BancoRegistradores|at|21~regout\,
	combout => \BancoRegistradores|78|18|28|23|20|28|18~combout\);

-- Location: LCCOMB_X34_Y23_N24
\BancoRegistradores|78|18|32|25|20|28|5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|20|28|5~6_combout\ = (\BancoRegistradores|78|20|21|26|5~1_combout\ & (((\BancoRegistradores|78|20|21|26|5~0_combout\)))) # (!\BancoRegistradores|78|20|21|26|5~1_combout\ & ((\BancoRegistradores|78|20|21|26|5~0_combout\ & 
-- ((\BancoRegistradores|v0|21~regout\))) # (!\BancoRegistradores|78|20|21|26|5~0_combout\ & (\BancoRegistradores|78|18|28|23|20|28|18~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|20|21|26|5~1_combout\,
	datab => \BancoRegistradores|78|18|28|23|20|28|18~combout\,
	datac => \BancoRegistradores|v0|21~regout\,
	datad => \BancoRegistradores|78|20|21|26|5~0_combout\,
	combout => \BancoRegistradores|78|18|32|25|20|28|5~6_combout\);

-- Location: LCCOMB_X32_Y23_N12
\BancoRegistradores|78|18|32|25|20|28|5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|20|28|5~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (((\BancoRegistradores|a1|21~regout\) # (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\BancoRegistradores|a0|21~regout\ & ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \BancoRegistradores|a0|21~regout\,
	datac => \BancoRegistradores|a1|21~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	combout => \BancoRegistradores|78|18|32|25|20|28|5~4_combout\);

-- Location: LCCOMB_X29_Y23_N16
\BancoRegistradores|78|18|32|25|20|28|5~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|20|28|5~5_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|78|18|32|25|20|28|5~4_combout\ & (\BancoRegistradores|a3|21~regout\)) # 
-- (!\BancoRegistradores|78|18|32|25|20|28|5~4_combout\ & ((\BancoRegistradores|a2|21~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\BancoRegistradores|78|18|32|25|20|28|5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|a3|21~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \BancoRegistradores|a2|21~regout\,
	datad => \BancoRegistradores|78|18|32|25|20|28|5~4_combout\,
	combout => \BancoRegistradores|78|18|32|25|20|28|5~5_combout\);

-- Location: LCCOMB_X34_Y23_N8
\BancoRegistradores|78|18|32|25|20|28|5~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|20|28|5~7_combout\ = (\BancoRegistradores|78|20|21|26|5~1_combout\ & ((\BancoRegistradores|78|18|32|25|20|28|5~6_combout\ & ((\BancoRegistradores|v1|21~regout\))) # (!\BancoRegistradores|78|18|32|25|20|28|5~6_combout\ & 
-- (\BancoRegistradores|78|18|32|25|20|28|5~5_combout\)))) # (!\BancoRegistradores|78|20|21|26|5~1_combout\ & (\BancoRegistradores|78|18|32|25|20|28|5~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|20|21|26|5~1_combout\,
	datab => \BancoRegistradores|78|18|32|25|20|28|5~6_combout\,
	datac => \BancoRegistradores|78|18|32|25|20|28|5~5_combout\,
	datad => \BancoRegistradores|v1|21~regout\,
	combout => \BancoRegistradores|78|18|32|25|20|28|5~7_combout\);

-- Location: LCFF_X36_Y24_N1
\BancoRegistradores|t1|21\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|28|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|136~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t1|21~regout\);

-- Location: LCCOMB_X36_Y24_N0
\BancoRegistradores|78|18|32|25|20|28|5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|20|28|5~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (((\BancoRegistradores|t1|21~regout\) # (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\BancoRegistradores|t0|21~regout\ & ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t0|21~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datac => \BancoRegistradores|t1|21~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	combout => \BancoRegistradores|78|18|32|25|20|28|5~2_combout\);

-- Location: LCCOMB_X37_Y24_N8
\BancoRegistradores|78|18|32|25|20|28|5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|20|28|5~3_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|78|18|32|25|20|28|5~2_combout\ & (\BancoRegistradores|t3|21~regout\)) # 
-- (!\BancoRegistradores|78|18|32|25|20|28|5~2_combout\ & ((\BancoRegistradores|t2|21~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\BancoRegistradores|78|18|32|25|20|28|5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \BancoRegistradores|t3|21~regout\,
	datac => \BancoRegistradores|78|18|32|25|20|28|5~2_combout\,
	datad => \BancoRegistradores|t2|21~regout\,
	combout => \BancoRegistradores|78|18|32|25|20|28|5~3_combout\);

-- Location: LCCOMB_X40_Y21_N16
\BancoRegistradores|78|20|20|28|6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|20|28|6~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & 
-- (\BancoRegistradores|78|18|32|25|20|28|5~1_combout\)) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|78|18|32|25|20|28|5~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|18|32|25|20|28|5~1_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datad => \BancoRegistradores|78|18|32|25|20|28|5~3_combout\,
	combout => \BancoRegistradores|78|20|20|28|6~0_combout\);

-- Location: LCCOMB_X40_Y21_N26
\BancoRegistradores|78|20|20|28|6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|20|28|6~1_combout\ = (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25) & ((\BancoRegistradores|78|20|20|28|6~0_combout\) # ((\BancoRegistradores|78|18|32|25|20|28|5~7_combout\ & 
-- !\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25),
	datab => \BancoRegistradores|78|18|32|25|20|28|5~7_combout\,
	datac => \BancoRegistradores|78|20|20|28|6~0_combout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	combout => \BancoRegistradores|78|20|20|28|6~1_combout\);

-- Location: LCCOMB_X40_Y17_N2
\BancoRegistradores|78|20|20|28|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|20|28|5~0_combout\ = (\BancoRegistradores|78|20|20|28|6~1_combout\) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25) & \BancoRegistradores|78|19|32|25|20|28|5~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25),
	datac => \BancoRegistradores|78|20|20|28|6~1_combout\,
	datad => \BancoRegistradores|78|19|32|25|20|28|5~9_combout\,
	combout => \BancoRegistradores|78|20|20|28|5~0_combout\);

-- Location: LCCOMB_X41_Y17_N16
\ULA|130|48|20|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|130|48|20|5~0_combout\ = (\135|77~0_combout\ & ((\177|20|28|18~combout\) # ((\177|20|28|6~combout\) # (\BancoRegistradores|78|20|20|28|5~0_combout\)))) # (!\135|77~0_combout\ & (\BancoRegistradores|78|20|20|28|5~0_combout\ & ((\177|20|28|18~combout\) 
-- # (\177|20|28|6~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \177|20|28|18~combout\,
	datab => \135|77~0_combout\,
	datac => \177|20|28|6~combout\,
	datad => \BancoRegistradores|78|20|20|28|5~0_combout\,
	combout => \ULA|130|48|20|5~0_combout\);

-- Location: LCCOMB_X40_Y16_N16
\BancoRegistradores|78|20|20|29|18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|20|29|18~combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25) & \BancoRegistradores|78|19|32|25|20|29|5~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25),
	datad => \BancoRegistradores|78|19|32|25|20|29|5~9_combout\,
	combout => \BancoRegistradores|78|20|20|29|18~combout\);

-- Location: LCCOMB_X40_Y16_N2
\ULA|129|53|38~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|129|53|38~0_combout\ = (\ULA|129|50~combout\ & ((\BancoRegistradores|78|20|20|29|6~1_combout\) # ((\BancoRegistradores|78|20|20|29|18~combout\) # (\ULA|128|53|38~0_combout\)))) # (!\ULA|129|50~combout\ & (\ULA|128|53|38~0_combout\ & 
-- ((\BancoRegistradores|78|20|20|29|6~1_combout\) # (\BancoRegistradores|78|20|20|29|18~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|129|50~combout\,
	datab => \BancoRegistradores|78|20|20|29|6~1_combout\,
	datac => \BancoRegistradores|78|20|20|29|18~combout\,
	datad => \ULA|128|53|38~0_combout\,
	combout => \ULA|129|53|38~0_combout\);

-- Location: LCCOMB_X40_Y17_N0
\ULA|130|48|21|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|130|48|21|5~0_combout\ = (\ULA|140|48|21|5~0_combout\ & (\ULA|130|50~combout\ $ (\BancoRegistradores|78|20|20|28|5~0_combout\ $ (\ULA|129|53|38~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|130|50~combout\,
	datab => \BancoRegistradores|78|20|20|28|5~0_combout\,
	datac => \ULA|140|48|21|5~0_combout\,
	datad => \ULA|129|53|38~0_combout\,
	combout => \ULA|130|48|21|5~0_combout\);

-- Location: LCCOMB_X40_Y17_N6
\ULA|130|48|21|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|130|48|21|5~1_combout\ = (\ULA|130|48|21|5~0_combout\) # ((\135|75~combout\ & \ULA|130|48|20|5~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \135|75~combout\,
	datac => \ULA|130|48|20|5~0_combout\,
	datad => \ULA|130|48|21|5~0_combout\,
	combout => \ULA|130|48|21|5~1_combout\);

-- Location: LCCOMB_X40_Y17_N30
\33|20|28|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \33|20|28|5~0_combout\ = (\inst2|61~combout\ & (\DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(21))) # (!\inst2|61~combout\ & ((\ULA|130|48|21|5~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|61~combout\,
	datac => \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(21),
	datad => \ULA|130|48|21|5~1_combout\,
	combout => \33|20|28|5~0_combout\);

-- Location: LCFF_X37_Y16_N1
\BancoRegistradores|s6|21\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|28|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|146~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s6|21~regout\);

-- Location: LCCOMB_X37_Y16_N0
\BancoRegistradores|78|19|32|25|20|28|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|20|28|5~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|s6|21~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\BancoRegistradores|s2|21~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|s2|21~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|s6|21~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	combout => \BancoRegistradores|78|19|32|25|20|28|5~0_combout\);

-- Location: LCFF_X33_Y16_N31
\BancoRegistradores|k0|21\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|28|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|144~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|k0|21~regout\);

-- Location: LCCOMB_X33_Y16_N28
\BancoRegistradores|78|19|32|25|20|28|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|20|28|5~1_combout\ = (\BancoRegistradores|78|19|32|25|20|28|5~0_combout\ & ((\BancoRegistradores|fp|21~regout\) # ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\BancoRegistradores|78|19|32|25|20|28|5~0_combout\ & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & \BancoRegistradores|k0|21~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|fp|21~regout\,
	datab => \BancoRegistradores|78|19|32|25|20|28|5~0_combout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datad => \BancoRegistradores|k0|21~regout\,
	combout => \BancoRegistradores|78|19|32|25|20|28|5~1_combout\);

-- Location: LCCOMB_X41_Y16_N12
\BancoRegistradores|78|19|32|25|20|28|5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|20|28|5~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (\BancoRegistradores|t9|21~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|s1|21~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|t9|21~regout\,
	datad => \BancoRegistradores|s1|21~regout\,
	combout => \BancoRegistradores|78|19|32|25|20|28|5~2_combout\);

-- Location: LCCOMB_X40_Y20_N6
\BancoRegistradores|78|19|32|25|20|28|5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|20|28|5~3_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|78|19|32|25|20|28|5~2_combout\ & (\BancoRegistradores|sp|21~regout\)) # 
-- (!\BancoRegistradores|78|19|32|25|20|28|5~2_combout\ & ((\BancoRegistradores|s5|21~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\BancoRegistradores|78|19|32|25|20|28|5~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \BancoRegistradores|78|19|32|25|20|28|5~2_combout\,
	datac => \BancoRegistradores|sp|21~regout\,
	datad => \BancoRegistradores|s5|21~regout\,
	combout => \BancoRegistradores|78|19|32|25|20|28|5~3_combout\);

-- Location: LCCOMB_X40_Y17_N24
\BancoRegistradores|78|19|32|25|20|28|5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|20|28|5~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23)) # ((\BancoRegistradores|t8|21~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\BancoRegistradores|s0|21~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datac => \BancoRegistradores|s0|21~regout\,
	datad => \BancoRegistradores|t8|21~regout\,
	combout => \BancoRegistradores|78|19|32|25|20|28|5~4_combout\);

-- Location: LCCOMB_X38_Y15_N20
\BancoRegistradores|78|19|32|25|20|28|5~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|20|28|5~5_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|78|19|32|25|20|28|5~4_combout\ & (\BancoRegistradores|gp|21~regout\)) # 
-- (!\BancoRegistradores|78|19|32|25|20|28|5~4_combout\ & ((\BancoRegistradores|s4|21~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (((\BancoRegistradores|78|19|32|25|20|28|5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|gp|21~regout\,
	datab => \BancoRegistradores|s4|21~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datad => \BancoRegistradores|78|19|32|25|20|28|5~4_combout\,
	combout => \BancoRegistradores|78|19|32|25|20|28|5~5_combout\);

-- Location: LCCOMB_X38_Y15_N30
\BancoRegistradores|78|19|32|25|20|28|5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|20|28|5~6_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|78|19|32|25|20|28|5~3_combout\) # 
-- ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (((\BancoRegistradores|78|19|32|25|20|28|5~5_combout\ & 
-- !\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \BancoRegistradores|78|19|32|25|20|28|5~3_combout\,
	datac => \BancoRegistradores|78|19|32|25|20|28|5~5_combout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	combout => \BancoRegistradores|78|19|32|25|20|28|5~6_combout\);

-- Location: LCCOMB_X37_Y15_N20
\BancoRegistradores|78|19|32|25|20|28|5~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|20|28|5~9_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|78|19|32|25|20|28|5~6_combout\ & (\BancoRegistradores|78|19|32|25|20|28|5~8_combout\)) # 
-- (!\BancoRegistradores|78|19|32|25|20|28|5~6_combout\ & ((\BancoRegistradores|78|19|32|25|20|28|5~1_combout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\BancoRegistradores|78|19|32|25|20|28|5~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|19|32|25|20|28|5~8_combout\,
	datab => \BancoRegistradores|78|19|32|25|20|28|5~1_combout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datad => \BancoRegistradores|78|19|32|25|20|28|5~6_combout\,
	combout => \BancoRegistradores|78|19|32|25|20|28|5~9_combout\);

-- Location: LCCOMB_X40_Y17_N18
\BancoRegistradores|78|20|20|28|18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|20|28|18~combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25) & \BancoRegistradores|78|19|32|25|20|28|5~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25),
	datad => \BancoRegistradores|78|19|32|25|20|28|5~9_combout\,
	combout => \BancoRegistradores|78|20|20|28|18~combout\);

-- Location: LCCOMB_X40_Y17_N10
\ULA|130|53|38~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|130|53|38~0_combout\ = (\ULA|130|50~combout\ & ((\BancoRegistradores|78|20|20|28|18~combout\) # ((\BancoRegistradores|78|20|20|28|6~1_combout\) # (\ULA|129|53|38~0_combout\)))) # (!\ULA|130|50~combout\ & (\ULA|129|53|38~0_combout\ & 
-- ((\BancoRegistradores|78|20|20|28|18~combout\) # (\BancoRegistradores|78|20|20|28|6~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|130|50~combout\,
	datab => \BancoRegistradores|78|20|20|28|18~combout\,
	datac => \BancoRegistradores|78|20|20|28|6~1_combout\,
	datad => \ULA|129|53|38~0_combout\,
	combout => \ULA|130|53|38~0_combout\);

-- Location: LCCOMB_X35_Y17_N10
\ULA|131|48|21|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|131|48|21|5~0_combout\ = (\ULA|140|48|21|5~0_combout\ & (\ULA|131|50~combout\ $ (\BancoRegistradores|78|20|20|27|5~2_combout\ $ (\ULA|130|53|38~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|131|50~combout\,
	datab => \BancoRegistradores|78|20|20|27|5~2_combout\,
	datac => \ULA|140|48|21|5~0_combout\,
	datad => \ULA|130|53|38~0_combout\,
	combout => \ULA|131|48|21|5~0_combout\);

-- Location: LCCOMB_X35_Y17_N28
\ULA|131|48|21|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|131|48|21|5~1_combout\ = (\ULA|131|48|21|5~0_combout\) # ((\135|75~combout\ & \ULA|131|48|20|5~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \135|75~combout\,
	datac => \ULA|131|48|20|5~0_combout\,
	datad => \ULA|131|48|21|5~0_combout\,
	combout => \ULA|131|48|21|5~1_combout\);

-- Location: LCCOMB_X35_Y21_N16
\33|20|27|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \33|20|27|5~0_combout\ = (\inst2|61~combout\ & ((\DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(22)))) # (!\inst2|61~combout\ & (\ULA|131|48|21|5~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|61~combout\,
	datac => \ULA|131|48|21|5~1_combout\,
	datad => \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(22),
	combout => \33|20|27|5~0_combout\);

-- Location: LCCOMB_X32_Y24_N14
\BancoRegistradores|v1|22~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|v1|22~feeder_combout\ = \33|20|27|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|20|27|5~0_combout\,
	combout => \BancoRegistradores|v1|22~feeder_combout\);

-- Location: LCFF_X32_Y24_N15
\BancoRegistradores|v1|22\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|v1|22~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|126~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|v1|22~regout\);

-- Location: LCCOMB_X32_Y24_N2
\BancoRegistradores|78|18|28|23|20|27|18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|28|23|20|27|18~combout\ = (\BancoRegistradores|at|22~regout\ & \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BancoRegistradores|at|22~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	combout => \BancoRegistradores|78|18|28|23|20|27|18~combout\);

-- Location: LCCOMB_X32_Y24_N28
\BancoRegistradores|78|18|32|25|20|27|5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|20|27|5~6_combout\ = (\BancoRegistradores|78|20|21|26|5~0_combout\ & (((\BancoRegistradores|78|20|21|26|5~1_combout\)))) # (!\BancoRegistradores|78|20|21|26|5~0_combout\ & ((\BancoRegistradores|78|20|21|26|5~1_combout\ & 
-- (\BancoRegistradores|78|18|32|25|20|27|5~5_combout\)) # (!\BancoRegistradores|78|20|21|26|5~1_combout\ & ((\BancoRegistradores|78|18|28|23|20|27|18~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|18|32|25|20|27|5~5_combout\,
	datab => \BancoRegistradores|78|20|21|26|5~0_combout\,
	datac => \BancoRegistradores|78|20|21|26|5~1_combout\,
	datad => \BancoRegistradores|78|18|28|23|20|27|18~combout\,
	combout => \BancoRegistradores|78|18|32|25|20|27|5~6_combout\);

-- Location: LCCOMB_X32_Y24_N4
\BancoRegistradores|78|18|32|25|20|27|5~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|20|27|5~7_combout\ = (\BancoRegistradores|78|20|21|26|5~0_combout\ & ((\BancoRegistradores|78|18|32|25|20|27|5~6_combout\ & ((\BancoRegistradores|v1|22~regout\))) # (!\BancoRegistradores|78|18|32|25|20|27|5~6_combout\ & 
-- (\BancoRegistradores|v0|22~regout\)))) # (!\BancoRegistradores|78|20|21|26|5~0_combout\ & (((\BancoRegistradores|78|18|32|25|20|27|5~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|v0|22~regout\,
	datab => \BancoRegistradores|v1|22~regout\,
	datac => \BancoRegistradores|78|20|21|26|5~0_combout\,
	datad => \BancoRegistradores|78|18|32|25|20|27|5~6_combout\,
	combout => \BancoRegistradores|78|18|32|25|20|27|5~7_combout\);

-- Location: LCCOMB_X34_Y24_N20
\BancoRegistradores|78|18|32|25|20|27|5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|20|27|5~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (((\BancoRegistradores|t1|22~regout\) # (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\BancoRegistradores|t0|22~regout\ & ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t0|22~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datac => \BancoRegistradores|t1|22~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	combout => \BancoRegistradores|78|18|32|25|20|27|5~2_combout\);

-- Location: LCCOMB_X24_Y21_N26
\BancoRegistradores|78|18|32|25|20|27|5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|20|27|5~3_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|78|18|32|25|20|27|5~2_combout\ & (\BancoRegistradores|t3|22~regout\)) # 
-- (!\BancoRegistradores|78|18|32|25|20|27|5~2_combout\ & ((\BancoRegistradores|t2|22~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\BancoRegistradores|78|18|32|25|20|27|5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t3|22~regout\,
	datab => \BancoRegistradores|t2|22~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datad => \BancoRegistradores|78|18|32|25|20|27|5~2_combout\,
	combout => \BancoRegistradores|78|18|32|25|20|27|5~3_combout\);

-- Location: LCCOMB_X40_Y21_N28
\BancoRegistradores|78|20|20|27|6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|20|27|6~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & 
-- (\BancoRegistradores|78|18|32|25|20|27|5~1_combout\)) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|78|18|32|25|20|27|5~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|18|32|25|20|27|5~1_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datad => \BancoRegistradores|78|18|32|25|20|27|5~3_combout\,
	combout => \BancoRegistradores|78|20|20|27|6~0_combout\);

-- Location: LCCOMB_X40_Y21_N14
\BancoRegistradores|78|20|20|27|6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|20|27|6~1_combout\ = (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25) & ((\BancoRegistradores|78|20|20|27|6~0_combout\) # ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & 
-- \BancoRegistradores|78|18|32|25|20|27|5~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|78|18|32|25|20|27|5~7_combout\,
	datad => \BancoRegistradores|78|20|20|27|6~0_combout\,
	combout => \BancoRegistradores|78|20|20|27|6~1_combout\);

-- Location: LCCOMB_X40_Y18_N16
\ULA|131|50\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|131|50~combout\ = \135|73~combout\ $ (((\inst2|108~3_combout\ & (\23|145~combout\)) # (!\inst2|108~3_combout\ & ((\BancoRegistradores|115|20|20|27|5~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \135|73~combout\,
	datab => \23|145~combout\,
	datac => \BancoRegistradores|115|20|20|27|5~19_combout\,
	datad => \inst2|108~3_combout\,
	combout => \ULA|131|50~combout\);

-- Location: LCCOMB_X40_Y17_N12
\ULA|131|53|38~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|131|53|38~0_combout\ = (\ULA|131|50~combout\ & ((\BancoRegistradores|78|20|20|27|18~combout\) # ((\BancoRegistradores|78|20|20|27|6~1_combout\) # (\ULA|130|53|38~0_combout\)))) # (!\ULA|131|50~combout\ & (\ULA|130|53|38~0_combout\ & 
-- ((\BancoRegistradores|78|20|20|27|18~combout\) # (\BancoRegistradores|78|20|20|27|6~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|20|20|27|18~combout\,
	datab => \BancoRegistradores|78|20|20|27|6~1_combout\,
	datac => \ULA|131|50~combout\,
	datad => \ULA|130|53|38~0_combout\,
	combout => \ULA|131|53|38~0_combout\);

-- Location: LCCOMB_X35_Y17_N0
\ULA|132|48|21|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|132|48|21|5~0_combout\ = (\ULA|140|48|21|5~0_combout\ & (\BancoRegistradores|78|20|20|26|5~0_combout\ $ (\ULA|132|50~combout\ $ (\ULA|131|53|38~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|20|20|26|5~0_combout\,
	datab => \ULA|132|50~combout\,
	datac => \ULA|140|48|21|5~0_combout\,
	datad => \ULA|131|53|38~0_combout\,
	combout => \ULA|132|48|21|5~0_combout\);

-- Location: LCCOMB_X34_Y15_N22
\33|20|26|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \33|20|26|5~0_combout\ = (\inst2|61~combout\ & (\DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(23))) # (!\inst2|61~combout\ & (((\ULA|132|48|21|5~1_combout\) # (\ULA|132|48|21|5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(23),
	datab => \ULA|132|48|21|5~1_combout\,
	datac => \inst2|61~combout\,
	datad => \ULA|132|48|21|5~0_combout\,
	combout => \33|20|26|5~0_combout\);

-- Location: LCFF_X32_Y21_N17
\BancoRegistradores|v1|23\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|26|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|126~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|v1|23~regout\);

-- Location: LCCOMB_X29_Y21_N24
\BancoRegistradores|78|18|32|25|20|26|5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|20|26|5~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22)) # ((\BancoRegistradores|a1|23~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|a0|23~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \BancoRegistradores|a1|23~regout\,
	datad => \BancoRegistradores|a0|23~regout\,
	combout => \BancoRegistradores|78|18|32|25|20|26|5~4_combout\);

-- Location: LCCOMB_X30_Y22_N28
\BancoRegistradores|78|18|32|25|20|26|5~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|20|26|5~5_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|78|18|32|25|20|26|5~4_combout\ & (\BancoRegistradores|a3|23~regout\)) # 
-- (!\BancoRegistradores|78|18|32|25|20|26|5~4_combout\ & ((\BancoRegistradores|a2|23~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\BancoRegistradores|78|18|32|25|20|26|5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \BancoRegistradores|a3|23~regout\,
	datac => \BancoRegistradores|a2|23~regout\,
	datad => \BancoRegistradores|78|18|32|25|20|26|5~4_combout\,
	combout => \BancoRegistradores|78|18|32|25|20|26|5~5_combout\);

-- Location: LCCOMB_X32_Y20_N24
\BancoRegistradores|78|18|32|25|20|26|5~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|20|26|5~7_combout\ = (\BancoRegistradores|78|18|32|25|20|26|5~6_combout\ & (((\BancoRegistradores|v1|23~regout\)) # (!\BancoRegistradores|78|20|21|26|5~1_combout\))) # (!\BancoRegistradores|78|18|32|25|20|26|5~6_combout\ & 
-- (\BancoRegistradores|78|20|21|26|5~1_combout\ & ((\BancoRegistradores|78|18|32|25|20|26|5~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|18|32|25|20|26|5~6_combout\,
	datab => \BancoRegistradores|78|20|21|26|5~1_combout\,
	datac => \BancoRegistradores|v1|23~regout\,
	datad => \BancoRegistradores|78|18|32|25|20|26|5~5_combout\,
	combout => \BancoRegistradores|78|18|32|25|20|26|5~7_combout\);

-- Location: LCCOMB_X28_Y17_N6
\BancoRegistradores|78|18|32|25|20|26|5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|20|26|5~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|t1|23~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\BancoRegistradores|t0|23~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \BancoRegistradores|t0|23~regout\,
	datac => \BancoRegistradores|t1|23~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	combout => \BancoRegistradores|78|18|32|25|20|26|5~2_combout\);

-- Location: LCCOMB_X25_Y15_N26
\BancoRegistradores|78|18|32|25|20|26|5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|20|26|5~3_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|78|18|32|25|20|26|5~2_combout\ & (\BancoRegistradores|t3|23~regout\)) # 
-- (!\BancoRegistradores|78|18|32|25|20|26|5~2_combout\ & ((\BancoRegistradores|t2|23~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\BancoRegistradores|78|18|32|25|20|26|5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t3|23~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \BancoRegistradores|t2|23~regout\,
	datad => \BancoRegistradores|78|18|32|25|20|26|5~2_combout\,
	combout => \BancoRegistradores|78|18|32|25|20|26|5~3_combout\);

-- Location: LCCOMB_X25_Y15_N12
\BancoRegistradores|78|20|20|26|6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|20|26|6~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & 
-- (\BancoRegistradores|78|18|32|25|20|26|5~1_combout\)) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|78|18|32|25|20|26|5~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|18|32|25|20|26|5~1_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datad => \BancoRegistradores|78|18|32|25|20|26|5~3_combout\,
	combout => \BancoRegistradores|78|20|20|26|6~0_combout\);

-- Location: LCCOMB_X37_Y17_N24
\BancoRegistradores|78|20|20|26|6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|20|26|6~1_combout\ = (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25) & ((\BancoRegistradores|78|20|20|26|6~0_combout\) # ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & 
-- \BancoRegistradores|78|18|32|25|20|26|5~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|78|18|32|25|20|26|5~7_combout\,
	datad => \BancoRegistradores|78|20|20|26|6~0_combout\,
	combout => \BancoRegistradores|78|20|20|26|6~1_combout\);

-- Location: LCCOMB_X30_Y17_N4
\BancoRegistradores|78|19|32|25|20|26|5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|20|26|5~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23)) # ((\BancoRegistradores|t8|23~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|s0|23~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datac => \BancoRegistradores|t8|23~regout\,
	datad => \BancoRegistradores|s0|23~regout\,
	combout => \BancoRegistradores|78|19|32|25|20|26|5~4_combout\);

-- Location: LCCOMB_X30_Y17_N30
\BancoRegistradores|78|19|32|25|20|26|5~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|20|26|5~5_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|78|19|32|25|20|26|5~4_combout\ & (\BancoRegistradores|gp|23~regout\)) # 
-- (!\BancoRegistradores|78|19|32|25|20|26|5~4_combout\ & ((\BancoRegistradores|s4|23~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\BancoRegistradores|78|19|32|25|20|26|5~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \BancoRegistradores|78|19|32|25|20|26|5~4_combout\,
	datac => \BancoRegistradores|gp|23~regout\,
	datad => \BancoRegistradores|s4|23~regout\,
	combout => \BancoRegistradores|78|19|32|25|20|26|5~5_combout\);

-- Location: LCCOMB_X33_Y13_N2
\BancoRegistradores|78|19|32|25|20|26|5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|20|26|5~3_combout\ = (\BancoRegistradores|78|19|32|25|20|26|5~2_combout\ & (((\BancoRegistradores|sp|23~regout\)) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23)))) # 
-- (!\BancoRegistradores|78|19|32|25|20|26|5~2_combout\ & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|s5|23~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|19|32|25|20|26|5~2_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datac => \BancoRegistradores|sp|23~regout\,
	datad => \BancoRegistradores|s5|23~regout\,
	combout => \BancoRegistradores|78|19|32|25|20|26|5~3_combout\);

-- Location: LCCOMB_X33_Y13_N20
\BancoRegistradores|78|19|32|25|20|26|5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|20|26|5~6_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22)) # 
-- ((\BancoRegistradores|78|19|32|25|20|26|5~3_combout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & 
-- (\BancoRegistradores|78|19|32|25|20|26|5~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \BancoRegistradores|78|19|32|25|20|26|5~5_combout\,
	datad => \BancoRegistradores|78|19|32|25|20|26|5~3_combout\,
	combout => \BancoRegistradores|78|19|32|25|20|26|5~6_combout\);

-- Location: LCFF_X33_Y16_N13
\BancoRegistradores|k0|23\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|20|26|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|144~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|k0|23~regout\);

-- Location: LCCOMB_X33_Y16_N22
\BancoRegistradores|78|19|32|25|20|26|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|20|26|5~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|s6|23~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\BancoRegistradores|s2|23~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \BancoRegistradores|s2|23~regout\,
	datac => \BancoRegistradores|s6|23~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	combout => \BancoRegistradores|78|19|32|25|20|26|5~0_combout\);

-- Location: LCCOMB_X33_Y16_N16
\BancoRegistradores|78|19|32|25|20|26|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|20|26|5~1_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|78|19|32|25|20|26|5~0_combout\ & (\BancoRegistradores|fp|23~regout\)) # 
-- (!\BancoRegistradores|78|19|32|25|20|26|5~0_combout\ & ((\BancoRegistradores|k0|23~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((\BancoRegistradores|78|19|32|25|20|26|5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|fp|23~regout\,
	datab => \BancoRegistradores|k0|23~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datad => \BancoRegistradores|78|19|32|25|20|26|5~0_combout\,
	combout => \BancoRegistradores|78|19|32|25|20|26|5~1_combout\);

-- Location: LCCOMB_X33_Y13_N26
\BancoRegistradores|78|19|32|25|20|26|5~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|20|26|5~9_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|78|19|32|25|20|26|5~6_combout\ & (\BancoRegistradores|78|19|32|25|20|26|5~8_combout\)) # 
-- (!\BancoRegistradores|78|19|32|25|20|26|5~6_combout\ & ((\BancoRegistradores|78|19|32|25|20|26|5~1_combout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\BancoRegistradores|78|19|32|25|20|26|5~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|19|32|25|20|26|5~8_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \BancoRegistradores|78|19|32|25|20|26|5~6_combout\,
	datad => \BancoRegistradores|78|19|32|25|20|26|5~1_combout\,
	combout => \BancoRegistradores|78|19|32|25|20|26|5~9_combout\);

-- Location: LCCOMB_X40_Y17_N16
\BancoRegistradores|78|20|20|26|18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|20|26|18~combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25) & \BancoRegistradores|78|19|32|25|20|26|5~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25),
	datad => \BancoRegistradores|78|19|32|25|20|26|5~9_combout\,
	combout => \BancoRegistradores|78|20|20|26|18~combout\);

-- Location: LCCOMB_X40_Y17_N14
\ULA|132|53|38~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|132|53|38~0_combout\ = (\ULA|132|50~combout\ & ((\BancoRegistradores|78|20|20|26|6~1_combout\) # ((\BancoRegistradores|78|20|20|26|18~combout\) # (\ULA|131|53|38~0_combout\)))) # (!\ULA|132|50~combout\ & (\ULA|131|53|38~0_combout\ & 
-- ((\BancoRegistradores|78|20|20|26|6~1_combout\) # (\BancoRegistradores|78|20|20|26|18~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|132|50~combout\,
	datab => \BancoRegistradores|78|20|20|26|6~1_combout\,
	datac => \BancoRegistradores|78|20|20|26|18~combout\,
	datad => \ULA|131|53|38~0_combout\,
	combout => \ULA|132|53|38~0_combout\);

-- Location: LCCOMB_X41_Y17_N18
\ULA|134|53|38~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|134|53|38~0_combout\ = (\ULA|134|50~combout\ & ((\BancoRegistradores|78|20|21|20|18~combout\) # ((\BancoRegistradores|78|20|21|20|6~1_combout\) # (\ULA|132|53|38~0_combout\)))) # (!\ULA|134|50~combout\ & (\ULA|132|53|38~0_combout\ & 
-- ((\BancoRegistradores|78|20|21|20|18~combout\) # (\BancoRegistradores|78|20|21|20|6~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|20|21|20|18~combout\,
	datab => \BancoRegistradores|78|20|21|20|6~1_combout\,
	datac => \ULA|134|50~combout\,
	datad => \ULA|132|53|38~0_combout\,
	combout => \ULA|134|53|38~0_combout\);

-- Location: LCCOMB_X41_Y17_N0
\ULA|135|53|38~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|135|53|38~0_combout\ = (\ULA|135|50~combout\ & ((\BancoRegistradores|78|20|21|23|6~1_combout\) # ((\BancoRegistradores|78|20|21|23|18~combout\) # (\ULA|134|53|38~0_combout\)))) # (!\ULA|135|50~combout\ & (\ULA|134|53|38~0_combout\ & 
-- ((\BancoRegistradores|78|20|21|23|6~1_combout\) # (\BancoRegistradores|78|20|21|23|18~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|20|21|23|6~1_combout\,
	datab => \ULA|135|50~combout\,
	datac => \BancoRegistradores|78|20|21|23|18~combout\,
	datad => \ULA|134|53|38~0_combout\,
	combout => \ULA|135|53|38~0_combout\);

-- Location: LCCOMB_X41_Y17_N30
\ULA|136|53|38~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|136|53|38~0_combout\ = (\ULA|136|50~combout\ & ((\BancoRegistradores|78|20|21|24|18~combout\) # ((\BancoRegistradores|78|20|21|24|6~1_combout\) # (\ULA|135|53|38~0_combout\)))) # (!\ULA|136|50~combout\ & (\ULA|135|53|38~0_combout\ & 
-- ((\BancoRegistradores|78|20|21|24|18~combout\) # (\BancoRegistradores|78|20|21|24|6~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|20|21|24|18~combout\,
	datab => \ULA|136|50~combout\,
	datac => \BancoRegistradores|78|20|21|24|6~1_combout\,
	datad => \ULA|135|53|38~0_combout\,
	combout => \ULA|136|53|38~0_combout\);

-- Location: LCCOMB_X41_Y17_N8
\ULA|137|53|38~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|137|53|38~0_combout\ = (\ULA|137|50~combout\ & ((\BancoRegistradores|78|20|21|25|6~1_combout\) # ((\BancoRegistradores|78|20|21|25|18~combout\) # (\ULA|136|53|38~0_combout\)))) # (!\ULA|137|50~combout\ & (\ULA|136|53|38~0_combout\ & 
-- ((\BancoRegistradores|78|20|21|25|6~1_combout\) # (\BancoRegistradores|78|20|21|25|18~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|20|21|25|6~1_combout\,
	datab => \ULA|137|50~combout\,
	datac => \BancoRegistradores|78|20|21|25|18~combout\,
	datad => \ULA|136|53|38~0_combout\,
	combout => \ULA|137|53|38~0_combout\);

-- Location: LCCOMB_X37_Y17_N12
\ULA|138|53|38~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|138|53|38~0_combout\ = (\ULA|138|50~combout\ & ((\BancoRegistradores|78|20|21|29|18~combout\) # ((\BancoRegistradores|78|20|21|29|6~1_combout\) # (\ULA|137|53|38~0_combout\)))) # (!\ULA|138|50~combout\ & (\ULA|137|53|38~0_combout\ & 
-- ((\BancoRegistradores|78|20|21|29|18~combout\) # (\BancoRegistradores|78|20|21|29|6~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|20|21|29|18~combout\,
	datab => \BancoRegistradores|78|20|21|29|6~1_combout\,
	datac => \ULA|138|50~combout\,
	datad => \ULA|137|53|38~0_combout\,
	combout => \ULA|138|53|38~0_combout\);

-- Location: LCCOMB_X37_Y17_N10
\ULA|139|53|38~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|139|53|38~0_combout\ = (\ULA|139|50~combout\ & ((\BancoRegistradores|78|20|21|28|6~1_combout\) # ((\BancoRegistradores|78|20|21|28|18~combout\) # (\ULA|138|53|38~0_combout\)))) # (!\ULA|139|50~combout\ & (\ULA|138|53|38~0_combout\ & 
-- ((\BancoRegistradores|78|20|21|28|6~1_combout\) # (\BancoRegistradores|78|20|21|28|18~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|139|50~combout\,
	datab => \BancoRegistradores|78|20|21|28|6~1_combout\,
	datac => \BancoRegistradores|78|20|21|28|18~combout\,
	datad => \ULA|138|53|38~0_combout\,
	combout => \ULA|139|53|38~0_combout\);

-- Location: LCCOMB_X37_Y17_N8
\ULA|140|48|21|5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|140|48|21|5~4_combout\ = (\ULA|140|48|21|5~3_combout\) # ((\ULA|140|48|21|5~0_combout\ & (\ULA|140|53|31~1_combout\ $ (\ULA|139|53|38~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|140|48|21|5~0_combout\,
	datab => \ULA|140|53|31~1_combout\,
	datac => \ULA|140|48|21|5~3_combout\,
	datad => \ULA|139|53|38~0_combout\,
	combout => \ULA|140|48|21|5~4_combout\);

-- Location: LCCOMB_X36_Y18_N30
\23|134\ : cycloneii_lcell_comb
-- Equation(s):
-- \23|134~combout\ = LCELL(\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15),
	combout => \23|134~combout\);

-- Location: LCCOMB_X36_Y18_N12
\177|21|26|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \177|21|26|5~0_combout\ = (\inst2|108~3_combout\ & (\23|134~combout\)) # (!\inst2|108~3_combout\ & ((\BancoRegistradores|115|20|21|26|5~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \23|134~combout\,
	datac => \inst2|108~3_combout\,
	datad => \BancoRegistradores|115|20|21|26|5~19_combout\,
	combout => \177|21|26|5~0_combout\);

-- Location: LCCOMB_X38_Y18_N0
\ULA|140|50\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|140|50~combout\ = \135|73~combout\ $ (((\177|21|27|18~combout\) # ((!\inst2|108~3_combout\ & \BancoRegistradores|115|20|21|27|5~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|108~3_combout\,
	datab => \135|73~combout\,
	datac => \BancoRegistradores|115|20|21|27|5~19_combout\,
	datad => \177|21|27|18~combout\,
	combout => \ULA|140|50~combout\);

-- Location: LCCOMB_X37_Y17_N0
\ULA|140|53|38~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|140|53|38~0_combout\ = (\ULA|140|50~combout\ & ((\BancoRegistradores|78|20|21|27|18~combout\) # ((\BancoRegistradores|78|20|21|27|6~1_combout\) # (\ULA|139|53|38~0_combout\)))) # (!\ULA|140|50~combout\ & (\ULA|139|53|38~0_combout\ & 
-- ((\BancoRegistradores|78|20|21|27|18~combout\) # (\BancoRegistradores|78|20|21|27|6~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|20|21|27|18~combout\,
	datab => \ULA|140|50~combout\,
	datac => \BancoRegistradores|78|20|21|27|6~1_combout\,
	datad => \ULA|139|53|38~0_combout\,
	combout => \ULA|140|53|38~0_combout\);

-- Location: LCCOMB_X36_Y17_N12
\ULA|142|56|31~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|142|56|31~0_combout\ = \BancoRegistradores|78|20|21|26|5~23_combout\ $ (\177|21|26|5~0_combout\ $ (\ULA|140|53|38~0_combout\ $ (\135|73~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|20|21|26|5~23_combout\,
	datab => \177|21|26|5~0_combout\,
	datac => \ULA|140|53|38~0_combout\,
	datad => \135|73~combout\,
	combout => \ULA|142|56|31~0_combout\);

-- Location: LCCOMB_X36_Y17_N16
\33|21|26|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \33|21|26|5~1_combout\ = (\33|21|26|5~0_combout\) # ((!\inst2|61~combout\ & (\ULA|140|48|21|5~0_combout\ & \ULA|142|56|31~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \33|21|26|5~0_combout\,
	datab => \inst2|61~combout\,
	datac => \ULA|140|48|21|5~0_combout\,
	datad => \ULA|142|56|31~0_combout\,
	combout => \33|21|26|5~1_combout\);

-- Location: LCCOMB_X37_Y20_N6
\BancoRegistradores|t3|31~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|t3|31~feeder_combout\ = \33|21|26|5~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|21|26|5~1_combout\,
	combout => \BancoRegistradores|t3|31~feeder_combout\);

-- Location: LCFF_X37_Y20_N7
\BancoRegistradores|t3|31\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|t3|31~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|133~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t3|31~regout\);

-- Location: LCFF_X36_Y24_N5
\BancoRegistradores|t1|31\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|26|5~1_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|136~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t1|31~regout\);

-- Location: LCFF_X36_Y24_N15
\BancoRegistradores|t0|31\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|26|5~1_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|137~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t0|31~regout\);

-- Location: LCFF_X36_Y23_N1
\BancoRegistradores|t2|31\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|26|5~1_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|135~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t2|31~regout\);

-- Location: LCCOMB_X36_Y24_N12
\BancoRegistradores|115|20|21|26|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|26|5~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|t2|31~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\BancoRegistradores|t0|31~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|t0|31~regout\,
	datad => \BancoRegistradores|t2|31~regout\,
	combout => \BancoRegistradores|115|20|21|26|5~0_combout\);

-- Location: LCCOMB_X36_Y24_N4
\BancoRegistradores|115|20|21|26|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|26|5~1_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|115|20|21|26|5~0_combout\ & (\BancoRegistradores|t3|31~regout\)) # 
-- (!\BancoRegistradores|115|20|21|26|5~0_combout\ & ((\BancoRegistradores|t1|31~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (((\BancoRegistradores|115|20|21|26|5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \BancoRegistradores|t3|31~regout\,
	datac => \BancoRegistradores|t1|31~regout\,
	datad => \BancoRegistradores|115|20|21|26|5~0_combout\,
	combout => \BancoRegistradores|115|20|21|26|5~1_combout\);

-- Location: LCCOMB_X36_Y20_N20
\BancoRegistradores|fp|31~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|fp|31~feeder_combout\ = \33|21|26|5~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|21|26|5~1_combout\,
	combout => \BancoRegistradores|fp|31~feeder_combout\);

-- Location: LCFF_X36_Y20_N21
\BancoRegistradores|fp|31\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|fp|31~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|138~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|fp|31~regout\);

-- Location: LCFF_X35_Y20_N1
\BancoRegistradores|k0|31\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|26|5~1_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|144~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|k0|31~regout\);

-- Location: LCFF_X35_Y20_N3
\BancoRegistradores|s2|31\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|26|5~1_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|152~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s2|31~regout\);

-- Location: LCCOMB_X36_Y22_N22
\BancoRegistradores|s6|31~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|s6|31~feeder_combout\ = \33|21|26|5~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|21|26|5~1_combout\,
	combout => \BancoRegistradores|s6|31~feeder_combout\);

-- Location: LCFF_X36_Y22_N23
\BancoRegistradores|s6|31\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|s6|31~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|146~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s6|31~regout\);

-- Location: LCCOMB_X35_Y20_N2
\BancoRegistradores|115|20|21|26|5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|26|5~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|s6|31~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (\BancoRegistradores|s2|31~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datac => \BancoRegistradores|s2|31~regout\,
	datad => \BancoRegistradores|s6|31~regout\,
	combout => \BancoRegistradores|115|20|21|26|5~2_combout\);

-- Location: LCCOMB_X35_Y20_N0
\BancoRegistradores|115|20|21|26|5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|26|5~3_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|115|20|21|26|5~2_combout\ & (\BancoRegistradores|fp|31~regout\)) # 
-- (!\BancoRegistradores|115|20|21|26|5~2_combout\ & ((\BancoRegistradores|k0|31~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\BancoRegistradores|115|20|21|26|5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \BancoRegistradores|fp|31~regout\,
	datac => \BancoRegistradores|k0|31~regout\,
	datad => \BancoRegistradores|115|20|21|26|5~2_combout\,
	combout => \BancoRegistradores|115|20|21|26|5~3_combout\);

-- Location: LCFF_X32_Y13_N27
\BancoRegistradores|ra|31\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|26|5~1_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|139~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|ra|31~regout\);

-- Location: LCFF_X36_Y17_N15
\BancoRegistradores|k1|31\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|26|5~1_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|141~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|k1|31~regout\);

-- Location: LCFF_X33_Y13_N5
\BancoRegistradores|s3|31\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|26|5~1_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|150~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s3|31~regout\);

-- Location: LCFF_X32_Y13_N29
\BancoRegistradores|s7|31\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|26|5~1_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|147~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s7|31~regout\);

-- Location: LCCOMB_X33_Y13_N6
\BancoRegistradores|115|20|21|26|5~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|26|5~9_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|s7|31~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (\BancoRegistradores|s3|31~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datac => \BancoRegistradores|s3|31~regout\,
	datad => \BancoRegistradores|s7|31~regout\,
	combout => \BancoRegistradores|115|20|21|26|5~9_combout\);

-- Location: LCCOMB_X32_Y13_N20
\BancoRegistradores|115|20|21|26|5~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|26|5~10_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|115|20|21|26|5~9_combout\ & (\BancoRegistradores|ra|31~regout\)) # 
-- (!\BancoRegistradores|115|20|21|26|5~9_combout\ & ((\BancoRegistradores|k1|31~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\BancoRegistradores|115|20|21|26|5~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \BancoRegistradores|ra|31~regout\,
	datac => \BancoRegistradores|k1|31~regout\,
	datad => \BancoRegistradores|115|20|21|26|5~9_combout\,
	combout => \BancoRegistradores|115|20|21|26|5~10_combout\);

-- Location: LCFF_X32_Y20_N9
\BancoRegistradores|s4|31\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|26|5~1_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|149~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s4|31~regout\);

-- Location: LCFF_X36_Y23_N7
\BancoRegistradores|gp|31\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|26|5~1_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|142~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|gp|31~regout\);

-- Location: LCCOMB_X32_Y20_N8
\BancoRegistradores|115|20|21|26|5~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|26|5~7_combout\ = (\BancoRegistradores|115|20|21|26|5~6_combout\ & (((\BancoRegistradores|gp|31~regout\)) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18)))) # 
-- (!\BancoRegistradores|115|20|21|26|5~6_combout\ & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (\BancoRegistradores|s4|31~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|21|26|5~6_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datac => \BancoRegistradores|s4|31~regout\,
	datad => \BancoRegistradores|gp|31~regout\,
	combout => \BancoRegistradores|115|20|21|26|5~7_combout\);

-- Location: LCCOMB_X33_Y13_N22
\BancoRegistradores|s5|31~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|s5|31~feeder_combout\ = \33|21|26|5~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|21|26|5~1_combout\,
	combout => \BancoRegistradores|s5|31~feeder_combout\);

-- Location: LCFF_X33_Y13_N23
\BancoRegistradores|s5|31\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|s5|31~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|148~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s5|31~regout\);

-- Location: LCFF_X32_Y16_N7
\BancoRegistradores|sp|31\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|26|5~1_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|140~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|sp|31~regout\);

-- Location: LCFF_X32_Y16_N13
\BancoRegistradores|s1|31\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|26|5~1_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|151~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s1|31~regout\);

-- Location: LCCOMB_X32_Y14_N26
\BancoRegistradores|t9|31~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|t9|31~feeder_combout\ = \33|21|26|5~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|21|26|5~1_combout\,
	combout => \BancoRegistradores|t9|31~feeder_combout\);

-- Location: LCFF_X32_Y14_N27
\BancoRegistradores|t9|31\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|t9|31~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|143~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t9|31~regout\);

-- Location: LCCOMB_X32_Y16_N12
\BancoRegistradores|115|20|21|26|5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|26|5~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18)) # ((\BancoRegistradores|t9|31~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (\BancoRegistradores|s1|31~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datac => \BancoRegistradores|s1|31~regout\,
	datad => \BancoRegistradores|t9|31~regout\,
	combout => \BancoRegistradores|115|20|21|26|5~4_combout\);

-- Location: LCCOMB_X32_Y16_N6
\BancoRegistradores|115|20|21|26|5~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|26|5~5_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|115|20|21|26|5~4_combout\ & ((\BancoRegistradores|sp|31~regout\))) # 
-- (!\BancoRegistradores|115|20|21|26|5~4_combout\ & (\BancoRegistradores|s5|31~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\BancoRegistradores|115|20|21|26|5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \BancoRegistradores|s5|31~regout\,
	datac => \BancoRegistradores|sp|31~regout\,
	datad => \BancoRegistradores|115|20|21|26|5~4_combout\,
	combout => \BancoRegistradores|115|20|21|26|5~5_combout\);

-- Location: LCCOMB_X32_Y20_N22
\BancoRegistradores|115|20|21|26|5~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|26|5~8_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17)) # 
-- ((\BancoRegistradores|115|20|21|26|5~5_combout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & 
-- (\BancoRegistradores|115|20|21|26|5~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|115|20|21|26|5~7_combout\,
	datad => \BancoRegistradores|115|20|21|26|5~5_combout\,
	combout => \BancoRegistradores|115|20|21|26|5~8_combout\);

-- Location: LCCOMB_X32_Y20_N4
\BancoRegistradores|115|20|21|26|5~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|26|5~11_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|115|20|21|26|5~8_combout\ & ((\BancoRegistradores|115|20|21|26|5~10_combout\))) # 
-- (!\BancoRegistradores|115|20|21|26|5~8_combout\ & (\BancoRegistradores|115|20|21|26|5~3_combout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\BancoRegistradores|115|20|21|26|5~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \BancoRegistradores|115|20|21|26|5~3_combout\,
	datac => \BancoRegistradores|115|20|21|26|5~10_combout\,
	datad => \BancoRegistradores|115|20|21|26|5~8_combout\,
	combout => \BancoRegistradores|115|20|21|26|5~11_combout\);

-- Location: LCFF_X32_Y21_N1
\BancoRegistradores|v1|31\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|26|5~1_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|126~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|v1|31~regout\);

-- Location: LCFF_X32_Y21_N25
\BancoRegistradores|v0|31\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|26|5~1_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|123~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|v0|31~regout\);

-- Location: LCFF_X35_Y24_N1
\BancoRegistradores|at|31\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|26|5~1_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|122~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|at|31~regout\);

-- Location: LCCOMB_X35_Y24_N14
\BancoRegistradores|115|18|28|23|21|26|18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|18|28|23|21|26|18~combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & \BancoRegistradores|at|31~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datad => \BancoRegistradores|at|31~regout\,
	combout => \BancoRegistradores|115|18|28|23|21|26|18~combout\);

-- Location: LCFF_X30_Y22_N27
\BancoRegistradores|a0|31\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|26|5~1_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|125~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a0|31~regout\);

-- Location: LCFF_X29_Y21_N1
\BancoRegistradores|a1|31\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|26|5~1_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|124~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a1|31~regout\);

-- Location: LCCOMB_X30_Y22_N26
\BancoRegistradores|115|20|21|26|5~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|26|5~12_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|a1|31~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\BancoRegistradores|a0|31~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \BancoRegistradores|a0|31~regout\,
	datad => \BancoRegistradores|a1|31~regout\,
	combout => \BancoRegistradores|115|20|21|26|5~12_combout\);

-- Location: LCFF_X30_Y22_N17
\BancoRegistradores|a2|31\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|26|5~1_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|128~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a2|31~regout\);

-- Location: LCFF_X29_Y21_N31
\BancoRegistradores|a3|31\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|26|5~1_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|129~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a3|31~regout\);

-- Location: LCCOMB_X30_Y22_N16
\BancoRegistradores|115|20|21|26|5~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|26|5~13_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|115|20|21|26|5~12_combout\ & ((\BancoRegistradores|a3|31~regout\))) # 
-- (!\BancoRegistradores|115|20|21|26|5~12_combout\ & (\BancoRegistradores|a2|31~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\BancoRegistradores|115|20|21|26|5~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \BancoRegistradores|115|20|21|26|5~12_combout\,
	datac => \BancoRegistradores|a2|31~regout\,
	datad => \BancoRegistradores|a3|31~regout\,
	combout => \BancoRegistradores|115|20|21|26|5~13_combout\);

-- Location: LCCOMB_X32_Y21_N26
\BancoRegistradores|115|20|21|26|5~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|26|5~14_combout\ = (\BancoRegistradores|115|20|18|26|5~2_combout\ & (\BancoRegistradores|115|20|18|26|5~3_combout\)) # (!\BancoRegistradores|115|20|18|26|5~2_combout\ & ((\BancoRegistradores|115|20|18|26|5~3_combout\ & 
-- ((\BancoRegistradores|115|20|21|26|5~13_combout\))) # (!\BancoRegistradores|115|20|18|26|5~3_combout\ & (\BancoRegistradores|115|18|28|23|21|26|18~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|18|26|5~2_combout\,
	datab => \BancoRegistradores|115|20|18|26|5~3_combout\,
	datac => \BancoRegistradores|115|18|28|23|21|26|18~combout\,
	datad => \BancoRegistradores|115|20|21|26|5~13_combout\,
	combout => \BancoRegistradores|115|20|21|26|5~14_combout\);

-- Location: LCCOMB_X32_Y21_N2
\BancoRegistradores|115|20|21|26|5~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|26|5~15_combout\ = (\BancoRegistradores|115|20|18|26|5~2_combout\ & ((\BancoRegistradores|115|20|21|26|5~14_combout\ & (\BancoRegistradores|v1|31~regout\)) # (!\BancoRegistradores|115|20|21|26|5~14_combout\ & 
-- ((\BancoRegistradores|v0|31~regout\))))) # (!\BancoRegistradores|115|20|18|26|5~2_combout\ & (((\BancoRegistradores|115|20|21|26|5~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|18|26|5~2_combout\,
	datab => \BancoRegistradores|v1|31~regout\,
	datac => \BancoRegistradores|v0|31~regout\,
	datad => \BancoRegistradores|115|20|21|26|5~14_combout\,
	combout => \BancoRegistradores|115|20|21|26|5~15_combout\);

-- Location: LCCOMB_X32_Y20_N30
\BancoRegistradores|115|20|21|26|5~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|26|5~16_combout\ = (\BancoRegistradores|115|20|18|26|5~0_combout\ & (\BancoRegistradores|115|20|18|26|5~1_combout\)) # (!\BancoRegistradores|115|20|18|26|5~0_combout\ & ((\BancoRegistradores|115|20|18|26|5~1_combout\ & 
-- (\BancoRegistradores|115|20|21|26|5~11_combout\)) # (!\BancoRegistradores|115|20|18|26|5~1_combout\ & ((\BancoRegistradores|115|20|21|26|5~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|18|26|5~0_combout\,
	datab => \BancoRegistradores|115|20|18|26|5~1_combout\,
	datac => \BancoRegistradores|115|20|21|26|5~11_combout\,
	datad => \BancoRegistradores|115|20|21|26|5~15_combout\,
	combout => \BancoRegistradores|115|20|21|26|5~16_combout\);

-- Location: LCCOMB_X31_Y20_N26
\BancoRegistradores|115|20|21|26|5~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|26|5~19_combout\ = (\BancoRegistradores|115|20|18|26|5~0_combout\ & ((\BancoRegistradores|115|20|21|26|5~16_combout\ & (\BancoRegistradores|115|20|21|26|5~18_combout\)) # (!\BancoRegistradores|115|20|21|26|5~16_combout\ & 
-- ((\BancoRegistradores|115|20|21|26|5~1_combout\))))) # (!\BancoRegistradores|115|20|18|26|5~0_combout\ & (((\BancoRegistradores|115|20|21|26|5~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|21|26|5~18_combout\,
	datab => \BancoRegistradores|115|20|18|26|5~0_combout\,
	datac => \BancoRegistradores|115|20|21|26|5~1_combout\,
	datad => \BancoRegistradores|115|20|21|26|5~16_combout\,
	combout => \BancoRegistradores|115|20|21|26|5~19_combout\);

-- Location: LCCOMB_X37_Y17_N4
\33|21|27|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \33|21|27|5~0_combout\ = (\inst2|61~combout\ & ((\DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(30)))) # (!\inst2|61~combout\ & (\ULA|140|48|21|5~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|61~combout\,
	datac => \ULA|140|48|21|5~4_combout\,
	datad => \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(30),
	combout => \33|21|27|5~0_combout\);

-- Location: LCCOMB_X37_Y20_N24
\BancoRegistradores|t2|30~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|t2|30~feeder_combout\ = \33|21|27|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|21|27|5~0_combout\,
	combout => \BancoRegistradores|t2|30~feeder_combout\);

-- Location: LCFF_X37_Y20_N25
\BancoRegistradores|t2|30\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|t2|30~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|135~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t2|30~regout\);

-- Location: LCFF_X36_Y24_N17
\BancoRegistradores|t0|30\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|27|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|137~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t0|30~regout\);

-- Location: LCCOMB_X36_Y24_N2
\BancoRegistradores|t1|30~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|t1|30~feeder_combout\ = \33|21|27|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|21|27|5~0_combout\,
	combout => \BancoRegistradores|t1|30~feeder_combout\);

-- Location: LCFF_X36_Y24_N3
\BancoRegistradores|t1|30\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|t1|30~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|136~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t1|30~regout\);

-- Location: LCCOMB_X36_Y24_N6
\BancoRegistradores|115|20|21|27|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|27|5~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17)) # ((\BancoRegistradores|t1|30~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\BancoRegistradores|t0|30~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|t0|30~regout\,
	datad => \BancoRegistradores|t1|30~regout\,
	combout => \BancoRegistradores|115|20|21|27|5~0_combout\);

-- Location: LCCOMB_X37_Y20_N16
\BancoRegistradores|115|20|21|27|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|27|5~1_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|115|20|21|27|5~0_combout\ & ((\BancoRegistradores|t3|30~regout\))) # 
-- (!\BancoRegistradores|115|20|21|27|5~0_combout\ & (\BancoRegistradores|t2|30~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\BancoRegistradores|115|20|21|27|5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \BancoRegistradores|t2|30~regout\,
	datac => \BancoRegistradores|115|20|21|27|5~0_combout\,
	datad => \BancoRegistradores|t3|30~regout\,
	combout => \BancoRegistradores|115|20|21|27|5~1_combout\);

-- Location: LCCOMB_X38_Y20_N14
\BancoRegistradores|s2|30~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|s2|30~feeder_combout\ = \33|21|27|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|21|27|5~0_combout\,
	combout => \BancoRegistradores|s2|30~feeder_combout\);

-- Location: LCFF_X38_Y20_N15
\BancoRegistradores|s2|30\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|s2|30~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|152~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s2|30~regout\);

-- Location: LCCOMB_X37_Y16_N24
\BancoRegistradores|s6|30~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|s6|30~feeder_combout\ = \33|21|27|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|21|27|5~0_combout\,
	combout => \BancoRegistradores|s6|30~feeder_combout\);

-- Location: LCFF_X37_Y16_N25
\BancoRegistradores|s6|30\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|s6|30~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|146~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s6|30~regout\);

-- Location: LCCOMB_X38_Y20_N8
\BancoRegistradores|115|20|21|27|5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|27|5~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19)) # ((\BancoRegistradores|s6|30~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\BancoRegistradores|s2|30~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|s2|30~regout\,
	datad => \BancoRegistradores|s6|30~regout\,
	combout => \BancoRegistradores|115|20|21|27|5~2_combout\);

-- Location: LCCOMB_X38_Y20_N2
\BancoRegistradores|115|20|21|27|5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|27|5~3_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|115|20|21|27|5~2_combout\ & ((\BancoRegistradores|fp|30~regout\))) # 
-- (!\BancoRegistradores|115|20|21|27|5~2_combout\ & (\BancoRegistradores|k0|30~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\BancoRegistradores|115|20|21|27|5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|k0|30~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|115|20|21|27|5~2_combout\,
	datad => \BancoRegistradores|fp|30~regout\,
	combout => \BancoRegistradores|115|20|21|27|5~3_combout\);

-- Location: LCFF_X36_Y18_N7
\BancoRegistradores|t8|30\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|27|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|145~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t8|30~regout\);

-- Location: LCCOMB_X37_Y18_N4
\BancoRegistradores|115|20|21|27|5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|27|5~6_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\BancoRegistradores|t8|30~regout\) # (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\BancoRegistradores|s0|30~regout\ & ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|s0|30~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|t8|30~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	combout => \BancoRegistradores|115|20|21|27|5~6_combout\);

-- Location: LCCOMB_X38_Y16_N26
\BancoRegistradores|s4|30~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|s4|30~feeder_combout\ = \33|21|27|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|21|27|5~0_combout\,
	combout => \BancoRegistradores|s4|30~feeder_combout\);

-- Location: LCFF_X38_Y16_N27
\BancoRegistradores|s4|30\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|s4|30~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|149~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s4|30~regout\);

-- Location: LCCOMB_X37_Y18_N14
\BancoRegistradores|115|20|21|27|5~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|27|5~7_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|115|20|21|27|5~6_combout\ & (\BancoRegistradores|gp|30~regout\)) # 
-- (!\BancoRegistradores|115|20|21|27|5~6_combout\ & ((\BancoRegistradores|s4|30~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\BancoRegistradores|115|20|21|27|5~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|gp|30~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datac => \BancoRegistradores|115|20|21|27|5~6_combout\,
	datad => \BancoRegistradores|s4|30~regout\,
	combout => \BancoRegistradores|115|20|21|27|5~7_combout\);

-- Location: LCFF_X30_Y15_N15
\BancoRegistradores|s1|30\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|27|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|151~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s1|30~regout\);

-- Location: LCCOMB_X35_Y15_N22
\BancoRegistradores|t9|30~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|t9|30~feeder_combout\ = \33|21|27|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|21|27|5~0_combout\,
	combout => \BancoRegistradores|t9|30~feeder_combout\);

-- Location: LCFF_X35_Y15_N23
\BancoRegistradores|t9|30\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|t9|30~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|143~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t9|30~regout\);

-- Location: LCCOMB_X30_Y15_N2
\BancoRegistradores|115|20|21|27|5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|27|5~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18)) # ((\BancoRegistradores|t9|30~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (\BancoRegistradores|s1|30~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datac => \BancoRegistradores|s1|30~regout\,
	datad => \BancoRegistradores|t9|30~regout\,
	combout => \BancoRegistradores|115|20|21|27|5~4_combout\);

-- Location: LCCOMB_X30_Y15_N8
\BancoRegistradores|115|20|21|27|5~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|27|5~5_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|115|20|21|27|5~4_combout\ & ((\BancoRegistradores|sp|30~regout\))) # 
-- (!\BancoRegistradores|115|20|21|27|5~4_combout\ & (\BancoRegistradores|s5|30~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\BancoRegistradores|115|20|21|27|5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \BancoRegistradores|s5|30~regout\,
	datac => \BancoRegistradores|sp|30~regout\,
	datad => \BancoRegistradores|115|20|21|27|5~4_combout\,
	combout => \BancoRegistradores|115|20|21|27|5~5_combout\);

-- Location: LCCOMB_X37_Y18_N0
\BancoRegistradores|115|20|21|27|5~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|27|5~8_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|115|20|21|27|5~5_combout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\BancoRegistradores|115|20|21|27|5~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \BancoRegistradores|115|20|21|27|5~7_combout\,
	datad => \BancoRegistradores|115|20|21|27|5~5_combout\,
	combout => \BancoRegistradores|115|20|21|27|5~8_combout\);

-- Location: LCCOMB_X30_Y18_N0
\BancoRegistradores|115|20|21|27|5~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|27|5~11_combout\ = (\BancoRegistradores|115|20|21|27|5~8_combout\ & ((\BancoRegistradores|115|20|21|27|5~10_combout\) # ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\BancoRegistradores|115|20|21|27|5~8_combout\ & (((\BancoRegistradores|115|20|21|27|5~3_combout\ & \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|21|27|5~10_combout\,
	datab => \BancoRegistradores|115|20|21|27|5~3_combout\,
	datac => \BancoRegistradores|115|20|21|27|5~8_combout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	combout => \BancoRegistradores|115|20|21|27|5~11_combout\);

-- Location: LCCOMB_X30_Y18_N12
\BancoRegistradores|115|20|21|27|5~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|27|5~16_combout\ = (\BancoRegistradores|115|20|18|26|5~1_combout\ & (((\BancoRegistradores|115|20|18|26|5~0_combout\) # (\BancoRegistradores|115|20|21|27|5~11_combout\)))) # (!\BancoRegistradores|115|20|18|26|5~1_combout\ & 
-- (\BancoRegistradores|115|20|21|27|5~15_combout\ & (!\BancoRegistradores|115|20|18|26|5~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|21|27|5~15_combout\,
	datab => \BancoRegistradores|115|20|18|26|5~1_combout\,
	datac => \BancoRegistradores|115|20|18|26|5~0_combout\,
	datad => \BancoRegistradores|115|20|21|27|5~11_combout\,
	combout => \BancoRegistradores|115|20|21|27|5~16_combout\);

-- Location: LCCOMB_X30_Y18_N6
\BancoRegistradores|115|20|21|27|5~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|27|5~19_combout\ = (\BancoRegistradores|115|20|18|26|5~0_combout\ & ((\BancoRegistradores|115|20|21|27|5~16_combout\ & (\BancoRegistradores|115|20|21|27|5~18_combout\)) # (!\BancoRegistradores|115|20|21|27|5~16_combout\ & 
-- ((\BancoRegistradores|115|20|21|27|5~1_combout\))))) # (!\BancoRegistradores|115|20|18|26|5~0_combout\ & (((\BancoRegistradores|115|20|21|27|5~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|21|27|5~18_combout\,
	datab => \BancoRegistradores|115|20|21|27|5~1_combout\,
	datac => \BancoRegistradores|115|20|18|26|5~0_combout\,
	datad => \BancoRegistradores|115|20|21|27|5~16_combout\,
	combout => \BancoRegistradores|115|20|21|27|5~19_combout\);

-- Location: LCCOMB_X33_Y17_N18
\ULA|139|48|21|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|139|48|21|5~1_combout\ = (\177|21|28|18~combout\) # ((!\inst2|108~3_combout\ & \BancoRegistradores|115|20|21|28|5~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \177|21|28|18~combout\,
	datac => \inst2|108~3_combout\,
	datad => \BancoRegistradores|115|20|21|28|5~19_combout\,
	combout => \ULA|139|48|21|5~1_combout\);

-- Location: LCCOMB_X37_Y17_N2
\ULA|139|48|21|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|139|48|21|5~0_combout\ = (\BancoRegistradores|78|20|21|28|6~1_combout\) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25) & \BancoRegistradores|78|19|32|25|21|28|5~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BancoRegistradores|78|20|21|28|6~1_combout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25),
	datad => \BancoRegistradores|78|19|32|25|21|28|5~9_combout\,
	combout => \ULA|139|48|21|5~0_combout\);

-- Location: LCCOMB_X32_Y17_N6
\ULA|139|48|21|5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|139|48|21|5~2_combout\ = (\135|75~combout\ & ((\ULA|139|48|21|5~1_combout\ & ((\ULA|139|48|21|5~0_combout\) # (\135|77~0_combout\))) # (!\ULA|139|48|21|5~1_combout\ & (\ULA|139|48|21|5~0_combout\ & \135|77~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \135|75~combout\,
	datab => \ULA|139|48|21|5~1_combout\,
	datac => \ULA|139|48|21|5~0_combout\,
	datad => \135|77~0_combout\,
	combout => \ULA|139|48|21|5~2_combout\);

-- Location: LCCOMB_X33_Y17_N14
\23|136\ : cycloneii_lcell_comb
-- Equation(s):
-- \23|136~combout\ = LCELL(\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15),
	combout => \23|136~combout\);

-- Location: LCCOMB_X33_Y17_N28
\ULA|139|50\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|139|50~combout\ = \135|73~combout\ $ (((\inst2|108~3_combout\ & (\23|136~combout\)) # (!\inst2|108~3_combout\ & ((\BancoRegistradores|115|20|21|28|5~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|108~3_combout\,
	datab => \23|136~combout\,
	datac => \135|73~combout\,
	datad => \BancoRegistradores|115|20|21|28|5~19_combout\,
	combout => \ULA|139|50~combout\);

-- Location: LCCOMB_X37_Y17_N20
\ULA|139|53|31~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|139|53|31~0_combout\ = \ULA|139|50~combout\ $ (((\BancoRegistradores|78|20|21|28|6~1_combout\) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25) & \BancoRegistradores|78|19|32|25|21|28|5~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25),
	datab => \BancoRegistradores|78|20|21|28|6~1_combout\,
	datac => \ULA|139|50~combout\,
	datad => \BancoRegistradores|78|19|32|25|21|28|5~9_combout\,
	combout => \ULA|139|53|31~0_combout\);

-- Location: LCCOMB_X37_Y17_N6
\ULA|139|48|21|5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|139|48|21|5~3_combout\ = (\ULA|139|48|21|5~2_combout\) # ((\ULA|140|48|21|5~0_combout\ & (\ULA|139|53|31~0_combout\ $ (\ULA|138|53|38~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|140|48|21|5~0_combout\,
	datab => \ULA|139|48|21|5~2_combout\,
	datac => \ULA|139|53|31~0_combout\,
	datad => \ULA|138|53|38~0_combout\,
	combout => \ULA|139|48|21|5~3_combout\);

-- Location: LCCOMB_X37_Y17_N22
\33|21|28|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \33|21|28|5~0_combout\ = (\inst2|61~combout\ & (\DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(29))) # (!\inst2|61~combout\ & ((\ULA|139|48|21|5~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(29),
	datac => \inst2|61~combout\,
	datad => \ULA|139|48|21|5~3_combout\,
	combout => \33|21|28|5~0_combout\);

-- Location: LCCOMB_X37_Y22_N8
\BancoRegistradores|t7|29~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|t7|29~feeder_combout\ = \33|21|28|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|21|28|5~0_combout\,
	combout => \BancoRegistradores|t7|29~feeder_combout\);

-- Location: LCFF_X37_Y22_N9
\BancoRegistradores|t7|29\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|t7|29~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|130~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t7|29~regout\);

-- Location: LCFF_X37_Y22_N27
\BancoRegistradores|t6|29\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|28|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|131~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t6|29~regout\);

-- Location: LCCOMB_X38_Y22_N6
\BancoRegistradores|t5|29~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|t5|29~feeder_combout\ = \33|21|28|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|21|28|5~0_combout\,
	combout => \BancoRegistradores|t5|29~feeder_combout\);

-- Location: LCFF_X38_Y22_N7
\BancoRegistradores|t5|29\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|t5|29~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|132~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t5|29~regout\);

-- Location: LCCOMB_X38_Y22_N2
\BancoRegistradores|115|20|21|28|5~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|28|5~17_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17)) # (\BancoRegistradores|t5|29~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\BancoRegistradores|t4|29~regout\ & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t4|29~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datad => \BancoRegistradores|t5|29~regout\,
	combout => \BancoRegistradores|115|20|21|28|5~17_combout\);

-- Location: LCCOMB_X37_Y22_N26
\BancoRegistradores|115|20|21|28|5~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|28|5~18_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|115|20|21|28|5~17_combout\ & (\BancoRegistradores|t7|29~regout\)) # 
-- (!\BancoRegistradores|115|20|21|28|5~17_combout\ & ((\BancoRegistradores|t6|29~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\BancoRegistradores|115|20|21|28|5~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \BancoRegistradores|t7|29~regout\,
	datac => \BancoRegistradores|t6|29~regout\,
	datad => \BancoRegistradores|115|20|21|28|5~17_combout\,
	combout => \BancoRegistradores|115|20|21|28|5~18_combout\);

-- Location: LCFF_X32_Y21_N7
\BancoRegistradores|v1|29\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|28|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|126~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|v1|29~regout\);

-- Location: LCFF_X33_Y20_N1
\BancoRegistradores|a0|29\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|28|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|125~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a0|29~regout\);

-- Location: LCFF_X33_Y20_N23
\BancoRegistradores|a1|29\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|28|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|124~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a1|29~regout\);

-- Location: LCCOMB_X33_Y20_N0
\BancoRegistradores|115|20|21|28|5~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|28|5~12_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|a1|29~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\BancoRegistradores|a0|29~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \BancoRegistradores|a0|29~regout\,
	datad => \BancoRegistradores|a1|29~regout\,
	combout => \BancoRegistradores|115|20|21|28|5~12_combout\);

-- Location: LCCOMB_X37_Y17_N28
\BancoRegistradores|115|20|21|28|5~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|28|5~13_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|115|20|21|28|5~12_combout\ & ((\BancoRegistradores|a3|29~regout\))) # 
-- (!\BancoRegistradores|115|20|21|28|5~12_combout\ & (\BancoRegistradores|a2|29~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\BancoRegistradores|115|20|21|28|5~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \BancoRegistradores|a2|29~regout\,
	datac => \BancoRegistradores|a3|29~regout\,
	datad => \BancoRegistradores|115|20|21|28|5~12_combout\,
	combout => \BancoRegistradores|115|20|21|28|5~13_combout\);

-- Location: LCCOMB_X32_Y21_N6
\BancoRegistradores|115|20|21|28|5~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|28|5~15_combout\ = (\BancoRegistradores|115|20|21|28|5~14_combout\ & (((\BancoRegistradores|v1|29~regout\)) # (!\BancoRegistradores|115|20|18|26|5~3_combout\))) # (!\BancoRegistradores|115|20|21|28|5~14_combout\ & 
-- (\BancoRegistradores|115|20|18|26|5~3_combout\ & ((\BancoRegistradores|115|20|21|28|5~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|21|28|5~14_combout\,
	datab => \BancoRegistradores|115|20|18|26|5~3_combout\,
	datac => \BancoRegistradores|v1|29~regout\,
	datad => \BancoRegistradores|115|20|21|28|5~13_combout\,
	combout => \BancoRegistradores|115|20|21|28|5~15_combout\);

-- Location: LCCOMB_X33_Y20_N10
\BancoRegistradores|115|20|21|28|5~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|28|5~16_combout\ = (\BancoRegistradores|115|20|18|26|5~0_combout\ & ((\BancoRegistradores|115|20|21|28|5~11_combout\) # ((\BancoRegistradores|115|20|18|26|5~1_combout\)))) # (!\BancoRegistradores|115|20|18|26|5~0_combout\ & 
-- (((!\BancoRegistradores|115|20|18|26|5~1_combout\ & \BancoRegistradores|115|20|21|28|5~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|21|28|5~11_combout\,
	datab => \BancoRegistradores|115|20|18|26|5~0_combout\,
	datac => \BancoRegistradores|115|20|18|26|5~1_combout\,
	datad => \BancoRegistradores|115|20|21|28|5~15_combout\,
	combout => \BancoRegistradores|115|20|21|28|5~16_combout\);

-- Location: LCCOMB_X33_Y20_N8
\BancoRegistradores|115|20|21|28|5~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|28|5~19_combout\ = (\BancoRegistradores|115|20|18|26|5~1_combout\ & ((\BancoRegistradores|115|20|21|28|5~16_combout\ & ((\BancoRegistradores|115|20|21|28|5~18_combout\))) # (!\BancoRegistradores|115|20|21|28|5~16_combout\ & 
-- (\BancoRegistradores|115|20|21|28|5~9_combout\)))) # (!\BancoRegistradores|115|20|18|26|5~1_combout\ & (((\BancoRegistradores|115|20|21|28|5~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|21|28|5~9_combout\,
	datab => \BancoRegistradores|115|20|21|28|5~18_combout\,
	datac => \BancoRegistradores|115|20|18|26|5~1_combout\,
	datad => \BancoRegistradores|115|20|21|28|5~16_combout\,
	combout => \BancoRegistradores|115|20|21|28|5~19_combout\);

-- Location: LCCOMB_X34_Y20_N0
\BancoRegistradores|s4|28~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|s4|28~feeder_combout\ = \33|21|29|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|21|29|5~0_combout\,
	combout => \BancoRegistradores|s4|28~feeder_combout\);

-- Location: LCFF_X34_Y20_N1
\BancoRegistradores|s4|28\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|s4|28~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|149~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s4|28~regout\);

-- Location: LCFF_X34_Y16_N15
\BancoRegistradores|gp|28\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|29|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|142~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|gp|28~regout\);

-- Location: LCCOMB_X34_Y16_N14
\BancoRegistradores|78|19|32|25|21|29|5~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|21|29|5~5_combout\ = (\BancoRegistradores|78|19|32|25|21|29|5~4_combout\ & (((\BancoRegistradores|gp|28~regout\) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\BancoRegistradores|78|19|32|25|21|29|5~4_combout\ & (\BancoRegistradores|s4|28~regout\ & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|19|32|25|21|29|5~4_combout\,
	datab => \BancoRegistradores|s4|28~regout\,
	datac => \BancoRegistradores|gp|28~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	combout => \BancoRegistradores|78|19|32|25|21|29|5~5_combout\);

-- Location: LCCOMB_X38_Y16_N4
\BancoRegistradores|78|19|32|25|21|29|5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|21|29|5~6_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|78|19|32|25|21|29|5~3_combout\) # 
-- ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\BancoRegistradores|78|19|32|25|21|29|5~5_combout\ & 
-- !\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|19|32|25|21|29|5~3_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \BancoRegistradores|78|19|32|25|21|29|5~5_combout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	combout => \BancoRegistradores|78|19|32|25|21|29|5~6_combout\);

-- Location: LCCOMB_X36_Y16_N14
\BancoRegistradores|s5|28~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|s5|28~feeder_combout\ = \33|21|29|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|21|29|5~0_combout\,
	combout => \BancoRegistradores|s5|28~feeder_combout\);

-- Location: LCFF_X36_Y16_N15
\BancoRegistradores|s5|28\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|s5|28~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|148~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s5|28~regout\);

-- Location: LCFF_X32_Y16_N19
\BancoRegistradores|sp|28\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|29|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|140~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|sp|28~regout\);

-- Location: LCCOMB_X37_Y16_N6
\BancoRegistradores|t9|28~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|t9|28~feeder_combout\ = \33|21|29|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|21|29|5~0_combout\,
	combout => \BancoRegistradores|t9|28~feeder_combout\);

-- Location: LCFF_X37_Y16_N7
\BancoRegistradores|t9|28\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|t9|28~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|143~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t9|28~regout\);

-- Location: LCFF_X32_Y16_N25
\BancoRegistradores|s1|28\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|29|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|151~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s1|28~regout\);

-- Location: LCCOMB_X32_Y16_N24
\BancoRegistradores|78|19|32|25|21|29|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|21|29|5~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (\BancoRegistradores|t9|28~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|s1|28~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \BancoRegistradores|t9|28~regout\,
	datac => \BancoRegistradores|s1|28~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	combout => \BancoRegistradores|78|19|32|25|21|29|5~0_combout\);

-- Location: LCCOMB_X32_Y16_N18
\BancoRegistradores|78|19|32|25|21|29|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|21|29|5~1_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|78|19|32|25|21|29|5~0_combout\ & ((\BancoRegistradores|sp|28~regout\))) # 
-- (!\BancoRegistradores|78|19|32|25|21|29|5~0_combout\ & (\BancoRegistradores|s5|28~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (((\BancoRegistradores|78|19|32|25|21|29|5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \BancoRegistradores|s5|28~regout\,
	datac => \BancoRegistradores|sp|28~regout\,
	datad => \BancoRegistradores|78|19|32|25|21|29|5~0_combout\,
	combout => \BancoRegistradores|78|19|32|25|21|29|5~1_combout\);

-- Location: LCFF_X33_Y14_N3
\BancoRegistradores|ra|28\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|29|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|139~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|ra|28~regout\);

-- Location: LCFF_X33_Y14_N9
\BancoRegistradores|k1|28\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|29|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|141~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|k1|28~regout\);

-- Location: LCCOMB_X33_Y14_N8
\BancoRegistradores|78|19|32|25|21|29|5~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|21|29|5~8_combout\ = (\BancoRegistradores|78|19|32|25|21|29|5~7_combout\ & ((\BancoRegistradores|ra|28~regout\) # ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\BancoRegistradores|78|19|32|25|21|29|5~7_combout\ & (((\BancoRegistradores|k1|28~regout\ & \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|19|32|25|21|29|5~7_combout\,
	datab => \BancoRegistradores|ra|28~regout\,
	datac => \BancoRegistradores|k1|28~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	combout => \BancoRegistradores|78|19|32|25|21|29|5~8_combout\);

-- Location: LCCOMB_X38_Y16_N14
\BancoRegistradores|78|19|32|25|21|29|5~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|21|29|5~9_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|78|19|32|25|21|29|5~6_combout\ & ((\BancoRegistradores|78|19|32|25|21|29|5~8_combout\))) # 
-- (!\BancoRegistradores|78|19|32|25|21|29|5~6_combout\ & (\BancoRegistradores|78|19|32|25|21|29|5~1_combout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\BancoRegistradores|78|19|32|25|21|29|5~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \BancoRegistradores|78|19|32|25|21|29|5~6_combout\,
	datac => \BancoRegistradores|78|19|32|25|21|29|5~1_combout\,
	datad => \BancoRegistradores|78|19|32|25|21|29|5~8_combout\,
	combout => \BancoRegistradores|78|19|32|25|21|29|5~9_combout\);

-- Location: LCCOMB_X37_Y17_N26
\ULA|138|53|31~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|138|53|31~0_combout\ = \ULA|138|50~combout\ $ (((\BancoRegistradores|78|20|21|29|6~1_combout\) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25) & \BancoRegistradores|78|19|32|25|21|29|5~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25),
	datab => \BancoRegistradores|78|20|21|29|6~1_combout\,
	datac => \ULA|138|50~combout\,
	datad => \BancoRegistradores|78|19|32|25|21|29|5~9_combout\,
	combout => \ULA|138|53|31~0_combout\);

-- Location: LCCOMB_X41_Y17_N22
\ULA|138|48|21|5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|138|48|21|5~3_combout\ = (\ULA|138|48|21|5~2_combout\) # ((\ULA|140|48|21|5~0_combout\ & (\ULA|138|53|31~0_combout\ $ (\ULA|137|53|38~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|138|48|21|5~2_combout\,
	datab => \ULA|140|48|21|5~0_combout\,
	datac => \ULA|138|53|31~0_combout\,
	datad => \ULA|137|53|38~0_combout\,
	combout => \ULA|138|48|21|5~3_combout\);

-- Location: LCCOMB_X33_Y20_N26
\33|21|29|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \33|21|29|5~0_combout\ = (\inst2|61~combout\ & (\DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(28))) # (!\inst2|61~combout\ & ((\ULA|138|48|21|5~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(28),
	datac => \inst2|61~combout\,
	datad => \ULA|138|48|21|5~3_combout\,
	combout => \33|21|29|5~0_combout\);

-- Location: LCCOMB_X24_Y16_N22
\BancoRegistradores|t7|28~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|t7|28~feeder_combout\ = \33|21|29|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|21|29|5~0_combout\,
	combout => \BancoRegistradores|t7|28~feeder_combout\);

-- Location: LCFF_X24_Y16_N23
\BancoRegistradores|t7|28\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|t7|28~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|130~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t7|28~regout\);

-- Location: LCFF_X25_Y16_N25
\BancoRegistradores|t6|28\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|29|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|131~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t6|28~regout\);

-- Location: LCFF_X25_Y16_N3
\BancoRegistradores|t4|28\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|29|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|134~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t4|28~regout\);

-- Location: LCCOMB_X24_Y16_N14
\BancoRegistradores|t5|28~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|t5|28~feeder_combout\ = \33|21|29|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|21|29|5~0_combout\,
	combout => \BancoRegistradores|t5|28~feeder_combout\);

-- Location: LCFF_X24_Y16_N15
\BancoRegistradores|t5|28\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|t5|28~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|132~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t5|28~regout\);

-- Location: LCCOMB_X25_Y16_N2
\BancoRegistradores|115|20|21|29|5~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|29|5~17_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17)) # ((\BancoRegistradores|t5|28~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\BancoRegistradores|t4|28~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|t4|28~regout\,
	datad => \BancoRegistradores|t5|28~regout\,
	combout => \BancoRegistradores|115|20|21|29|5~17_combout\);

-- Location: LCCOMB_X25_Y16_N24
\BancoRegistradores|115|20|21|29|5~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|29|5~18_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|115|20|21|29|5~17_combout\ & (\BancoRegistradores|t7|28~regout\)) # 
-- (!\BancoRegistradores|115|20|21|29|5~17_combout\ & ((\BancoRegistradores|t6|28~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\BancoRegistradores|115|20|21|29|5~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \BancoRegistradores|t7|28~regout\,
	datac => \BancoRegistradores|t6|28~regout\,
	datad => \BancoRegistradores|115|20|21|29|5~17_combout\,
	combout => \BancoRegistradores|115|20|21|29|5~18_combout\);

-- Location: LCCOMB_X35_Y20_N22
\BancoRegistradores|k0|28~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|k0|28~feeder_combout\ = \33|21|29|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|21|29|5~0_combout\,
	combout => \BancoRegistradores|k0|28~feeder_combout\);

-- Location: LCFF_X35_Y20_N23
\BancoRegistradores|k0|28\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|k0|28~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|144~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|k0|28~regout\);

-- Location: LCFF_X35_Y20_N17
\BancoRegistradores|s2|28\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|29|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|152~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s2|28~regout\);

-- Location: LCCOMB_X36_Y22_N20
\BancoRegistradores|s6|28~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|s6|28~feeder_combout\ = \33|21|29|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|21|29|5~0_combout\,
	combout => \BancoRegistradores|s6|28~feeder_combout\);

-- Location: LCFF_X36_Y22_N21
\BancoRegistradores|s6|28\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|s6|28~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|146~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s6|28~regout\);

-- Location: LCCOMB_X35_Y20_N14
\BancoRegistradores|115|20|21|29|5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|29|5~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|s6|28~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (\BancoRegistradores|s2|28~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datac => \BancoRegistradores|s2|28~regout\,
	datad => \BancoRegistradores|s6|28~regout\,
	combout => \BancoRegistradores|115|20|21|29|5~2_combout\);

-- Location: LCCOMB_X36_Y20_N6
\BancoRegistradores|115|20|21|29|5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|29|5~3_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|115|20|21|29|5~2_combout\ & (\BancoRegistradores|fp|28~regout\)) # 
-- (!\BancoRegistradores|115|20|21|29|5~2_combout\ & ((\BancoRegistradores|k0|28~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\BancoRegistradores|115|20|21|29|5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|fp|28~regout\,
	datab => \BancoRegistradores|k0|28~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datad => \BancoRegistradores|115|20|21|29|5~2_combout\,
	combout => \BancoRegistradores|115|20|21|29|5~3_combout\);

-- Location: LCFF_X37_Y15_N9
\BancoRegistradores|s3|28\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|29|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|150~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s3|28~regout\);

-- Location: LCFF_X36_Y15_N23
\BancoRegistradores|s7|28\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|29|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|147~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s7|28~regout\);

-- Location: LCCOMB_X37_Y15_N6
\BancoRegistradores|115|20|21|29|5~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|29|5~9_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19)) # ((\BancoRegistradores|s7|28~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\BancoRegistradores|s3|28~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|s3|28~regout\,
	datad => \BancoRegistradores|s7|28~regout\,
	combout => \BancoRegistradores|115|20|21|29|5~9_combout\);

-- Location: LCCOMB_X33_Y14_N2
\BancoRegistradores|115|20|21|29|5~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|29|5~10_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|115|20|21|29|5~9_combout\ & ((\BancoRegistradores|ra|28~regout\))) # 
-- (!\BancoRegistradores|115|20|21|29|5~9_combout\ & (\BancoRegistradores|k1|28~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\BancoRegistradores|115|20|21|29|5~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \BancoRegistradores|k1|28~regout\,
	datac => \BancoRegistradores|ra|28~regout\,
	datad => \BancoRegistradores|115|20|21|29|5~9_combout\,
	combout => \BancoRegistradores|115|20|21|29|5~10_combout\);

-- Location: LCFF_X34_Y16_N9
\BancoRegistradores|s0|28\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|29|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|153~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s0|28~regout\);

-- Location: LCCOMB_X35_Y19_N22
\BancoRegistradores|t8|28~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|t8|28~feeder_combout\ = \33|21|29|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|21|29|5~0_combout\,
	combout => \BancoRegistradores|t8|28~feeder_combout\);

-- Location: LCFF_X35_Y19_N23
\BancoRegistradores|t8|28\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|t8|28~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|145~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t8|28~regout\);

-- Location: LCCOMB_X34_Y16_N28
\BancoRegistradores|115|20|21|29|5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|29|5~6_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18)) # ((\BancoRegistradores|t8|28~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (\BancoRegistradores|s0|28~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datac => \BancoRegistradores|s0|28~regout\,
	datad => \BancoRegistradores|t8|28~regout\,
	combout => \BancoRegistradores|115|20|21|29|5~6_combout\);

-- Location: LCCOMB_X34_Y16_N10
\BancoRegistradores|115|20|21|29|5~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|29|5~7_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|115|20|21|29|5~6_combout\ & (\BancoRegistradores|gp|28~regout\)) # 
-- (!\BancoRegistradores|115|20|21|29|5~6_combout\ & ((\BancoRegistradores|s4|28~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\BancoRegistradores|115|20|21|29|5~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \BancoRegistradores|gp|28~regout\,
	datac => \BancoRegistradores|s4|28~regout\,
	datad => \BancoRegistradores|115|20|21|29|5~6_combout\,
	combout => \BancoRegistradores|115|20|21|29|5~7_combout\);

-- Location: LCCOMB_X32_Y16_N4
\BancoRegistradores|115|20|21|29|5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|29|5~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18)) # ((\BancoRegistradores|t9|28~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (\BancoRegistradores|s1|28~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datac => \BancoRegistradores|s1|28~regout\,
	datad => \BancoRegistradores|t9|28~regout\,
	combout => \BancoRegistradores|115|20|21|29|5~4_combout\);

-- Location: LCCOMB_X32_Y16_N10
\BancoRegistradores|115|20|21|29|5~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|29|5~5_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|115|20|21|29|5~4_combout\ & ((\BancoRegistradores|sp|28~regout\))) # 
-- (!\BancoRegistradores|115|20|21|29|5~4_combout\ & (\BancoRegistradores|s5|28~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\BancoRegistradores|115|20|21|29|5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \BancoRegistradores|s5|28~regout\,
	datac => \BancoRegistradores|115|20|21|29|5~4_combout\,
	datad => \BancoRegistradores|sp|28~regout\,
	combout => \BancoRegistradores|115|20|21|29|5~5_combout\);

-- Location: LCCOMB_X33_Y20_N18
\BancoRegistradores|115|20|21|29|5~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|29|5~8_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|115|20|21|29|5~5_combout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\BancoRegistradores|115|20|21|29|5~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \BancoRegistradores|115|20|21|29|5~7_combout\,
	datad => \BancoRegistradores|115|20|21|29|5~5_combout\,
	combout => \BancoRegistradores|115|20|21|29|5~8_combout\);

-- Location: LCCOMB_X33_Y20_N20
\BancoRegistradores|115|20|21|29|5~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|29|5~11_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|115|20|21|29|5~8_combout\ & ((\BancoRegistradores|115|20|21|29|5~10_combout\))) # 
-- (!\BancoRegistradores|115|20|21|29|5~8_combout\ & (\BancoRegistradores|115|20|21|29|5~3_combout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\BancoRegistradores|115|20|21|29|5~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \BancoRegistradores|115|20|21|29|5~3_combout\,
	datac => \BancoRegistradores|115|20|21|29|5~10_combout\,
	datad => \BancoRegistradores|115|20|21|29|5~8_combout\,
	combout => \BancoRegistradores|115|20|21|29|5~11_combout\);

-- Location: LCCOMB_X30_Y20_N20
\BancoRegistradores|115|18|28|23|21|29|18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|18|28|23|21|29|18~combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & \BancoRegistradores|at|28~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datad => \BancoRegistradores|at|28~regout\,
	combout => \BancoRegistradores|115|18|28|23|21|29|18~combout\);

-- Location: LCCOMB_X33_Y20_N6
\BancoRegistradores|115|20|21|29|5~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|29|5~12_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|a1|28~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\BancoRegistradores|a0|28~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \BancoRegistradores|a0|28~regout\,
	datad => \BancoRegistradores|a1|28~regout\,
	combout => \BancoRegistradores|115|20|21|29|5~12_combout\);

-- Location: LCCOMB_X28_Y20_N30
\BancoRegistradores|115|20|21|29|5~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|29|5~13_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|115|20|21|29|5~12_combout\ & ((\BancoRegistradores|a3|28~regout\))) # 
-- (!\BancoRegistradores|115|20|21|29|5~12_combout\ & (\BancoRegistradores|a2|28~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\BancoRegistradores|115|20|21|29|5~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \BancoRegistradores|a2|28~regout\,
	datac => \BancoRegistradores|a3|28~regout\,
	datad => \BancoRegistradores|115|20|21|29|5~12_combout\,
	combout => \BancoRegistradores|115|20|21|29|5~13_combout\);

-- Location: LCCOMB_X28_Y20_N0
\BancoRegistradores|115|20|21|29|5~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|29|5~14_combout\ = (\BancoRegistradores|115|20|18|26|5~3_combout\ & ((\BancoRegistradores|115|20|18|26|5~2_combout\) # ((\BancoRegistradores|115|20|21|29|5~13_combout\)))) # (!\BancoRegistradores|115|20|18|26|5~3_combout\ & 
-- (!\BancoRegistradores|115|20|18|26|5~2_combout\ & (\BancoRegistradores|115|18|28|23|21|29|18~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|18|26|5~3_combout\,
	datab => \BancoRegistradores|115|20|18|26|5~2_combout\,
	datac => \BancoRegistradores|115|18|28|23|21|29|18~combout\,
	datad => \BancoRegistradores|115|20|21|29|5~13_combout\,
	combout => \BancoRegistradores|115|20|21|29|5~14_combout\);

-- Location: LCCOMB_X28_Y20_N2
\BancoRegistradores|115|20|21|29|5~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|29|5~15_combout\ = (\BancoRegistradores|115|20|18|26|5~2_combout\ & ((\BancoRegistradores|115|20|21|29|5~14_combout\ & (\BancoRegistradores|v1|28~regout\)) # (!\BancoRegistradores|115|20|21|29|5~14_combout\ & 
-- ((\BancoRegistradores|v0|28~regout\))))) # (!\BancoRegistradores|115|20|18|26|5~2_combout\ & (((\BancoRegistradores|115|20|21|29|5~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|v1|28~regout\,
	datab => \BancoRegistradores|115|20|18|26|5~2_combout\,
	datac => \BancoRegistradores|v0|28~regout\,
	datad => \BancoRegistradores|115|20|21|29|5~14_combout\,
	combout => \BancoRegistradores|115|20|21|29|5~15_combout\);

-- Location: LCCOMB_X33_Y20_N28
\BancoRegistradores|115|20|21|29|5~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|29|5~16_combout\ = (\BancoRegistradores|115|20|18|26|5~1_combout\ & ((\BancoRegistradores|115|20|18|26|5~0_combout\) # ((\BancoRegistradores|115|20|21|29|5~11_combout\)))) # (!\BancoRegistradores|115|20|18|26|5~1_combout\ & 
-- (!\BancoRegistradores|115|20|18|26|5~0_combout\ & ((\BancoRegistradores|115|20|21|29|5~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|18|26|5~1_combout\,
	datab => \BancoRegistradores|115|20|18|26|5~0_combout\,
	datac => \BancoRegistradores|115|20|21|29|5~11_combout\,
	datad => \BancoRegistradores|115|20|21|29|5~15_combout\,
	combout => \BancoRegistradores|115|20|21|29|5~16_combout\);

-- Location: LCCOMB_X33_Y20_N2
\BancoRegistradores|115|20|21|29|5~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|29|5~19_combout\ = (\BancoRegistradores|115|20|18|26|5~0_combout\ & ((\BancoRegistradores|115|20|21|29|5~16_combout\ & ((\BancoRegistradores|115|20|21|29|5~18_combout\))) # (!\BancoRegistradores|115|20|21|29|5~16_combout\ & 
-- (\BancoRegistradores|115|20|21|29|5~1_combout\)))) # (!\BancoRegistradores|115|20|18|26|5~0_combout\ & (((\BancoRegistradores|115|20|21|29|5~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|21|29|5~1_combout\,
	datab => \BancoRegistradores|115|20|18|26|5~0_combout\,
	datac => \BancoRegistradores|115|20|21|29|5~18_combout\,
	datad => \BancoRegistradores|115|20|21|29|5~16_combout\,
	combout => \BancoRegistradores|115|20|21|29|5~19_combout\);

-- Location: LCCOMB_X40_Y20_N16
\177|21|25|6\ : cycloneii_lcell_comb
-- Equation(s):
-- \177|21|25|6~combout\ = (\BancoRegistradores|115|20|21|25|5~19_combout\ & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28)) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30)) # 
-- (!\inst2|108~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28),
	datab => \inst2|108~2_combout\,
	datac => \BancoRegistradores|115|20|21|25|5~19_combout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30),
	combout => \177|21|25|6~combout\);

-- Location: LCCOMB_X40_Y20_N28
\177|21|25|18\ : cycloneii_lcell_comb
-- Equation(s):
-- \177|21|25|18~combout\ = (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30) & (\inst2|108~2_combout\ & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28) & \23|141~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30),
	datab => \inst2|108~2_combout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28),
	datad => \23|141~combout\,
	combout => \177|21|25|18~combout\);

-- Location: LCCOMB_X40_Y20_N14
\ULA|137|48|20|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|137|48|20|5~0_combout\ = (\BancoRegistradores|78|20|21|25|5~0_combout\ & ((\135|77~0_combout\) # ((\177|21|25|6~combout\) # (\177|21|25|18~combout\)))) # (!\BancoRegistradores|78|20|21|25|5~0_combout\ & (\135|77~0_combout\ & ((\177|21|25|6~combout\) 
-- # (\177|21|25|18~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|20|21|25|5~0_combout\,
	datab => \135|77~0_combout\,
	datac => \177|21|25|6~combout\,
	datad => \177|21|25|18~combout\,
	combout => \ULA|137|48|20|5~0_combout\);

-- Location: LCCOMB_X40_Y17_N22
\ULA|137|48|21|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|137|48|21|5~0_combout\ = (\ULA|140|48|21|5~0_combout\ & (\BancoRegistradores|78|20|21|25|5~0_combout\ $ (\ULA|137|50~combout\ $ (\ULA|136|53|38~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|20|21|25|5~0_combout\,
	datab => \ULA|137|50~combout\,
	datac => \ULA|140|48|21|5~0_combout\,
	datad => \ULA|136|53|38~0_combout\,
	combout => \ULA|137|48|21|5~0_combout\);

-- Location: LCCOMB_X35_Y17_N2
\ULA|137|48|21|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|137|48|21|5~1_combout\ = (\ULA|137|48|21|5~0_combout\) # ((\ULA|137|48|20|5~0_combout\ & \135|75~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ULA|137|48|20|5~0_combout\,
	datac => \135|75~combout\,
	datad => \ULA|137|48|21|5~0_combout\,
	combout => \ULA|137|48|21|5~1_combout\);

-- Location: LCCOMB_X36_Y19_N6
\33|21|25|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \33|21|25|5~0_combout\ = (\inst2|61~combout\ & (\DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(27))) # (!\inst2|61~combout\ & ((\ULA|137|48|21|5~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|61~combout\,
	datab => \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(27),
	datad => \ULA|137|48|21|5~1_combout\,
	combout => \33|21|25|5~0_combout\);

-- Location: LCFF_X27_Y20_N1
\BancoRegistradores|v1|27\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|25|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|126~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|v1|27~regout\);

-- Location: LCFF_X29_Y21_N21
\BancoRegistradores|a3|27\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|25|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|129~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a3|27~regout\);

-- Location: LCCOMB_X30_Y23_N24
\BancoRegistradores|a2|27~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|a2|27~feeder_combout\ = \33|21|25|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|21|25|5~0_combout\,
	combout => \BancoRegistradores|a2|27~feeder_combout\);

-- Location: LCFF_X30_Y23_N25
\BancoRegistradores|a2|27\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|a2|27~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|128~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a2|27~regout\);

-- Location: LCFF_X30_Y23_N9
\BancoRegistradores|a0|27\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|25|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|125~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a0|27~regout\);

-- Location: LCFF_X29_Y21_N3
\BancoRegistradores|a1|27\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|25|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|124~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a1|27~regout\);

-- Location: LCCOMB_X30_Y23_N18
\BancoRegistradores|115|20|21|25|5~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|25|5~12_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|a1|27~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\BancoRegistradores|a0|27~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \BancoRegistradores|a0|27~regout\,
	datad => \BancoRegistradores|a1|27~regout\,
	combout => \BancoRegistradores|115|20|21|25|5~12_combout\);

-- Location: LCCOMB_X30_Y23_N4
\BancoRegistradores|115|20|21|25|5~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|25|5~13_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|115|20|21|25|5~12_combout\ & (\BancoRegistradores|a3|27~regout\)) # 
-- (!\BancoRegistradores|115|20|21|25|5~12_combout\ & ((\BancoRegistradores|a2|27~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\BancoRegistradores|115|20|21|25|5~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \BancoRegistradores|a3|27~regout\,
	datac => \BancoRegistradores|a2|27~regout\,
	datad => \BancoRegistradores|115|20|21|25|5~12_combout\,
	combout => \BancoRegistradores|115|20|21|25|5~13_combout\);

-- Location: LCCOMB_X27_Y20_N0
\BancoRegistradores|115|20|21|25|5~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|25|5~15_combout\ = (\BancoRegistradores|115|20|21|25|5~14_combout\ & (((\BancoRegistradores|v1|27~regout\)) # (!\BancoRegistradores|115|20|18|26|5~3_combout\))) # (!\BancoRegistradores|115|20|21|25|5~14_combout\ & 
-- (\BancoRegistradores|115|20|18|26|5~3_combout\ & ((\BancoRegistradores|115|20|21|25|5~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|21|25|5~14_combout\,
	datab => \BancoRegistradores|115|20|18|26|5~3_combout\,
	datac => \BancoRegistradores|v1|27~regout\,
	datad => \BancoRegistradores|115|20|21|25|5~13_combout\,
	combout => \BancoRegistradores|115|20|21|25|5~15_combout\);

-- Location: LCFF_X37_Y20_N3
\BancoRegistradores|t3|27\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|25|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|133~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t3|27~regout\);

-- Location: LCFF_X37_Y20_N5
\BancoRegistradores|t2|27\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|25|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|135~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t2|27~regout\);

-- Location: LCFF_X36_Y21_N17
\BancoRegistradores|t0|27\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|25|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|137~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t0|27~regout\);

-- Location: LCFF_X36_Y21_N11
\BancoRegistradores|t1|27\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|25|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|136~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t1|27~regout\);

-- Location: LCCOMB_X36_Y21_N6
\BancoRegistradores|115|20|21|25|5~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|25|5~10_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|t1|27~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\BancoRegistradores|t0|27~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \BancoRegistradores|t0|27~regout\,
	datad => \BancoRegistradores|t1|27~regout\,
	combout => \BancoRegistradores|115|20|21|25|5~10_combout\);

-- Location: LCCOMB_X37_Y20_N28
\BancoRegistradores|115|20|21|25|5~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|25|5~11_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|115|20|21|25|5~10_combout\ & (\BancoRegistradores|t3|27~regout\)) # 
-- (!\BancoRegistradores|115|20|21|25|5~10_combout\ & ((\BancoRegistradores|t2|27~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\BancoRegistradores|115|20|21|25|5~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \BancoRegistradores|t3|27~regout\,
	datac => \BancoRegistradores|t2|27~regout\,
	datad => \BancoRegistradores|115|20|21|25|5~10_combout\,
	combout => \BancoRegistradores|115|20|21|25|5~11_combout\);

-- Location: LCCOMB_X27_Y20_N30
\BancoRegistradores|115|20|21|25|5~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|25|5~16_combout\ = (\BancoRegistradores|115|20|18|26|5~1_combout\ & (((\BancoRegistradores|115|20|18|26|5~0_combout\)))) # (!\BancoRegistradores|115|20|18|26|5~1_combout\ & ((\BancoRegistradores|115|20|18|26|5~0_combout\ & 
-- ((\BancoRegistradores|115|20|21|25|5~11_combout\))) # (!\BancoRegistradores|115|20|18|26|5~0_combout\ & (\BancoRegistradores|115|20|21|25|5~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|18|26|5~1_combout\,
	datab => \BancoRegistradores|115|20|21|25|5~15_combout\,
	datac => \BancoRegistradores|115|20|18|26|5~0_combout\,
	datad => \BancoRegistradores|115|20|21|25|5~11_combout\,
	combout => \BancoRegistradores|115|20|21|25|5~16_combout\);

-- Location: LCFF_X23_Y19_N15
\BancoRegistradores|t6|27\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|25|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|131~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t6|27~regout\);

-- Location: LCFF_X24_Y19_N1
\BancoRegistradores|t4|27\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|25|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|134~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t4|27~regout\);

-- Location: LCCOMB_X24_Y16_N20
\BancoRegistradores|t5|27~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|t5|27~feeder_combout\ = \33|21|25|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|21|25|5~0_combout\,
	combout => \BancoRegistradores|t5|27~feeder_combout\);

-- Location: LCFF_X24_Y16_N21
\BancoRegistradores|t5|27\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|t5|27~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|132~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t5|27~regout\);

-- Location: LCCOMB_X23_Y19_N20
\BancoRegistradores|115|20|21|25|5~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|25|5~17_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17)) # (\BancoRegistradores|t5|27~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\BancoRegistradores|t4|27~regout\ & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \BancoRegistradores|t4|27~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datad => \BancoRegistradores|t5|27~regout\,
	combout => \BancoRegistradores|115|20|21|25|5~17_combout\);

-- Location: LCCOMB_X24_Y16_N2
\BancoRegistradores|t7|27~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|t7|27~feeder_combout\ = \33|21|25|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|21|25|5~0_combout\,
	combout => \BancoRegistradores|t7|27~feeder_combout\);

-- Location: LCFF_X24_Y16_N3
\BancoRegistradores|t7|27\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|t7|27~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|130~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t7|27~regout\);

-- Location: LCCOMB_X23_Y19_N22
\BancoRegistradores|115|20|21|25|5~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|25|5~18_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|115|20|21|25|5~17_combout\ & ((\BancoRegistradores|t7|27~regout\))) # 
-- (!\BancoRegistradores|115|20|21|25|5~17_combout\ & (\BancoRegistradores|t6|27~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\BancoRegistradores|115|20|21|25|5~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \BancoRegistradores|t6|27~regout\,
	datac => \BancoRegistradores|115|20|21|25|5~17_combout\,
	datad => \BancoRegistradores|t7|27~regout\,
	combout => \BancoRegistradores|115|20|21|25|5~18_combout\);

-- Location: LCCOMB_X27_Y23_N28
\BancoRegistradores|115|20|21|25|5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|25|5~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|t8|27~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\BancoRegistradores|s0|27~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|s0|27~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datad => \BancoRegistradores|t8|27~regout\,
	combout => \BancoRegistradores|115|20|21|25|5~4_combout\);

-- Location: LCCOMB_X27_Y23_N22
\BancoRegistradores|115|20|21|25|5~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|25|5~5_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|115|20|21|25|5~4_combout\ & ((\BancoRegistradores|gp|27~regout\))) # 
-- (!\BancoRegistradores|115|20|21|25|5~4_combout\ & (\BancoRegistradores|s4|27~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\BancoRegistradores|115|20|21|25|5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|s4|27~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datac => \BancoRegistradores|gp|27~regout\,
	datad => \BancoRegistradores|115|20|21|25|5~4_combout\,
	combout => \BancoRegistradores|115|20|21|25|5~5_combout\);

-- Location: LCCOMB_X35_Y16_N30
\BancoRegistradores|s2|27~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|s2|27~feeder_combout\ = \33|21|25|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|21|25|5~0_combout\,
	combout => \BancoRegistradores|s2|27~feeder_combout\);

-- Location: LCFF_X35_Y16_N31
\BancoRegistradores|s2|27\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|s2|27~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|152~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s2|27~regout\);

-- Location: LCCOMB_X35_Y16_N12
\BancoRegistradores|115|20|21|25|5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|25|5~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19)) # (\BancoRegistradores|s6|27~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (\BancoRegistradores|s2|27~regout\ & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \BancoRegistradores|s2|27~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datad => \BancoRegistradores|s6|27~regout\,
	combout => \BancoRegistradores|115|20|21|25|5~2_combout\);

-- Location: LCCOMB_X35_Y16_N6
\BancoRegistradores|115|20|21|25|5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|25|5~3_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|115|20|21|25|5~2_combout\ & ((\BancoRegistradores|fp|27~regout\))) # 
-- (!\BancoRegistradores|115|20|21|25|5~2_combout\ & (\BancoRegistradores|k0|27~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\BancoRegistradores|115|20|21|25|5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \BancoRegistradores|k0|27~regout\,
	datac => \BancoRegistradores|fp|27~regout\,
	datad => \BancoRegistradores|115|20|21|25|5~2_combout\,
	combout => \BancoRegistradores|115|20|21|25|5~3_combout\);

-- Location: LCCOMB_X27_Y20_N8
\BancoRegistradores|115|20|21|25|5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|25|5~6_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|115|20|21|25|5~3_combout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\BancoRegistradores|115|20|21|25|5~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|115|20|21|25|5~5_combout\,
	datad => \BancoRegistradores|115|20|21|25|5~3_combout\,
	combout => \BancoRegistradores|115|20|21|25|5~6_combout\);

-- Location: LCFF_X36_Y19_N21
\BancoRegistradores|k1|27\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|25|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|141~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|k1|27~regout\);

-- Location: LCFF_X37_Y15_N19
\BancoRegistradores|s3|27\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|25|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|150~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s3|27~regout\);

-- Location: LCFF_X36_Y15_N29
\BancoRegistradores|s7|27\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|25|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|147~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s7|27~regout\);

-- Location: LCCOMB_X37_Y15_N24
\BancoRegistradores|115|20|21|25|5~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|25|5~7_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19)) # (\BancoRegistradores|s7|27~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (\BancoRegistradores|s3|27~regout\ & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \BancoRegistradores|s3|27~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datad => \BancoRegistradores|s7|27~regout\,
	combout => \BancoRegistradores|115|20|21|25|5~7_combout\);

-- Location: LCCOMB_X36_Y19_N4
\BancoRegistradores|115|20|21|25|5~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|25|5~8_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|115|20|21|25|5~7_combout\ & (\BancoRegistradores|ra|27~regout\)) # 
-- (!\BancoRegistradores|115|20|21|25|5~7_combout\ & ((\BancoRegistradores|k1|27~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\BancoRegistradores|115|20|21|25|5~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ra|27~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|k1|27~regout\,
	datad => \BancoRegistradores|115|20|21|25|5~7_combout\,
	combout => \BancoRegistradores|115|20|21|25|5~8_combout\);

-- Location: LCFF_X31_Y15_N19
\BancoRegistradores|s5|27\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|25|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|148~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s5|27~regout\);

-- Location: LCCOMB_X31_Y15_N8
\BancoRegistradores|sp|27~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|sp|27~feeder_combout\ = \33|21|25|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|21|25|5~0_combout\,
	combout => \BancoRegistradores|sp|27~feeder_combout\);

-- Location: LCFF_X31_Y15_N9
\BancoRegistradores|sp|27\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|sp|27~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|140~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|sp|27~regout\);

-- Location: LCFF_X35_Y15_N29
\BancoRegistradores|t9|27\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|25|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|143~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t9|27~regout\);

-- Location: LCCOMB_X30_Y15_N16
\BancoRegistradores|115|20|21|25|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|25|5~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|t9|27~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\BancoRegistradores|s1|27~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|s1|27~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datad => \BancoRegistradores|t9|27~regout\,
	combout => \BancoRegistradores|115|20|21|25|5~0_combout\);

-- Location: LCCOMB_X31_Y15_N10
\BancoRegistradores|115|20|21|25|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|25|5~1_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|115|20|21|25|5~0_combout\ & ((\BancoRegistradores|sp|27~regout\))) # 
-- (!\BancoRegistradores|115|20|21|25|5~0_combout\ & (\BancoRegistradores|s5|27~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\BancoRegistradores|115|20|21|25|5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \BancoRegistradores|s5|27~regout\,
	datac => \BancoRegistradores|sp|27~regout\,
	datad => \BancoRegistradores|115|20|21|25|5~0_combout\,
	combout => \BancoRegistradores|115|20|21|25|5~1_combout\);

-- Location: LCCOMB_X27_Y20_N18
\BancoRegistradores|115|20|21|25|5~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|25|5~9_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|115|20|21|25|5~6_combout\ & (\BancoRegistradores|115|20|21|25|5~8_combout\)) # 
-- (!\BancoRegistradores|115|20|21|25|5~6_combout\ & ((\BancoRegistradores|115|20|21|25|5~1_combout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\BancoRegistradores|115|20|21|25|5~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \BancoRegistradores|115|20|21|25|5~6_combout\,
	datac => \BancoRegistradores|115|20|21|25|5~8_combout\,
	datad => \BancoRegistradores|115|20|21|25|5~1_combout\,
	combout => \BancoRegistradores|115|20|21|25|5~9_combout\);

-- Location: LCCOMB_X27_Y20_N24
\BancoRegistradores|115|20|21|25|5~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|25|5~19_combout\ = (\BancoRegistradores|115|20|18|26|5~1_combout\ & ((\BancoRegistradores|115|20|21|25|5~16_combout\ & (\BancoRegistradores|115|20|21|25|5~18_combout\)) # (!\BancoRegistradores|115|20|21|25|5~16_combout\ & 
-- ((\BancoRegistradores|115|20|21|25|5~9_combout\))))) # (!\BancoRegistradores|115|20|18|26|5~1_combout\ & (\BancoRegistradores|115|20|21|25|5~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|18|26|5~1_combout\,
	datab => \BancoRegistradores|115|20|21|25|5~16_combout\,
	datac => \BancoRegistradores|115|20|21|25|5~18_combout\,
	datad => \BancoRegistradores|115|20|21|25|5~9_combout\,
	combout => \BancoRegistradores|115|20|21|25|5~19_combout\);

-- Location: LCCOMB_X27_Y22_N12
\177|21|24|18\ : cycloneii_lcell_comb
-- Equation(s):
-- \177|21|24|18~combout\ = (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28) & (\23|140~combout\ & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30) & \inst2|108~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28),
	datab => \23|140~combout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30),
	datad => \inst2|108~2_combout\,
	combout => \177|21|24|18~combout\);

-- Location: LCCOMB_X28_Y23_N4
\177|21|24|6\ : cycloneii_lcell_comb
-- Equation(s):
-- \177|21|24|6~combout\ = (\BancoRegistradores|115|20|21|24|5~19_combout\ & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30)) # (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28))) # 
-- (!\inst2|108~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|108~2_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30),
	datac => \BancoRegistradores|115|20|21|24|5~19_combout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28),
	combout => \177|21|24|6~combout\);

-- Location: LCCOMB_X35_Y23_N4
\ULA|136|48|20|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|136|48|20|5~0_combout\ = (\BancoRegistradores|78|20|21|24|5~2_combout\ & ((\177|21|24|18~combout\) # ((\177|21|24|6~combout\) # (\135|77~0_combout\)))) # (!\BancoRegistradores|78|20|21|24|5~2_combout\ & (\135|77~0_combout\ & ((\177|21|24|18~combout\) 
-- # (\177|21|24|6~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|20|21|24|5~2_combout\,
	datab => \177|21|24|18~combout\,
	datac => \177|21|24|6~combout\,
	datad => \135|77~0_combout\,
	combout => \ULA|136|48|20|5~0_combout\);

-- Location: LCCOMB_X41_Y17_N12
\ULA|136|48|21|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|136|48|21|5~0_combout\ = (\ULA|140|48|21|5~0_combout\ & (\BancoRegistradores|78|20|21|24|5~2_combout\ $ (\ULA|136|50~combout\ $ (\ULA|135|53|38~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|20|21|24|5~2_combout\,
	datab => \ULA|140|48|21|5~0_combout\,
	datac => \ULA|136|50~combout\,
	datad => \ULA|135|53|38~0_combout\,
	combout => \ULA|136|48|21|5~0_combout\);

-- Location: LCCOMB_X36_Y17_N0
\ULA|136|48|21|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|136|48|21|5~1_combout\ = (\ULA|136|48|21|5~0_combout\) # ((\ULA|136|48|20|5~0_combout\ & \135|75~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ULA|136|48|20|5~0_combout\,
	datac => \135|75~combout\,
	datad => \ULA|136|48|21|5~0_combout\,
	combout => \ULA|136|48|21|5~1_combout\);

-- Location: LCCOMB_X36_Y16_N12
\33|21|24|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \33|21|24|5~0_combout\ = (\inst2|61~combout\ & (\DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(26))) # (!\inst2|61~combout\ & ((\ULA|136|48|21|5~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|61~combout\,
	datac => \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(26),
	datad => \ULA|136|48|21|5~1_combout\,
	combout => \33|21|24|5~0_combout\);

-- Location: LCFF_X35_Y23_N15
\BancoRegistradores|t2|26\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|24|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|135~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t2|26~regout\);

-- Location: LCCOMB_X36_Y21_N24
\BancoRegistradores|t1|26~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|t1|26~feeder_combout\ = \33|21|24|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|21|24|5~0_combout\,
	combout => \BancoRegistradores|t1|26~feeder_combout\);

-- Location: LCFF_X36_Y21_N25
\BancoRegistradores|t1|26\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|t1|26~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|136~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t1|26~regout\);

-- Location: LCCOMB_X36_Y21_N8
\BancoRegistradores|115|20|21|24|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|24|5~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\BancoRegistradores|t1|26~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|t0|26~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \BancoRegistradores|t1|26~regout\,
	datad => \BancoRegistradores|t0|26~regout\,
	combout => \BancoRegistradores|115|20|21|24|5~0_combout\);

-- Location: LCCOMB_X35_Y23_N2
\BancoRegistradores|115|20|21|24|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|24|5~1_combout\ = (\BancoRegistradores|115|20|21|24|5~0_combout\ & ((\BancoRegistradores|t3|26~regout\) # ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\BancoRegistradores|115|20|21|24|5~0_combout\ & (((\BancoRegistradores|t2|26~regout\ & \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t3|26~regout\,
	datab => \BancoRegistradores|t2|26~regout\,
	datac => \BancoRegistradores|115|20|21|24|5~0_combout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	combout => \BancoRegistradores|115|20|21|24|5~1_combout\);

-- Location: LCFF_X35_Y20_N31
\BancoRegistradores|k0|26\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|24|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|144~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|k0|26~regout\);

-- Location: LCFF_X36_Y20_N15
\BancoRegistradores|fp|26\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|24|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|138~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|fp|26~regout\);

-- Location: LCFF_X35_Y20_N13
\BancoRegistradores|s2|26\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|24|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|152~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s2|26~regout\);

-- Location: LCCOMB_X37_Y16_N4
\BancoRegistradores|s6|26~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|s6|26~feeder_combout\ = \33|21|24|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|21|24|5~0_combout\,
	combout => \BancoRegistradores|s6|26~feeder_combout\);

-- Location: LCFF_X37_Y16_N5
\BancoRegistradores|s6|26\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|s6|26~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|146~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s6|26~regout\);

-- Location: LCCOMB_X35_Y20_N10
\BancoRegistradores|115|20|21|24|5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|24|5~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|s6|26~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (\BancoRegistradores|s2|26~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datac => \BancoRegistradores|s2|26~regout\,
	datad => \BancoRegistradores|s6|26~regout\,
	combout => \BancoRegistradores|115|20|21|24|5~2_combout\);

-- Location: LCCOMB_X35_Y20_N8
\BancoRegistradores|115|20|21|24|5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|24|5~3_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|115|20|21|24|5~2_combout\ & ((\BancoRegistradores|fp|26~regout\))) # 
-- (!\BancoRegistradores|115|20|21|24|5~2_combout\ & (\BancoRegistradores|k0|26~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\BancoRegistradores|115|20|21|24|5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \BancoRegistradores|k0|26~regout\,
	datac => \BancoRegistradores|fp|26~regout\,
	datad => \BancoRegistradores|115|20|21|24|5~2_combout\,
	combout => \BancoRegistradores|115|20|21|24|5~3_combout\);

-- Location: LCCOMB_X29_Y15_N4
\BancoRegistradores|s5|26~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|s5|26~feeder_combout\ = \33|21|24|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|21|24|5~0_combout\,
	combout => \BancoRegistradores|s5|26~feeder_combout\);

-- Location: LCFF_X29_Y15_N5
\BancoRegistradores|s5|26\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|s5|26~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|148~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s5|26~regout\);

-- Location: LCCOMB_X29_Y15_N30
\BancoRegistradores|t9|26~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|t9|26~feeder_combout\ = \33|21|24|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|21|24|5~0_combout\,
	combout => \BancoRegistradores|t9|26~feeder_combout\);

-- Location: LCFF_X29_Y15_N31
\BancoRegistradores|t9|26\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|t9|26~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|143~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t9|26~regout\);

-- Location: LCFF_X30_Y15_N23
\BancoRegistradores|s1|26\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|24|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|151~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s1|26~regout\);

-- Location: LCCOMB_X30_Y15_N10
\BancoRegistradores|115|20|21|24|5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|24|5~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18)) # ((\BancoRegistradores|t9|26~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|s1|26~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datac => \BancoRegistradores|t9|26~regout\,
	datad => \BancoRegistradores|s1|26~regout\,
	combout => \BancoRegistradores|115|20|21|24|5~4_combout\);

-- Location: LCCOMB_X30_Y15_N12
\BancoRegistradores|115|20|21|24|5~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|24|5~5_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|115|20|21|24|5~4_combout\ & (\BancoRegistradores|sp|26~regout\)) # 
-- (!\BancoRegistradores|115|20|21|24|5~4_combout\ & ((\BancoRegistradores|s5|26~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\BancoRegistradores|115|20|21|24|5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|sp|26~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datac => \BancoRegistradores|s5|26~regout\,
	datad => \BancoRegistradores|115|20|21|24|5~4_combout\,
	combout => \BancoRegistradores|115|20|21|24|5~5_combout\);

-- Location: LCFF_X37_Y18_N29
\BancoRegistradores|s0|26\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|24|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|153~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s0|26~regout\);

-- Location: LCFF_X36_Y18_N15
\BancoRegistradores|t8|26\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|24|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|145~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t8|26~regout\);

-- Location: LCCOMB_X37_Y18_N20
\BancoRegistradores|115|20|21|24|5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|24|5~6_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18)) # (\BancoRegistradores|t8|26~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\BancoRegistradores|s0|26~regout\ & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \BancoRegistradores|s0|26~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datad => \BancoRegistradores|t8|26~regout\,
	combout => \BancoRegistradores|115|20|21|24|5~6_combout\);

-- Location: LCFF_X36_Y22_N27
\BancoRegistradores|s4|26\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|24|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|149~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s4|26~regout\);

-- Location: LCCOMB_X37_Y18_N22
\BancoRegistradores|115|20|21|24|5~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|24|5~7_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|115|20|21|24|5~6_combout\ & (\BancoRegistradores|gp|26~regout\)) # 
-- (!\BancoRegistradores|115|20|21|24|5~6_combout\ & ((\BancoRegistradores|s4|26~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\BancoRegistradores|115|20|21|24|5~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|gp|26~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datac => \BancoRegistradores|115|20|21|24|5~6_combout\,
	datad => \BancoRegistradores|s4|26~regout\,
	combout => \BancoRegistradores|115|20|21|24|5~7_combout\);

-- Location: LCCOMB_X25_Y20_N16
\BancoRegistradores|115|20|21|24|5~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|24|5~8_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\BancoRegistradores|115|20|21|24|5~5_combout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|115|20|21|24|5~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \BancoRegistradores|115|20|21|24|5~5_combout\,
	datad => \BancoRegistradores|115|20|21|24|5~7_combout\,
	combout => \BancoRegistradores|115|20|21|24|5~8_combout\);

-- Location: LCFF_X36_Y19_N27
\BancoRegistradores|k1|26\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|24|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|141~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|k1|26~regout\);

-- Location: LCFF_X37_Y15_N31
\BancoRegistradores|s3|26\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|24|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|150~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s3|26~regout\);

-- Location: LCFF_X36_Y16_N19
\BancoRegistradores|s7|26\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|24|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|147~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s7|26~regout\);

-- Location: LCCOMB_X37_Y15_N0
\BancoRegistradores|115|20|21|24|5~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|24|5~9_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19)) # (\BancoRegistradores|s7|26~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (\BancoRegistradores|s3|26~regout\ & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \BancoRegistradores|s3|26~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datad => \BancoRegistradores|s7|26~regout\,
	combout => \BancoRegistradores|115|20|21|24|5~9_combout\);

-- Location: LCCOMB_X36_Y19_N22
\BancoRegistradores|115|20|21|24|5~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|24|5~10_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|115|20|21|24|5~9_combout\ & (\BancoRegistradores|ra|26~regout\)) # 
-- (!\BancoRegistradores|115|20|21|24|5~9_combout\ & ((\BancoRegistradores|k1|26~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\BancoRegistradores|115|20|21|24|5~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ra|26~regout\,
	datab => \BancoRegistradores|k1|26~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datad => \BancoRegistradores|115|20|21|24|5~9_combout\,
	combout => \BancoRegistradores|115|20|21|24|5~10_combout\);

-- Location: LCCOMB_X25_Y20_N14
\BancoRegistradores|115|20|21|24|5~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|24|5~11_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|115|20|21|24|5~8_combout\ & ((\BancoRegistradores|115|20|21|24|5~10_combout\))) # 
-- (!\BancoRegistradores|115|20|21|24|5~8_combout\ & (\BancoRegistradores|115|20|21|24|5~3_combout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\BancoRegistradores|115|20|21|24|5~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \BancoRegistradores|115|20|21|24|5~3_combout\,
	datac => \BancoRegistradores|115|20|21|24|5~8_combout\,
	datad => \BancoRegistradores|115|20|21|24|5~10_combout\,
	combout => \BancoRegistradores|115|20|21|24|5~11_combout\);

-- Location: LCFF_X27_Y20_N5
\BancoRegistradores|v1|26\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|24|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|126~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|v1|26~regout\);

-- Location: LCFF_X35_Y24_N13
\BancoRegistradores|at|26\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|24|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|122~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|at|26~regout\);

-- Location: LCCOMB_X35_Y24_N6
\BancoRegistradores|115|18|28|23|21|24|18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|18|28|23|21|24|18~combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & \BancoRegistradores|at|26~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datad => \BancoRegistradores|at|26~regout\,
	combout => \BancoRegistradores|115|18|28|23|21|24|18~combout\);

-- Location: LCCOMB_X29_Y24_N10
\BancoRegistradores|115|20|21|24|5~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|24|5~12_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17)) # ((\BancoRegistradores|a1|26~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|a0|26~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|a1|26~regout\,
	datad => \BancoRegistradores|a0|26~regout\,
	combout => \BancoRegistradores|115|20|21|24|5~12_combout\);

-- Location: LCCOMB_X29_Y23_N22
\BancoRegistradores|115|20|21|24|5~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|24|5~13_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|115|20|21|24|5~12_combout\ & ((\BancoRegistradores|a3|26~regout\))) # 
-- (!\BancoRegistradores|115|20|21|24|5~12_combout\ & (\BancoRegistradores|a2|26~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\BancoRegistradores|115|20|21|24|5~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|a2|26~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|a3|26~regout\,
	datad => \BancoRegistradores|115|20|21|24|5~12_combout\,
	combout => \BancoRegistradores|115|20|21|24|5~13_combout\);

-- Location: LCCOMB_X28_Y20_N4
\BancoRegistradores|115|20|21|24|5~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|24|5~14_combout\ = (\BancoRegistradores|115|20|18|26|5~3_combout\ & ((\BancoRegistradores|115|20|18|26|5~2_combout\) # ((\BancoRegistradores|115|20|21|24|5~13_combout\)))) # (!\BancoRegistradores|115|20|18|26|5~3_combout\ & 
-- (!\BancoRegistradores|115|20|18|26|5~2_combout\ & (\BancoRegistradores|115|18|28|23|21|24|18~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|18|26|5~3_combout\,
	datab => \BancoRegistradores|115|20|18|26|5~2_combout\,
	datac => \BancoRegistradores|115|18|28|23|21|24|18~combout\,
	datad => \BancoRegistradores|115|20|21|24|5~13_combout\,
	combout => \BancoRegistradores|115|20|21|24|5~14_combout\);

-- Location: LCCOMB_X27_Y20_N10
\BancoRegistradores|115|20|21|24|5~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|24|5~15_combout\ = (\BancoRegistradores|115|20|18|26|5~2_combout\ & ((\BancoRegistradores|115|20|21|24|5~14_combout\ & (\BancoRegistradores|v1|26~regout\)) # (!\BancoRegistradores|115|20|21|24|5~14_combout\ & 
-- ((\BancoRegistradores|v0|26~regout\))))) # (!\BancoRegistradores|115|20|18|26|5~2_combout\ & (((\BancoRegistradores|115|20|21|24|5~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|18|26|5~2_combout\,
	datab => \BancoRegistradores|v1|26~regout\,
	datac => \BancoRegistradores|v0|26~regout\,
	datad => \BancoRegistradores|115|20|21|24|5~14_combout\,
	combout => \BancoRegistradores|115|20|21|24|5~15_combout\);

-- Location: LCCOMB_X25_Y20_N28
\BancoRegistradores|115|20|21|24|5~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|24|5~16_combout\ = (\BancoRegistradores|115|20|18|26|5~0_combout\ & (\BancoRegistradores|115|20|18|26|5~1_combout\)) # (!\BancoRegistradores|115|20|18|26|5~0_combout\ & ((\BancoRegistradores|115|20|18|26|5~1_combout\ & 
-- (\BancoRegistradores|115|20|21|24|5~11_combout\)) # (!\BancoRegistradores|115|20|18|26|5~1_combout\ & ((\BancoRegistradores|115|20|21|24|5~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|18|26|5~0_combout\,
	datab => \BancoRegistradores|115|20|18|26|5~1_combout\,
	datac => \BancoRegistradores|115|20|21|24|5~11_combout\,
	datad => \BancoRegistradores|115|20|21|24|5~15_combout\,
	combout => \BancoRegistradores|115|20|21|24|5~16_combout\);

-- Location: LCCOMB_X25_Y20_N10
\BancoRegistradores|115|20|21|24|5~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|24|5~19_combout\ = (\BancoRegistradores|115|20|18|26|5~0_combout\ & ((\BancoRegistradores|115|20|21|24|5~16_combout\ & (\BancoRegistradores|115|20|21|24|5~18_combout\)) # (!\BancoRegistradores|115|20|21|24|5~16_combout\ & 
-- ((\BancoRegistradores|115|20|21|24|5~1_combout\))))) # (!\BancoRegistradores|115|20|18|26|5~0_combout\ & (((\BancoRegistradores|115|20|21|24|5~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|21|24|5~18_combout\,
	datab => \BancoRegistradores|115|20|18|26|5~0_combout\,
	datac => \BancoRegistradores|115|20|21|24|5~1_combout\,
	datad => \BancoRegistradores|115|20|21|24|5~16_combout\,
	combout => \BancoRegistradores|115|20|21|24|5~19_combout\);

-- Location: LCCOMB_X36_Y18_N26
\177|21|23|18\ : cycloneii_lcell_comb
-- Equation(s):
-- \177|21|23|18~combout\ = (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30) & (\23|139~combout\ & \inst2|108~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30),
	datac => \23|139~combout\,
	datad => \inst2|108~2_combout\,
	combout => \177|21|23|18~combout\);

-- Location: LCFF_X25_Y19_N15
\BancoRegistradores|t7|25\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|23|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|130~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t7|25~regout\);

-- Location: LCFF_X25_Y19_N25
\BancoRegistradores|t5|25\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|23|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|132~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t5|25~regout\);

-- Location: LCCOMB_X25_Y19_N24
\BancoRegistradores|78|18|32|25|21|23|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|21|23|5~1_combout\ = (\BancoRegistradores|78|18|32|25|21|23|5~0_combout\ & ((\BancoRegistradores|t7|25~regout\) # ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\BancoRegistradores|78|18|32|25|21|23|5~0_combout\ & (((\BancoRegistradores|t5|25~regout\ & \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|18|32|25|21|23|5~0_combout\,
	datab => \BancoRegistradores|t7|25~regout\,
	datac => \BancoRegistradores|t5|25~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	combout => \BancoRegistradores|78|18|32|25|21|23|5~1_combout\);

-- Location: LCCOMB_X36_Y16_N4
\BancoRegistradores|78|20|21|23|6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|21|23|6~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\BancoRegistradores|78|18|32|25|21|23|5~1_combout\))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\BancoRegistradores|78|18|32|25|21|23|5~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|18|32|25|21|23|5~3_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|78|18|32|25|21|23|5~1_combout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	combout => \BancoRegistradores|78|20|21|23|6~0_combout\);

-- Location: LCFF_X34_Y20_N3
\BancoRegistradores|v1|25\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|23|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|126~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|v1|25~regout\);

-- Location: LCFF_X30_Y16_N25
\BancoRegistradores|v0|25\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|23|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|123~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|v0|25~regout\);

-- Location: LCCOMB_X31_Y16_N18
\BancoRegistradores|78|18|28|23|21|23|18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|28|23|21|23|18~combout\ = (\BancoRegistradores|at|25~regout\ & \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|at|25~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	combout => \BancoRegistradores|78|18|28|23|21|23|18~combout\);

-- Location: LCCOMB_X30_Y16_N24
\BancoRegistradores|78|18|32|25|21|23|5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|21|23|5~6_combout\ = (\BancoRegistradores|78|20|21|26|5~1_combout\ & (\BancoRegistradores|78|20|21|26|5~0_combout\)) # (!\BancoRegistradores|78|20|21|26|5~1_combout\ & ((\BancoRegistradores|78|20|21|26|5~0_combout\ & 
-- (\BancoRegistradores|v0|25~regout\)) # (!\BancoRegistradores|78|20|21|26|5~0_combout\ & ((\BancoRegistradores|78|18|28|23|21|23|18~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|20|21|26|5~1_combout\,
	datab => \BancoRegistradores|78|20|21|26|5~0_combout\,
	datac => \BancoRegistradores|v0|25~regout\,
	datad => \BancoRegistradores|78|18|28|23|21|23|18~combout\,
	combout => \BancoRegistradores|78|18|32|25|21|23|5~6_combout\);

-- Location: LCCOMB_X34_Y20_N4
\BancoRegistradores|78|18|32|25|21|23|5~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|21|23|5~7_combout\ = (\BancoRegistradores|78|18|32|25|21|23|5~6_combout\ & (((\BancoRegistradores|v1|25~regout\) # (!\BancoRegistradores|78|20|21|26|5~1_combout\)))) # (!\BancoRegistradores|78|18|32|25|21|23|5~6_combout\ & 
-- (\BancoRegistradores|78|18|32|25|21|23|5~5_combout\ & ((\BancoRegistradores|78|20|21|26|5~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|18|32|25|21|23|5~5_combout\,
	datab => \BancoRegistradores|v1|25~regout\,
	datac => \BancoRegistradores|78|18|32|25|21|23|5~6_combout\,
	datad => \BancoRegistradores|78|20|21|26|5~1_combout\,
	combout => \BancoRegistradores|78|18|32|25|21|23|5~7_combout\);

-- Location: LCCOMB_X37_Y16_N18
\BancoRegistradores|78|20|21|23|6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|21|23|6~1_combout\ = (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25) & ((\BancoRegistradores|78|20|21|23|6~0_combout\) # ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & 
-- \BancoRegistradores|78|18|32|25|21|23|5~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|78|20|21|23|6~0_combout\,
	datad => \BancoRegistradores|78|18|32|25|21|23|5~7_combout\,
	combout => \BancoRegistradores|78|20|21|23|6~1_combout\);

-- Location: LCCOMB_X41_Y17_N2
\BancoRegistradores|78|20|21|23|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|21|23|5~0_combout\ = (\BancoRegistradores|78|20|21|23|6~1_combout\) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25) & \BancoRegistradores|78|19|32|25|21|23|5~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25),
	datac => \BancoRegistradores|78|19|32|25|21|23|5~9_combout\,
	datad => \BancoRegistradores|78|20|21|23|6~1_combout\,
	combout => \BancoRegistradores|78|20|21|23|5~0_combout\);

-- Location: LCCOMB_X36_Y18_N4
\ULA|135|48|20|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|135|48|20|5~0_combout\ = (\135|77~0_combout\ & ((\177|21|23|6~combout\) # ((\177|21|23|18~combout\) # (\BancoRegistradores|78|20|21|23|5~0_combout\)))) # (!\135|77~0_combout\ & (\BancoRegistradores|78|20|21|23|5~0_combout\ & ((\177|21|23|6~combout\) 
-- # (\177|21|23|18~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \177|21|23|6~combout\,
	datab => \177|21|23|18~combout\,
	datac => \135|77~0_combout\,
	datad => \BancoRegistradores|78|20|21|23|5~0_combout\,
	combout => \ULA|135|48|20|5~0_combout\);

-- Location: LCCOMB_X41_Y17_N28
\ULA|135|48|21|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|135|48|21|5~0_combout\ = (\ULA|140|48|21|5~0_combout\ & (\ULA|135|50~combout\ $ (\BancoRegistradores|78|20|21|23|5~0_combout\ $ (\ULA|134|53|38~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|135|50~combout\,
	datab => \ULA|140|48|21|5~0_combout\,
	datac => \BancoRegistradores|78|20|21|23|5~0_combout\,
	datad => \ULA|134|53|38~0_combout\,
	combout => \ULA|135|48|21|5~0_combout\);

-- Location: LCCOMB_X36_Y17_N30
\ULA|135|48|21|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|135|48|21|5~1_combout\ = (\ULA|135|48|21|5~0_combout\) # ((\135|75~combout\ & \ULA|135|48|20|5~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \135|75~combout\,
	datac => \ULA|135|48|20|5~0_combout\,
	datad => \ULA|135|48|21|5~0_combout\,
	combout => \ULA|135|48|21|5~1_combout\);

-- Location: LCCOMB_X36_Y17_N4
\33|21|23|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \33|21|23|5~0_combout\ = (\inst2|61~combout\ & (\DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(25))) # (!\inst2|61~combout\ & ((\ULA|135|48|21|5~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|61~combout\,
	datac => \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(25),
	datad => \ULA|135|48|21|5~1_combout\,
	combout => \33|21|23|5~0_combout\);

-- Location: LCFF_X37_Y20_N27
\BancoRegistradores|t2|25\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|23|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|135~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t2|25~regout\);

-- Location: LCFF_X37_Y20_N21
\BancoRegistradores|t3|25\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|23|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|133~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t3|25~regout\);

-- Location: LCFF_X36_Y21_N21
\BancoRegistradores|t0|25\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|23|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|137~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t0|25~regout\);

-- Location: LCCOMB_X36_Y21_N18
\BancoRegistradores|t1|25~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|t1|25~feeder_combout\ = \33|21|23|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|21|23|5~0_combout\,
	combout => \BancoRegistradores|t1|25~feeder_combout\);

-- Location: LCFF_X36_Y21_N19
\BancoRegistradores|t1|25\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|t1|25~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|136~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t1|25~regout\);

-- Location: LCCOMB_X36_Y21_N2
\BancoRegistradores|115|20|21|23|5~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|23|5~10_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|t1|25~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\BancoRegistradores|t0|25~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \BancoRegistradores|t0|25~regout\,
	datad => \BancoRegistradores|t1|25~regout\,
	combout => \BancoRegistradores|115|20|21|23|5~10_combout\);

-- Location: LCCOMB_X37_Y20_N14
\BancoRegistradores|115|20|21|23|5~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|23|5~11_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|115|20|21|23|5~10_combout\ & ((\BancoRegistradores|t3|25~regout\))) # 
-- (!\BancoRegistradores|115|20|21|23|5~10_combout\ & (\BancoRegistradores|t2|25~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\BancoRegistradores|115|20|21|23|5~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \BancoRegistradores|t2|25~regout\,
	datac => \BancoRegistradores|t3|25~regout\,
	datad => \BancoRegistradores|115|20|21|23|5~10_combout\,
	combout => \BancoRegistradores|115|20|21|23|5~11_combout\);

-- Location: LCFF_X29_Y21_N9
\BancoRegistradores|a3|25\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|23|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|129~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a3|25~regout\);

-- Location: LCFF_X28_Y21_N17
\BancoRegistradores|a2|25\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|23|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|128~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a2|25~regout\);

-- Location: LCFF_X28_Y21_N27
\BancoRegistradores|a0|25\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|23|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|125~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a0|25~regout\);

-- Location: LCFF_X29_Y21_N23
\BancoRegistradores|a1|25\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|23|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|124~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a1|25~regout\);

-- Location: LCCOMB_X28_Y21_N26
\BancoRegistradores|115|20|21|23|5~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|23|5~12_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17)) # ((\BancoRegistradores|a1|25~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\BancoRegistradores|a0|25~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|a0|25~regout\,
	datad => \BancoRegistradores|a1|25~regout\,
	combout => \BancoRegistradores|115|20|21|23|5~12_combout\);

-- Location: LCCOMB_X28_Y21_N16
\BancoRegistradores|115|20|21|23|5~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|23|5~13_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|115|20|21|23|5~12_combout\ & (\BancoRegistradores|a3|25~regout\)) # 
-- (!\BancoRegistradores|115|20|21|23|5~12_combout\ & ((\BancoRegistradores|a2|25~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\BancoRegistradores|115|20|21|23|5~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \BancoRegistradores|a3|25~regout\,
	datac => \BancoRegistradores|a2|25~regout\,
	datad => \BancoRegistradores|115|20|21|23|5~12_combout\,
	combout => \BancoRegistradores|115|20|21|23|5~13_combout\);

-- Location: LCFF_X30_Y16_N1
\BancoRegistradores|at|25\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|23|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|122~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|at|25~regout\);

-- Location: LCCOMB_X30_Y16_N30
\BancoRegistradores|115|18|28|23|21|23|18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|18|28|23|21|23|18~combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & \BancoRegistradores|at|25~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datad => \BancoRegistradores|at|25~regout\,
	combout => \BancoRegistradores|115|18|28|23|21|23|18~combout\);

-- Location: LCCOMB_X30_Y16_N22
\BancoRegistradores|115|20|21|23|5~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|23|5~14_combout\ = (\BancoRegistradores|115|20|18|26|5~2_combout\ & ((\BancoRegistradores|115|20|18|26|5~3_combout\) # ((\BancoRegistradores|v0|25~regout\)))) # (!\BancoRegistradores|115|20|18|26|5~2_combout\ & 
-- (!\BancoRegistradores|115|20|18|26|5~3_combout\ & ((\BancoRegistradores|115|18|28|23|21|23|18~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|18|26|5~2_combout\,
	datab => \BancoRegistradores|115|20|18|26|5~3_combout\,
	datac => \BancoRegistradores|v0|25~regout\,
	datad => \BancoRegistradores|115|18|28|23|21|23|18~combout\,
	combout => \BancoRegistradores|115|20|21|23|5~14_combout\);

-- Location: LCCOMB_X34_Y20_N28
\BancoRegistradores|115|20|21|23|5~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|23|5~15_combout\ = (\BancoRegistradores|115|20|18|26|5~3_combout\ & ((\BancoRegistradores|115|20|21|23|5~14_combout\ & (\BancoRegistradores|v1|25~regout\)) # (!\BancoRegistradores|115|20|21|23|5~14_combout\ & 
-- ((\BancoRegistradores|115|20|21|23|5~13_combout\))))) # (!\BancoRegistradores|115|20|18|26|5~3_combout\ & (((\BancoRegistradores|115|20|21|23|5~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|18|26|5~3_combout\,
	datab => \BancoRegistradores|v1|25~regout\,
	datac => \BancoRegistradores|115|20|21|23|5~13_combout\,
	datad => \BancoRegistradores|115|20|21|23|5~14_combout\,
	combout => \BancoRegistradores|115|20|21|23|5~15_combout\);

-- Location: LCCOMB_X34_Y20_N14
\BancoRegistradores|115|20|21|23|5~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|23|5~16_combout\ = (\BancoRegistradores|115|20|18|26|5~0_combout\ & ((\BancoRegistradores|115|20|18|26|5~1_combout\) # ((\BancoRegistradores|115|20|21|23|5~11_combout\)))) # (!\BancoRegistradores|115|20|18|26|5~0_combout\ & 
-- (!\BancoRegistradores|115|20|18|26|5~1_combout\ & ((\BancoRegistradores|115|20|21|23|5~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|18|26|5~0_combout\,
	datab => \BancoRegistradores|115|20|18|26|5~1_combout\,
	datac => \BancoRegistradores|115|20|21|23|5~11_combout\,
	datad => \BancoRegistradores|115|20|21|23|5~15_combout\,
	combout => \BancoRegistradores|115|20|21|23|5~16_combout\);

-- Location: LCFF_X36_Y17_N29
\BancoRegistradores|s5|25\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|23|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|148~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s5|25~regout\);

-- Location: LCFF_X30_Y15_N1
\BancoRegistradores|sp|25\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|23|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|140~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|sp|25~regout\);

-- Location: LCFF_X30_Y15_N27
\BancoRegistradores|s1|25\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|23|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|151~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s1|25~regout\);

-- Location: LCFF_X35_Y15_N7
\BancoRegistradores|t9|25\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|23|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|143~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t9|25~regout\);

-- Location: LCCOMB_X30_Y15_N26
\BancoRegistradores|115|20|21|23|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|23|5~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18)) # ((\BancoRegistradores|t9|25~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (\BancoRegistradores|s1|25~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datac => \BancoRegistradores|s1|25~regout\,
	datad => \BancoRegistradores|t9|25~regout\,
	combout => \BancoRegistradores|115|20|21|23|5~0_combout\);

-- Location: LCCOMB_X30_Y15_N0
\BancoRegistradores|115|20|21|23|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|23|5~1_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|115|20|21|23|5~0_combout\ & ((\BancoRegistradores|sp|25~regout\))) # 
-- (!\BancoRegistradores|115|20|21|23|5~0_combout\ & (\BancoRegistradores|s5|25~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\BancoRegistradores|115|20|21|23|5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \BancoRegistradores|s5|25~regout\,
	datac => \BancoRegistradores|sp|25~regout\,
	datad => \BancoRegistradores|115|20|21|23|5~0_combout\,
	combout => \BancoRegistradores|115|20|21|23|5~1_combout\);

-- Location: LCCOMB_X35_Y22_N16
\BancoRegistradores|115|20|21|23|5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|23|5~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19)) # (\BancoRegistradores|s6|25~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (\BancoRegistradores|s2|25~regout\ & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \BancoRegistradores|s2|25~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datad => \BancoRegistradores|s6|25~regout\,
	combout => \BancoRegistradores|115|20|21|23|5~2_combout\);

-- Location: LCCOMB_X36_Y20_N8
\BancoRegistradores|fp|25~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|fp|25~feeder_combout\ = \33|21|23|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|21|23|5~0_combout\,
	combout => \BancoRegistradores|fp|25~feeder_combout\);

-- Location: LCFF_X36_Y20_N9
\BancoRegistradores|fp|25\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|fp|25~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|138~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|fp|25~regout\);

-- Location: LCCOMB_X35_Y22_N2
\BancoRegistradores|115|20|21|23|5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|23|5~3_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|115|20|21|23|5~2_combout\ & ((\BancoRegistradores|fp|25~regout\))) # 
-- (!\BancoRegistradores|115|20|21|23|5~2_combout\ & (\BancoRegistradores|k0|25~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\BancoRegistradores|115|20|21|23|5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|k0|25~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|115|20|21|23|5~2_combout\,
	datad => \BancoRegistradores|fp|25~regout\,
	combout => \BancoRegistradores|115|20|21|23|5~3_combout\);

-- Location: LCFF_X37_Y18_N13
\BancoRegistradores|gp|25\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|23|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|142~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|gp|25~regout\);

-- Location: LCFF_X37_Y19_N21
\BancoRegistradores|s0|25\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|23|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|153~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s0|25~regout\);

-- Location: LCCOMB_X36_Y20_N18
\BancoRegistradores|t8|25~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|t8|25~feeder_combout\ = \33|21|23|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|21|23|5~0_combout\,
	combout => \BancoRegistradores|t8|25~feeder_combout\);

-- Location: LCFF_X36_Y20_N19
\BancoRegistradores|t8|25\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|t8|25~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|145~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t8|25~regout\);

-- Location: LCCOMB_X37_Y19_N2
\BancoRegistradores|115|20|21|23|5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|23|5~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|t8|25~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\BancoRegistradores|s0|25~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|s0|25~regout\,
	datad => \BancoRegistradores|t8|25~regout\,
	combout => \BancoRegistradores|115|20|21|23|5~4_combout\);

-- Location: LCCOMB_X34_Y20_N26
\BancoRegistradores|115|20|21|23|5~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|23|5~5_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|115|20|21|23|5~4_combout\ & ((\BancoRegistradores|gp|25~regout\))) # 
-- (!\BancoRegistradores|115|20|21|23|5~4_combout\ & (\BancoRegistradores|s4|25~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\BancoRegistradores|115|20|21|23|5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|s4|25~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datac => \BancoRegistradores|gp|25~regout\,
	datad => \BancoRegistradores|115|20|21|23|5~4_combout\,
	combout => \BancoRegistradores|115|20|21|23|5~5_combout\);

-- Location: LCCOMB_X34_Y20_N12
\BancoRegistradores|115|20|21|23|5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|23|5~6_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16)) # 
-- ((\BancoRegistradores|115|20|21|23|5~3_combout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\BancoRegistradores|115|20|21|23|5~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \BancoRegistradores|115|20|21|23|5~3_combout\,
	datad => \BancoRegistradores|115|20|21|23|5~5_combout\,
	combout => \BancoRegistradores|115|20|21|23|5~6_combout\);

-- Location: LCCOMB_X34_Y20_N6
\BancoRegistradores|115|20|21|23|5~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|23|5~9_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|115|20|21|23|5~6_combout\ & (\BancoRegistradores|115|20|21|23|5~8_combout\)) # 
-- (!\BancoRegistradores|115|20|21|23|5~6_combout\ & ((\BancoRegistradores|115|20|21|23|5~1_combout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (((\BancoRegistradores|115|20|21|23|5~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|21|23|5~8_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \BancoRegistradores|115|20|21|23|5~1_combout\,
	datad => \BancoRegistradores|115|20|21|23|5~6_combout\,
	combout => \BancoRegistradores|115|20|21|23|5~9_combout\);

-- Location: LCCOMB_X34_Y20_N24
\BancoRegistradores|115|20|21|23|5~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|21|23|5~19_combout\ = (\BancoRegistradores|115|20|18|26|5~1_combout\ & ((\BancoRegistradores|115|20|21|23|5~16_combout\ & (\BancoRegistradores|115|20|21|23|5~18_combout\)) # (!\BancoRegistradores|115|20|21|23|5~16_combout\ & 
-- ((\BancoRegistradores|115|20|21|23|5~9_combout\))))) # (!\BancoRegistradores|115|20|18|26|5~1_combout\ & (((\BancoRegistradores|115|20|21|23|5~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|21|23|5~18_combout\,
	datab => \BancoRegistradores|115|20|18|26|5~1_combout\,
	datac => \BancoRegistradores|115|20|21|23|5~16_combout\,
	datad => \BancoRegistradores|115|20|21|23|5~9_combout\,
	combout => \BancoRegistradores|115|20|21|23|5~19_combout\);

-- Location: LCCOMB_X36_Y16_N26
\33|19|28|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \33|19|28|5~0_combout\ = (\inst2|61~combout\ & ((\DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(13)))) # (!\inst2|61~combout\ & (\ULA|94|48|21|5~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|61~combout\,
	datab => \ULA|94|48|21|5~1_combout\,
	datad => \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(13),
	combout => \33|19|28|5~0_combout\);

-- Location: LCFF_X37_Y20_N9
\BancoRegistradores|t2|13\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|28|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|135~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t2|13~regout\);

-- Location: LCFF_X37_Y20_N11
\BancoRegistradores|t3|13\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|28|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|133~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t3|13~regout\);

-- Location: LCFF_X34_Y24_N3
\BancoRegistradores|t0|13\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|28|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|137~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t0|13~regout\);

-- Location: LCFF_X34_Y24_N13
\BancoRegistradores|t1|13\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|28|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|136~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t1|13~regout\);

-- Location: LCCOMB_X34_Y24_N2
\BancoRegistradores|115|20|19|28|5~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|28|5~10_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17)) # ((\BancoRegistradores|t1|13~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\BancoRegistradores|t0|13~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|t0|13~regout\,
	datad => \BancoRegistradores|t1|13~regout\,
	combout => \BancoRegistradores|115|20|19|28|5~10_combout\);

-- Location: LCCOMB_X37_Y20_N10
\BancoRegistradores|115|20|19|28|5~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|28|5~11_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|115|20|19|28|5~10_combout\ & ((\BancoRegistradores|t3|13~regout\))) # 
-- (!\BancoRegistradores|115|20|19|28|5~10_combout\ & (\BancoRegistradores|t2|13~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\BancoRegistradores|115|20|19|28|5~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \BancoRegistradores|t2|13~regout\,
	datac => \BancoRegistradores|t3|13~regout\,
	datad => \BancoRegistradores|115|20|19|28|5~10_combout\,
	combout => \BancoRegistradores|115|20|19|28|5~11_combout\);

-- Location: LCFF_X25_Y20_N23
\BancoRegistradores|v1|13\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|28|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|126~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|v1|13~regout\);

-- Location: LCCOMB_X24_Y20_N2
\BancoRegistradores|at|13~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|at|13~feeder_combout\ = \33|19|28|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|19|28|5~0_combout\,
	combout => \BancoRegistradores|at|13~feeder_combout\);

-- Location: LCFF_X24_Y20_N3
\BancoRegistradores|at|13\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|at|13~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|122~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|at|13~regout\);

-- Location: LCCOMB_X24_Y20_N4
\BancoRegistradores|115|18|28|23|19|28|18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|18|28|23|19|28|18~combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & \BancoRegistradores|at|13~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datad => \BancoRegistradores|at|13~regout\,
	combout => \BancoRegistradores|115|18|28|23|19|28|18~combout\);

-- Location: LCCOMB_X24_Y20_N28
\BancoRegistradores|v0|13~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|v0|13~feeder_combout\ = \33|19|28|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|19|28|5~0_combout\,
	combout => \BancoRegistradores|v0|13~feeder_combout\);

-- Location: LCFF_X24_Y20_N29
\BancoRegistradores|v0|13\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|v0|13~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|123~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|v0|13~regout\);

-- Location: LCCOMB_X24_Y20_N6
\BancoRegistradores|115|20|19|28|5~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|28|5~14_combout\ = (\BancoRegistradores|115|20|18|26|5~2_combout\ & ((\BancoRegistradores|115|20|18|26|5~3_combout\) # ((\BancoRegistradores|v0|13~regout\)))) # (!\BancoRegistradores|115|20|18|26|5~2_combout\ & 
-- (!\BancoRegistradores|115|20|18|26|5~3_combout\ & (\BancoRegistradores|115|18|28|23|19|28|18~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|18|26|5~2_combout\,
	datab => \BancoRegistradores|115|20|18|26|5~3_combout\,
	datac => \BancoRegistradores|115|18|28|23|19|28|18~combout\,
	datad => \BancoRegistradores|v0|13~regout\,
	combout => \BancoRegistradores|115|20|19|28|5~14_combout\);

-- Location: LCFF_X29_Y24_N21
\BancoRegistradores|a1|13\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|28|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|124~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a1|13~regout\);

-- Location: LCFF_X29_Y24_N19
\BancoRegistradores|a0|13\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|28|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|125~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a0|13~regout\);

-- Location: LCFF_X28_Y24_N29
\BancoRegistradores|a2|13\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|28|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|128~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a2|13~regout\);

-- Location: LCCOMB_X29_Y24_N2
\BancoRegistradores|115|20|19|28|5~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|28|5~12_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|a2|13~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\BancoRegistradores|a0|13~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \BancoRegistradores|a0|13~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datad => \BancoRegistradores|a2|13~regout\,
	combout => \BancoRegistradores|115|20|19|28|5~12_combout\);

-- Location: LCCOMB_X25_Y20_N0
\BancoRegistradores|115|20|19|28|5~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|28|5~13_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|115|20|19|28|5~12_combout\ & (\BancoRegistradores|a3|13~regout\)) # 
-- (!\BancoRegistradores|115|20|19|28|5~12_combout\ & ((\BancoRegistradores|a1|13~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (((\BancoRegistradores|115|20|19|28|5~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|a3|13~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \BancoRegistradores|a1|13~regout\,
	datad => \BancoRegistradores|115|20|19|28|5~12_combout\,
	combout => \BancoRegistradores|115|20|19|28|5~13_combout\);

-- Location: LCCOMB_X25_Y20_N18
\BancoRegistradores|115|20|19|28|5~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|28|5~15_combout\ = (\BancoRegistradores|115|20|18|26|5~3_combout\ & ((\BancoRegistradores|115|20|19|28|5~14_combout\ & (\BancoRegistradores|v1|13~regout\)) # (!\BancoRegistradores|115|20|19|28|5~14_combout\ & 
-- ((\BancoRegistradores|115|20|19|28|5~13_combout\))))) # (!\BancoRegistradores|115|20|18|26|5~3_combout\ & (((\BancoRegistradores|115|20|19|28|5~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|18|26|5~3_combout\,
	datab => \BancoRegistradores|v1|13~regout\,
	datac => \BancoRegistradores|115|20|19|28|5~14_combout\,
	datad => \BancoRegistradores|115|20|19|28|5~13_combout\,
	combout => \BancoRegistradores|115|20|19|28|5~15_combout\);

-- Location: LCCOMB_X30_Y20_N2
\BancoRegistradores|115|20|19|28|5~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|28|5~16_combout\ = (\BancoRegistradores|115|20|18|26|5~0_combout\ & ((\BancoRegistradores|115|20|18|26|5~1_combout\) # ((\BancoRegistradores|115|20|19|28|5~11_combout\)))) # (!\BancoRegistradores|115|20|18|26|5~0_combout\ & 
-- (!\BancoRegistradores|115|20|18|26|5~1_combout\ & ((\BancoRegistradores|115|20|19|28|5~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|18|26|5~0_combout\,
	datab => \BancoRegistradores|115|20|18|26|5~1_combout\,
	datac => \BancoRegistradores|115|20|19|28|5~11_combout\,
	datad => \BancoRegistradores|115|20|19|28|5~15_combout\,
	combout => \BancoRegistradores|115|20|19|28|5~16_combout\);

-- Location: LCCOMB_X37_Y23_N18
\BancoRegistradores|t7|13~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|t7|13~feeder_combout\ = \33|19|28|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|19|28|5~0_combout\,
	combout => \BancoRegistradores|t7|13~feeder_combout\);

-- Location: LCFF_X37_Y23_N19
\BancoRegistradores|t7|13\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|t7|13~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|130~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t7|13~regout\);

-- Location: LCFF_X37_Y22_N1
\BancoRegistradores|t6|13\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|28|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|131~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t6|13~regout\);

-- Location: LCFF_X38_Y22_N17
\BancoRegistradores|t4|13\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|28|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|134~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t4|13~regout\);

-- Location: LCCOMB_X37_Y22_N10
\BancoRegistradores|115|20|19|28|5~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|28|5~17_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|t6|13~regout\) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\BancoRegistradores|t4|13~regout\ & !\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \BancoRegistradores|t6|13~regout\,
	datac => \BancoRegistradores|t4|13~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	combout => \BancoRegistradores|115|20|19|28|5~17_combout\);

-- Location: LCCOMB_X37_Y23_N12
\BancoRegistradores|t5|13~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|t5|13~feeder_combout\ = \33|19|28|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|19|28|5~0_combout\,
	combout => \BancoRegistradores|t5|13~feeder_combout\);

-- Location: LCFF_X37_Y23_N13
\BancoRegistradores|t5|13\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|t5|13~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|132~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t5|13~regout\);

-- Location: LCCOMB_X37_Y23_N4
\BancoRegistradores|115|20|19|28|5~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|28|5~18_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|115|20|19|28|5~17_combout\ & (\BancoRegistradores|t7|13~regout\)) # 
-- (!\BancoRegistradores|115|20|19|28|5~17_combout\ & ((\BancoRegistradores|t5|13~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (((\BancoRegistradores|115|20|19|28|5~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \BancoRegistradores|t7|13~regout\,
	datac => \BancoRegistradores|115|20|19|28|5~17_combout\,
	datad => \BancoRegistradores|t5|13~regout\,
	combout => \BancoRegistradores|115|20|19|28|5~18_combout\);

-- Location: LCCOMB_X38_Y15_N22
\BancoRegistradores|s1|13~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|s1|13~feeder_combout\ = \33|19|28|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|19|28|5~0_combout\,
	combout => \BancoRegistradores|s1|13~feeder_combout\);

-- Location: LCFF_X38_Y15_N23
\BancoRegistradores|s1|13\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|s1|13~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|151~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s1|13~regout\);

-- Location: LCCOMB_X37_Y16_N12
\BancoRegistradores|t9|13~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|t9|13~feeder_combout\ = \33|19|28|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|19|28|5~0_combout\,
	combout => \BancoRegistradores|t9|13~feeder_combout\);

-- Location: LCFF_X37_Y16_N13
\BancoRegistradores|t9|13\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|t9|13~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|143~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t9|13~regout\);

-- Location: LCCOMB_X38_Y15_N4
\BancoRegistradores|115|20|19|28|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|28|5~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18)) # (\BancoRegistradores|t9|13~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\BancoRegistradores|s1|13~regout\ & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \BancoRegistradores|s1|13~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datad => \BancoRegistradores|t9|13~regout\,
	combout => \BancoRegistradores|115|20|19|28|5~0_combout\);

-- Location: LCCOMB_X36_Y16_N16
\BancoRegistradores|s5|13~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|s5|13~feeder_combout\ = \33|19|28|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|19|28|5~0_combout\,
	combout => \BancoRegistradores|s5|13~feeder_combout\);

-- Location: LCFF_X36_Y16_N17
\BancoRegistradores|s5|13\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|s5|13~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|148~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s5|13~regout\);

-- Location: LCCOMB_X38_Y15_N10
\BancoRegistradores|115|20|19|28|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|28|5~1_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|115|20|19|28|5~0_combout\ & (\BancoRegistradores|sp|13~regout\)) # 
-- (!\BancoRegistradores|115|20|19|28|5~0_combout\ & ((\BancoRegistradores|s5|13~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\BancoRegistradores|115|20|19|28|5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|sp|13~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datac => \BancoRegistradores|115|20|19|28|5~0_combout\,
	datad => \BancoRegistradores|s5|13~regout\,
	combout => \BancoRegistradores|115|20|19|28|5~1_combout\);

-- Location: LCFF_X34_Y22_N17
\BancoRegistradores|fp|13\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|28|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|138~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|fp|13~regout\);

-- Location: LCCOMB_X35_Y22_N12
\BancoRegistradores|s2|13~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|s2|13~feeder_combout\ = \33|19|28|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|19|28|5~0_combout\,
	combout => \BancoRegistradores|s2|13~feeder_combout\);

-- Location: LCFF_X35_Y22_N13
\BancoRegistradores|s2|13\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|s2|13~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|152~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s2|13~regout\);

-- Location: LCFF_X34_Y22_N23
\BancoRegistradores|s6|13\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|28|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|146~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s6|13~regout\);

-- Location: LCCOMB_X34_Y22_N2
\BancoRegistradores|115|20|19|28|5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|28|5~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19)) # ((\BancoRegistradores|s6|13~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\BancoRegistradores|s2|13~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|s2|13~regout\,
	datad => \BancoRegistradores|s6|13~regout\,
	combout => \BancoRegistradores|115|20|19|28|5~2_combout\);

-- Location: LCCOMB_X34_Y22_N16
\BancoRegistradores|115|20|19|28|5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|28|5~3_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|115|20|19|28|5~2_combout\ & ((\BancoRegistradores|fp|13~regout\))) # 
-- (!\BancoRegistradores|115|20|19|28|5~2_combout\ & (\BancoRegistradores|k0|13~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\BancoRegistradores|115|20|19|28|5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|k0|13~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|fp|13~regout\,
	datad => \BancoRegistradores|115|20|19|28|5~2_combout\,
	combout => \BancoRegistradores|115|20|19|28|5~3_combout\);

-- Location: LCFF_X37_Y19_N19
\BancoRegistradores|gp|13\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|28|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|142~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|gp|13~regout\);

-- Location: LCCOMB_X38_Y16_N8
\BancoRegistradores|s4|13~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|s4|13~feeder_combout\ = \33|19|28|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|19|28|5~0_combout\,
	combout => \BancoRegistradores|s4|13~feeder_combout\);

-- Location: LCFF_X38_Y16_N9
\BancoRegistradores|s4|13\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|s4|13~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|149~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s4|13~regout\);

-- Location: LCFF_X37_Y19_N25
\BancoRegistradores|s0|13\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|28|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|153~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s0|13~regout\);

-- Location: LCCOMB_X38_Y16_N6
\BancoRegistradores|t8|13~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|t8|13~feeder_combout\ = \33|19|28|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|19|28|5~0_combout\,
	combout => \BancoRegistradores|t8|13~feeder_combout\);

-- Location: LCFF_X38_Y16_N7
\BancoRegistradores|t8|13\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|t8|13~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|145~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t8|13~regout\);

-- Location: LCCOMB_X37_Y19_N0
\BancoRegistradores|115|20|19|28|5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|28|5~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|t8|13~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\BancoRegistradores|s0|13~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|s0|13~regout\,
	datad => \BancoRegistradores|t8|13~regout\,
	combout => \BancoRegistradores|115|20|19|28|5~4_combout\);

-- Location: LCCOMB_X37_Y19_N10
\BancoRegistradores|115|20|19|28|5~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|28|5~5_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|115|20|19|28|5~4_combout\ & (\BancoRegistradores|gp|13~regout\)) # 
-- (!\BancoRegistradores|115|20|19|28|5~4_combout\ & ((\BancoRegistradores|s4|13~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\BancoRegistradores|115|20|19|28|5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \BancoRegistradores|gp|13~regout\,
	datac => \BancoRegistradores|s4|13~regout\,
	datad => \BancoRegistradores|115|20|19|28|5~4_combout\,
	combout => \BancoRegistradores|115|20|19|28|5~5_combout\);

-- Location: LCCOMB_X34_Y21_N12
\BancoRegistradores|115|20|19|28|5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|28|5~6_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\BancoRegistradores|115|20|19|28|5~3_combout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|115|20|19|28|5~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|115|20|19|28|5~3_combout\,
	datad => \BancoRegistradores|115|20|19|28|5~5_combout\,
	combout => \BancoRegistradores|115|20|19|28|5~6_combout\);

-- Location: LCCOMB_X34_Y21_N6
\BancoRegistradores|115|20|19|28|5~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|28|5~9_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|115|20|19|28|5~6_combout\ & (\BancoRegistradores|115|20|19|28|5~8_combout\)) # 
-- (!\BancoRegistradores|115|20|19|28|5~6_combout\ & ((\BancoRegistradores|115|20|19|28|5~1_combout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (((\BancoRegistradores|115|20|19|28|5~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|19|28|5~8_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \BancoRegistradores|115|20|19|28|5~1_combout\,
	datad => \BancoRegistradores|115|20|19|28|5~6_combout\,
	combout => \BancoRegistradores|115|20|19|28|5~9_combout\);

-- Location: LCCOMB_X30_Y20_N28
\BancoRegistradores|115|20|19|28|5~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|28|5~19_combout\ = (\BancoRegistradores|115|20|18|26|5~1_combout\ & ((\BancoRegistradores|115|20|19|28|5~16_combout\ & (\BancoRegistradores|115|20|19|28|5~18_combout\)) # (!\BancoRegistradores|115|20|19|28|5~16_combout\ & 
-- ((\BancoRegistradores|115|20|19|28|5~9_combout\))))) # (!\BancoRegistradores|115|20|18|26|5~1_combout\ & (\BancoRegistradores|115|20|19|28|5~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|18|26|5~1_combout\,
	datab => \BancoRegistradores|115|20|19|28|5~16_combout\,
	datac => \BancoRegistradores|115|20|19|28|5~18_combout\,
	datad => \BancoRegistradores|115|20|19|28|5~9_combout\,
	combout => \BancoRegistradores|115|20|19|28|5~19_combout\);

-- Location: LCCOMB_X34_Y19_N30
\BancoRegistradores|78|20|19|25|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|19|25|5~0_combout\ = (\BancoRegistradores|78|20|19|25|6~1_combout\) # ((\BancoRegistradores|78|19|32|25|19|25|5~9_combout\ & \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|19|32|25|19|25|5~9_combout\,
	datab => \BancoRegistradores|78|20|19|25|6~1_combout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25),
	combout => \BancoRegistradores|78|20|19|25|5~0_combout\);

-- Location: LCCOMB_X32_Y19_N16
\ULA|96|48|21|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|96|48|21|5~0_combout\ = (\ULA|140|48|21|5~0_combout\ & (\ULA|97|53|38~0_combout\ $ (\BancoRegistradores|78|20|19|25|5~0_combout\ $ (\ULA|96|50~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|140|48|21|5~0_combout\,
	datab => \ULA|97|53|38~0_combout\,
	datac => \BancoRegistradores|78|20|19|25|5~0_combout\,
	datad => \ULA|96|50~combout\,
	combout => \ULA|96|48|21|5~0_combout\);

-- Location: LCCOMB_X27_Y19_N22
\177|19|25|6\ : cycloneii_lcell_comb
-- Equation(s):
-- \177|19|25|6~combout\ = (\BancoRegistradores|115|20|19|25|5~19_combout\ & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30)) # (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28))) # 
-- (!\inst2|108~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|19|25|5~19_combout\,
	datab => \inst2|108~2_combout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30),
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28),
	combout => \177|19|25|6~combout\);

-- Location: LCCOMB_X38_Y19_N30
\ULA|96|48|20|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|96|48|20|5~0_combout\ = (\135|77~0_combout\ & ((\177|19|25|18~combout\) # ((\177|19|25|6~combout\) # (\BancoRegistradores|78|20|19|25|5~0_combout\)))) # (!\135|77~0_combout\ & (\BancoRegistradores|78|20|19|25|5~0_combout\ & ((\177|19|25|18~combout\) 
-- # (\177|19|25|6~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \177|19|25|18~combout\,
	datab => \177|19|25|6~combout\,
	datac => \135|77~0_combout\,
	datad => \BancoRegistradores|78|20|19|25|5~0_combout\,
	combout => \ULA|96|48|20|5~0_combout\);

-- Location: LCCOMB_X32_Y19_N30
\ULA|96|48|21|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|96|48|21|5~1_combout\ = (\ULA|96|48|21|5~0_combout\) # ((\135|75~combout\ & \ULA|96|48|20|5~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \135|75~combout\,
	datac => \ULA|96|48|21|5~0_combout\,
	datad => \ULA|96|48|20|5~0_combout\,
	combout => \ULA|96|48|21|5~1_combout\);

-- Location: LCCOMB_X33_Y19_N30
\33|19|25|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \33|19|25|5~0_combout\ = (\inst2|61~combout\ & (\DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(11))) # (!\inst2|61~combout\ & ((\ULA|96|48|21|5~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(11),
	datac => \ULA|96|48|21|5~1_combout\,
	datad => \inst2|61~combout\,
	combout => \33|19|25|5~0_combout\);

-- Location: LCFF_X35_Y23_N23
\BancoRegistradores|t2|11\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|25|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|135~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t2|11~regout\);

-- Location: LCFF_X34_Y24_N15
\BancoRegistradores|t0|11\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|25|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|137~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t0|11~regout\);

-- Location: LCFF_X34_Y24_N29
\BancoRegistradores|t1|11\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|25|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|136~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t1|11~regout\);

-- Location: LCCOMB_X34_Y24_N16
\BancoRegistradores|115|20|19|25|5~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|25|5~10_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17)) # ((\BancoRegistradores|t1|11~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\BancoRegistradores|t0|11~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|t0|11~regout\,
	datad => \BancoRegistradores|t1|11~regout\,
	combout => \BancoRegistradores|115|20|19|25|5~10_combout\);

-- Location: LCCOMB_X35_Y23_N0
\BancoRegistradores|115|20|19|25|5~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|25|5~11_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|115|20|19|25|5~10_combout\ & ((\BancoRegistradores|t3|11~regout\))) # 
-- (!\BancoRegistradores|115|20|19|25|5~10_combout\ & (\BancoRegistradores|t2|11~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\BancoRegistradores|115|20|19|25|5~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \BancoRegistradores|t2|11~regout\,
	datac => \BancoRegistradores|t3|11~regout\,
	datad => \BancoRegistradores|115|20|19|25|5~10_combout\,
	combout => \BancoRegistradores|115|20|19|25|5~11_combout\);

-- Location: LCCOMB_X30_Y20_N30
\BancoRegistradores|115|18|28|23|19|25|18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|18|28|23|19|25|18~combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & \BancoRegistradores|at|11~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datad => \BancoRegistradores|at|11~regout\,
	combout => \BancoRegistradores|115|18|28|23|19|25|18~combout\);

-- Location: LCCOMB_X29_Y20_N4
\BancoRegistradores|115|20|19|25|5~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|25|5~14_combout\ = (\BancoRegistradores|115|20|18|26|5~3_combout\ & (\BancoRegistradores|115|20|18|26|5~2_combout\)) # (!\BancoRegistradores|115|20|18|26|5~3_combout\ & ((\BancoRegistradores|115|20|18|26|5~2_combout\ & 
-- (\BancoRegistradores|v0|11~regout\)) # (!\BancoRegistradores|115|20|18|26|5~2_combout\ & ((\BancoRegistradores|115|18|28|23|19|25|18~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|18|26|5~3_combout\,
	datab => \BancoRegistradores|115|20|18|26|5~2_combout\,
	datac => \BancoRegistradores|v0|11~regout\,
	datad => \BancoRegistradores|115|18|28|23|19|25|18~combout\,
	combout => \BancoRegistradores|115|20|19|25|5~14_combout\);

-- Location: LCFF_X28_Y21_N25
\BancoRegistradores|a0|11\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|25|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|125~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a0|11~regout\);

-- Location: LCFF_X28_Y21_N11
\BancoRegistradores|a2|11\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|25|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|128~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a2|11~regout\);

-- Location: LCCOMB_X28_Y21_N24
\BancoRegistradores|115|20|19|25|5~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|25|5~12_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|a2|11~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\BancoRegistradores|a0|11~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|a0|11~regout\,
	datad => \BancoRegistradores|a2|11~regout\,
	combout => \BancoRegistradores|115|20|19|25|5~12_combout\);

-- Location: LCCOMB_X29_Y21_N28
\BancoRegistradores|115|20|19|25|5~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|25|5~13_combout\ = (\BancoRegistradores|115|20|19|25|5~12_combout\ & ((\BancoRegistradores|a3|11~regout\) # ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (!\BancoRegistradores|115|20|19|25|5~12_combout\ & (((\BancoRegistradores|a1|11~regout\ & \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|a3|11~regout\,
	datab => \BancoRegistradores|115|20|19|25|5~12_combout\,
	datac => \BancoRegistradores|a1|11~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	combout => \BancoRegistradores|115|20|19|25|5~13_combout\);

-- Location: LCCOMB_X28_Y20_N8
\BancoRegistradores|115|20|19|25|5~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|25|5~15_combout\ = (\BancoRegistradores|115|20|18|26|5~3_combout\ & ((\BancoRegistradores|115|20|19|25|5~14_combout\ & (\BancoRegistradores|v1|11~regout\)) # (!\BancoRegistradores|115|20|19|25|5~14_combout\ & 
-- ((\BancoRegistradores|115|20|19|25|5~13_combout\))))) # (!\BancoRegistradores|115|20|18|26|5~3_combout\ & (((\BancoRegistradores|115|20|19|25|5~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|18|26|5~3_combout\,
	datab => \BancoRegistradores|v1|11~regout\,
	datac => \BancoRegistradores|115|20|19|25|5~14_combout\,
	datad => \BancoRegistradores|115|20|19|25|5~13_combout\,
	combout => \BancoRegistradores|115|20|19|25|5~15_combout\);

-- Location: LCCOMB_X25_Y20_N20
\BancoRegistradores|115|20|19|25|5~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|25|5~16_combout\ = (\BancoRegistradores|115|20|18|26|5~0_combout\ & ((\BancoRegistradores|115|20|18|26|5~1_combout\) # ((\BancoRegistradores|115|20|19|25|5~11_combout\)))) # (!\BancoRegistradores|115|20|18|26|5~0_combout\ & 
-- (!\BancoRegistradores|115|20|18|26|5~1_combout\ & ((\BancoRegistradores|115|20|19|25|5~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|18|26|5~0_combout\,
	datab => \BancoRegistradores|115|20|18|26|5~1_combout\,
	datac => \BancoRegistradores|115|20|19|25|5~11_combout\,
	datad => \BancoRegistradores|115|20|19|25|5~15_combout\,
	combout => \BancoRegistradores|115|20|19|25|5~16_combout\);

-- Location: LCFF_X31_Y15_N1
\BancoRegistradores|s5|11\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|25|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|148~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s5|11~regout\);

-- Location: LCFF_X31_Y15_N23
\BancoRegistradores|sp|11\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|25|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|140~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|sp|11~regout\);

-- Location: LCFF_X33_Y15_N11
\BancoRegistradores|t9|11\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|25|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|143~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t9|11~regout\);

-- Location: LCCOMB_X32_Y15_N22
\BancoRegistradores|s1|11~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|s1|11~feeder_combout\ = \33|19|25|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|19|25|5~0_combout\,
	combout => \BancoRegistradores|s1|11~feeder_combout\);

-- Location: LCFF_X32_Y15_N23
\BancoRegistradores|s1|11\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|s1|11~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|151~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s1|11~regout\);

-- Location: LCCOMB_X32_Y15_N20
\BancoRegistradores|115|20|19|25|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|25|5~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18)) # ((\BancoRegistradores|t9|11~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|s1|11~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datac => \BancoRegistradores|t9|11~regout\,
	datad => \BancoRegistradores|s1|11~regout\,
	combout => \BancoRegistradores|115|20|19|25|5~0_combout\);

-- Location: LCCOMB_X31_Y15_N22
\BancoRegistradores|115|20|19|25|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|25|5~1_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|115|20|19|25|5~0_combout\ & ((\BancoRegistradores|sp|11~regout\))) # 
-- (!\BancoRegistradores|115|20|19|25|5~0_combout\ & (\BancoRegistradores|s5|11~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\BancoRegistradores|115|20|19|25|5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \BancoRegistradores|s5|11~regout\,
	datac => \BancoRegistradores|sp|11~regout\,
	datad => \BancoRegistradores|115|20|19|25|5~0_combout\,
	combout => \BancoRegistradores|115|20|19|25|5~1_combout\);

-- Location: LCFF_X33_Y22_N9
\BancoRegistradores|s2|11\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|25|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|152~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s2|11~regout\);

-- Location: LCFF_X34_Y22_N21
\BancoRegistradores|s6|11\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|25|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|146~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s6|11~regout\);

-- Location: LCCOMB_X33_Y22_N22
\BancoRegistradores|115|20|19|25|5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|25|5~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19)) # ((\BancoRegistradores|s6|11~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\BancoRegistradores|s2|11~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|s2|11~regout\,
	datad => \BancoRegistradores|s6|11~regout\,
	combout => \BancoRegistradores|115|20|19|25|5~2_combout\);

-- Location: LCFF_X33_Y22_N27
\BancoRegistradores|k0|11\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|25|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|144~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|k0|11~regout\);

-- Location: LCFF_X33_Y19_N9
\BancoRegistradores|fp|11\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|25|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|138~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|fp|11~regout\);

-- Location: LCCOMB_X33_Y22_N26
\BancoRegistradores|115|20|19|25|5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|25|5~3_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|115|20|19|25|5~2_combout\ & ((\BancoRegistradores|fp|11~regout\))) # 
-- (!\BancoRegistradores|115|20|19|25|5~2_combout\ & (\BancoRegistradores|k0|11~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\BancoRegistradores|115|20|19|25|5~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \BancoRegistradores|115|20|19|25|5~2_combout\,
	datac => \BancoRegistradores|k0|11~regout\,
	datad => \BancoRegistradores|fp|11~regout\,
	combout => \BancoRegistradores|115|20|19|25|5~3_combout\);

-- Location: LCCOMB_X34_Y19_N16
\BancoRegistradores|s4|11~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|s4|11~feeder_combout\ = \33|19|25|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|19|25|5~0_combout\,
	combout => \BancoRegistradores|s4|11~feeder_combout\);

-- Location: LCFF_X34_Y19_N17
\BancoRegistradores|s4|11\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|s4|11~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|149~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s4|11~regout\);

-- Location: LCCOMB_X37_Y19_N28
\BancoRegistradores|s0|11~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|s0|11~feeder_combout\ = \33|19|25|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|19|25|5~0_combout\,
	combout => \BancoRegistradores|s0|11~feeder_combout\);

-- Location: LCFF_X37_Y19_N29
\BancoRegistradores|s0|11\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|s0|11~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|153~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s0|11~regout\);

-- Location: LCFF_X35_Y19_N19
\BancoRegistradores|t8|11\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|25|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|145~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t8|11~regout\);

-- Location: LCCOMB_X37_Y19_N6
\BancoRegistradores|115|20|19|25|5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|25|5~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18)) # (\BancoRegistradores|t8|11~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\BancoRegistradores|s0|11~regout\ & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \BancoRegistradores|s0|11~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datad => \BancoRegistradores|t8|11~regout\,
	combout => \BancoRegistradores|115|20|19|25|5~4_combout\);

-- Location: LCCOMB_X34_Y19_N10
\BancoRegistradores|115|20|19|25|5~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|25|5~5_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|115|20|19|25|5~4_combout\ & (\BancoRegistradores|gp|11~regout\)) # 
-- (!\BancoRegistradores|115|20|19|25|5~4_combout\ & ((\BancoRegistradores|s4|11~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\BancoRegistradores|115|20|19|25|5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|gp|11~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datac => \BancoRegistradores|s4|11~regout\,
	datad => \BancoRegistradores|115|20|19|25|5~4_combout\,
	combout => \BancoRegistradores|115|20|19|25|5~5_combout\);

-- Location: LCCOMB_X25_Y20_N12
\BancoRegistradores|115|20|19|25|5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|25|5~6_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16)) # 
-- ((\BancoRegistradores|115|20|19|25|5~3_combout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\BancoRegistradores|115|20|19|25|5~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \BancoRegistradores|115|20|19|25|5~3_combout\,
	datad => \BancoRegistradores|115|20|19|25|5~5_combout\,
	combout => \BancoRegistradores|115|20|19|25|5~6_combout\);

-- Location: LCCOMB_X25_Y20_N26
\BancoRegistradores|115|20|19|25|5~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|25|5~9_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|115|20|19|25|5~6_combout\ & (\BancoRegistradores|115|20|19|25|5~8_combout\)) # 
-- (!\BancoRegistradores|115|20|19|25|5~6_combout\ & ((\BancoRegistradores|115|20|19|25|5~1_combout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (((\BancoRegistradores|115|20|19|25|5~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|19|25|5~8_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \BancoRegistradores|115|20|19|25|5~1_combout\,
	datad => \BancoRegistradores|115|20|19|25|5~6_combout\,
	combout => \BancoRegistradores|115|20|19|25|5~9_combout\);

-- Location: LCCOMB_X25_Y20_N6
\BancoRegistradores|115|20|19|25|5~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|25|5~19_combout\ = (\BancoRegistradores|115|20|18|26|5~1_combout\ & ((\BancoRegistradores|115|20|19|25|5~16_combout\ & (\BancoRegistradores|115|20|19|25|5~18_combout\)) # (!\BancoRegistradores|115|20|19|25|5~16_combout\ & 
-- ((\BancoRegistradores|115|20|19|25|5~9_combout\))))) # (!\BancoRegistradores|115|20|18|26|5~1_combout\ & (((\BancoRegistradores|115|20|19|25|5~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|19|25|5~18_combout\,
	datab => \BancoRegistradores|115|20|18|26|5~1_combout\,
	datac => \BancoRegistradores|115|20|19|25|5~16_combout\,
	datad => \BancoRegistradores|115|20|19|25|5~9_combout\,
	combout => \BancoRegistradores|115|20|19|25|5~19_combout\);

-- Location: LCCOMB_X33_Y15_N30
\BancoRegistradores|t9|10~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|t9|10~feeder_combout\ = \33|19|24|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|19|24|5~0_combout\,
	combout => \BancoRegistradores|t9|10~feeder_combout\);

-- Location: LCFF_X33_Y15_N31
\BancoRegistradores|t9|10\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|t9|10~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|143~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t9|10~regout\);

-- Location: LCCOMB_X32_Y15_N28
\BancoRegistradores|s1|10~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|s1|10~feeder_combout\ = \33|19|24|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|19|24|5~0_combout\,
	combout => \BancoRegistradores|s1|10~feeder_combout\);

-- Location: LCFF_X32_Y15_N29
\BancoRegistradores|s1|10\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|s1|10~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|151~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s1|10~regout\);

-- Location: LCCOMB_X33_Y15_N12
\BancoRegistradores|78|19|32|25|19|24|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|19|24|5~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (\BancoRegistradores|t9|10~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|s1|10~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \BancoRegistradores|t9|10~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datad => \BancoRegistradores|s1|10~regout\,
	combout => \BancoRegistradores|78|19|32|25|19|24|5~0_combout\);

-- Location: LCCOMB_X32_Y15_N2
\BancoRegistradores|s5|10~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|s5|10~feeder_combout\ = \33|19|24|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|19|24|5~0_combout\,
	combout => \BancoRegistradores|s5|10~feeder_combout\);

-- Location: LCFF_X32_Y15_N3
\BancoRegistradores|s5|10\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|s5|10~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|148~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s5|10~regout\);

-- Location: LCCOMB_X32_Y15_N18
\BancoRegistradores|78|19|32|25|19|24|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|19|24|5~1_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|78|19|32|25|19|24|5~0_combout\ & (\BancoRegistradores|sp|10~regout\)) # 
-- (!\BancoRegistradores|78|19|32|25|19|24|5~0_combout\ & ((\BancoRegistradores|s5|10~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (((\BancoRegistradores|78|19|32|25|19|24|5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|sp|10~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datac => \BancoRegistradores|78|19|32|25|19|24|5~0_combout\,
	datad => \BancoRegistradores|s5|10~regout\,
	combout => \BancoRegistradores|78|19|32|25|19|24|5~1_combout\);

-- Location: LCFF_X35_Y19_N27
\BancoRegistradores|gp|10\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|24|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|142~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|gp|10~regout\);

-- Location: LCFF_X36_Y20_N23
\BancoRegistradores|t8|10\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|24|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|145~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t8|10~regout\);

-- Location: LCCOMB_X31_Y20_N18
\BancoRegistradores|s0|10~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|s0|10~feeder_combout\ = \33|19|24|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|19|24|5~0_combout\,
	combout => \BancoRegistradores|s0|10~feeder_combout\);

-- Location: LCFF_X31_Y20_N19
\BancoRegistradores|s0|10\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|s0|10~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|153~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s0|10~regout\);

-- Location: LCCOMB_X36_Y20_N22
\BancoRegistradores|78|19|32|25|19|24|5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|19|24|5~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23)) # ((\BancoRegistradores|t8|10~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|s0|10~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datac => \BancoRegistradores|t8|10~regout\,
	datad => \BancoRegistradores|s0|10~regout\,
	combout => \BancoRegistradores|78|19|32|25|19|24|5~4_combout\);

-- Location: LCCOMB_X35_Y19_N26
\BancoRegistradores|78|19|32|25|19|24|5~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|19|24|5~5_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|78|19|32|25|19|24|5~4_combout\ & ((\BancoRegistradores|gp|10~regout\))) # 
-- (!\BancoRegistradores|78|19|32|25|19|24|5~4_combout\ & (\BancoRegistradores|s4|10~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (((\BancoRegistradores|78|19|32|25|19|24|5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|s4|10~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datac => \BancoRegistradores|gp|10~regout\,
	datad => \BancoRegistradores|78|19|32|25|19|24|5~4_combout\,
	combout => \BancoRegistradores|78|19|32|25|19|24|5~5_combout\);

-- Location: LCCOMB_X32_Y15_N4
\BancoRegistradores|78|19|32|25|19|24|5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|19|24|5~6_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\BancoRegistradores|78|19|32|25|19|24|5~3_combout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|78|19|32|25|19|24|5~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|19|32|25|19|24|5~3_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datad => \BancoRegistradores|78|19|32|25|19|24|5~5_combout\,
	combout => \BancoRegistradores|78|19|32|25|19|24|5~6_combout\);

-- Location: LCCOMB_X32_Y15_N6
\BancoRegistradores|78|19|32|25|19|24|5~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|19|24|5~9_combout\ = (\BancoRegistradores|78|19|32|25|19|24|5~6_combout\ & ((\BancoRegistradores|78|19|32|25|19|24|5~8_combout\) # ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\BancoRegistradores|78|19|32|25|19|24|5~6_combout\ & (((\BancoRegistradores|78|19|32|25|19|24|5~1_combout\ & \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|19|32|25|19|24|5~8_combout\,
	datab => \BancoRegistradores|78|19|32|25|19|24|5~1_combout\,
	datac => \BancoRegistradores|78|19|32|25|19|24|5~6_combout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	combout => \BancoRegistradores|78|19|32|25|19|24|5~9_combout\);

-- Location: LCCOMB_X28_Y21_N28
\BancoRegistradores|78|20|19|24|5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|19|24|5~2_combout\ = (\BancoRegistradores|78|20|19|24|6~1_combout\) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25) & \BancoRegistradores|78|19|32|25|19|24|5~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|20|19|24|6~1_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25),
	datad => \BancoRegistradores|78|19|32|25|19|24|5~9_combout\,
	combout => \BancoRegistradores|78|20|19|24|5~2_combout\);

-- Location: LCCOMB_X35_Y23_N26
\177|19|24|18\ : cycloneii_lcell_comb
-- Equation(s):
-- \177|19|24|18~combout\ = (\23|157~combout\ & (\inst2|108~2_combout\ & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30) & !\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \23|157~combout\,
	datab => \inst2|108~2_combout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30),
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28),
	combout => \177|19|24|18~combout\);

-- Location: LCCOMB_X35_Y23_N20
\ULA|97|48|20|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|97|48|20|5~0_combout\ = (\135|77~0_combout\ & ((\177|19|24|6~combout\) # ((\BancoRegistradores|78|20|19|24|5~2_combout\) # (\177|19|24|18~combout\)))) # (!\135|77~0_combout\ & (\BancoRegistradores|78|20|19|24|5~2_combout\ & ((\177|19|24|6~combout\) # 
-- (\177|19|24|18~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \177|19|24|6~combout\,
	datab => \135|77~0_combout\,
	datac => \BancoRegistradores|78|20|19|24|5~2_combout\,
	datad => \177|19|24|18~combout\,
	combout => \ULA|97|48|20|5~0_combout\);

-- Location: LCCOMB_X35_Y23_N28
\ULA|97|48|21|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|97|48|21|5~0_combout\ = (\ULA|140|48|21|5~0_combout\ & (\BancoRegistradores|78|20|19|24|5~2_combout\ $ (\ULA|97|50~combout\ $ (\ULA|98|53|38~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|20|19|24|5~2_combout\,
	datab => \ULA|97|50~combout\,
	datac => \ULA|140|48|21|5~0_combout\,
	datad => \ULA|98|53|38~0_combout\,
	combout => \ULA|97|48|21|5~0_combout\);

-- Location: LCCOMB_X35_Y23_N6
\ULA|97|48|21|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|97|48|21|5~1_combout\ = (\ULA|97|48|21|5~0_combout\) # ((\135|75~combout\ & \ULA|97|48|20|5~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \135|75~combout\,
	datac => \ULA|97|48|20|5~0_combout\,
	datad => \ULA|97|48|21|5~0_combout\,
	combout => \ULA|97|48|21|5~1_combout\);

-- Location: LCCOMB_X35_Y23_N22
\33|19|24|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \33|19|24|5~0_combout\ = (\inst2|61~combout\ & (\DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(10))) # (!\inst2|61~combout\ & ((\ULA|97|48|21|5~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|61~combout\,
	datab => \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(10),
	datad => \ULA|97|48|21|5~1_combout\,
	combout => \33|19|24|5~0_combout\);

-- Location: LCFF_X34_Y24_N9
\BancoRegistradores|t0|10\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|24|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|137~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t0|10~regout\);

-- Location: LCCOMB_X34_Y24_N22
\BancoRegistradores|115|20|19|24|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|24|5~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|t2|10~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\BancoRegistradores|t0|10~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \BancoRegistradores|t0|10~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datad => \BancoRegistradores|t2|10~regout\,
	combout => \BancoRegistradores|115|20|19|24|5~0_combout\);

-- Location: LCFF_X34_Y24_N11
\BancoRegistradores|t1|10\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|24|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|136~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t1|10~regout\);

-- Location: LCFF_X33_Y24_N17
\BancoRegistradores|t3|10\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|24|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|133~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t3|10~regout\);

-- Location: LCCOMB_X34_Y24_N10
\BancoRegistradores|115|20|19|24|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|24|5~1_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|115|20|19|24|5~0_combout\ & ((\BancoRegistradores|t3|10~regout\))) # 
-- (!\BancoRegistradores|115|20|19|24|5~0_combout\ & (\BancoRegistradores|t1|10~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\BancoRegistradores|115|20|19|24|5~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \BancoRegistradores|115|20|19|24|5~0_combout\,
	datac => \BancoRegistradores|t1|10~regout\,
	datad => \BancoRegistradores|t3|10~regout\,
	combout => \BancoRegistradores|115|20|19|24|5~1_combout\);

-- Location: LCCOMB_X38_Y22_N0
\BancoRegistradores|115|20|19|24|5~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|24|5~17_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17)) # (\BancoRegistradores|t5|10~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\BancoRegistradores|t4|10~regout\ & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t4|10~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datad => \BancoRegistradores|t5|10~regout\,
	combout => \BancoRegistradores|115|20|19|24|5~17_combout\);

-- Location: LCCOMB_X37_Y22_N4
\BancoRegistradores|115|20|19|24|5~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|24|5~18_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|115|20|19|24|5~17_combout\ & (\BancoRegistradores|t7|10~regout\)) # 
-- (!\BancoRegistradores|115|20|19|24|5~17_combout\ & ((\BancoRegistradores|t6|10~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\BancoRegistradores|115|20|19|24|5~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t7|10~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|115|20|19|24|5~17_combout\,
	datad => \BancoRegistradores|t6|10~regout\,
	combout => \BancoRegistradores|115|20|19|24|5~18_combout\);

-- Location: LCCOMB_X30_Y20_N12
\BancoRegistradores|115|18|28|23|19|24|18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|18|28|23|19|24|18~combout\ = (\BancoRegistradores|at|10~regout\ & \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|at|10~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	combout => \BancoRegistradores|115|18|28|23|19|24|18~combout\);

-- Location: LCCOMB_X27_Y22_N0
\BancoRegistradores|a3|10~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|a3|10~feeder_combout\ = \33|19|24|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|19|24|5~0_combout\,
	combout => \BancoRegistradores|a3|10~feeder_combout\);

-- Location: LCFF_X27_Y22_N1
\BancoRegistradores|a3|10\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|a3|10~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|129~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a3|10~regout\);

-- Location: LCCOMB_X28_Y21_N30
\BancoRegistradores|115|20|19|24|5~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|24|5~12_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17)) # ((\BancoRegistradores|a1|10~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\BancoRegistradores|a0|10~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|a0|10~regout\,
	datad => \BancoRegistradores|a1|10~regout\,
	combout => \BancoRegistradores|115|20|19|24|5~12_combout\);

-- Location: LCCOMB_X28_Y21_N18
\BancoRegistradores|115|20|19|24|5~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|24|5~13_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|115|20|19|24|5~12_combout\ & (\BancoRegistradores|a3|10~regout\)) # 
-- (!\BancoRegistradores|115|20|19|24|5~12_combout\ & ((\BancoRegistradores|a2|10~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\BancoRegistradores|115|20|19|24|5~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \BancoRegistradores|a3|10~regout\,
	datac => \BancoRegistradores|a2|10~regout\,
	datad => \BancoRegistradores|115|20|19|24|5~12_combout\,
	combout => \BancoRegistradores|115|20|19|24|5~13_combout\);

-- Location: LCCOMB_X29_Y20_N2
\BancoRegistradores|115|20|19|24|5~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|24|5~14_combout\ = (\BancoRegistradores|115|20|18|26|5~3_combout\ & ((\BancoRegistradores|115|20|18|26|5~2_combout\) # ((\BancoRegistradores|115|20|19|24|5~13_combout\)))) # (!\BancoRegistradores|115|20|18|26|5~3_combout\ & 
-- (!\BancoRegistradores|115|20|18|26|5~2_combout\ & (\BancoRegistradores|115|18|28|23|19|24|18~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|18|26|5~3_combout\,
	datab => \BancoRegistradores|115|20|18|26|5~2_combout\,
	datac => \BancoRegistradores|115|18|28|23|19|24|18~combout\,
	datad => \BancoRegistradores|115|20|19|24|5~13_combout\,
	combout => \BancoRegistradores|115|20|19|24|5~14_combout\);

-- Location: LCCOMB_X29_Y20_N8
\BancoRegistradores|115|20|19|24|5~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|24|5~15_combout\ = (\BancoRegistradores|115|20|18|26|5~2_combout\ & ((\BancoRegistradores|115|20|19|24|5~14_combout\ & (\BancoRegistradores|v1|10~regout\)) # (!\BancoRegistradores|115|20|19|24|5~14_combout\ & 
-- ((\BancoRegistradores|v0|10~regout\))))) # (!\BancoRegistradores|115|20|18|26|5~2_combout\ & (((\BancoRegistradores|115|20|19|24|5~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|v1|10~regout\,
	datab => \BancoRegistradores|115|20|18|26|5~2_combout\,
	datac => \BancoRegistradores|v0|10~regout\,
	datad => \BancoRegistradores|115|20|19|24|5~14_combout\,
	combout => \BancoRegistradores|115|20|19|24|5~15_combout\);

-- Location: LCFF_X33_Y22_N29
\BancoRegistradores|k0|10\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|24|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|144~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|k0|10~regout\);

-- Location: LCFF_X34_Y22_N11
\BancoRegistradores|fp|10\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|24|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|138~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|fp|10~regout\);

-- Location: LCFF_X34_Y22_N31
\BancoRegistradores|s6|10\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|24|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|146~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s6|10~regout\);

-- Location: LCFF_X35_Y22_N27
\BancoRegistradores|s2|10\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|24|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|152~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s2|10~regout\);

-- Location: LCCOMB_X35_Y22_N24
\BancoRegistradores|115|20|19|24|5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|24|5~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19)) # ((\BancoRegistradores|s6|10~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|s2|10~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|s6|10~regout\,
	datad => \BancoRegistradores|s2|10~regout\,
	combout => \BancoRegistradores|115|20|19|24|5~2_combout\);

-- Location: LCCOMB_X34_Y22_N10
\BancoRegistradores|115|20|19|24|5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|24|5~3_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|115|20|19|24|5~2_combout\ & ((\BancoRegistradores|fp|10~regout\))) # 
-- (!\BancoRegistradores|115|20|19|24|5~2_combout\ & (\BancoRegistradores|k0|10~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\BancoRegistradores|115|20|19|24|5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \BancoRegistradores|k0|10~regout\,
	datac => \BancoRegistradores|fp|10~regout\,
	datad => \BancoRegistradores|115|20|19|24|5~2_combout\,
	combout => \BancoRegistradores|115|20|19|24|5~3_combout\);

-- Location: LCCOMB_X31_Y14_N20
\BancoRegistradores|k1|10~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|k1|10~feeder_combout\ = \33|19|24|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|19|24|5~0_combout\,
	combout => \BancoRegistradores|k1|10~feeder_combout\);

-- Location: LCFF_X31_Y14_N21
\BancoRegistradores|k1|10\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|k1|10~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|141~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|k1|10~regout\);

-- Location: LCCOMB_X37_Y14_N22
\BancoRegistradores|s3|10~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|s3|10~feeder_combout\ = \33|19|24|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|19|24|5~0_combout\,
	combout => \BancoRegistradores|s3|10~feeder_combout\);

-- Location: LCFF_X37_Y14_N23
\BancoRegistradores|s3|10\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|s3|10~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|150~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s3|10~regout\);

-- Location: LCCOMB_X37_Y14_N28
\BancoRegistradores|s7|10~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|s7|10~feeder_combout\ = \33|19|24|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|19|24|5~0_combout\,
	combout => \BancoRegistradores|s7|10~feeder_combout\);

-- Location: LCFF_X37_Y14_N29
\BancoRegistradores|s7|10\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|s7|10~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|147~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s7|10~regout\);

-- Location: LCCOMB_X37_Y14_N30
\BancoRegistradores|115|20|19|24|5~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|24|5~9_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|s7|10~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (\BancoRegistradores|s3|10~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \BancoRegistradores|s3|10~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datad => \BancoRegistradores|s7|10~regout\,
	combout => \BancoRegistradores|115|20|19|24|5~9_combout\);

-- Location: LCCOMB_X36_Y14_N6
\BancoRegistradores|115|20|19|24|5~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|24|5~10_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|115|20|19|24|5~9_combout\ & (\BancoRegistradores|ra|10~regout\)) # 
-- (!\BancoRegistradores|115|20|19|24|5~9_combout\ & ((\BancoRegistradores|k1|10~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\BancoRegistradores|115|20|19|24|5~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ra|10~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|k1|10~regout\,
	datad => \BancoRegistradores|115|20|19|24|5~9_combout\,
	combout => \BancoRegistradores|115|20|19|24|5~10_combout\);

-- Location: LCCOMB_X31_Y20_N20
\BancoRegistradores|115|20|19|24|5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|24|5~6_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18)) # (\BancoRegistradores|t8|10~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\BancoRegistradores|s0|10~regout\ & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \BancoRegistradores|s0|10~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datad => \BancoRegistradores|t8|10~regout\,
	combout => \BancoRegistradores|115|20|19|24|5~6_combout\);

-- Location: LCCOMB_X31_Y20_N6
\BancoRegistradores|115|20|19|24|5~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|24|5~7_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|115|20|19|24|5~6_combout\ & ((\BancoRegistradores|gp|10~regout\))) # 
-- (!\BancoRegistradores|115|20|19|24|5~6_combout\ & (\BancoRegistradores|s4|10~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\BancoRegistradores|115|20|19|24|5~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|s4|10~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datac => \BancoRegistradores|115|20|19|24|5~6_combout\,
	datad => \BancoRegistradores|gp|10~regout\,
	combout => \BancoRegistradores|115|20|19|24|5~7_combout\);

-- Location: LCCOMB_X28_Y15_N14
\BancoRegistradores|sp|10~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|sp|10~feeder_combout\ = \33|19|24|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|19|24|5~0_combout\,
	combout => \BancoRegistradores|sp|10~feeder_combout\);

-- Location: LCFF_X28_Y15_N15
\BancoRegistradores|sp|10\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|sp|10~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|140~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|sp|10~regout\);

-- Location: LCCOMB_X32_Y15_N8
\BancoRegistradores|115|20|19|24|5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|24|5~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18)) # (\BancoRegistradores|t9|10~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\BancoRegistradores|s1|10~regout\ & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \BancoRegistradores|s1|10~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datad => \BancoRegistradores|t9|10~regout\,
	combout => \BancoRegistradores|115|20|19|24|5~4_combout\);

-- Location: LCCOMB_X28_Y15_N0
\BancoRegistradores|115|20|19|24|5~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|24|5~5_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|115|20|19|24|5~4_combout\ & (\BancoRegistradores|sp|10~regout\)) # 
-- (!\BancoRegistradores|115|20|19|24|5~4_combout\ & ((\BancoRegistradores|s5|10~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\BancoRegistradores|115|20|19|24|5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \BancoRegistradores|sp|10~regout\,
	datac => \BancoRegistradores|s5|10~regout\,
	datad => \BancoRegistradores|115|20|19|24|5~4_combout\,
	combout => \BancoRegistradores|115|20|19|24|5~5_combout\);

-- Location: LCCOMB_X28_Y20_N22
\BancoRegistradores|115|20|19|24|5~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|24|5~8_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|115|20|19|24|5~5_combout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\BancoRegistradores|115|20|19|24|5~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \BancoRegistradores|115|20|19|24|5~7_combout\,
	datad => \BancoRegistradores|115|20|19|24|5~5_combout\,
	combout => \BancoRegistradores|115|20|19|24|5~8_combout\);

-- Location: LCCOMB_X28_Y20_N12
\BancoRegistradores|115|20|19|24|5~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|24|5~11_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|115|20|19|24|5~8_combout\ & ((\BancoRegistradores|115|20|19|24|5~10_combout\))) # 
-- (!\BancoRegistradores|115|20|19|24|5~8_combout\ & (\BancoRegistradores|115|20|19|24|5~3_combout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\BancoRegistradores|115|20|19|24|5~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \BancoRegistradores|115|20|19|24|5~3_combout\,
	datac => \BancoRegistradores|115|20|19|24|5~10_combout\,
	datad => \BancoRegistradores|115|20|19|24|5~8_combout\,
	combout => \BancoRegistradores|115|20|19|24|5~11_combout\);

-- Location: LCCOMB_X28_Y20_N6
\BancoRegistradores|115|20|19|24|5~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|24|5~16_combout\ = (\BancoRegistradores|115|20|18|26|5~1_combout\ & ((\BancoRegistradores|115|20|18|26|5~0_combout\) # ((\BancoRegistradores|115|20|19|24|5~11_combout\)))) # (!\BancoRegistradores|115|20|18|26|5~1_combout\ & 
-- (!\BancoRegistradores|115|20|18|26|5~0_combout\ & (\BancoRegistradores|115|20|19|24|5~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|18|26|5~1_combout\,
	datab => \BancoRegistradores|115|20|18|26|5~0_combout\,
	datac => \BancoRegistradores|115|20|19|24|5~15_combout\,
	datad => \BancoRegistradores|115|20|19|24|5~11_combout\,
	combout => \BancoRegistradores|115|20|19|24|5~16_combout\);

-- Location: LCCOMB_X27_Y20_N26
\BancoRegistradores|115|20|19|24|5~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|19|24|5~19_combout\ = (\BancoRegistradores|115|20|18|26|5~0_combout\ & ((\BancoRegistradores|115|20|19|24|5~16_combout\ & ((\BancoRegistradores|115|20|19|24|5~18_combout\))) # (!\BancoRegistradores|115|20|19|24|5~16_combout\ & 
-- (\BancoRegistradores|115|20|19|24|5~1_combout\)))) # (!\BancoRegistradores|115|20|18|26|5~0_combout\ & (((\BancoRegistradores|115|20|19|24|5~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|18|26|5~0_combout\,
	datab => \BancoRegistradores|115|20|19|24|5~1_combout\,
	datac => \BancoRegistradores|115|20|19|24|5~18_combout\,
	datad => \BancoRegistradores|115|20|19|24|5~16_combout\,
	combout => \BancoRegistradores|115|20|19|24|5~19_combout\);

-- Location: LCCOMB_X29_Y17_N22
\33|19|23|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \33|19|23|5~0_combout\ = (\inst2|61~combout\ & (\DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(9))) # (!\inst2|61~combout\ & ((\ULA|98|48|21|5~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|61~combout\,
	datab => \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(9),
	datad => \ULA|98|48|21|5~1_combout\,
	combout => \33|19|23|5~0_combout\);

-- Location: LCFF_X35_Y19_N1
\BancoRegistradores|gp|09\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|23|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|142~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|gp|09~regout\);

-- Location: LCCOMB_X35_Y19_N0
\BancoRegistradores|78|19|32|25|19|23|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|19|23|5~1_combout\ = (\BancoRegistradores|78|19|32|25|19|23|5~0_combout\ & (((\BancoRegistradores|fp|09~regout\)) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24)))) # 
-- (!\BancoRegistradores|78|19|32|25|19|23|5~0_combout\ & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (\BancoRegistradores|gp|09~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|19|32|25|19|23|5~0_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|gp|09~regout\,
	datad => \BancoRegistradores|fp|09~regout\,
	combout => \BancoRegistradores|78|19|32|25|19|23|5~1_combout\);

-- Location: LCCOMB_X35_Y19_N6
\BancoRegistradores|78|19|32|25|19|23|5~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|19|23|5~8_combout\ = (\BancoRegistradores|78|19|32|25|19|23|5~7_combout\ & ((\BancoRegistradores|ra|09~regout\) # ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\BancoRegistradores|78|19|32|25|19|23|5~7_combout\ & (((\BancoRegistradores|sp|09~regout\ & \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|19|32|25|19|23|5~7_combout\,
	datab => \BancoRegistradores|ra|09~regout\,
	datac => \BancoRegistradores|sp|09~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	combout => \BancoRegistradores|78|19|32|25|19|23|5~8_combout\);

-- Location: LCCOMB_X35_Y19_N8
\BancoRegistradores|78|19|32|25|19|23|5~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|19|23|5~9_combout\ = (\BancoRegistradores|78|19|32|25|19|23|5~6_combout\ & (((\BancoRegistradores|78|19|32|25|19|23|5~8_combout\) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\BancoRegistradores|78|19|32|25|19|23|5~6_combout\ & (\BancoRegistradores|78|19|32|25|19|23|5~1_combout\ & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|19|32|25|19|23|5~6_combout\,
	datab => \BancoRegistradores|78|19|32|25|19|23|5~1_combout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datad => \BancoRegistradores|78|19|32|25|19|23|5~8_combout\,
	combout => \BancoRegistradores|78|19|32|25|19|23|5~9_combout\);

-- Location: LCCOMB_X32_Y17_N4
\BancoRegistradores|78|20|19|23|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|19|23|5~0_combout\ = (\BancoRegistradores|78|20|19|23|6~1_combout\) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25) & \BancoRegistradores|78|19|32|25|19|23|5~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25),
	datac => \BancoRegistradores|78|19|32|25|19|23|5~9_combout\,
	datad => \BancoRegistradores|78|20|19|23|6~1_combout\,
	combout => \BancoRegistradores|78|20|19|23|5~0_combout\);

-- Location: LCCOMB_X32_Y17_N30
\177|19|23|6\ : cycloneii_lcell_comb
-- Equation(s):
-- \177|19|23|6~combout\ = (\BancoRegistradores|115|20|19|23|5~19_combout\ & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28)) # (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30))) # 
-- (!\inst2|108~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|108~2_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28),
	datac => \BancoRegistradores|115|20|19|23|5~19_combout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30),
	combout => \177|19|23|6~combout\);

-- Location: LCCOMB_X32_Y17_N24
\ULA|98|48|20|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|98|48|20|5~0_combout\ = (\135|77~0_combout\ & ((\177|19|23|18~combout\) # ((\BancoRegistradores|78|20|19|23|5~0_combout\) # (\177|19|23|6~combout\)))) # (!\135|77~0_combout\ & (\BancoRegistradores|78|20|19|23|5~0_combout\ & ((\177|19|23|18~combout\) 
-- # (\177|19|23|6~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \135|77~0_combout\,
	datab => \177|19|23|18~combout\,
	datac => \BancoRegistradores|78|20|19|23|5~0_combout\,
	datad => \177|19|23|6~combout\,
	combout => \ULA|98|48|20|5~0_combout\);

-- Location: LCCOMB_X34_Y17_N26
\ULA|98|48|21|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|98|48|21|5~0_combout\ = (\ULA|140|48|21|5~0_combout\ & (\ULA|98|50~combout\ $ (\BancoRegistradores|78|20|19|23|5~0_combout\ $ (\ULA|99|53|38~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|98|50~combout\,
	datab => \ULA|140|48|21|5~0_combout\,
	datac => \BancoRegistradores|78|20|19|23|5~0_combout\,
	datad => \ULA|99|53|38~0_combout\,
	combout => \ULA|98|48|21|5~0_combout\);

-- Location: LCCOMB_X34_Y17_N20
\ULA|98|48|21|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|98|48|21|5~1_combout\ = (\ULA|98|48|21|5~0_combout\) # ((\135|75~combout\ & \ULA|98|48|20|5~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \135|75~combout\,
	datac => \ULA|98|48|20|5~0_combout\,
	datad => \ULA|98|48|21|5~0_combout\,
	combout => \ULA|98|48|21|5~1_combout\);

-- Location: LCCOMB_X35_Y15_N18
\33|19|20|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \33|19|20|5~0_combout\ = (\inst2|61~combout\ & (\DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(8))) # (!\inst2|61~combout\ & ((\ULA|99|48|21|5~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|61~combout\,
	datac => \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(8),
	datad => \ULA|99|48|21|5~1_combout\,
	combout => \33|19|20|5~0_combout\);

-- Location: LCFF_X25_Y19_N3
\BancoRegistradores|t7|08\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|20|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|130~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t7|08~regout\);

-- Location: LCCOMB_X24_Y19_N26
\BancoRegistradores|78|18|32|25|19|20|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|19|20|5~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|t6|08~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\BancoRegistradores|t4|08~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \BancoRegistradores|t4|08~regout\,
	datad => \BancoRegistradores|t6|08~regout\,
	combout => \BancoRegistradores|78|18|32|25|19|20|5~0_combout\);

-- Location: LCCOMB_X25_Y19_N2
\BancoRegistradores|78|18|32|25|19|20|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|19|20|5~1_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|78|18|32|25|19|20|5~0_combout\ & ((\BancoRegistradores|t7|08~regout\))) # 
-- (!\BancoRegistradores|78|18|32|25|19|20|5~0_combout\ & (\BancoRegistradores|t5|08~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (((\BancoRegistradores|78|18|32|25|19|20|5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t5|08~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datac => \BancoRegistradores|t7|08~regout\,
	datad => \BancoRegistradores|78|18|32|25|19|20|5~0_combout\,
	combout => \BancoRegistradores|78|18|32|25|19|20|5~1_combout\);

-- Location: LCCOMB_X36_Y21_N12
\BancoRegistradores|78|18|32|25|19|20|5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|19|20|5~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22)) # ((\BancoRegistradores|t1|08~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\BancoRegistradores|t0|08~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \BancoRegistradores|t0|08~regout\,
	datad => \BancoRegistradores|t1|08~regout\,
	combout => \BancoRegistradores|78|18|32|25|19|20|5~2_combout\);

-- Location: LCCOMB_X32_Y22_N22
\BancoRegistradores|78|18|32|25|19|20|5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|19|20|5~3_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|78|18|32|25|19|20|5~2_combout\ & (\BancoRegistradores|t3|08~regout\)) # 
-- (!\BancoRegistradores|78|18|32|25|19|20|5~2_combout\ & ((\BancoRegistradores|t2|08~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\BancoRegistradores|78|18|32|25|19|20|5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t3|08~regout\,
	datab => \BancoRegistradores|t2|08~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datad => \BancoRegistradores|78|18|32|25|19|20|5~2_combout\,
	combout => \BancoRegistradores|78|18|32|25|19|20|5~3_combout\);

-- Location: LCCOMB_X28_Y19_N14
\BancoRegistradores|78|20|19|20|6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|19|20|6~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & 
-- (\BancoRegistradores|78|18|32|25|19|20|5~1_combout\)) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|78|18|32|25|19|20|5~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \BancoRegistradores|78|18|32|25|19|20|5~1_combout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datad => \BancoRegistradores|78|18|32|25|19|20|5~3_combout\,
	combout => \BancoRegistradores|78|20|19|20|6~0_combout\);

-- Location: LCCOMB_X31_Y23_N12
\BancoRegistradores|78|18|28|23|19|20|18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|28|23|19|20|18~combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & \BancoRegistradores|at|08~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datad => \BancoRegistradores|at|08~regout\,
	combout => \BancoRegistradores|78|18|28|23|19|20|18~combout\);

-- Location: LCFF_X29_Y24_N9
\BancoRegistradores|a1|08\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|20|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|124~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a1|08~regout\);

-- Location: LCFF_X29_Y24_N27
\BancoRegistradores|a0|08\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|20|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|125~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a0|08~regout\);

-- Location: LCCOMB_X29_Y24_N12
\BancoRegistradores|78|18|32|25|19|20|5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|19|20|5~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21)) # ((\BancoRegistradores|a2|08~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|a0|08~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datac => \BancoRegistradores|a2|08~regout\,
	datad => \BancoRegistradores|a0|08~regout\,
	combout => \BancoRegistradores|78|18|32|25|19|20|5~4_combout\);

-- Location: LCCOMB_X29_Y24_N8
\BancoRegistradores|78|18|32|25|19|20|5~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|19|20|5~5_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|78|18|32|25|19|20|5~4_combout\ & (\BancoRegistradores|a3|08~regout\)) # 
-- (!\BancoRegistradores|78|18|32|25|19|20|5~4_combout\ & ((\BancoRegistradores|a1|08~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (((\BancoRegistradores|78|18|32|25|19|20|5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|a3|08~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datac => \BancoRegistradores|a1|08~regout\,
	datad => \BancoRegistradores|78|18|32|25|19|20|5~4_combout\,
	combout => \BancoRegistradores|78|18|32|25|19|20|5~5_combout\);

-- Location: LCCOMB_X30_Y23_N10
\BancoRegistradores|78|18|32|25|19|20|5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|19|20|5~6_combout\ = (\BancoRegistradores|78|20|21|26|5~1_combout\ & (((\BancoRegistradores|78|18|32|25|19|20|5~5_combout\) # (\BancoRegistradores|78|20|21|26|5~0_combout\)))) # 
-- (!\BancoRegistradores|78|20|21|26|5~1_combout\ & (\BancoRegistradores|78|18|28|23|19|20|18~combout\ & ((!\BancoRegistradores|78|20|21|26|5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|20|21|26|5~1_combout\,
	datab => \BancoRegistradores|78|18|28|23|19|20|18~combout\,
	datac => \BancoRegistradores|78|18|32|25|19|20|5~5_combout\,
	datad => \BancoRegistradores|78|20|21|26|5~0_combout\,
	combout => \BancoRegistradores|78|18|32|25|19|20|5~6_combout\);

-- Location: LCCOMB_X29_Y23_N20
\BancoRegistradores|78|18|32|25|19|20|5~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|19|20|5~7_combout\ = (\BancoRegistradores|78|20|21|26|5~0_combout\ & ((\BancoRegistradores|78|18|32|25|19|20|5~6_combout\ & ((\BancoRegistradores|v1|08~regout\))) # (!\BancoRegistradores|78|18|32|25|19|20|5~6_combout\ & 
-- (\BancoRegistradores|v0|08~regout\)))) # (!\BancoRegistradores|78|20|21|26|5~0_combout\ & (((\BancoRegistradores|78|18|32|25|19|20|5~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|20|21|26|5~0_combout\,
	datab => \BancoRegistradores|v0|08~regout\,
	datac => \BancoRegistradores|78|18|32|25|19|20|5~6_combout\,
	datad => \BancoRegistradores|v1|08~regout\,
	combout => \BancoRegistradores|78|18|32|25|19|20|5~7_combout\);

-- Location: LCCOMB_X28_Y19_N0
\BancoRegistradores|78|20|19|20|6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|19|20|6~1_combout\ = (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25) & ((\BancoRegistradores|78|20|19|20|6~0_combout\) # ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & 
-- \BancoRegistradores|78|18|32|25|19|20|5~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|78|20|19|20|6~0_combout\,
	datad => \BancoRegistradores|78|18|32|25|19|20|5~7_combout\,
	combout => \BancoRegistradores|78|20|19|20|6~1_combout\);

-- Location: LCCOMB_X27_Y19_N10
\BancoRegistradores|78|20|19|20|5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|19|20|5~2_combout\ = (\BancoRegistradores|78|20|19|20|6~1_combout\) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25) & \BancoRegistradores|78|19|32|25|19|20|5~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25),
	datac => \BancoRegistradores|78|20|19|20|6~1_combout\,
	datad => \BancoRegistradores|78|19|32|25|19|20|5~9_combout\,
	combout => \BancoRegistradores|78|20|19|20|5~2_combout\);

-- Location: LCCOMB_X27_Y19_N14
\ULA|99|48|20|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|99|48|20|5~0_combout\ = (\135|77~0_combout\ & ((\177|19|20|6~combout\) # ((\177|19|20|18~combout\) # (\BancoRegistradores|78|20|19|20|5~2_combout\)))) # (!\135|77~0_combout\ & (\BancoRegistradores|78|20|19|20|5~2_combout\ & ((\177|19|20|6~combout\) # 
-- (\177|19|20|18~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \177|19|20|6~combout\,
	datab => \177|19|20|18~combout\,
	datac => \135|77~0_combout\,
	datad => \BancoRegistradores|78|20|19|20|5~2_combout\,
	combout => \ULA|99|48|20|5~0_combout\);

-- Location: LCCOMB_X27_Y19_N2
\ULA|99|48|21|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|99|48|21|5~0_combout\ = (\ULA|140|48|21|5~0_combout\ & (\BancoRegistradores|78|20|19|20|5~2_combout\ $ (\ULA|99|50~combout\ $ (\ULA|88|53|38~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|20|19|20|5~2_combout\,
	datab => \ULA|140|48|21|5~0_combout\,
	datac => \ULA|99|50~combout\,
	datad => \ULA|88|53|38~0_combout\,
	combout => \ULA|99|48|21|5~0_combout\);

-- Location: LCCOMB_X27_Y19_N12
\ULA|99|48|21|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|99|48|21|5~1_combout\ = (\ULA|99|48|21|5~0_combout\) # ((\135|75~combout\ & \ULA|99|48|20|5~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \135|75~combout\,
	datac => \ULA|99|48|20|5~0_combout\,
	datad => \ULA|99|48|21|5~0_combout\,
	combout => \ULA|99|48|21|5~1_combout\);

-- Location: LCCOMB_X29_Y17_N28
\33|18|26|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \33|18|26|5~0_combout\ = (\inst2|61~combout\ & ((\DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(7)))) # (!\inst2|61~combout\ & (\ULA|88|48|21|5~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|88|48|21|5~1_combout\,
	datab => \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(7),
	datad => \inst2|61~combout\,
	combout => \33|18|26|5~0_combout\);

-- Location: LCFF_X25_Y19_N5
\BancoRegistradores|t5|07\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|26|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|132~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t5|07~regout\);

-- Location: LCFF_X25_Y19_N19
\BancoRegistradores|t7|07\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|26|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|130~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t7|07~regout\);

-- Location: LCFF_X24_Y19_N25
\BancoRegistradores|t6|07\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|26|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|131~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t6|07~regout\);

-- Location: LCFF_X24_Y19_N31
\BancoRegistradores|t4|07\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|26|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|134~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t4|07~regout\);

-- Location: LCCOMB_X24_Y19_N24
\BancoRegistradores|115|20|18|26|5~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|26|5~21_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\BancoRegistradores|t6|07~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|t4|07~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|t6|07~regout\,
	datad => \BancoRegistradores|t4|07~regout\,
	combout => \BancoRegistradores|115|20|18|26|5~21_combout\);

-- Location: LCCOMB_X25_Y19_N18
\BancoRegistradores|115|20|18|26|5~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|26|5~22_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|115|20|18|26|5~21_combout\ & ((\BancoRegistradores|t7|07~regout\))) # 
-- (!\BancoRegistradores|115|20|18|26|5~21_combout\ & (\BancoRegistradores|t5|07~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (((\BancoRegistradores|115|20|18|26|5~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \BancoRegistradores|t5|07~regout\,
	datac => \BancoRegistradores|t7|07~regout\,
	datad => \BancoRegistradores|115|20|18|26|5~21_combout\,
	combout => \BancoRegistradores|115|20|18|26|5~22_combout\);

-- Location: LCFF_X30_Y24_N31
\BancoRegistradores|v1|07\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|26|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|126~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|v1|07~regout\);

-- Location: LCCOMB_X30_Y24_N24
\BancoRegistradores|115|20|18|26|5~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|26|5~18_combout\ = (\BancoRegistradores|115|20|18|26|5~2_combout\ & (((\BancoRegistradores|v0|07~regout\) # (\BancoRegistradores|115|20|18|26|5~3_combout\)))) # (!\BancoRegistradores|115|20|18|26|5~2_combout\ & 
-- (\BancoRegistradores|115|18|28|23|18|26|18~combout\ & ((!\BancoRegistradores|115|20|18|26|5~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|18|28|23|18|26|18~combout\,
	datab => \BancoRegistradores|v0|07~regout\,
	datac => \BancoRegistradores|115|20|18|26|5~2_combout\,
	datad => \BancoRegistradores|115|20|18|26|5~3_combout\,
	combout => \BancoRegistradores|115|20|18|26|5~18_combout\);

-- Location: LCCOMB_X29_Y24_N24
\BancoRegistradores|115|20|18|26|5~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|26|5~16_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|a2|07~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\BancoRegistradores|a0|07~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|a0|07~regout\,
	datad => \BancoRegistradores|a2|07~regout\,
	combout => \BancoRegistradores|115|20|18|26|5~16_combout\);

-- Location: LCCOMB_X29_Y24_N22
\BancoRegistradores|115|20|18|26|5~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|26|5~17_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|115|20|18|26|5~16_combout\ & ((\BancoRegistradores|a3|07~regout\))) # 
-- (!\BancoRegistradores|115|20|18|26|5~16_combout\ & (\BancoRegistradores|a1|07~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\BancoRegistradores|115|20|18|26|5~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \BancoRegistradores|115|20|18|26|5~16_combout\,
	datac => \BancoRegistradores|a1|07~regout\,
	datad => \BancoRegistradores|a3|07~regout\,
	combout => \BancoRegistradores|115|20|18|26|5~17_combout\);

-- Location: LCCOMB_X30_Y24_N14
\BancoRegistradores|115|20|18|26|5~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|26|5~19_combout\ = (\BancoRegistradores|115|20|18|26|5~3_combout\ & ((\BancoRegistradores|115|20|18|26|5~18_combout\ & (\BancoRegistradores|v1|07~regout\)) # (!\BancoRegistradores|115|20|18|26|5~18_combout\ & 
-- ((\BancoRegistradores|115|20|18|26|5~17_combout\))))) # (!\BancoRegistradores|115|20|18|26|5~3_combout\ & (((\BancoRegistradores|115|20|18|26|5~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|18|26|5~3_combout\,
	datab => \BancoRegistradores|v1|07~regout\,
	datac => \BancoRegistradores|115|20|18|26|5~18_combout\,
	datad => \BancoRegistradores|115|20|18|26|5~17_combout\,
	combout => \BancoRegistradores|115|20|18|26|5~19_combout\);

-- Location: LCCOMB_X24_Y22_N28
\BancoRegistradores|115|20|18|26|5~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|26|5~14_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17)) # (\BancoRegistradores|t1|07~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\BancoRegistradores|t0|07~regout\ & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \BancoRegistradores|t0|07~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datad => \BancoRegistradores|t1|07~regout\,
	combout => \BancoRegistradores|115|20|18|26|5~14_combout\);

-- Location: LCCOMB_X24_Y22_N6
\BancoRegistradores|115|20|18|26|5~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|26|5~15_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|115|20|18|26|5~14_combout\ & ((\BancoRegistradores|t3|07~regout\))) # 
-- (!\BancoRegistradores|115|20|18|26|5~14_combout\ & (\BancoRegistradores|t2|07~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\BancoRegistradores|115|20|18|26|5~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \BancoRegistradores|t2|07~regout\,
	datac => \BancoRegistradores|t3|07~regout\,
	datad => \BancoRegistradores|115|20|18|26|5~14_combout\,
	combout => \BancoRegistradores|115|20|18|26|5~15_combout\);

-- Location: LCCOMB_X29_Y16_N30
\BancoRegistradores|115|20|18|26|5~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|26|5~20_combout\ = (\BancoRegistradores|115|20|18|26|5~0_combout\ & ((\BancoRegistradores|115|20|18|26|5~1_combout\) # ((\BancoRegistradores|115|20|18|26|5~15_combout\)))) # (!\BancoRegistradores|115|20|18|26|5~0_combout\ & 
-- (!\BancoRegistradores|115|20|18|26|5~1_combout\ & (\BancoRegistradores|115|20|18|26|5~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|18|26|5~0_combout\,
	datab => \BancoRegistradores|115|20|18|26|5~1_combout\,
	datac => \BancoRegistradores|115|20|18|26|5~19_combout\,
	datad => \BancoRegistradores|115|20|18|26|5~15_combout\,
	combout => \BancoRegistradores|115|20|18|26|5~20_combout\);

-- Location: LCCOMB_X29_Y16_N24
\BancoRegistradores|115|20|18|26|5~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|26|5~23_combout\ = (\BancoRegistradores|115|20|18|26|5~1_combout\ & ((\BancoRegistradores|115|20|18|26|5~20_combout\ & ((\BancoRegistradores|115|20|18|26|5~22_combout\))) # (!\BancoRegistradores|115|20|18|26|5~20_combout\ & 
-- (\BancoRegistradores|115|20|18|26|5~13_combout\)))) # (!\BancoRegistradores|115|20|18|26|5~1_combout\ & (((\BancoRegistradores|115|20|18|26|5~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|18|26|5~13_combout\,
	datab => \BancoRegistradores|115|20|18|26|5~1_combout\,
	datac => \BancoRegistradores|115|20|18|26|5~22_combout\,
	datad => \BancoRegistradores|115|20|18|26|5~20_combout\,
	combout => \BancoRegistradores|115|20|18|26|5~23_combout\);

-- Location: LCCOMB_X27_Y22_N4
\177|18|26|6\ : cycloneii_lcell_comb
-- Equation(s):
-- \177|18|26|6~combout\ = (\BancoRegistradores|115|20|18|26|5~23_combout\ & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28)) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30)) # 
-- (!\inst2|108~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28),
	datab => \BancoRegistradores|115|20|18|26|5~23_combout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30),
	datad => \inst2|108~2_combout\,
	combout => \177|18|26|6~combout\);

-- Location: LCCOMB_X27_Y22_N26
\BancoRegistradores|78|20|18|26|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|18|26|5~0_combout\ = (\BancoRegistradores|78|20|18|26|6~1_combout\) # ((\BancoRegistradores|78|19|32|25|18|26|5~9_combout\ & \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BancoRegistradores|78|19|32|25|18|26|5~9_combout\,
	datac => \BancoRegistradores|78|20|18|26|6~1_combout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25),
	combout => \BancoRegistradores|78|20|18|26|5~0_combout\);

-- Location: LCCOMB_X27_Y22_N8
\ULA|88|48|20|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|88|48|20|5~0_combout\ = (\135|77~0_combout\ & ((\177|18|26|18~combout\) # ((\177|18|26|6~combout\) # (\BancoRegistradores|78|20|18|26|5~0_combout\)))) # (!\135|77~0_combout\ & (\BancoRegistradores|78|20|18|26|5~0_combout\ & ((\177|18|26|18~combout\) 
-- # (\177|18|26|6~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \135|77~0_combout\,
	datab => \177|18|26|18~combout\,
	datac => \177|18|26|6~combout\,
	datad => \BancoRegistradores|78|20|18|26|5~0_combout\,
	combout => \ULA|88|48|20|5~0_combout\);

-- Location: LCCOMB_X27_Y22_N28
\ULA|88|48|21|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|88|48|21|5~0_combout\ = (\ULA|140|48|21|5~0_combout\ & (\ULA|88|50~combout\ $ (\BancoRegistradores|78|20|18|26|5~0_combout\ $ (\ULA|89|53|38~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|88|50~combout\,
	datab => \BancoRegistradores|78|20|18|26|5~0_combout\,
	datac => \ULA|140|48|21|5~0_combout\,
	datad => \ULA|89|53|38~0_combout\,
	combout => \ULA|88|48|21|5~0_combout\);

-- Location: LCCOMB_X27_Y22_N22
\ULA|88|48|21|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|88|48|21|5~1_combout\ = (\ULA|88|48|21|5~0_combout\) # ((\135|75~combout\ & \ULA|88|48|20|5~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \135|75~combout\,
	datac => \ULA|88|48|20|5~0_combout\,
	datad => \ULA|88|48|21|5~0_combout\,
	combout => \ULA|88|48|21|5~1_combout\);

-- Location: LCCOMB_X33_Y21_N24
\33|18|27|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \33|18|27|5~0_combout\ = (\inst2|61~combout\ & ((\DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(6)))) # (!\inst2|61~combout\ & (\ULA|89|48|21|5~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|61~combout\,
	datab => \ULA|89|48|21|5~1_combout\,
	datad => \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(6),
	combout => \33|18|27|5~0_combout\);

-- Location: LCFF_X28_Y17_N17
\BancoRegistradores|t1|06\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|27|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|136~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t1|06~regout\);

-- Location: LCFF_X29_Y17_N15
\BancoRegistradores|t0|06\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|27|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|137~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t0|06~regout\);

-- Location: LCFF_X29_Y17_N21
\BancoRegistradores|t2|06\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|27|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|135~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t2|06~regout\);

-- Location: LCCOMB_X29_Y17_N20
\BancoRegistradores|115|20|18|27|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|27|5~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\BancoRegistradores|t2|06~regout\) # (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\BancoRegistradores|t0|06~regout\ & ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \BancoRegistradores|t0|06~regout\,
	datac => \BancoRegistradores|t2|06~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	combout => \BancoRegistradores|115|20|18|27|5~0_combout\);

-- Location: LCFF_X28_Y17_N23
\BancoRegistradores|t3|06\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|27|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|133~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t3|06~regout\);

-- Location: LCCOMB_X28_Y23_N24
\BancoRegistradores|115|20|18|27|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|27|5~1_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|115|20|18|27|5~0_combout\ & ((\BancoRegistradores|t3|06~regout\))) # 
-- (!\BancoRegistradores|115|20|18|27|5~0_combout\ & (\BancoRegistradores|t1|06~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (((\BancoRegistradores|115|20|18|27|5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \BancoRegistradores|t1|06~regout\,
	datac => \BancoRegistradores|115|20|18|27|5~0_combout\,
	datad => \BancoRegistradores|t3|06~regout\,
	combout => \BancoRegistradores|115|20|18|27|5~1_combout\);

-- Location: LCCOMB_X23_Y19_N30
\BancoRegistradores|t6|06~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|t6|06~feeder_combout\ = \33|18|27|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|18|27|5~0_combout\,
	combout => \BancoRegistradores|t6|06~feeder_combout\);

-- Location: LCFF_X23_Y19_N31
\BancoRegistradores|t6|06\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|t6|06~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|131~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t6|06~regout\);

-- Location: LCFF_X24_Y18_N17
\BancoRegistradores|t4|06\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|27|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|134~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t4|06~regout\);

-- Location: LCCOMB_X23_Y19_N12
\BancoRegistradores|t5|06~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|t5|06~feeder_combout\ = \33|18|27|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|18|27|5~0_combout\,
	combout => \BancoRegistradores|t5|06~feeder_combout\);

-- Location: LCFF_X23_Y19_N13
\BancoRegistradores|t5|06\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|t5|06~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|132~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t5|06~regout\);

-- Location: LCCOMB_X23_Y19_N26
\BancoRegistradores|115|20|18|27|5~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|27|5~17_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17)) # (\BancoRegistradores|t5|06~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\BancoRegistradores|t4|06~regout\ & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \BancoRegistradores|t4|06~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datad => \BancoRegistradores|t5|06~regout\,
	combout => \BancoRegistradores|115|20|18|27|5~17_combout\);

-- Location: LCCOMB_X23_Y19_N28
\BancoRegistradores|115|20|18|27|5~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|27|5~18_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|115|20|18|27|5~17_combout\ & (\BancoRegistradores|t7|06~regout\)) # 
-- (!\BancoRegistradores|115|20|18|27|5~17_combout\ & ((\BancoRegistradores|t6|06~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\BancoRegistradores|115|20|18|27|5~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t7|06~regout\,
	datab => \BancoRegistradores|t6|06~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datad => \BancoRegistradores|115|20|18|27|5~17_combout\,
	combout => \BancoRegistradores|115|20|18|27|5~18_combout\);

-- Location: LCFF_X24_Y20_N1
\BancoRegistradores|v0|06\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|27|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|123~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|v0|06~regout\);

-- Location: LCCOMB_X28_Y23_N8
\BancoRegistradores|v1|06~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|v1|06~feeder_combout\ = \33|18|27|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|18|27|5~0_combout\,
	combout => \BancoRegistradores|v1|06~feeder_combout\);

-- Location: LCFF_X28_Y23_N9
\BancoRegistradores|v1|06\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|v1|06~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|126~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|v1|06~regout\);

-- Location: LCFF_X24_Y20_N23
\BancoRegistradores|at|06\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|27|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|122~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|at|06~regout\);

-- Location: LCCOMB_X24_Y20_N20
\BancoRegistradores|115|18|28|23|18|27|18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|18|28|23|18|27|18~combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & \BancoRegistradores|at|06~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datad => \BancoRegistradores|at|06~regout\,
	combout => \BancoRegistradores|115|18|28|23|18|27|18~combout\);

-- Location: LCCOMB_X28_Y23_N26
\BancoRegistradores|a3|06~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|a3|06~feeder_combout\ = \33|18|27|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|18|27|5~0_combout\,
	combout => \BancoRegistradores|a3|06~feeder_combout\);

-- Location: LCFF_X28_Y23_N27
\BancoRegistradores|a3|06\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|a3|06~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|129~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a3|06~regout\);

-- Location: LCFF_X28_Y21_N3
\BancoRegistradores|a0|06\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|27|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|125~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a0|06~regout\);

-- Location: LCFF_X25_Y23_N9
\BancoRegistradores|a1|06\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|27|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|124~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a1|06~regout\);

-- Location: LCCOMB_X28_Y21_N2
\BancoRegistradores|115|20|18|27|5~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|27|5~12_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17)) # ((\BancoRegistradores|a1|06~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\BancoRegistradores|a0|06~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|a0|06~regout\,
	datad => \BancoRegistradores|a1|06~regout\,
	combout => \BancoRegistradores|115|20|18|27|5~12_combout\);

-- Location: LCCOMB_X28_Y23_N12
\BancoRegistradores|115|20|18|27|5~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|27|5~13_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|115|20|18|27|5~12_combout\ & ((\BancoRegistradores|a3|06~regout\))) # 
-- (!\BancoRegistradores|115|20|18|27|5~12_combout\ & (\BancoRegistradores|a2|06~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\BancoRegistradores|115|20|18|27|5~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|a2|06~regout\,
	datab => \BancoRegistradores|a3|06~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datad => \BancoRegistradores|115|20|18|27|5~12_combout\,
	combout => \BancoRegistradores|115|20|18|27|5~13_combout\);

-- Location: LCCOMB_X28_Y23_N2
\BancoRegistradores|115|20|18|27|5~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|27|5~14_combout\ = (\BancoRegistradores|115|20|18|26|5~3_combout\ & (((\BancoRegistradores|115|20|18|26|5~2_combout\) # (\BancoRegistradores|115|20|18|27|5~13_combout\)))) # (!\BancoRegistradores|115|20|18|26|5~3_combout\ & 
-- (\BancoRegistradores|115|18|28|23|18|27|18~combout\ & (!\BancoRegistradores|115|20|18|26|5~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|18|26|5~3_combout\,
	datab => \BancoRegistradores|115|18|28|23|18|27|18~combout\,
	datac => \BancoRegistradores|115|20|18|26|5~2_combout\,
	datad => \BancoRegistradores|115|20|18|27|5~13_combout\,
	combout => \BancoRegistradores|115|20|18|27|5~14_combout\);

-- Location: LCCOMB_X28_Y23_N14
\BancoRegistradores|115|20|18|27|5~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|27|5~15_combout\ = (\BancoRegistradores|115|20|18|26|5~2_combout\ & ((\BancoRegistradores|115|20|18|27|5~14_combout\ & ((\BancoRegistradores|v1|06~regout\))) # (!\BancoRegistradores|115|20|18|27|5~14_combout\ & 
-- (\BancoRegistradores|v0|06~regout\)))) # (!\BancoRegistradores|115|20|18|26|5~2_combout\ & (((\BancoRegistradores|115|20|18|27|5~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|18|26|5~2_combout\,
	datab => \BancoRegistradores|v0|06~regout\,
	datac => \BancoRegistradores|v1|06~regout\,
	datad => \BancoRegistradores|115|20|18|27|5~14_combout\,
	combout => \BancoRegistradores|115|20|18|27|5~15_combout\);

-- Location: LCFF_X33_Y18_N15
\BancoRegistradores|s2|06\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|27|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|152~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s2|06~regout\);

-- Location: LCCOMB_X33_Y18_N14
\BancoRegistradores|115|20|18|27|5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|27|5~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|s6|06~regout\) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\BancoRegistradores|s2|06~regout\ & !\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \BancoRegistradores|s6|06~regout\,
	datac => \BancoRegistradores|s2|06~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	combout => \BancoRegistradores|115|20|18|27|5~2_combout\);

-- Location: LCCOMB_X27_Y22_N6
\BancoRegistradores|115|20|18|27|5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|27|5~3_combout\ = (\BancoRegistradores|115|20|18|27|5~2_combout\ & (((\BancoRegistradores|fp|06~regout\) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\BancoRegistradores|115|20|18|27|5~2_combout\ & (\BancoRegistradores|k0|06~regout\ & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|k0|06~regout\,
	datab => \BancoRegistradores|115|20|18|27|5~2_combout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datad => \BancoRegistradores|fp|06~regout\,
	combout => \BancoRegistradores|115|20|18|27|5~3_combout\);

-- Location: LCCOMB_X27_Y21_N30
\BancoRegistradores|s0|06~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|s0|06~feeder_combout\ = \33|18|27|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|18|27|5~0_combout\,
	combout => \BancoRegistradores|s0|06~feeder_combout\);

-- Location: LCFF_X27_Y21_N31
\BancoRegistradores|s0|06\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|s0|06~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|153~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s0|06~regout\);

-- Location: LCFF_X32_Y18_N23
\BancoRegistradores|t8|06\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|27|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|145~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t8|06~regout\);

-- Location: LCCOMB_X27_Y21_N4
\BancoRegistradores|115|20|18|27|5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|27|5~6_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|t8|06~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\BancoRegistradores|s0|06~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \BancoRegistradores|s0|06~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datad => \BancoRegistradores|t8|06~regout\,
	combout => \BancoRegistradores|115|20|18|27|5~6_combout\);

-- Location: LCCOMB_X27_Y21_N2
\BancoRegistradores|115|20|18|27|5~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|27|5~7_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|115|20|18|27|5~6_combout\ & ((\BancoRegistradores|gp|06~regout\))) # 
-- (!\BancoRegistradores|115|20|18|27|5~6_combout\ & (\BancoRegistradores|s4|06~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (\BancoRegistradores|115|20|18|27|5~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \BancoRegistradores|115|20|18|27|5~6_combout\,
	datac => \BancoRegistradores|s4|06~regout\,
	datad => \BancoRegistradores|gp|06~regout\,
	combout => \BancoRegistradores|115|20|18|27|5~7_combout\);

-- Location: LCFF_X32_Y14_N13
\BancoRegistradores|t9|06\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|27|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|143~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t9|06~regout\);

-- Location: LCFF_X30_Y14_N29
\BancoRegistradores|s1|06\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|27|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|151~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s1|06~regout\);

-- Location: LCCOMB_X30_Y14_N28
\BancoRegistradores|115|20|18|27|5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|27|5~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\BancoRegistradores|t9|06~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|s1|06~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \BancoRegistradores|t9|06~regout\,
	datac => \BancoRegistradores|s1|06~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	combout => \BancoRegistradores|115|20|18|27|5~4_combout\);

-- Location: LCCOMB_X30_Y14_N18
\BancoRegistradores|115|20|18|27|5~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|27|5~5_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|115|20|18|27|5~4_combout\ & (\BancoRegistradores|sp|06~regout\)) # 
-- (!\BancoRegistradores|115|20|18|27|5~4_combout\ & ((\BancoRegistradores|s5|06~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\BancoRegistradores|115|20|18|27|5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \BancoRegistradores|sp|06~regout\,
	datac => \BancoRegistradores|s5|06~regout\,
	datad => \BancoRegistradores|115|20|18|27|5~4_combout\,
	combout => \BancoRegistradores|115|20|18|27|5~5_combout\);

-- Location: LCCOMB_X27_Y23_N24
\BancoRegistradores|115|20|18|27|5~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|27|5~8_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|115|20|18|27|5~5_combout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\BancoRegistradores|115|20|18|27|5~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \BancoRegistradores|115|20|18|27|5~7_combout\,
	datad => \BancoRegistradores|115|20|18|27|5~5_combout\,
	combout => \BancoRegistradores|115|20|18|27|5~8_combout\);

-- Location: LCFF_X28_Y14_N11
\BancoRegistradores|s3|06\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|27|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|150~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s3|06~regout\);

-- Location: LCCOMB_X28_Y14_N10
\BancoRegistradores|115|20|18|27|5~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|27|5~9_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19)) # ((\BancoRegistradores|s7|06~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\BancoRegistradores|s3|06~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|s3|06~regout\,
	datad => \BancoRegistradores|s7|06~regout\,
	combout => \BancoRegistradores|115|20|18|27|5~9_combout\);

-- Location: LCFF_X31_Y14_N3
\BancoRegistradores|k1|06\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|27|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|141~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|k1|06~regout\);

-- Location: LCCOMB_X27_Y15_N24
\BancoRegistradores|115|20|18|27|5~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|27|5~10_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|115|20|18|27|5~9_combout\ & (\BancoRegistradores|ra|06~regout\)) # 
-- (!\BancoRegistradores|115|20|18|27|5~9_combout\ & ((\BancoRegistradores|k1|06~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\BancoRegistradores|115|20|18|27|5~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \BancoRegistradores|ra|06~regout\,
	datac => \BancoRegistradores|115|20|18|27|5~9_combout\,
	datad => \BancoRegistradores|k1|06~regout\,
	combout => \BancoRegistradores|115|20|18|27|5~10_combout\);

-- Location: LCCOMB_X27_Y23_N30
\BancoRegistradores|115|20|18|27|5~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|27|5~11_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|115|20|18|27|5~8_combout\ & ((\BancoRegistradores|115|20|18|27|5~10_combout\))) # 
-- (!\BancoRegistradores|115|20|18|27|5~8_combout\ & (\BancoRegistradores|115|20|18|27|5~3_combout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\BancoRegistradores|115|20|18|27|5~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \BancoRegistradores|115|20|18|27|5~3_combout\,
	datac => \BancoRegistradores|115|20|18|27|5~8_combout\,
	datad => \BancoRegistradores|115|20|18|27|5~10_combout\,
	combout => \BancoRegistradores|115|20|18|27|5~11_combout\);

-- Location: LCCOMB_X27_Y23_N12
\BancoRegistradores|115|20|18|27|5~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|27|5~16_combout\ = (\BancoRegistradores|115|20|18|26|5~1_combout\ & ((\BancoRegistradores|115|20|18|26|5~0_combout\) # ((\BancoRegistradores|115|20|18|27|5~11_combout\)))) # (!\BancoRegistradores|115|20|18|26|5~1_combout\ & 
-- (!\BancoRegistradores|115|20|18|26|5~0_combout\ & (\BancoRegistradores|115|20|18|27|5~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|18|26|5~1_combout\,
	datab => \BancoRegistradores|115|20|18|26|5~0_combout\,
	datac => \BancoRegistradores|115|20|18|27|5~15_combout\,
	datad => \BancoRegistradores|115|20|18|27|5~11_combout\,
	combout => \BancoRegistradores|115|20|18|27|5~16_combout\);

-- Location: LCCOMB_X27_Y23_N2
\BancoRegistradores|115|20|18|27|5~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|27|5~19_combout\ = (\BancoRegistradores|115|20|18|26|5~0_combout\ & ((\BancoRegistradores|115|20|18|27|5~16_combout\ & ((\BancoRegistradores|115|20|18|27|5~18_combout\))) # (!\BancoRegistradores|115|20|18|27|5~16_combout\ & 
-- (\BancoRegistradores|115|20|18|27|5~1_combout\)))) # (!\BancoRegistradores|115|20|18|26|5~0_combout\ & (((\BancoRegistradores|115|20|18|27|5~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|18|26|5~0_combout\,
	datab => \BancoRegistradores|115|20|18|27|5~1_combout\,
	datac => \BancoRegistradores|115|20|18|27|5~18_combout\,
	datad => \BancoRegistradores|115|20|18|27|5~16_combout\,
	combout => \BancoRegistradores|115|20|18|27|5~19_combout\);

-- Location: LCCOMB_X27_Y23_N4
\ULA|89|50\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|89|50~combout\ = \135|73~combout\ $ (((\inst2|108~3_combout\ & (\23|162~combout\)) # (!\inst2|108~3_combout\ & ((\BancoRegistradores|115|20|18|27|5~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \135|73~combout\,
	datab => \inst2|108~3_combout\,
	datac => \23|162~combout\,
	datad => \BancoRegistradores|115|20|18|27|5~19_combout\,
	combout => \ULA|89|50~combout\);

-- Location: LCCOMB_X24_Y19_N14
\BancoRegistradores|78|20|18|27|5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|18|27|5~2_combout\ = (\BancoRegistradores|78|20|18|27|6~1_combout\) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25) & \BancoRegistradores|78|19|32|25|18|27|5~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|20|18|27|6~1_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25),
	datad => \BancoRegistradores|78|19|32|25|18|27|5~9_combout\,
	combout => \BancoRegistradores|78|20|18|27|5~2_combout\);

-- Location: LCCOMB_X29_Y19_N20
\ULA|89|48|21|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|89|48|21|5~0_combout\ = (\ULA|140|48|21|5~0_combout\ & (\ULA|89|50~combout\ $ (\BancoRegistradores|78|20|18|27|5~2_combout\ $ (\ULA|90|53|38~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|140|48|21|5~0_combout\,
	datab => \ULA|89|50~combout\,
	datac => \BancoRegistradores|78|20|18|27|5~2_combout\,
	datad => \ULA|90|53|38~0_combout\,
	combout => \ULA|89|48|21|5~0_combout\);

-- Location: LCCOMB_X27_Y22_N16
\177|18|27|18\ : cycloneii_lcell_comb
-- Equation(s):
-- \177|18|27|18~combout\ = (\inst2|108~2_combout\ & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30) & (\23|162~combout\ & !\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|108~2_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30),
	datac => \23|162~combout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28),
	combout => \177|18|27|18~combout\);

-- Location: LCCOMB_X28_Y23_N22
\177|18|27|6\ : cycloneii_lcell_comb
-- Equation(s):
-- \177|18|27|6~combout\ = (\BancoRegistradores|115|20|18|27|5~19_combout\ & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28)) # (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30))) # 
-- (!\inst2|108~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|108~2_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28),
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30),
	datad => \BancoRegistradores|115|20|18|27|5~19_combout\,
	combout => \177|18|27|6~combout\);

-- Location: LCCOMB_X29_Y19_N14
\ULA|89|48|20|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|89|48|20|5~0_combout\ = (\BancoRegistradores|78|20|18|27|5~2_combout\ & ((\177|18|27|18~combout\) # ((\135|77~0_combout\) # (\177|18|27|6~combout\)))) # (!\BancoRegistradores|78|20|18|27|5~2_combout\ & (\135|77~0_combout\ & ((\177|18|27|18~combout\) 
-- # (\177|18|27|6~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|20|18|27|5~2_combout\,
	datab => \177|18|27|18~combout\,
	datac => \135|77~0_combout\,
	datad => \177|18|27|6~combout\,
	combout => \ULA|89|48|20|5~0_combout\);

-- Location: LCCOMB_X29_Y19_N8
\ULA|89|48|21|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|89|48|21|5~1_combout\ = (\ULA|89|48|21|5~0_combout\) # ((\135|75~combout\ & \ULA|89|48|20|5~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \135|75~combout\,
	datac => \ULA|89|48|21|5~0_combout\,
	datad => \ULA|89|48|20|5~0_combout\,
	combout => \ULA|89|48|21|5~1_combout\);

-- Location: LCCOMB_X29_Y18_N0
\ULA|77|50\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|77|50~combout\ = \135|73~combout\ $ (((\inst2|108~3_combout\ & (\23|151~combout\)) # (!\inst2|108~3_combout\ & ((\BancoRegistradores|115|20|18|23|5~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|108~3_combout\,
	datab => \23|151~combout\,
	datac => \135|73~combout\,
	datad => \BancoRegistradores|115|20|18|23|5~19_combout\,
	combout => \ULA|77|50~combout\);

-- Location: LCCOMB_X29_Y18_N26
\BancoRegistradores|78|20|21|26|5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|21|26|5~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25)) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & 
-- \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25),
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	combout => \BancoRegistradores|78|20|21|26|5~2_combout\);

-- Location: LCCOMB_X28_Y14_N16
\BancoRegistradores|k1|00~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|k1|00~feeder_combout\ = \33|18|20|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|18|20|5~0_combout\,
	combout => \BancoRegistradores|k1|00~feeder_combout\);

-- Location: LCFF_X28_Y14_N17
\BancoRegistradores|k1|00\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|k1|00~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|141~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|k1|00~regout\);

-- Location: LCCOMB_X29_Y14_N16
\BancoRegistradores|s7|00~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|s7|00~feeder_combout\ = \33|18|20|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|18|20|5~0_combout\,
	combout => \BancoRegistradores|s7|00~feeder_combout\);

-- Location: LCFF_X29_Y14_N17
\BancoRegistradores|s7|00\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|s7|00~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|147~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s7|00~regout\);

-- Location: LCCOMB_X28_Y14_N22
\BancoRegistradores|s3|00~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|s3|00~feeder_combout\ = \33|18|20|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|18|20|5~0_combout\,
	combout => \BancoRegistradores|s3|00~feeder_combout\);

-- Location: LCFF_X28_Y14_N23
\BancoRegistradores|s3|00\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|s3|00~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|150~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s3|00~regout\);

-- Location: LCCOMB_X29_Y14_N10
\BancoRegistradores|78|20|18|20|5~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|18|20|5~7_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\BancoRegistradores|s7|00~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|s3|00~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datac => \BancoRegistradores|s7|00~regout\,
	datad => \BancoRegistradores|s3|00~regout\,
	combout => \BancoRegistradores|78|20|18|20|5~7_combout\);

-- Location: LCCOMB_X29_Y14_N14
\BancoRegistradores|78|20|18|20|5~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|18|20|5~8_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|78|20|18|20|5~7_combout\ & (\BancoRegistradores|ra|00~regout\)) # 
-- (!\BancoRegistradores|78|20|18|20|5~7_combout\ & ((\BancoRegistradores|k1|00~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((\BancoRegistradores|78|20|18|20|5~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ra|00~regout\,
	datab => \BancoRegistradores|k1|00~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datad => \BancoRegistradores|78|20|18|20|5~7_combout\,
	combout => \BancoRegistradores|78|20|18|20|5~8_combout\);

-- Location: LCFF_X33_Y18_N9
\BancoRegistradores|s6|00\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|20|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|146~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s6|00~regout\);

-- Location: LCCOMB_X33_Y18_N8
\BancoRegistradores|78|20|18|20|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|18|20|5~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|s6|00~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\BancoRegistradores|s2|00~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|s2|00~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|s6|00~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	combout => \BancoRegistradores|78|20|18|20|5~0_combout\);

-- Location: LCCOMB_X32_Y18_N8
\BancoRegistradores|fp|00~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|fp|00~feeder_combout\ = \33|18|20|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|18|20|5~0_combout\,
	combout => \BancoRegistradores|fp|00~feeder_combout\);

-- Location: LCFF_X32_Y18_N9
\BancoRegistradores|fp|00\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|fp|00~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|138~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|fp|00~regout\);

-- Location: LCCOMB_X32_Y18_N14
\BancoRegistradores|78|20|18|20|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|18|20|5~1_combout\ = (\BancoRegistradores|78|20|18|20|5~0_combout\ & (((\BancoRegistradores|fp|00~regout\) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\BancoRegistradores|78|20|18|20|5~0_combout\ & (\BancoRegistradores|k0|00~regout\ & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|k0|00~regout\,
	datab => \BancoRegistradores|78|20|18|20|5~0_combout\,
	datac => \BancoRegistradores|fp|00~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	combout => \BancoRegistradores|78|20|18|20|5~1_combout\);

-- Location: LCFF_X30_Y15_N29
\BancoRegistradores|sp|00\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|20|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|140~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|sp|00~regout\);

-- Location: LCFF_X29_Y15_N15
\BancoRegistradores|t9|00\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|20|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|143~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t9|00~regout\);

-- Location: LCFF_X30_Y15_N31
\BancoRegistradores|s1|00\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|20|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|151~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s1|00~regout\);

-- Location: LCCOMB_X29_Y15_N14
\BancoRegistradores|78|20|18|20|5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|18|20|5~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23)) # ((\BancoRegistradores|t9|00~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|s1|00~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datac => \BancoRegistradores|t9|00~regout\,
	datad => \BancoRegistradores|s1|00~regout\,
	combout => \BancoRegistradores|78|20|18|20|5~2_combout\);

-- Location: LCCOMB_X30_Y15_N28
\BancoRegistradores|78|20|18|20|5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|18|20|5~3_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|78|20|18|20|5~2_combout\ & ((\BancoRegistradores|sp|00~regout\))) # 
-- (!\BancoRegistradores|78|20|18|20|5~2_combout\ & (\BancoRegistradores|s5|00~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (((\BancoRegistradores|78|20|18|20|5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|s5|00~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datac => \BancoRegistradores|sp|00~regout\,
	datad => \BancoRegistradores|78|20|18|20|5~2_combout\,
	combout => \BancoRegistradores|78|20|18|20|5~3_combout\);

-- Location: LCFF_X31_Y19_N9
\BancoRegistradores|gp|00\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|20|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|142~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|gp|00~regout\);

-- Location: LCFF_X31_Y20_N15
\BancoRegistradores|s0|00\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|20|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|153~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s0|00~regout\);

-- Location: LCCOMB_X32_Y18_N4
\BancoRegistradores|t8|00~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|t8|00~feeder_combout\ = \33|18|20|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|18|20|5~0_combout\,
	combout => \BancoRegistradores|t8|00~feeder_combout\);

-- Location: LCFF_X32_Y18_N5
\BancoRegistradores|t8|00\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|t8|00~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|145~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t8|00~regout\);

-- Location: LCCOMB_X31_Y20_N28
\BancoRegistradores|78|20|18|20|5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|18|20|5~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|t8|00~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (\BancoRegistradores|s0|00~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|s0|00~regout\,
	datad => \BancoRegistradores|t8|00~regout\,
	combout => \BancoRegistradores|78|20|18|20|5~4_combout\);

-- Location: LCCOMB_X31_Y20_N2
\BancoRegistradores|78|20|18|20|5~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|18|20|5~5_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|78|20|18|20|5~4_combout\ & ((\BancoRegistradores|gp|00~regout\))) # 
-- (!\BancoRegistradores|78|20|18|20|5~4_combout\ & (\BancoRegistradores|s4|00~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (((\BancoRegistradores|78|20|18|20|5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|s4|00~regout\,
	datab => \BancoRegistradores|gp|00~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datad => \BancoRegistradores|78|20|18|20|5~4_combout\,
	combout => \BancoRegistradores|78|20|18|20|5~5_combout\);

-- Location: LCCOMB_X29_Y18_N18
\BancoRegistradores|78|20|18|20|5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|18|20|5~6_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\BancoRegistradores|78|20|18|20|5~3_combout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|78|20|18|20|5~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datac => \BancoRegistradores|78|20|18|20|5~3_combout\,
	datad => \BancoRegistradores|78|20|18|20|5~5_combout\,
	combout => \BancoRegistradores|78|20|18|20|5~6_combout\);

-- Location: LCCOMB_X29_Y18_N8
\BancoRegistradores|78|20|18|20|5~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|18|20|5~9_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|78|20|18|20|5~6_combout\ & (\BancoRegistradores|78|20|18|20|5~8_combout\)) # 
-- (!\BancoRegistradores|78|20|18|20|5~6_combout\ & ((\BancoRegistradores|78|20|18|20|5~1_combout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\BancoRegistradores|78|20|18|20|5~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \BancoRegistradores|78|20|18|20|5~8_combout\,
	datac => \BancoRegistradores|78|20|18|20|5~1_combout\,
	datad => \BancoRegistradores|78|20|18|20|5~6_combout\,
	combout => \BancoRegistradores|78|20|18|20|5~9_combout\);

-- Location: LCFF_X29_Y17_N1
\BancoRegistradores|t2|00\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|20|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|135~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t2|00~regout\);

-- Location: LCCOMB_X28_Y17_N14
\BancoRegistradores|t3|00~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|t3|00~feeder_combout\ = \33|18|20|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|18|20|5~0_combout\,
	combout => \BancoRegistradores|t3|00~feeder_combout\);

-- Location: LCFF_X28_Y17_N15
\BancoRegistradores|t3|00\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|t3|00~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|133~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t3|00~regout\);

-- Location: LCCOMB_X28_Y17_N20
\BancoRegistradores|78|20|18|20|5~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|18|20|5~11_combout\ = (\BancoRegistradores|78|20|18|20|5~10_combout\ & (((\BancoRegistradores|t3|00~regout\) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\BancoRegistradores|78|20|18|20|5~10_combout\ & (\BancoRegistradores|t2|00~regout\ & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|20|18|20|5~10_combout\,
	datab => \BancoRegistradores|t2|00~regout\,
	datac => \BancoRegistradores|t3|00~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	combout => \BancoRegistradores|78|20|18|20|5~11_combout\);

-- Location: LCCOMB_X29_Y18_N28
\BancoRegistradores|78|20|21|26|5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|21|26|5~3_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & !\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25),
	combout => \BancoRegistradores|78|20|21|26|5~3_combout\);

-- Location: LCCOMB_X30_Y19_N18
\BancoRegistradores|v1|00~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|v1|00~feeder_combout\ = \33|18|20|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|18|20|5~0_combout\,
	combout => \BancoRegistradores|v1|00~feeder_combout\);

-- Location: LCFF_X30_Y19_N19
\BancoRegistradores|v1|00\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|v1|00~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|126~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|v1|00~regout\);

-- Location: LCFF_X31_Y21_N15
\BancoRegistradores|a3|00\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|20|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|129~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a3|00~regout\);

-- Location: LCFF_X31_Y21_N9
\BancoRegistradores|a0|00\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|20|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|125~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a0|00~regout\);

-- Location: LCCOMB_X29_Y21_N26
\BancoRegistradores|78|20|18|20|5~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|18|20|5~12_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\BancoRegistradores|a1|00~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|a0|00~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|a1|00~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datad => \BancoRegistradores|a0|00~regout\,
	combout => \BancoRegistradores|78|20|18|20|5~12_combout\);

-- Location: LCCOMB_X30_Y21_N2
\BancoRegistradores|78|20|18|20|5~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|18|20|5~13_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|78|20|18|20|5~12_combout\ & ((\BancoRegistradores|a3|00~regout\))) # 
-- (!\BancoRegistradores|78|20|18|20|5~12_combout\ & (\BancoRegistradores|a2|00~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\BancoRegistradores|78|20|18|20|5~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|a2|00~regout\,
	datab => \BancoRegistradores|a3|00~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datad => \BancoRegistradores|78|20|18|20|5~12_combout\,
	combout => \BancoRegistradores|78|20|18|20|5~13_combout\);

-- Location: LCCOMB_X30_Y21_N30
\BancoRegistradores|78|20|18|20|5~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|18|20|5~16_combout\ = (\BancoRegistradores|78|20|18|20|5~15_combout\ & (((\BancoRegistradores|v1|00~regout\)) # (!\BancoRegistradores|78|20|21|26|5~1_combout\))) # (!\BancoRegistradores|78|20|18|20|5~15_combout\ & 
-- (\BancoRegistradores|78|20|21|26|5~1_combout\ & ((\BancoRegistradores|78|20|18|20|5~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|20|18|20|5~15_combout\,
	datab => \BancoRegistradores|78|20|21|26|5~1_combout\,
	datac => \BancoRegistradores|v1|00~regout\,
	datad => \BancoRegistradores|78|20|18|20|5~13_combout\,
	combout => \BancoRegistradores|78|20|18|20|5~16_combout\);

-- Location: LCCOMB_X29_Y18_N2
\BancoRegistradores|78|20|18|20|5~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|18|20|5~17_combout\ = (\BancoRegistradores|78|20|21|26|5~2_combout\ & (((\BancoRegistradores|78|20|21|26|5~3_combout\)))) # (!\BancoRegistradores|78|20|21|26|5~2_combout\ & ((\BancoRegistradores|78|20|21|26|5~3_combout\ & 
-- (\BancoRegistradores|78|20|18|20|5~11_combout\)) # (!\BancoRegistradores|78|20|21|26|5~3_combout\ & ((\BancoRegistradores|78|20|18|20|5~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|20|21|26|5~2_combout\,
	datab => \BancoRegistradores|78|20|18|20|5~11_combout\,
	datac => \BancoRegistradores|78|20|21|26|5~3_combout\,
	datad => \BancoRegistradores|78|20|18|20|5~16_combout\,
	combout => \BancoRegistradores|78|20|18|20|5~17_combout\);

-- Location: LCCOMB_X29_Y18_N20
\BancoRegistradores|78|20|18|20|5~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|18|20|5~20_combout\ = (\BancoRegistradores|78|20|21|26|5~2_combout\ & ((\BancoRegistradores|78|20|18|20|5~17_combout\ & (\BancoRegistradores|78|20|18|20|5~19_combout\)) # (!\BancoRegistradores|78|20|18|20|5~17_combout\ & 
-- ((\BancoRegistradores|78|20|18|20|5~9_combout\))))) # (!\BancoRegistradores|78|20|21|26|5~2_combout\ & (((\BancoRegistradores|78|20|18|20|5~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|20|18|20|5~19_combout\,
	datab => \BancoRegistradores|78|20|21|26|5~2_combout\,
	datac => \BancoRegistradores|78|20|18|20|5~9_combout\,
	datad => \BancoRegistradores|78|20|18|20|5~17_combout\,
	combout => \BancoRegistradores|78|20|18|20|5~20_combout\);

-- Location: LCCOMB_X29_Y18_N10
\ULA|57|53|38~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|57|53|38~0_combout\ = (\inst2|108~3_combout\ & (!\23|150~combout\)) # (!\inst2|108~3_combout\ & ((!\BancoRegistradores|115|20|18|20|5~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \23|150~combout\,
	datac => \inst2|108~3_combout\,
	datad => \BancoRegistradores|115|20|18|20|5~20_combout\,
	combout => \ULA|57|53|38~0_combout\);

-- Location: LCCOMB_X29_Y18_N24
\ULA|57|53|38~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|57|53|38~1_combout\ = (\ULA|57|53|38~0_combout\ & (\135|73~combout\)) # (!\ULA|57|53|38~0_combout\ & ((\BancoRegistradores|78|20|18|20|5~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \135|73~combout\,
	datac => \BancoRegistradores|78|20|18|20|5~20_combout\,
	datad => \ULA|57|53|38~0_combout\,
	combout => \ULA|57|53|38~1_combout\);

-- Location: LCCOMB_X25_Y22_N2
\ULA|77|48|21|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|77|48|21|5~0_combout\ = (\ULA|140|48|21|5~0_combout\ & (\BancoRegistradores|78|20|18|23|5~0_combout\ $ (\ULA|77|50~combout\ $ (\ULA|57|53|38~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|20|18|23|5~0_combout\,
	datab => \ULA|77|50~combout\,
	datac => \ULA|57|53|38~1_combout\,
	datad => \ULA|140|48|21|5~0_combout\,
	combout => \ULA|77|48|21|5~0_combout\);

-- Location: LCCOMB_X25_Y22_N4
\177|18|23|18\ : cycloneii_lcell_comb
-- Equation(s):
-- \177|18|23|18~combout\ = (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30) & (\23|151~combout\ & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28) & \inst2|108~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30),
	datab => \23|151~combout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28),
	datad => \inst2|108~2_combout\,
	combout => \177|18|23|18~combout\);

-- Location: LCCOMB_X25_Y22_N6
\177|18|23|6\ : cycloneii_lcell_comb
-- Equation(s):
-- \177|18|23|6~combout\ = (\BancoRegistradores|115|20|18|23|5~19_combout\ & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30)) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28)) # 
-- (!\inst2|108~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28),
	datac => \BancoRegistradores|115|20|18|23|5~19_combout\,
	datad => \inst2|108~2_combout\,
	combout => \177|18|23|6~combout\);

-- Location: LCCOMB_X25_Y22_N30
\ULA|77|48|20|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|77|48|20|5~0_combout\ = (\BancoRegistradores|78|20|18|23|5~0_combout\ & ((\135|77~0_combout\) # ((\177|18|23|18~combout\) # (\177|18|23|6~combout\)))) # (!\BancoRegistradores|78|20|18|23|5~0_combout\ & (\135|77~0_combout\ & ((\177|18|23|18~combout\) 
-- # (\177|18|23|6~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|20|18|23|5~0_combout\,
	datab => \135|77~0_combout\,
	datac => \177|18|23|18~combout\,
	datad => \177|18|23|6~combout\,
	combout => \ULA|77|48|20|5~0_combout\);

-- Location: LCCOMB_X25_Y22_N24
\ULA|77|48|21|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|77|48|21|5~1_combout\ = (\ULA|77|48|21|5~0_combout\) # ((\135|75~combout\ & \ULA|77|48|20|5~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ULA|77|48|21|5~0_combout\,
	datac => \135|75~combout\,
	datad => \ULA|77|48|20|5~0_combout\,
	combout => \ULA|77|48|21|5~1_combout\);

-- Location: LCCOMB_X25_Y22_N26
\33|18|23|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \33|18|23|5~0_combout\ = (\inst2|61~combout\ & (\DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(1))) # (!\inst2|61~combout\ & ((\ULA|77|48|21|5~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|61~combout\,
	datac => \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(1),
	datad => \ULA|77|48|21|5~1_combout\,
	combout => \33|18|23|5~0_combout\);

-- Location: LCFF_X30_Y22_N23
\BancoRegistradores|a2|01\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|23|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|128~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a2|01~regout\);

-- Location: LCCOMB_X30_Y22_N6
\BancoRegistradores|78|18|32|25|18|23|5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|18|23|5~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|a1|01~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\BancoRegistradores|a0|01~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \BancoRegistradores|a0|01~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datad => \BancoRegistradores|a1|01~regout\,
	combout => \BancoRegistradores|78|18|32|25|18|23|5~4_combout\);

-- Location: LCCOMB_X30_Y22_N22
\BancoRegistradores|78|18|32|25|18|23|5~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|18|23|5~5_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|78|18|32|25|18|23|5~4_combout\ & (\BancoRegistradores|a3|01~regout\)) # 
-- (!\BancoRegistradores|78|18|32|25|18|23|5~4_combout\ & ((\BancoRegistradores|a2|01~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\BancoRegistradores|78|18|32|25|18|23|5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|a3|01~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \BancoRegistradores|a2|01~regout\,
	datad => \BancoRegistradores|78|18|32|25|18|23|5~4_combout\,
	combout => \BancoRegistradores|78|18|32|25|18|23|5~5_combout\);

-- Location: LCCOMB_X28_Y18_N8
\BancoRegistradores|78|18|28|23|18|23|18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|28|23|18|23|18~combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & \BancoRegistradores|at|01~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datad => \BancoRegistradores|at|01~regout\,
	combout => \BancoRegistradores|78|18|28|23|18|23|18~combout\);

-- Location: LCCOMB_X28_Y18_N14
\BancoRegistradores|78|18|32|25|18|23|5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|18|23|5~6_combout\ = (\BancoRegistradores|78|20|21|26|5~0_combout\ & ((\BancoRegistradores|v0|01~regout\) # ((\BancoRegistradores|78|20|21|26|5~1_combout\)))) # (!\BancoRegistradores|78|20|21|26|5~0_combout\ & 
-- (((\BancoRegistradores|78|18|28|23|18|23|18~combout\ & !\BancoRegistradores|78|20|21|26|5~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|v0|01~regout\,
	datab => \BancoRegistradores|78|18|28|23|18|23|18~combout\,
	datac => \BancoRegistradores|78|20|21|26|5~0_combout\,
	datad => \BancoRegistradores|78|20|21|26|5~1_combout\,
	combout => \BancoRegistradores|78|18|32|25|18|23|5~6_combout\);

-- Location: LCCOMB_X29_Y22_N0
\BancoRegistradores|78|18|32|25|18|23|5~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|18|23|5~7_combout\ = (\BancoRegistradores|78|20|21|26|5~1_combout\ & ((\BancoRegistradores|78|18|32|25|18|23|5~6_combout\ & ((\BancoRegistradores|v1|01~regout\))) # (!\BancoRegistradores|78|18|32|25|18|23|5~6_combout\ & 
-- (\BancoRegistradores|78|18|32|25|18|23|5~5_combout\)))) # (!\BancoRegistradores|78|20|21|26|5~1_combout\ & (((\BancoRegistradores|78|18|32|25|18|23|5~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|20|21|26|5~1_combout\,
	datab => \BancoRegistradores|78|18|32|25|18|23|5~5_combout\,
	datac => \BancoRegistradores|v1|01~regout\,
	datad => \BancoRegistradores|78|18|32|25|18|23|5~6_combout\,
	combout => \BancoRegistradores|78|18|32|25|18|23|5~7_combout\);

-- Location: LCCOMB_X25_Y15_N28
\BancoRegistradores|t7|01~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|t7|01~feeder_combout\ = \33|18|23|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|18|23|5~0_combout\,
	combout => \BancoRegistradores|t7|01~feeder_combout\);

-- Location: LCFF_X25_Y15_N29
\BancoRegistradores|t7|01\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|t7|01~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|130~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t7|01~regout\);

-- Location: LCCOMB_X25_Y16_N6
\BancoRegistradores|78|18|32|25|18|23|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|18|23|5~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21)) # ((\BancoRegistradores|t6|01~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\BancoRegistradores|t4|01~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datac => \BancoRegistradores|t4|01~regout\,
	datad => \BancoRegistradores|t6|01~regout\,
	combout => \BancoRegistradores|78|18|32|25|18|23|5~0_combout\);

-- Location: LCCOMB_X25_Y15_N18
\BancoRegistradores|78|18|32|25|18|23|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|18|23|5~1_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|78|18|32|25|18|23|5~0_combout\ & (\BancoRegistradores|t7|01~regout\)) # 
-- (!\BancoRegistradores|78|18|32|25|18|23|5~0_combout\ & ((\BancoRegistradores|t5|01~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (((\BancoRegistradores|78|18|32|25|18|23|5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \BancoRegistradores|t7|01~regout\,
	datac => \BancoRegistradores|78|18|32|25|18|23|5~0_combout\,
	datad => \BancoRegistradores|t5|01~regout\,
	combout => \BancoRegistradores|78|18|32|25|18|23|5~1_combout\);

-- Location: LCCOMB_X25_Y15_N24
\BancoRegistradores|78|20|18|23|6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|18|23|6~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\BancoRegistradores|78|18|32|25|18|23|5~1_combout\))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\BancoRegistradores|78|18|32|25|18|23|5~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|18|32|25|18|23|5~3_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datad => \BancoRegistradores|78|18|32|25|18|23|5~1_combout\,
	combout => \BancoRegistradores|78|20|18|23|6~0_combout\);

-- Location: LCCOMB_X29_Y18_N30
\BancoRegistradores|78|20|18|23|6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|18|23|6~1_combout\ = (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25) & ((\BancoRegistradores|78|20|18|23|6~0_combout\) # ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & 
-- \BancoRegistradores|78|18|32|25|18|23|5~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|78|18|32|25|18|23|5~7_combout\,
	datad => \BancoRegistradores|78|20|18|23|6~0_combout\,
	combout => \BancoRegistradores|78|20|18|23|6~1_combout\);

-- Location: LCCOMB_X29_Y18_N14
\ULA|77|53|38~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|77|53|38~0_combout\ = (\ULA|57|53|38~1_combout\ & ((\BancoRegistradores|78|20|18|23|18~combout\) # ((\BancoRegistradores|78|20|18|23|6~1_combout\) # (\ULA|77|50~combout\)))) # (!\ULA|57|53|38~1_combout\ & (\ULA|77|50~combout\ & 
-- ((\BancoRegistradores|78|20|18|23|18~combout\) # (\BancoRegistradores|78|20|18|23|6~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|20|18|23|18~combout\,
	datab => \BancoRegistradores|78|20|18|23|6~1_combout\,
	datac => \ULA|57|53|38~1_combout\,
	datad => \ULA|77|50~combout\,
	combout => \ULA|77|53|38~0_combout\);

-- Location: LCCOMB_X30_Y18_N14
\ULA|78|53|38~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|78|53|38~0_combout\ = (\ULA|78|50~combout\ & ((\BancoRegistradores|78|20|18|24|6~1_combout\) # ((\BancoRegistradores|78|20|18|24|18~combout\) # (\ULA|77|53|38~0_combout\)))) # (!\ULA|78|50~combout\ & (\ULA|77|53|38~0_combout\ & 
-- ((\BancoRegistradores|78|20|18|24|6~1_combout\) # (\BancoRegistradores|78|20|18|24|18~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|20|18|24|6~1_combout\,
	datab => \BancoRegistradores|78|20|18|24|18~combout\,
	datac => \ULA|78|50~combout\,
	datad => \ULA|77|53|38~0_combout\,
	combout => \ULA|78|53|38~0_combout\);

-- Location: LCCOMB_X31_Y18_N4
\ULA|79|53|38~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|79|53|38~0_combout\ = (\ULA|79|50~combout\ & ((\BancoRegistradores|78|20|18|25|6~1_combout\) # ((\BancoRegistradores|78|20|18|25|18~combout\) # (\ULA|78|53|38~0_combout\)))) # (!\ULA|79|50~combout\ & (\ULA|78|53|38~0_combout\ & 
-- ((\BancoRegistradores|78|20|18|25|6~1_combout\) # (\BancoRegistradores|78|20|18|25|18~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|20|18|25|6~1_combout\,
	datab => \BancoRegistradores|78|20|18|25|18~combout\,
	datac => \ULA|79|50~combout\,
	datad => \ULA|78|53|38~0_combout\,
	combout => \ULA|79|53|38~0_combout\);

-- Location: LCCOMB_X25_Y22_N28
\ULA|91|48|21|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|91|48|21|5~0_combout\ = (\ULA|140|48|21|5~0_combout\ & (\ULA|91|50~combout\ $ (\BancoRegistradores|78|20|18|29|5~2_combout\ $ (\ULA|79|53|38~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|140|48|21|5~0_combout\,
	datab => \ULA|91|50~combout\,
	datac => \BancoRegistradores|78|20|18|29|5~2_combout\,
	datad => \ULA|79|53|38~0_combout\,
	combout => \ULA|91|48|21|5~0_combout\);

-- Location: LCCOMB_X25_Y22_N8
\ULA|91|48|21|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|91|48|21|5~1_combout\ = (\ULA|91|48|21|5~0_combout\) # ((\ULA|91|48|20|5~0_combout\ & \135|75~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|91|48|20|5~0_combout\,
	datac => \135|75~combout\,
	datad => \ULA|91|48|21|5~0_combout\,
	combout => \ULA|91|48|21|5~1_combout\);

-- Location: LCCOMB_X25_Y20_N22
\33|18|24|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \33|18|24|5~0_combout\ = (\inst2|61~combout\ & ((\DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(2)))) # (!\inst2|61~combout\ & (\ULA|78|48|21|5~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|78|48|21|5~1_combout\,
	datab => \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(2),
	datad => \inst2|61~combout\,
	combout => \33|18|24|5~0_combout\);

-- Location: LCFF_X30_Y18_N9
\BancoRegistradores|v0|02\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|24|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|123~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|v0|02~regout\);

-- Location: LCFF_X28_Y18_N13
\BancoRegistradores|at|02\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|24|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|122~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|at|02~regout\);

-- Location: LCCOMB_X29_Y22_N14
\BancoRegistradores|78|18|28|23|18|24|18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|28|23|18|24|18~combout\ = (\BancoRegistradores|at|02~regout\ & \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoRegistradores|at|02~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	combout => \BancoRegistradores|78|18|28|23|18|24|18~combout\);

-- Location: LCCOMB_X29_Y22_N20
\BancoRegistradores|78|18|32|25|18|24|5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|18|24|5~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21)) # ((\BancoRegistradores|a2|02~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|a0|02~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datac => \BancoRegistradores|a2|02~regout\,
	datad => \BancoRegistradores|a0|02~regout\,
	combout => \BancoRegistradores|78|18|32|25|18|24|5~4_combout\);

-- Location: LCCOMB_X29_Y22_N16
\BancoRegistradores|78|18|32|25|18|24|5~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|18|24|5~5_combout\ = (\BancoRegistradores|78|18|32|25|18|24|5~4_combout\ & (((\BancoRegistradores|a3|02~regout\) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\BancoRegistradores|78|18|32|25|18|24|5~4_combout\ & (\BancoRegistradores|a1|02~regout\ & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|a1|02~regout\,
	datab => \BancoRegistradores|a3|02~regout\,
	datac => \BancoRegistradores|78|18|32|25|18|24|5~4_combout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	combout => \BancoRegistradores|78|18|32|25|18|24|5~5_combout\);

-- Location: LCCOMB_X29_Y22_N12
\BancoRegistradores|78|18|32|25|18|24|5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|18|24|5~6_combout\ = (\BancoRegistradores|78|20|21|26|5~1_combout\ & (((\BancoRegistradores|78|18|32|25|18|24|5~5_combout\) # (\BancoRegistradores|78|20|21|26|5~0_combout\)))) # 
-- (!\BancoRegistradores|78|20|21|26|5~1_combout\ & (\BancoRegistradores|78|18|28|23|18|24|18~combout\ & ((!\BancoRegistradores|78|20|21|26|5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|20|21|26|5~1_combout\,
	datab => \BancoRegistradores|78|18|28|23|18|24|18~combout\,
	datac => \BancoRegistradores|78|18|32|25|18|24|5~5_combout\,
	datad => \BancoRegistradores|78|20|21|26|5~0_combout\,
	combout => \BancoRegistradores|78|18|32|25|18|24|5~6_combout\);

-- Location: LCCOMB_X30_Y18_N30
\BancoRegistradores|78|18|32|25|18|24|5~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|18|24|5~7_combout\ = (\BancoRegistradores|78|20|21|26|5~0_combout\ & ((\BancoRegistradores|78|18|32|25|18|24|5~6_combout\ & ((\BancoRegistradores|v1|02~regout\))) # (!\BancoRegistradores|78|18|32|25|18|24|5~6_combout\ & 
-- (\BancoRegistradores|v0|02~regout\)))) # (!\BancoRegistradores|78|20|21|26|5~0_combout\ & (((\BancoRegistradores|78|18|32|25|18|24|5~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|20|21|26|5~0_combout\,
	datab => \BancoRegistradores|v0|02~regout\,
	datac => \BancoRegistradores|v1|02~regout\,
	datad => \BancoRegistradores|78|18|32|25|18|24|5~6_combout\,
	combout => \BancoRegistradores|78|18|32|25|18|24|5~7_combout\);

-- Location: LCFF_X28_Y17_N1
\BancoRegistradores|t3|02\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|24|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|133~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t3|02~regout\);

-- Location: LCCOMB_X28_Y17_N0
\BancoRegistradores|78|18|32|25|18|24|5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|18|24|5~3_combout\ = (\BancoRegistradores|78|18|32|25|18|24|5~2_combout\ & (((\BancoRegistradores|t3|02~regout\)) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22)))) # 
-- (!\BancoRegistradores|78|18|32|25|18|24|5~2_combout\ & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|t2|02~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|18|32|25|18|24|5~2_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \BancoRegistradores|t3|02~regout\,
	datad => \BancoRegistradores|t2|02~regout\,
	combout => \BancoRegistradores|78|18|32|25|18|24|5~3_combout\);

-- Location: LCCOMB_X24_Y19_N20
\BancoRegistradores|t6|02~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|t6|02~feeder_combout\ = \33|18|24|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|18|24|5~0_combout\,
	combout => \BancoRegistradores|t6|02~feeder_combout\);

-- Location: LCFF_X24_Y19_N21
\BancoRegistradores|t6|02\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|t6|02~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|131~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t6|02~regout\);

-- Location: LCCOMB_X24_Y18_N28
\BancoRegistradores|78|18|32|25|18|24|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|18|24|5~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|t6|02~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\BancoRegistradores|t4|02~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t4|02~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datad => \BancoRegistradores|t6|02~regout\,
	combout => \BancoRegistradores|78|18|32|25|18|24|5~0_combout\);

-- Location: LCCOMB_X25_Y18_N4
\BancoRegistradores|78|18|32|25|18|24|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|18|24|5~1_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|78|18|32|25|18|24|5~0_combout\ & (\BancoRegistradores|t7|02~regout\)) # 
-- (!\BancoRegistradores|78|18|32|25|18|24|5~0_combout\ & ((\BancoRegistradores|t5|02~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (((\BancoRegistradores|78|18|32|25|18|24|5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t7|02~regout\,
	datab => \BancoRegistradores|t5|02~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datad => \BancoRegistradores|78|18|32|25|18|24|5~0_combout\,
	combout => \BancoRegistradores|78|18|32|25|18|24|5~1_combout\);

-- Location: LCCOMB_X30_Y18_N26
\BancoRegistradores|78|20|18|24|6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|18|24|6~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\BancoRegistradores|78|18|32|25|18|24|5~1_combout\))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\BancoRegistradores|78|18|32|25|18|24|5~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datac => \BancoRegistradores|78|18|32|25|18|24|5~3_combout\,
	datad => \BancoRegistradores|78|18|32|25|18|24|5~1_combout\,
	combout => \BancoRegistradores|78|20|18|24|6~0_combout\);

-- Location: LCCOMB_X30_Y18_N24
\BancoRegistradores|78|20|18|24|6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|18|24|6~1_combout\ = (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25) & ((\BancoRegistradores|78|20|18|24|6~0_combout\) # ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & 
-- \BancoRegistradores|78|18|32|25|18|24|5~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \BancoRegistradores|78|18|32|25|18|24|5~7_combout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25),
	datad => \BancoRegistradores|78|20|18|24|6~0_combout\,
	combout => \BancoRegistradores|78|20|18|24|6~1_combout\);

-- Location: LCCOMB_X30_Y18_N20
\BancoRegistradores|78|20|18|24|5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|18|24|5~2_combout\ = (\BancoRegistradores|78|20|18|24|6~1_combout\) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25) & \BancoRegistradores|78|19|32|25|18|24|5~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25),
	datac => \BancoRegistradores|78|20|18|24|6~1_combout\,
	datad => \BancoRegistradores|78|19|32|25|18|24|5~9_combout\,
	combout => \BancoRegistradores|78|20|18|24|5~2_combout\);

-- Location: LCCOMB_X25_Y22_N0
\177|18|24|6\ : cycloneii_lcell_comb
-- Equation(s):
-- \177|18|24|6~combout\ = (\BancoRegistradores|115|20|18|24|5~19_combout\ & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28)) # (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30))) # 
-- (!\inst2|108~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|108~2_combout\,
	datab => \BancoRegistradores|115|20|18|24|5~19_combout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28),
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30),
	combout => \177|18|24|6~combout\);

-- Location: LCCOMB_X25_Y22_N14
\ULA|78|48|20|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|78|48|20|5~0_combout\ = (\135|77~0_combout\ & ((\177|18|24|18~combout\) # ((\BancoRegistradores|78|20|18|24|5~2_combout\) # (\177|18|24|6~combout\)))) # (!\135|77~0_combout\ & (\BancoRegistradores|78|20|18|24|5~2_combout\ & ((\177|18|24|18~combout\) 
-- # (\177|18|24|6~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \177|18|24|18~combout\,
	datab => \135|77~0_combout\,
	datac => \BancoRegistradores|78|20|18|24|5~2_combout\,
	datad => \177|18|24|6~combout\,
	combout => \ULA|78|48|20|5~0_combout\);

-- Location: LCCOMB_X25_Y22_N18
\ULA|78|48|21|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|78|48|21|5~0_combout\ = (\ULA|140|48|21|5~0_combout\ & (\BancoRegistradores|78|20|18|24|5~2_combout\ $ (\ULA|78|50~combout\ $ (\ULA|77|53|38~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|20|18|24|5~2_combout\,
	datab => \ULA|140|48|21|5~0_combout\,
	datac => \ULA|78|50~combout\,
	datad => \ULA|77|53|38~0_combout\,
	combout => \ULA|78|48|21|5~0_combout\);

-- Location: LCCOMB_X25_Y22_N12
\ULA|78|48|21|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|78|48|21|5~1_combout\ = (\ULA|78|48|21|5~0_combout\) # ((\135|75~combout\ & \ULA|78|48|20|5~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \135|75~combout\,
	datac => \ULA|78|48|20|5~0_combout\,
	datad => \ULA|78|48|21|5~0_combout\,
	combout => \ULA|78|48|21|5~1_combout\);

-- Location: LCCOMB_X32_Y17_N18
\177|18|20|18\ : cycloneii_lcell_comb
-- Equation(s):
-- \177|18|20|18~combout\ = (\inst2|108~2_combout\ & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30) & (\23|150~combout\ & !\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|108~2_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30),
	datac => \23|150~combout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28),
	combout => \177|18|20|18~combout\);

-- Location: LCCOMB_X32_Y17_N0
\ULA|57|48|21|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|57|48|21|5~1_combout\ = \BancoRegistradores|78|20|18|20|5~20_combout\ $ (((\177|18|20|18~combout\) # ((!\inst2|108~3_combout\ & \BancoRegistradores|115|20|18|20|5~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|20|18|20|5~20_combout\,
	datab => \177|18|20|18~combout\,
	datac => \inst2|108~3_combout\,
	datad => \BancoRegistradores|115|20|18|20|5~20_combout\,
	combout => \ULA|57|48|21|5~1_combout\);

-- Location: LCCOMB_X32_Y17_N26
\ULA|57|48|21|5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|57|48|21|5~2_combout\ = (\ULA|57|48|21|5~1_combout\ & ((\ULA|140|48|21|5~0_combout\) # ((\135|75~combout\ & \135|77~0_combout\)))) # (!\ULA|57|48|21|5~1_combout\ & (\135|75~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \135|75~combout\,
	datab => \ULA|140|48|21|5~0_combout\,
	datac => \135|77~0_combout\,
	datad => \ULA|57|48|21|5~1_combout\,
	combout => \ULA|57|48|21|5~2_combout\);

-- Location: LCCOMB_X32_Y17_N8
\ULA|57|48|21|5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|57|48|21|5~4_combout\ = (\ULA|57|48|21|5~3_combout\ & ((\ULA|57|48|21|5~2_combout\) # (\135|77~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|57|48|21|5~3_combout\,
	datab => \ULA|57|48|21|5~2_combout\,
	datad => \135|77~0_combout\,
	combout => \ULA|57|48|21|5~4_combout\);

-- Location: LCCOMB_X32_Y17_N2
\ULA|57|48|21|5~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|57|48|21|5~5_combout\ = (\ULA|57|48|21|5~4_combout\ & ((\ULA|57|48|21|5~2_combout\) # (\ULA|57|48|21|5~0_combout\ $ (!\ULA|140|53|38~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|57|48|21|5~0_combout\,
	datab => \ULA|57|48|21|5~2_combout\,
	datac => \ULA|57|48|21|5~4_combout\,
	datad => \ULA|140|53|38~0_combout\,
	combout => \ULA|57|48|21|5~5_combout\);

-- Location: LCCOMB_X32_Y17_N28
\33|18|20|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \33|18|20|5~0_combout\ = (\inst2|61~combout\ & (\DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(0))) # (!\inst2|61~combout\ & ((\ULA|57|48|21|5~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|61~combout\,
	datac => \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(0),
	datad => \ULA|57|48|21|5~5_combout\,
	combout => \33|18|20|5~0_combout\);

-- Location: LCCOMB_X29_Y14_N12
\BancoRegistradores|ra|00~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|ra|00~feeder_combout\ = \33|18|20|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|18|20|5~0_combout\,
	combout => \BancoRegistradores|ra|00~feeder_combout\);

-- Location: LCFF_X29_Y14_N13
\BancoRegistradores|ra|00\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|ra|00~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|139~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|ra|00~regout\);

-- Location: LCCOMB_X28_Y14_N0
\BancoRegistradores|115|20|18|20|5~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|20|5~7_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19)) # ((\BancoRegistradores|s7|00~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|s3|00~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|s7|00~regout\,
	datad => \BancoRegistradores|s3|00~regout\,
	combout => \BancoRegistradores|115|20|18|20|5~7_combout\);

-- Location: LCCOMB_X28_Y14_N30
\BancoRegistradores|115|20|18|20|5~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|20|5~8_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|115|20|18|20|5~7_combout\ & ((\BancoRegistradores|ra|00~regout\))) # 
-- (!\BancoRegistradores|115|20|18|20|5~7_combout\ & (\BancoRegistradores|k1|00~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\BancoRegistradores|115|20|18|20|5~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|k1|00~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|ra|00~regout\,
	datad => \BancoRegistradores|115|20|18|20|5~7_combout\,
	combout => \BancoRegistradores|115|20|18|20|5~8_combout\);

-- Location: LCFF_X29_Y15_N13
\BancoRegistradores|s5|00\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|20|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|148~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s5|00~regout\);

-- Location: LCCOMB_X30_Y15_N30
\BancoRegistradores|115|20|18|20|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|20|5~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|t9|00~regout\) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\BancoRegistradores|s1|00~regout\ & !\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t9|00~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|s1|00~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	combout => \BancoRegistradores|115|20|18|20|5~0_combout\);

-- Location: LCCOMB_X29_Y15_N12
\BancoRegistradores|115|20|18|20|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|20|5~1_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|115|20|18|20|5~0_combout\ & (\BancoRegistradores|sp|00~regout\)) # 
-- (!\BancoRegistradores|115|20|18|20|5~0_combout\ & ((\BancoRegistradores|s5|00~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\BancoRegistradores|115|20|18|20|5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|sp|00~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datac => \BancoRegistradores|s5|00~regout\,
	datad => \BancoRegistradores|115|20|18|20|5~0_combout\,
	combout => \BancoRegistradores|115|20|18|20|5~1_combout\);

-- Location: LCFF_X33_Y18_N7
\BancoRegistradores|s2|00\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|20|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|152~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s2|00~regout\);

-- Location: LCCOMB_X33_Y18_N6
\BancoRegistradores|115|20|18|20|5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|20|5~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|s6|00~regout\) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\BancoRegistradores|s2|00~regout\ & !\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \BancoRegistradores|s6|00~regout\,
	datac => \BancoRegistradores|s2|00~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	combout => \BancoRegistradores|115|20|18|20|5~2_combout\);

-- Location: LCCOMB_X32_Y18_N10
\BancoRegistradores|115|20|18|20|5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|20|5~3_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|115|20|18|20|5~2_combout\ & ((\BancoRegistradores|fp|00~regout\))) # 
-- (!\BancoRegistradores|115|20|18|20|5~2_combout\ & (\BancoRegistradores|k0|00~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\BancoRegistradores|115|20|18|20|5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|k0|00~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|fp|00~regout\,
	datad => \BancoRegistradores|115|20|18|20|5~2_combout\,
	combout => \BancoRegistradores|115|20|18|20|5~3_combout\);

-- Location: LCCOMB_X31_Y20_N4
\BancoRegistradores|115|20|18|20|5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|20|5~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (\BancoRegistradores|s4|00~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|s0|00~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|s4|00~regout\,
	datab => \BancoRegistradores|s0|00~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	combout => \BancoRegistradores|115|20|18|20|5~4_combout\);

-- Location: LCCOMB_X32_Y18_N0
\BancoRegistradores|115|20|18|20|5~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|20|5~5_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|115|20|18|20|5~4_combout\ & (\BancoRegistradores|gp|00~regout\)) # 
-- (!\BancoRegistradores|115|20|18|20|5~4_combout\ & ((\BancoRegistradores|t8|00~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\BancoRegistradores|115|20|18|20|5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \BancoRegistradores|gp|00~regout\,
	datac => \BancoRegistradores|t8|00~regout\,
	datad => \BancoRegistradores|115|20|18|20|5~4_combout\,
	combout => \BancoRegistradores|115|20|18|20|5~5_combout\);

-- Location: LCCOMB_X28_Y18_N18
\BancoRegistradores|115|20|18|20|5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|20|5~6_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16)) # 
-- ((\BancoRegistradores|115|20|18|20|5~3_combout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\BancoRegistradores|115|20|18|20|5~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \BancoRegistradores|115|20|18|20|5~3_combout\,
	datad => \BancoRegistradores|115|20|18|20|5~5_combout\,
	combout => \BancoRegistradores|115|20|18|20|5~6_combout\);

-- Location: LCCOMB_X28_Y18_N20
\BancoRegistradores|115|20|18|20|5~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|20|5~9_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|115|20|18|20|5~6_combout\ & (\BancoRegistradores|115|20|18|20|5~8_combout\)) # 
-- (!\BancoRegistradores|115|20|18|20|5~6_combout\ & ((\BancoRegistradores|115|20|18|20|5~1_combout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (((\BancoRegistradores|115|20|18|20|5~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \BancoRegistradores|115|20|18|20|5~8_combout\,
	datac => \BancoRegistradores|115|20|18|20|5~1_combout\,
	datad => \BancoRegistradores|115|20|18|20|5~6_combout\,
	combout => \BancoRegistradores|115|20|18|20|5~9_combout\);

-- Location: LCFF_X29_Y17_N31
\BancoRegistradores|t0|00\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|20|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|137~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t0|00~regout\);

-- Location: LCCOMB_X28_Y17_N10
\BancoRegistradores|t1|00~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|t1|00~feeder_combout\ = \33|18|20|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|18|20|5~0_combout\,
	combout => \BancoRegistradores|t1|00~feeder_combout\);

-- Location: LCFF_X28_Y17_N11
\BancoRegistradores|t1|00\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|t1|00~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|136~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t1|00~regout\);

-- Location: LCCOMB_X29_Y17_N30
\BancoRegistradores|115|20|18|20|5~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|20|5~10_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17)) # ((\BancoRegistradores|t1|00~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\BancoRegistradores|t0|00~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|t0|00~regout\,
	datad => \BancoRegistradores|t1|00~regout\,
	combout => \BancoRegistradores|115|20|18|20|5~10_combout\);

-- Location: LCCOMB_X29_Y17_N0
\BancoRegistradores|115|20|18|20|5~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|20|5~11_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|115|20|18|20|5~10_combout\ & ((\BancoRegistradores|t3|00~regout\))) # 
-- (!\BancoRegistradores|115|20|18|20|5~10_combout\ & (\BancoRegistradores|t2|00~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\BancoRegistradores|115|20|18|20|5~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \BancoRegistradores|115|20|18|20|5~10_combout\,
	datac => \BancoRegistradores|t2|00~regout\,
	datad => \BancoRegistradores|t3|00~regout\,
	combout => \BancoRegistradores|115|20|18|20|5~11_combout\);

-- Location: LCCOMB_X31_Y21_N0
\BancoRegistradores|115|20|18|20|5~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|20|5~12_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\BancoRegistradores|a1|00~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|a0|00~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|a1|00~regout\,
	datab => \BancoRegistradores|a0|00~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	combout => \BancoRegistradores|115|20|18|20|5~12_combout\);

-- Location: LCCOMB_X31_Y21_N22
\BancoRegistradores|115|20|18|20|5~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|20|5~13_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|115|20|18|20|5~12_combout\ & ((\BancoRegistradores|a3|00~regout\))) # 
-- (!\BancoRegistradores|115|20|18|20|5~12_combout\ & (\BancoRegistradores|a2|00~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\BancoRegistradores|115|20|18|20|5~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|a2|00~regout\,
	datab => \BancoRegistradores|a3|00~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datad => \BancoRegistradores|115|20|18|20|5~12_combout\,
	combout => \BancoRegistradores|115|20|18|20|5~13_combout\);

-- Location: LCFF_X30_Y21_N21
\BancoRegistradores|at|00\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|20|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|122~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|at|00~regout\);

-- Location: LCFF_X25_Y21_N5
\BancoRegistradores|v0|00\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|18|20|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|123~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|v0|00~regout\);

-- Location: LCCOMB_X25_Y21_N18
\BancoRegistradores|115|20|18|20|5~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|20|5~14_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16)) # ((\BancoRegistradores|v0|00~regout\ & \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \BancoRegistradores|v0|00~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	combout => \BancoRegistradores|115|20|18|20|5~14_combout\);

-- Location: LCCOMB_X30_Y21_N8
\BancoRegistradores|115|20|18|20|5~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|20|5~15_combout\ = (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (\BancoRegistradores|115|20|18|20|5~14_combout\ & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17)) 
-- # (\BancoRegistradores|at|00~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|at|00~regout\,
	datad => \BancoRegistradores|115|20|18|20|5~14_combout\,
	combout => \BancoRegistradores|115|20|18|20|5~15_combout\);

-- Location: LCCOMB_X30_Y19_N8
\BancoRegistradores|115|20|18|20|5~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|20|5~16_combout\ = (\BancoRegistradores|115|20|18|26|5~3_combout\ & ((\BancoRegistradores|115|20|18|20|5~15_combout\ & (\BancoRegistradores|v1|00~regout\)) # (!\BancoRegistradores|115|20|18|20|5~15_combout\ & 
-- ((\BancoRegistradores|115|20|18|20|5~13_combout\))))) # (!\BancoRegistradores|115|20|18|26|5~3_combout\ & (((\BancoRegistradores|115|20|18|20|5~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|18|26|5~3_combout\,
	datab => \BancoRegistradores|v1|00~regout\,
	datac => \BancoRegistradores|115|20|18|20|5~13_combout\,
	datad => \BancoRegistradores|115|20|18|20|5~15_combout\,
	combout => \BancoRegistradores|115|20|18|20|5~16_combout\);

-- Location: LCCOMB_X29_Y18_N6
\BancoRegistradores|115|20|18|20|5~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|20|5~17_combout\ = (\BancoRegistradores|115|20|18|26|5~0_combout\ & (((\BancoRegistradores|115|20|18|26|5~1_combout\)) # (!\BancoRegistradores|115|20|18|20|5~11_combout\))) # (!\BancoRegistradores|115|20|18|26|5~0_combout\ & 
-- (((!\BancoRegistradores|115|20|18|26|5~1_combout\ & !\BancoRegistradores|115|20|18|20|5~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|18|26|5~0_combout\,
	datab => \BancoRegistradores|115|20|18|20|5~11_combout\,
	datac => \BancoRegistradores|115|20|18|26|5~1_combout\,
	datad => \BancoRegistradores|115|20|18|20|5~16_combout\,
	combout => \BancoRegistradores|115|20|18|20|5~17_combout\);

-- Location: LCCOMB_X29_Y18_N12
\BancoRegistradores|115|20|18|20|5~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|115|20|18|20|5~20_combout\ = (\BancoRegistradores|115|20|18|26|5~1_combout\ & ((\BancoRegistradores|115|20|18|20|5~17_combout\ & (\BancoRegistradores|115|20|18|20|5~19_combout\)) # (!\BancoRegistradores|115|20|18|20|5~17_combout\ & 
-- ((\BancoRegistradores|115|20|18|20|5~9_combout\))))) # (!\BancoRegistradores|115|20|18|26|5~1_combout\ & (((!\BancoRegistradores|115|20|18|20|5~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|115|20|18|20|5~19_combout\,
	datab => \BancoRegistradores|115|20|18|26|5~1_combout\,
	datac => \BancoRegistradores|115|20|18|20|5~9_combout\,
	datad => \BancoRegistradores|115|20|18|20|5~17_combout\,
	combout => \BancoRegistradores|115|20|18|20|5~20_combout\);

-- Location: LCCOMB_X38_Y17_N26
\ULA|134|48|21|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|134|48|21|5~0_combout\ = (\ULA|140|48|21|5~0_combout\ & (\ULA|134|50~combout\ $ (\BancoRegistradores|78|20|21|20|5~2_combout\ $ (\ULA|132|53|38~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|134|50~combout\,
	datab => \BancoRegistradores|78|20|21|20|5~2_combout\,
	datac => \ULA|140|48|21|5~0_combout\,
	datad => \ULA|132|53|38~0_combout\,
	combout => \ULA|134|48|21|5~0_combout\);

-- Location: LCCOMB_X38_Y17_N20
\33|21|20|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \33|21|20|5~0_combout\ = (\inst2|61~combout\ & (((\DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(24))))) # (!\inst2|61~combout\ & ((\ULA|134|48|21|5~1_combout\) # ((\ULA|134|48|21|5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|61~combout\,
	datab => \ULA|134|48|21|5~1_combout\,
	datac => \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(24),
	datad => \ULA|134|48|21|5~0_combout\,
	combout => \33|21|20|5~0_combout\);

-- Location: LCCOMB_X31_Y22_N16
\BancoRegistradores|a3|24~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|a3|24~feeder_combout\ = \33|21|20|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|21|20|5~0_combout\,
	combout => \BancoRegistradores|a3|24~feeder_combout\);

-- Location: LCFF_X31_Y22_N17
\BancoRegistradores|a3|24\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|a3|24~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|129~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a3|24~regout\);

-- Location: LCCOMB_X32_Y23_N4
\BancoRegistradores|78|18|32|25|21|20|5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|21|20|5~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\BancoRegistradores|a1|24~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|a0|24~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datac => \BancoRegistradores|a1|24~regout\,
	datad => \BancoRegistradores|a0|24~regout\,
	combout => \BancoRegistradores|78|18|32|25|21|20|5~4_combout\);

-- Location: LCCOMB_X30_Y23_N2
\BancoRegistradores|78|18|32|25|21|20|5~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|21|20|5~5_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|78|18|32|25|21|20|5~4_combout\ & ((\BancoRegistradores|a3|24~regout\))) # 
-- (!\BancoRegistradores|78|18|32|25|21|20|5~4_combout\ & (\BancoRegistradores|a2|24~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\BancoRegistradores|78|18|32|25|21|20|5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|a2|24~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \BancoRegistradores|a3|24~regout\,
	datad => \BancoRegistradores|78|18|32|25|21|20|5~4_combout\,
	combout => \BancoRegistradores|78|18|32|25|21|20|5~5_combout\);

-- Location: LCCOMB_X30_Y23_N8
\BancoRegistradores|78|18|28|23|21|20|18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|28|23|21|20|18~combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & \BancoRegistradores|at|24~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datad => \BancoRegistradores|at|24~regout\,
	combout => \BancoRegistradores|78|18|28|23|21|20|18~combout\);

-- Location: LCCOMB_X30_Y23_N14
\BancoRegistradores|78|18|32|25|21|20|5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|21|20|5~6_combout\ = (\BancoRegistradores|78|20|21|26|5~1_combout\ & ((\BancoRegistradores|78|18|32|25|21|20|5~5_combout\) # ((\BancoRegistradores|78|20|21|26|5~0_combout\)))) # 
-- (!\BancoRegistradores|78|20|21|26|5~1_combout\ & (((\BancoRegistradores|78|18|28|23|21|20|18~combout\ & !\BancoRegistradores|78|20|21|26|5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|20|21|26|5~1_combout\,
	datab => \BancoRegistradores|78|18|32|25|21|20|5~5_combout\,
	datac => \BancoRegistradores|78|18|28|23|21|20|18~combout\,
	datad => \BancoRegistradores|78|20|21|26|5~0_combout\,
	combout => \BancoRegistradores|78|18|32|25|21|20|5~6_combout\);

-- Location: LCCOMB_X32_Y21_N4
\BancoRegistradores|78|18|32|25|21|20|5~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|21|20|5~7_combout\ = (\BancoRegistradores|78|18|32|25|21|20|5~6_combout\ & (((\BancoRegistradores|v1|24~regout\) # (!\BancoRegistradores|78|20|21|26|5~0_combout\)))) # (!\BancoRegistradores|78|18|32|25|21|20|5~6_combout\ & 
-- (\BancoRegistradores|v0|24~regout\ & ((\BancoRegistradores|78|20|21|26|5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|v0|24~regout\,
	datab => \BancoRegistradores|78|18|32|25|21|20|5~6_combout\,
	datac => \BancoRegistradores|v1|24~regout\,
	datad => \BancoRegistradores|78|20|21|26|5~0_combout\,
	combout => \BancoRegistradores|78|18|32|25|21|20|5~7_combout\);

-- Location: LCCOMB_X24_Y17_N8
\BancoRegistradores|t3|24~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|t3|24~feeder_combout\ = \33|21|20|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|21|20|5~0_combout\,
	combout => \BancoRegistradores|t3|24~feeder_combout\);

-- Location: LCFF_X24_Y17_N9
\BancoRegistradores|t3|24\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|t3|24~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|133~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t3|24~regout\);

-- Location: LCFF_X29_Y17_N11
\BancoRegistradores|t0|24\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|21|20|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|137~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t0|24~regout\);

-- Location: LCCOMB_X33_Y21_N16
\BancoRegistradores|t1|24~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|t1|24~feeder_combout\ = \33|21|20|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|21|20|5~0_combout\,
	combout => \BancoRegistradores|t1|24~feeder_combout\);

-- Location: LCFF_X33_Y21_N17
\BancoRegistradores|t1|24\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|t1|24~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|136~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t1|24~regout\);

-- Location: LCCOMB_X33_Y21_N2
\BancoRegistradores|78|18|32|25|21|20|5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|21|20|5~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|t1|24~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\BancoRegistradores|t0|24~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \BancoRegistradores|t0|24~regout\,
	datac => \BancoRegistradores|t1|24~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	combout => \BancoRegistradores|78|18|32|25|21|20|5~2_combout\);

-- Location: LCCOMB_X24_Y17_N28
\BancoRegistradores|78|18|32|25|21|20|5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|21|20|5~3_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|78|18|32|25|21|20|5~2_combout\ & ((\BancoRegistradores|t3|24~regout\))) # 
-- (!\BancoRegistradores|78|18|32|25|21|20|5~2_combout\ & (\BancoRegistradores|t2|24~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\BancoRegistradores|78|18|32|25|21|20|5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t2|24~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \BancoRegistradores|t3|24~regout\,
	datad => \BancoRegistradores|78|18|32|25|21|20|5~2_combout\,
	combout => \BancoRegistradores|78|18|32|25|21|20|5~3_combout\);

-- Location: LCCOMB_X23_Y19_N8
\BancoRegistradores|78|18|32|25|21|20|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|21|20|5~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21)) # ((\BancoRegistradores|t6|24~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|t4|24~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datac => \BancoRegistradores|t6|24~regout\,
	datad => \BancoRegistradores|t4|24~regout\,
	combout => \BancoRegistradores|78|18|32|25|21|20|5~0_combout\);

-- Location: LCCOMB_X24_Y18_N26
\BancoRegistradores|78|18|32|25|21|20|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|21|20|5~1_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|78|18|32|25|21|20|5~0_combout\ & (\BancoRegistradores|t7|24~regout\)) # 
-- (!\BancoRegistradores|78|18|32|25|21|20|5~0_combout\ & ((\BancoRegistradores|t5|24~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\BancoRegistradores|78|18|32|25|21|20|5~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \BancoRegistradores|78|18|32|25|21|20|5~0_combout\,
	datac => \BancoRegistradores|t7|24~regout\,
	datad => \BancoRegistradores|t5|24~regout\,
	combout => \BancoRegistradores|78|18|32|25|21|20|5~1_combout\);

-- Location: LCCOMB_X24_Y17_N30
\BancoRegistradores|78|20|21|20|6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|21|20|6~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\BancoRegistradores|78|18|32|25|21|20|5~1_combout\))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\BancoRegistradores|78|18|32|25|21|20|5~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \BancoRegistradores|78|18|32|25|21|20|5~3_combout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datad => \BancoRegistradores|78|18|32|25|21|20|5~1_combout\,
	combout => \BancoRegistradores|78|20|21|20|6~0_combout\);

-- Location: LCCOMB_X41_Y17_N26
\BancoRegistradores|78|20|21|20|6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|21|20|6~1_combout\ = (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25) & ((\BancoRegistradores|78|20|21|20|6~0_combout\) # ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & 
-- \BancoRegistradores|78|18|32|25|21|20|5~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25),
	datac => \BancoRegistradores|78|18|32|25|21|20|5~7_combout\,
	datad => \BancoRegistradores|78|20|21|20|6~0_combout\,
	combout => \BancoRegistradores|78|20|21|20|6~1_combout\);

-- Location: LCCOMB_X29_Y15_N8
\BancoRegistradores|78|19|32|25|21|20|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|21|20|5~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((\BancoRegistradores|t9|24~regout\) # (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (\BancoRegistradores|s1|24~regout\ & ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|s1|24~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|t9|24~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	combout => \BancoRegistradores|78|19|32|25|21|20|5~0_combout\);

-- Location: LCCOMB_X30_Y15_N24
\BancoRegistradores|78|19|32|25|21|20|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|21|20|5~1_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|78|19|32|25|21|20|5~0_combout\ & (\BancoRegistradores|sp|24~regout\)) # 
-- (!\BancoRegistradores|78|19|32|25|21|20|5~0_combout\ & ((\BancoRegistradores|s5|24~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\BancoRegistradores|78|19|32|25|21|20|5~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \BancoRegistradores|78|19|32|25|21|20|5~0_combout\,
	datac => \BancoRegistradores|sp|24~regout\,
	datad => \BancoRegistradores|s5|24~regout\,
	combout => \BancoRegistradores|78|19|32|25|21|20|5~1_combout\);

-- Location: LCCOMB_X33_Y17_N24
\BancoRegistradores|78|19|32|25|21|20|5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|21|20|5~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|t8|24~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (\BancoRegistradores|s0|24~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|s0|24~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datac => \BancoRegistradores|t8|24~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	combout => \BancoRegistradores|78|19|32|25|21|20|5~4_combout\);

-- Location: LCCOMB_X24_Y21_N18
\BancoRegistradores|78|19|32|25|21|20|5~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|21|20|5~5_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|78|19|32|25|21|20|5~4_combout\ & (\BancoRegistradores|gp|24~regout\)) # 
-- (!\BancoRegistradores|78|19|32|25|21|20|5~4_combout\ & ((\BancoRegistradores|s4|24~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (((\BancoRegistradores|78|19|32|25|21|20|5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|gp|24~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datac => \BancoRegistradores|s4|24~regout\,
	datad => \BancoRegistradores|78|19|32|25|21|20|5~4_combout\,
	combout => \BancoRegistradores|78|19|32|25|21|20|5~5_combout\);

-- Location: LCCOMB_X33_Y18_N12
\BancoRegistradores|78|19|32|25|21|20|5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|21|20|5~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|s6|24~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\BancoRegistradores|s2|24~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|s2|24~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|s6|24~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	combout => \BancoRegistradores|78|19|32|25|21|20|5~2_combout\);

-- Location: LCCOMB_X32_Y18_N28
\BancoRegistradores|78|19|32|25|21|20|5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|21|20|5~3_combout\ = (\BancoRegistradores|78|19|32|25|21|20|5~2_combout\ & (((\BancoRegistradores|fp|24~regout\) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\BancoRegistradores|78|19|32|25|21|20|5~2_combout\ & (\BancoRegistradores|k0|24~regout\ & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|k0|24~regout\,
	datab => \BancoRegistradores|78|19|32|25|21|20|5~2_combout\,
	datac => \BancoRegistradores|fp|24~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	combout => \BancoRegistradores|78|19|32|25|21|20|5~3_combout\);

-- Location: LCCOMB_X27_Y15_N12
\BancoRegistradores|78|19|32|25|21|20|5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|21|20|5~6_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|78|19|32|25|21|20|5~3_combout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\BancoRegistradores|78|19|32|25|21|20|5~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \BancoRegistradores|78|19|32|25|21|20|5~5_combout\,
	datad => \BancoRegistradores|78|19|32|25|21|20|5~3_combout\,
	combout => \BancoRegistradores|78|19|32|25|21|20|5~6_combout\);

-- Location: LCCOMB_X27_Y15_N20
\BancoRegistradores|78|19|32|25|21|20|5~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|21|20|5~9_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|78|19|32|25|21|20|5~6_combout\ & (\BancoRegistradores|78|19|32|25|21|20|5~8_combout\)) # 
-- (!\BancoRegistradores|78|19|32|25|21|20|5~6_combout\ & ((\BancoRegistradores|78|19|32|25|21|20|5~1_combout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (((\BancoRegistradores|78|19|32|25|21|20|5~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|19|32|25|21|20|5~8_combout\,
	datab => \BancoRegistradores|78|19|32|25|21|20|5~1_combout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datad => \BancoRegistradores|78|19|32|25|21|20|5~6_combout\,
	combout => \BancoRegistradores|78|19|32|25|21|20|5~9_combout\);

-- Location: LCCOMB_X41_Y17_N10
\BancoRegistradores|78|20|21|20|5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|21|20|5~2_combout\ = (\BancoRegistradores|78|20|21|20|6~1_combout\) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25) & \BancoRegistradores|78|19|32|25|21|20|5~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BancoRegistradores|78|20|21|20|6~1_combout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25),
	datad => \BancoRegistradores|78|19|32|25|21|20|5~9_combout\,
	combout => \BancoRegistradores|78|20|21|20|5~2_combout\);

-- Location: LCCOMB_X30_Y20_N4
\177|21|20|6\ : cycloneii_lcell_comb
-- Equation(s):
-- \177|21|20|6~combout\ = (\BancoRegistradores|115|20|21|20|5~19_combout\ & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30)) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28)) # 
-- (!\inst2|108~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28),
	datac => \inst2|108~2_combout\,
	datad => \BancoRegistradores|115|20|21|20|5~19_combout\,
	combout => \177|21|20|6~combout\);

-- Location: LCCOMB_X38_Y17_N14
\ULA|134|48|20|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|134|48|20|5~0_combout\ = (\135|77~0_combout\ & ((\177|21|20|18~combout\) # ((\BancoRegistradores|78|20|21|20|5~2_combout\) # (\177|21|20|6~combout\)))) # (!\135|77~0_combout\ & (\BancoRegistradores|78|20|21|20|5~2_combout\ & ((\177|21|20|18~combout\) 
-- # (\177|21|20|6~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \135|77~0_combout\,
	datab => \177|21|20|18~combout\,
	datac => \BancoRegistradores|78|20|21|20|5~2_combout\,
	datad => \177|21|20|6~combout\,
	combout => \ULA|134|48|20|5~0_combout\);

-- Location: LCCOMB_X38_Y17_N10
\36~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \36~0_combout\ = (!\ULA|89|48|21|5~1_combout\ & (!\ULA|134|48|21|5~0_combout\ & ((!\ULA|134|48|20|5~0_combout\) # (!\135|75~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|89|48|21|5~1_combout\,
	datab => \135|75~combout\,
	datac => \ULA|134|48|20|5~0_combout\,
	datad => \ULA|134|48|21|5~0_combout\,
	combout => \36~0_combout\);

-- Location: LCCOMB_X35_Y17_N24
\36~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \36~1_combout\ = (!\ULA|125|48|21|5~1_combout\ & (!\ULA|126|48|21|5~1_combout\ & (!\ULA|127|48|21|5~1_combout\ & !\ULA|137|48|21|5~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|125|48|21|5~1_combout\,
	datab => \ULA|126|48|21|5~1_combout\,
	datac => \ULA|127|48|21|5~1_combout\,
	datad => \ULA|137|48|21|5~1_combout\,
	combout => \36~1_combout\);

-- Location: LCCOMB_X35_Y17_N14
\36~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \36~5_combout\ = (\36~4_combout\ & (\36~0_combout\ & (\36~1_combout\ & !\ULA|57|48|21|5~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \36~4_combout\,
	datab => \36~0_combout\,
	datac => \36~1_combout\,
	datad => \ULA|57|48|21|5~5_combout\,
	combout => \36~5_combout\);

-- Location: LCCOMB_X27_Y17_N26
\35|19|20|5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \35|19|20|5~3_combout\ = (\ULA|142|48|21|5~0_combout\ & (((\35|19|20|5~0_combout\)))) # (!\ULA|142|48|21|5~0_combout\ & ((\36~5_combout\ & (\35|19|20|5~2_combout\)) # (!\36~5_combout\ & ((\35|19|20|5~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \35|19|20|5~2_combout\,
	datab => \35|19|20|5~0_combout\,
	datac => \ULA|142|48|21|5~0_combout\,
	datad => \36~5_combout\,
	combout => \35|19|20|5~3_combout\);

-- Location: LCFF_X27_Y17_N13
\ProgramCounter|133|dffs[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \35|19|20|5~3_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ProgramCounter|133|dffs\(8));

-- Location: LCCOMB_X30_Y19_N2
\23|155\ : cycloneii_lcell_comb
-- Equation(s):
-- \23|155~combout\ = LCELL(\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(4),
	combout => \23|155~combout\);

-- Location: LCCOMB_X30_Y19_N4
\26|162\ : cycloneii_lcell_comb
-- Equation(s):
-- \26|162~combout\ = LCELL(\23|155~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \23|155~combout\,
	combout => \26|162~combout\);

-- Location: LCCOMB_X25_Y18_N24
\18|152|40\ : cycloneii_lcell_comb
-- Equation(s):
-- \18|152|40~combout\ = (\ProgramCounter|133|dffs\(3) & (\ProgramCounter|133|dffs\(2) & \ProgramCounter|133|dffs\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ProgramCounter|133|dffs\(3),
	datac => \ProgramCounter|133|dffs\(2),
	datad => \ProgramCounter|133|dffs\(4),
	combout => \18|152|40~combout\);

-- Location: LCCOMB_X25_Y18_N28
\26|154\ : cycloneii_lcell_comb
-- Equation(s):
-- \26|154~combout\ = LCELL(\23|156~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \23|156~combout\,
	combout => \26|154~combout\);

-- Location: LCCOMB_X25_Y18_N30
\27|151|38~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \27|151|38~0_combout\ = (\27|152|38~0_combout\ & ((\26|154~combout\) # (\ProgramCounter|133|dffs\(5) $ (\18|152|40~combout\)))) # (!\27|152|38~0_combout\ & (\26|154~combout\ & (\ProgramCounter|133|dffs\(5) $ (\18|152|40~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ProgramCounter|133|dffs\(5),
	datab => \27|152|38~0_combout\,
	datac => \18|152|40~combout\,
	datad => \26|154~combout\,
	combout => \27|151|38~0_combout\);

-- Location: LCCOMB_X25_Y18_N8
\27|154|38~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \27|154|38~0_combout\ = (\26|162~combout\ & ((\27|151|38~0_combout\) # (\18|151|40~combout\ $ (\ProgramCounter|133|dffs\(6))))) # (!\26|162~combout\ & (\27|151|38~0_combout\ & (\18|151|40~combout\ $ (\ProgramCounter|133|dffs\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \18|151|40~combout\,
	datab => \26|162~combout\,
	datac => \ProgramCounter|133|dffs\(6),
	datad => \27|151|38~0_combout\,
	combout => \27|154|38~0_combout\);

-- Location: LCCOMB_X36_Y17_N6
\36~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \36~11_combout\ = (\inst2|63~combout\ & (!\ULA|142|48|21|5~0_combout\ & (\36~10_combout\ & \36~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|63~combout\,
	datab => \ULA|142|48|21|5~0_combout\,
	datac => \36~10_combout\,
	datad => \36~5_combout\,
	combout => \36~11_combout\);

-- Location: LCCOMB_X25_Y18_N20
\35|18|26|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \35|18|26|5~0_combout\ = \18|153|31~combout\ $ (((\36~11_combout\ & (\26|161~combout\ $ (\27|154|38~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \18|153|31~combout\,
	datab => \26|161~combout\,
	datac => \27|154|38~0_combout\,
	datad => \36~11_combout\,
	combout => \35|18|26|5~0_combout\);

-- Location: LCFF_X25_Y18_N17
\ProgramCounter|133|dffs[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \35|18|26|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ProgramCounter|133|dffs\(7));

-- Location: LCCOMB_X38_Y15_N14
\BancoRegistradores|sp|13~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|sp|13~feeder_combout\ = \33|19|28|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \33|19|28|5~0_combout\,
	combout => \BancoRegistradores|sp|13~feeder_combout\);

-- Location: LCFF_X38_Y15_N15
\BancoRegistradores|sp|13\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|sp|13~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|140~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|sp|13~regout\);

-- Location: LCCOMB_X34_Y15_N4
\BancoRegistradores|78|19|32|25|19|28|5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|19|28|5~3_combout\ = (\BancoRegistradores|78|19|32|25|19|28|5~2_combout\ & (((\BancoRegistradores|sp|13~regout\)) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23)))) # 
-- (!\BancoRegistradores|78|19|32|25|19|28|5~2_combout\ & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\BancoRegistradores|s5|13~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|19|32|25|19|28|5~2_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datac => \BancoRegistradores|s5|13~regout\,
	datad => \BancoRegistradores|sp|13~regout\,
	combout => \BancoRegistradores|78|19|32|25|19|28|5~3_combout\);

-- Location: LCCOMB_X38_Y16_N12
\BancoRegistradores|78|19|32|25|19|28|5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|19|28|5~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|t8|13~regout\) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & \BancoRegistradores|s0|13~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t8|13~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datad => \BancoRegistradores|s0|13~regout\,
	combout => \BancoRegistradores|78|19|32|25|19|28|5~4_combout\);

-- Location: LCCOMB_X38_Y16_N10
\BancoRegistradores|78|19|32|25|19|28|5~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|19|28|5~5_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|78|19|32|25|19|28|5~4_combout\ & ((\BancoRegistradores|gp|13~regout\))) # 
-- (!\BancoRegistradores|78|19|32|25|19|28|5~4_combout\ & (\BancoRegistradores|s4|13~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (((\BancoRegistradores|78|19|32|25|19|28|5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|s4|13~regout\,
	datab => \BancoRegistradores|gp|13~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datad => \BancoRegistradores|78|19|32|25|19|28|5~4_combout\,
	combout => \BancoRegistradores|78|19|32|25|19|28|5~5_combout\);

-- Location: LCCOMB_X34_Y15_N10
\BancoRegistradores|78|19|32|25|19|28|5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|19|28|5~6_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\BancoRegistradores|78|19|32|25|19|28|5~3_combout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|78|19|32|25|19|28|5~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datac => \BancoRegistradores|78|19|32|25|19|28|5~3_combout\,
	datad => \BancoRegistradores|78|19|32|25|19|28|5~5_combout\,
	combout => \BancoRegistradores|78|19|32|25|19|28|5~6_combout\);

-- Location: LCFF_X34_Y14_N25
\BancoRegistradores|s7|13\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|28|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|147~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s7|13~regout\);

-- Location: LCFF_X34_Y14_N7
\BancoRegistradores|s3|13\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|28|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|150~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s3|13~regout\);

-- Location: LCCOMB_X34_Y14_N24
\BancoRegistradores|78|19|32|25|19|28|5~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|19|28|5~7_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\BancoRegistradores|s7|13~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|s3|13~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datac => \BancoRegistradores|s7|13~regout\,
	datad => \BancoRegistradores|s3|13~regout\,
	combout => \BancoRegistradores|78|19|32|25|19|28|5~7_combout\);

-- Location: LCFF_X33_Y14_N27
\BancoRegistradores|ra|13\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|28|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|139~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|ra|13~regout\);

-- Location: LCFF_X33_Y14_N29
\BancoRegistradores|k1|13\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|28|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|141~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|k1|13~regout\);

-- Location: LCCOMB_X33_Y14_N26
\BancoRegistradores|78|19|32|25|19|28|5~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|19|28|5~8_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|78|19|32|25|19|28|5~7_combout\ & (\BancoRegistradores|ra|13~regout\)) # 
-- (!\BancoRegistradores|78|19|32|25|19|28|5~7_combout\ & ((\BancoRegistradores|k1|13~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (\BancoRegistradores|78|19|32|25|19|28|5~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \BancoRegistradores|78|19|32|25|19|28|5~7_combout\,
	datac => \BancoRegistradores|ra|13~regout\,
	datad => \BancoRegistradores|k1|13~regout\,
	combout => \BancoRegistradores|78|19|32|25|19|28|5~8_combout\);

-- Location: LCCOMB_X33_Y19_N26
\BancoRegistradores|78|19|32|25|19|28|5~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|19|32|25|19|28|5~9_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|78|19|32|25|19|28|5~6_combout\ & ((\BancoRegistradores|78|19|32|25|19|28|5~8_combout\))) # 
-- (!\BancoRegistradores|78|19|32|25|19|28|5~6_combout\ & (\BancoRegistradores|78|19|32|25|19|28|5~1_combout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\BancoRegistradores|78|19|32|25|19|28|5~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|19|32|25|19|28|5~1_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \BancoRegistradores|78|19|32|25|19|28|5~6_combout\,
	datad => \BancoRegistradores|78|19|32|25|19|28|5~8_combout\,
	combout => \BancoRegistradores|78|19|32|25|19|28|5~9_combout\);

-- Location: LCFF_X25_Y20_N25
\BancoRegistradores|a3|13\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \33|19|28|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|129~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a3|13~regout\);

-- Location: LCCOMB_X29_Y24_N28
\BancoRegistradores|78|18|32|25|19|28|5~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|19|28|5~5_combout\ = (\BancoRegistradores|78|18|32|25|19|28|5~4_combout\ & (((\BancoRegistradores|a3|13~regout\) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\BancoRegistradores|78|18|32|25|19|28|5~4_combout\ & (\BancoRegistradores|a2|13~regout\ & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|18|32|25|19|28|5~4_combout\,
	datab => \BancoRegistradores|a2|13~regout\,
	datac => \BancoRegistradores|a3|13~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	combout => \BancoRegistradores|78|18|32|25|19|28|5~5_combout\);

-- Location: LCCOMB_X32_Y23_N2
\BancoRegistradores|78|18|28|23|19|28|18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|28|23|19|28|18~combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & \BancoRegistradores|at|13~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datad => \BancoRegistradores|at|13~regout\,
	combout => \BancoRegistradores|78|18|28|23|19|28|18~combout\);

-- Location: LCCOMB_X32_Y23_N10
\BancoRegistradores|78|18|32|25|19|28|5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|19|28|5~6_combout\ = (\BancoRegistradores|78|20|21|26|5~1_combout\ & (((\BancoRegistradores|78|20|21|26|5~0_combout\)))) # (!\BancoRegistradores|78|20|21|26|5~1_combout\ & ((\BancoRegistradores|78|20|21|26|5~0_combout\ & 
-- (\BancoRegistradores|v0|13~regout\)) # (!\BancoRegistradores|78|20|21|26|5~0_combout\ & ((\BancoRegistradores|78|18|28|23|19|28|18~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|20|21|26|5~1_combout\,
	datab => \BancoRegistradores|v0|13~regout\,
	datac => \BancoRegistradores|78|20|21|26|5~0_combout\,
	datad => \BancoRegistradores|78|18|28|23|19|28|18~combout\,
	combout => \BancoRegistradores|78|18|32|25|19|28|5~6_combout\);

-- Location: LCCOMB_X32_Y23_N0
\BancoRegistradores|78|18|32|25|19|28|5~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|19|28|5~7_combout\ = (\BancoRegistradores|78|20|21|26|5~1_combout\ & ((\BancoRegistradores|78|18|32|25|19|28|5~6_combout\ & (\BancoRegistradores|v1|13~regout\)) # (!\BancoRegistradores|78|18|32|25|19|28|5~6_combout\ & 
-- ((\BancoRegistradores|78|18|32|25|19|28|5~5_combout\))))) # (!\BancoRegistradores|78|20|21|26|5~1_combout\ & (((\BancoRegistradores|78|18|32|25|19|28|5~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|20|21|26|5~1_combout\,
	datab => \BancoRegistradores|v1|13~regout\,
	datac => \BancoRegistradores|78|18|32|25|19|28|5~5_combout\,
	datad => \BancoRegistradores|78|18|32|25|19|28|5~6_combout\,
	combout => \BancoRegistradores|78|18|32|25|19|28|5~7_combout\);

-- Location: LCCOMB_X37_Y22_N0
\BancoRegistradores|78|18|32|25|19|28|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|19|28|5~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|t6|13~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\BancoRegistradores|t4|13~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t4|13~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datac => \BancoRegistradores|t6|13~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	combout => \BancoRegistradores|78|18|32|25|19|28|5~0_combout\);

-- Location: LCCOMB_X37_Y23_N16
\BancoRegistradores|78|18|32|25|19|28|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|19|28|5~1_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|78|18|32|25|19|28|5~0_combout\ & ((\BancoRegistradores|t7|13~regout\))) # 
-- (!\BancoRegistradores|78|18|32|25|19|28|5~0_combout\ & (\BancoRegistradores|t5|13~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (((\BancoRegistradores|78|18|32|25|19|28|5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t5|13~regout\,
	datab => \BancoRegistradores|t7|13~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datad => \BancoRegistradores|78|18|32|25|19|28|5~0_combout\,
	combout => \BancoRegistradores|78|18|32|25|19|28|5~1_combout\);

-- Location: LCCOMB_X37_Y20_N8
\BancoRegistradores|78|18|32|25|19|28|5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|18|32|25|19|28|5~3_combout\ = (\BancoRegistradores|78|18|32|25|19|28|5~2_combout\ & (((\BancoRegistradores|t3|13~regout\)) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22)))) # 
-- (!\BancoRegistradores|78|18|32|25|19|28|5~2_combout\ & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\BancoRegistradores|t2|13~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|78|18|32|25|19|28|5~2_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \BancoRegistradores|t2|13~regout\,
	datad => \BancoRegistradores|t3|13~regout\,
	combout => \BancoRegistradores|78|18|32|25|19|28|5~3_combout\);

-- Location: LCCOMB_X37_Y23_N10
\BancoRegistradores|78|20|19|28|6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|19|28|6~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & 
-- (\BancoRegistradores|78|18|32|25|19|28|5~1_combout\)) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|78|18|32|25|19|28|5~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datac => \BancoRegistradores|78|18|32|25|19|28|5~1_combout\,
	datad => \BancoRegistradores|78|18|32|25|19|28|5~3_combout\,
	combout => \BancoRegistradores|78|20|19|28|6~0_combout\);

-- Location: LCCOMB_X33_Y19_N6
\BancoRegistradores|78|20|19|28|6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|19|28|6~1_combout\ = (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25) & ((\BancoRegistradores|78|20|19|28|6~0_combout\) # ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & 
-- \BancoRegistradores|78|18|32|25|19|28|5~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \BancoRegistradores|78|18|32|25|19|28|5~7_combout\,
	datac => \BancoRegistradores|78|20|19|28|6~0_combout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25),
	combout => \BancoRegistradores|78|20|19|28|6~1_combout\);

-- Location: LCCOMB_X33_Y19_N22
\BancoRegistradores|78|20|19|28|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|78|20|19|28|5~0_combout\ = (\BancoRegistradores|78|20|19|28|6~1_combout\) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25) & \BancoRegistradores|78|19|32|25|19|28|5~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25),
	datab => \BancoRegistradores|78|19|32|25|19|28|5~9_combout\,
	datad => \BancoRegistradores|78|20|19|28|6~1_combout\,
	combout => \BancoRegistradores|78|20|19|28|5~0_combout\);

-- Location: LCCOMB_X30_Y20_N18
\177|19|28|18\ : cycloneii_lcell_comb
-- Equation(s):
-- \177|19|28|18~combout\ = (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28) & (\inst2|108~2_combout\ & \23|167~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28),
	datac => \inst2|108~2_combout\,
	datad => \23|167~combout\,
	combout => \177|19|28|18~combout\);

-- Location: LCCOMB_X31_Y20_N12
\ULA|94|48|20|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|94|48|20|5~0_combout\ = (\BancoRegistradores|78|20|19|28|5~0_combout\ & ((\177|19|28|6~combout\) # ((\135|77~0_combout\) # (\177|19|28|18~combout\)))) # (!\BancoRegistradores|78|20|19|28|5~0_combout\ & (\135|77~0_combout\ & ((\177|19|28|6~combout\) # 
-- (\177|19|28|18~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \177|19|28|6~combout\,
	datab => \BancoRegistradores|78|20|19|28|5~0_combout\,
	datac => \135|77~0_combout\,
	datad => \177|19|28|18~combout\,
	combout => \ULA|94|48|20|5~0_combout\);

-- Location: LCCOMB_X32_Y19_N18
\ULA|94|48|21|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|94|48|21|5~0_combout\ = (\ULA|140|48|21|5~0_combout\ & (\BancoRegistradores|78|20|19|28|5~0_combout\ $ (\ULA|95|53|38~0_combout\ $ (\ULA|94|50~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|140|48|21|5~0_combout\,
	datab => \BancoRegistradores|78|20|19|28|5~0_combout\,
	datac => \ULA|95|53|38~0_combout\,
	datad => \ULA|94|50~combout\,
	combout => \ULA|94|48|21|5~0_combout\);

-- Location: LCCOMB_X32_Y19_N28
\ULA|94|48|21|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|94|48|21|5~1_combout\ = (\ULA|94|48|21|5~0_combout\) # ((\ULA|94|48|20|5~0_combout\ & \135|75~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ULA|94|48|20|5~0_combout\,
	datac => \135|75~combout\,
	datad => \ULA|94|48|21|5~0_combout\,
	combout => \ULA|94|48|21|5~1_combout\);

-- Location: LCCOMB_X32_Y19_N10
\36~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \36~8_combout\ = (!\ULA|78|48|21|5~1_combout\ & (!\ULA|94|48|21|5~1_combout\ & (!\ULA|95|48|21|5~1_combout\ & !\ULA|96|48|21|5~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|78|48|21|5~1_combout\,
	datab => \ULA|94|48|21|5~1_combout\,
	datac => \ULA|95|48|21|5~1_combout\,
	datad => \ULA|96|48|21|5~1_combout\,
	combout => \36~8_combout\);

-- Location: LCCOMB_X36_Y17_N20
\36~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \36~7_combout\ = (!\ULA|77|48|21|5~1_combout\ & (!\ULA|93|48|21|5~1_combout\ & (!\ULA|92|48|21|5~1_combout\ & !\ULA|135|48|21|5~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|77|48|21|5~1_combout\,
	datab => \ULA|93|48|21|5~1_combout\,
	datac => \ULA|92|48|21|5~1_combout\,
	datad => \ULA|135|48|21|5~1_combout\,
	combout => \36~7_combout\);

-- Location: LCCOMB_X36_Y17_N22
\36~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \36~9_combout\ = (\36~6_combout\ & (\36~8_combout\ & (\36~7_combout\ & !\ULA|136|48|21|5~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \36~6_combout\,
	datab => \36~8_combout\,
	datac => \36~7_combout\,
	datad => \ULA|136|48|21|5~1_combout\,
	combout => \36~9_combout\);

-- Location: LCCOMB_X36_Y17_N24
\36~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \36~10_combout\ = (!\ULA|138|48|21|5~3_combout\ & (\36~9_combout\ & (!\ULA|140|48|21|5~4_combout\ & !\ULA|139|48|21|5~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|138|48|21|5~3_combout\,
	datab => \36~9_combout\,
	datac => \ULA|140|48|21|5~4_combout\,
	datad => \ULA|139|48|21|5~3_combout\,
	combout => \36~10_combout\);

-- Location: LCCOMB_X24_Y18_N22
\35|18|27|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \35|18|27|5~0_combout\ = (\inst2|63~combout\ & (\27|151|38~0_combout\ $ (\26|162~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|63~combout\,
	datab => \27|151|38~0_combout\,
	datad => \26|162~combout\,
	combout => \35|18|27|5~0_combout\);

-- Location: LCCOMB_X27_Y17_N28
\35|18|27|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \35|18|27|5~1_combout\ = (\36~10_combout\ & (\35|18|27|5~0_combout\ & \36~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \36~10_combout\,
	datac => \35|18|27|5~0_combout\,
	datad => \36~5_combout\,
	combout => \35|18|27|5~1_combout\);

-- Location: LCCOMB_X27_Y17_N14
\35|18|27|5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \35|18|27|5~2_combout\ = \18|151|40~combout\ $ (\ProgramCounter|133|dffs\(6) $ (((!\ULA|142|48|21|5~0_combout\ & \35|18|27|5~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \18|151|40~combout\,
	datab => \ProgramCounter|133|dffs\(6),
	datac => \ULA|142|48|21|5~0_combout\,
	datad => \35|18|27|5~1_combout\,
	combout => \35|18|27|5~2_combout\);

-- Location: LCFF_X27_Y17_N23
\ProgramCounter|133|dffs[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \35|18|27|5~2_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ProgramCounter|133|dffs\(6));

-- Location: LCCOMB_X29_Y17_N12
\23|151\ : cycloneii_lcell_comb
-- Equation(s):
-- \23|151~combout\ = LCELL(\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(1),
	combout => \23|151~combout\);

-- Location: LCCOMB_X29_Y17_N24
\26|156\ : cycloneii_lcell_comb
-- Equation(s):
-- \26|156~combout\ = LCELL(\23|151~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \23|151~combout\,
	combout => \26|156~combout\);

-- Location: LCCOMB_X31_Y17_N2
\27|149|38~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \27|149|38~0_combout\ = (\26|156~combout\ & ((\27|150|38~0_combout\) # (\ProgramCounter|133|dffs\(2) $ (\ProgramCounter|133|dffs\(3))))) # (!\26|156~combout\ & (\27|150|38~0_combout\ & (\ProgramCounter|133|dffs\(2) $ (\ProgramCounter|133|dffs\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ProgramCounter|133|dffs\(2),
	datab => \26|156~combout\,
	datac => \ProgramCounter|133|dffs\(3),
	datad => \27|150|38~0_combout\,
	combout => \27|149|38~0_combout\);

-- Location: LCCOMB_X25_Y18_N22
\18|149|40\ : cycloneii_lcell_comb
-- Equation(s):
-- \18|149|40~combout\ = (\ProgramCounter|133|dffs\(2) & \ProgramCounter|133|dffs\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ProgramCounter|133|dffs\(2),
	datad => \ProgramCounter|133|dffs\(3),
	combout => \18|149|40~combout\);

-- Location: LCCOMB_X25_Y18_N0
\27|152|38~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \27|152|38~0_combout\ = (\26|155~combout\ & ((\27|149|38~0_combout\) # (\ProgramCounter|133|dffs\(4) $ (\18|149|40~combout\)))) # (!\26|155~combout\ & (\27|149|38~0_combout\ & (\ProgramCounter|133|dffs\(4) $ (\18|149|40~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \26|155~combout\,
	datab => \ProgramCounter|133|dffs\(4),
	datac => \27|149|38~0_combout\,
	datad => \18|149|40~combout\,
	combout => \27|152|38~0_combout\);

-- Location: LCCOMB_X25_Y18_N18
\35|18|28|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \35|18|28|5~0_combout\ = \ProgramCounter|133|dffs\(5) $ (((\ProgramCounter|133|dffs\(2) & (\ProgramCounter|133|dffs\(4) & \ProgramCounter|133|dffs\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ProgramCounter|133|dffs\(5),
	datab => \ProgramCounter|133|dffs\(2),
	datac => \ProgramCounter|133|dffs\(4),
	datad => \ProgramCounter|133|dffs\(3),
	combout => \35|18|28|5~0_combout\);

-- Location: LCCOMB_X24_Y18_N30
\35|18|28|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \35|18|28|5~1_combout\ = \35|18|28|5~0_combout\ $ (((\inst2|63~combout\ & (\27|152|38~0_combout\ $ (\26|154~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101011100101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|63~combout\,
	datab => \27|152|38~0_combout\,
	datac => \26|154~combout\,
	datad => \35|18|28|5~0_combout\,
	combout => \35|18|28|5~1_combout\);

-- Location: LCCOMB_X35_Y18_N0
\35|18|28|5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \35|18|28|5~2_combout\ = (\36~10_combout\ & (\35|18|28|5~1_combout\)) # (!\36~10_combout\ & ((\35|18|28|5~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \35|18|28|5~1_combout\,
	datac => \36~10_combout\,
	datad => \35|18|28|5~0_combout\,
	combout => \35|18|28|5~2_combout\);

-- Location: LCCOMB_X35_Y18_N14
\35|18|28|5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \35|18|28|5~3_combout\ = (\ULA|142|48|21|5~0_combout\ & (\35|18|28|5~0_combout\)) # (!\ULA|142|48|21|5~0_combout\ & ((\36~5_combout\ & ((\35|18|28|5~2_combout\))) # (!\36~5_combout\ & (\35|18|28|5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \35|18|28|5~0_combout\,
	datab => \35|18|28|5~2_combout\,
	datac => \ULA|142|48|21|5~0_combout\,
	datad => \36~5_combout\,
	combout => \35|18|28|5~3_combout\);

-- Location: LCFF_X35_Y18_N19
\ProgramCounter|133|dffs[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \35|18|28|5~3_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ProgramCounter|133|dffs\(5));

-- Location: LCCOMB_X27_Y18_N14
\23|153\ : cycloneii_lcell_comb
-- Equation(s):
-- \23|153~combout\ = LCELL(\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(2),
	combout => \23|153~combout\);

-- Location: LCCOMB_X25_Y18_N6
\26|155\ : cycloneii_lcell_comb
-- Equation(s):
-- \26|155~combout\ = LCELL(\23|153~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \23|153~combout\,
	combout => \26|155~combout\);

-- Location: LCCOMB_X25_Y18_N14
\35|18|29|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \35|18|29|5~0_combout\ = \18|152|31~combout\ $ (((\36~11_combout\ & (\26|155~combout\ $ (\27|149|38~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \18|152|31~combout\,
	datab => \26|155~combout\,
	datac => \27|149|38~0_combout\,
	datad => \36~11_combout\,
	combout => \35|18|29|5~0_combout\);

-- Location: LCFF_X25_Y18_N19
\ProgramCounter|133|dffs[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \35|18|29|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ProgramCounter|133|dffs\(4));

-- Location: LCCOMB_X30_Y17_N10
\23|150\ : cycloneii_lcell_comb
-- Equation(s):
-- \23|150~combout\ = LCELL(\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(0),
	combout => \23|150~combout\);

-- Location: LCCOMB_X30_Y17_N6
\26|153\ : cycloneii_lcell_comb
-- Equation(s):
-- \26|153~combout\ = LCELL(\23|150~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \23|150~combout\,
	combout => \26|153~combout\);

-- Location: LCCOMB_X31_Y17_N0
\26|151\ : cycloneii_lcell_comb
-- Equation(s):
-- \26|151~combout\ = LCELL(GND)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \26|151~combout\);

-- Location: LCCOMB_X31_Y17_N30
\26|150\ : cycloneii_lcell_comb
-- Equation(s):
-- \26|150~combout\ = LCELL(GND)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \26|150~combout\);

-- Location: LCCOMB_X31_Y17_N18
\35|18|20|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \35|18|20|5~0_combout\ = ((!\36~10_combout\) # (!\26|150~combout\)) # (!\inst2|63~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|63~combout\,
	datac => \26|150~combout\,
	datad => \36~10_combout\,
	combout => \35|18|20|5~0_combout\);

-- Location: LCCOMB_X31_Y17_N20
\35|18|20|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \35|18|20|5~1_combout\ = \ProgramCounter|133|dffs\(0) $ (((!\ULA|142|48|21|5~0_combout\ & (\36~5_combout\ & !\35|18|20|5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|142|48|21|5~0_combout\,
	datab => \ProgramCounter|133|dffs\(0),
	datac => \36~5_combout\,
	datad => \35|18|20|5~0_combout\,
	combout => \35|18|20|5~1_combout\);

-- Location: LCFF_X31_Y17_N31
\ProgramCounter|133|dffs[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \35|18|20|5~1_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ProgramCounter|133|dffs\(0));

-- Location: LCCOMB_X31_Y17_N16
\27|148|31~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \27|148|31~0_combout\ = \ProgramCounter|133|dffs\(1) $ (\26|151~combout\ $ (((\26|150~combout\ & \ProgramCounter|133|dffs\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \26|150~combout\,
	datab => \ProgramCounter|133|dffs\(0),
	datac => \ProgramCounter|133|dffs\(1),
	datad => \26|151~combout\,
	combout => \27|148|31~0_combout\);

-- Location: LCCOMB_X31_Y17_N24
\35|18|23|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \35|18|23|5~0_combout\ = (\36~11_combout\ & (\27|148|31~0_combout\)) # (!\36~11_combout\ & ((\ProgramCounter|133|dffs\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \27|148|31~0_combout\,
	datac => \ProgramCounter|133|dffs\(1),
	datad => \36~11_combout\,
	combout => \35|18|23|5~0_combout\);

-- Location: LCFF_X31_Y17_N17
\ProgramCounter|133|dffs[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \35|18|23|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ProgramCounter|133|dffs\(1));

-- Location: LCCOMB_X31_Y17_N22
\27|148|38~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \27|148|38~0_combout\ = (\26|151~combout\ & ((\ProgramCounter|133|dffs\(1)) # ((\26|150~combout\ & \ProgramCounter|133|dffs\(0))))) # (!\26|151~combout\ & (\26|150~combout\ & (\ProgramCounter|133|dffs\(1) & \ProgramCounter|133|dffs\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \26|150~combout\,
	datab => \26|151~combout\,
	datac => \ProgramCounter|133|dffs\(1),
	datad => \ProgramCounter|133|dffs\(0),
	combout => \27|148|38~0_combout\);

-- Location: LCCOMB_X31_Y17_N28
\27|150|38~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \27|150|38~0_combout\ = (\ProgramCounter|133|dffs\(2) & (\26|153~combout\ & \27|148|38~0_combout\)) # (!\ProgramCounter|133|dffs\(2) & ((\26|153~combout\) # (\27|148|38~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ProgramCounter|133|dffs\(2),
	datac => \26|153~combout\,
	datad => \27|148|38~0_combout\,
	combout => \27|150|38~0_combout\);

-- Location: LCCOMB_X31_Y17_N8
\35|18|25|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \35|18|25|5~0_combout\ = (\inst2|63~combout\ & (\26|156~combout\ $ (\27|150|38~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \26|156~combout\,
	datab => \inst2|63~combout\,
	datad => \27|150|38~0_combout\,
	combout => \35|18|25|5~0_combout\);

-- Location: LCCOMB_X31_Y17_N12
\35|18|25|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \35|18|25|5~1_combout\ = (\35|18|25|5~0_combout\ & (\36~10_combout\ & \36~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \35|18|25|5~0_combout\,
	datac => \36~10_combout\,
	datad => \36~5_combout\,
	combout => \35|18|25|5~1_combout\);

-- Location: LCCOMB_X31_Y17_N14
\35|18|25|5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \35|18|25|5~2_combout\ = \ProgramCounter|133|dffs\(3) $ (\ProgramCounter|133|dffs\(2) $ (((!\ULA|142|48|21|5~0_combout\ & \35|18|25|5~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ProgramCounter|133|dffs\(3),
	datab => \ProgramCounter|133|dffs\(2),
	datac => \ULA|142|48|21|5~0_combout\,
	datad => \35|18|25|5~1_combout\,
	combout => \35|18|25|5~2_combout\);

-- Location: LCFF_X31_Y17_N1
\ProgramCounter|133|dffs[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \35|18|25|5~2_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ProgramCounter|133|dffs\(3));

-- Location: LCCOMB_X25_Y23_N30
\ULA|140|48|21|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|140|48|21|5~0_combout\ = ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(2) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(3) & 
-- !\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(0)))) # (!\inst2|60~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(2),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(3),
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(0),
	datad => \inst2|60~combout\,
	combout => \ULA|140|48|21|5~0_combout\);

-- Location: LCCOMB_X36_Y17_N18
\ULA|142|48|21|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|142|48|21|5~0_combout\ = (\ULA|142|48|20|5~0_combout\ & ((\135|75~combout\) # ((\ULA|140|48|21|5~0_combout\ & \ULA|142|56|31~0_combout\)))) # (!\ULA|142|48|20|5~0_combout\ & (\ULA|140|48|21|5~0_combout\ & ((\ULA|142|56|31~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|142|48|20|5~0_combout\,
	datab => \ULA|140|48|21|5~0_combout\,
	datac => \135|75~combout\,
	datad => \ULA|142|56|31~0_combout\,
	combout => \ULA|142|48|21|5~0_combout\);

-- Location: LCCOMB_X31_Y17_N4
\35|18|24|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \35|18|24|5~0_combout\ = ((\26|153~combout\ $ (!\27|148|38~0_combout\)) # (!\36~10_combout\)) # (!\inst2|63~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \26|153~combout\,
	datab => \inst2|63~combout\,
	datac => \36~10_combout\,
	datad => \27|148|38~0_combout\,
	combout => \35|18|24|5~0_combout\);

-- Location: LCCOMB_X31_Y17_N10
\35|18|24|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \35|18|24|5~1_combout\ = \ProgramCounter|133|dffs\(2) $ (((!\ULA|142|48|21|5~0_combout\ & (!\35|18|24|5~0_combout\ & \36~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ProgramCounter|133|dffs\(2),
	datab => \ULA|142|48|21|5~0_combout\,
	datac => \35|18|24|5~0_combout\,
	datad => \36~5_combout\,
	combout => \35|18|24|5~1_combout\);

-- Location: LCCOMB_X31_Y17_N6
\ProgramCounter|133|dffs[2]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ProgramCounter|133|dffs[2]~1_combout\ = !\35|18|24|5~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \35|18|24|5~1_combout\,
	combout => \ProgramCounter|133|dffs[2]~1_combout\);

-- Location: LCFF_X31_Y17_N7
\ProgramCounter|133|dffs[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \ProgramCounter|133|dffs[2]~1_combout\,
	aclr => \ALT_INV_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ProgramCounter|133|dffs\(2));

-- Location: LCCOMB_X38_Y17_N0
\inst2|63\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|63~combout\ = (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(29) & (\inst2|60~0_combout\ & \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(29),
	datab => \inst2|60~0_combout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28),
	combout => \inst2|63~combout\);

-- Location: CLKCTRL_G5
\inst4|inst2~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst4|inst2~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst4|inst2~clkctrl_outclk\);

-- Location: LCCOMB_X33_Y17_N10
\26|134\ : cycloneii_lcell_comb
-- Equation(s):
-- \26|134~combout\ = LCELL(\23|136~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \23|136~combout\,
	combout => \26|134~combout\);

-- Location: LCCOMB_X30_Y21_N20
\26|137\ : cycloneii_lcell_comb
-- Equation(s):
-- \26|137~combout\ = LCELL(\23|140~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \23|140~combout\,
	combout => \26|137~combout\);

-- Location: LCCOMB_X35_Y15_N26
\26|148\ : cycloneii_lcell_comb
-- Equation(s):
-- \26|148~combout\ = LCELL(\23|146~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \23|146~combout\,
	combout => \26|148~combout\);

-- Location: LCCOMB_X35_Y15_N6
\26|147\ : cycloneii_lcell_comb
-- Equation(s):
-- \26|147~combout\ = LCELL(\23|164~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \23|164~combout\,
	combout => \26|147~combout\);

-- Location: LCCOMB_X33_Y19_N4
\26|146\ : cycloneii_lcell_comb
-- Equation(s):
-- \26|146~combout\ = LCELL(\23|165~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \23|165~combout\,
	combout => \26|146~combout\);

-- Location: LCCOMB_X31_Y17_N26
\23|158\ : cycloneii_lcell_comb
-- Equation(s):
-- \23|158~combout\ = LCELL(\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(11),
	combout => \23|158~combout\);

-- Location: LCCOMB_X28_Y18_N4
\26|167\ : cycloneii_lcell_comb
-- Equation(s):
-- \26|167~combout\ = LCELL(\23|158~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \23|158~combout\,
	combout => \26|167~combout\);

-- Location: LCCOMB_X33_Y17_N20
\26|166\ : cycloneii_lcell_comb
-- Equation(s):
-- \26|166~combout\ = LCELL(\23|157~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \23|157~combout\,
	combout => \26|166~combout\);

-- Location: LCCOMB_X34_Y17_N4
\35|19|29|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \35|19|29|5~0_combout\ = (\inst2|63~combout\ & (\27|159|38~0_combout\ $ (\26|166~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \27|159|38~0_combout\,
	datab => \26|166~combout\,
	datad => \inst2|63~combout\,
	combout => \35|19|29|5~0_combout\);

-- Location: LCCOMB_X35_Y17_N30
\35|19|29|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \35|19|29|5~1_combout\ = (\35|19|29|5~0_combout\ & (\36~5_combout\ & \36~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \35|19|29|5~0_combout\,
	datac => \36~5_combout\,
	datad => \36~10_combout\,
	combout => \35|19|29|5~1_combout\);

-- Location: LCCOMB_X34_Y17_N0
\35|19|29|5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \35|19|29|5~2_combout\ = \18|159|40~combout\ $ (\ProgramCounter|133|dffs\(12) $ (((!\ULA|142|48|21|5~0_combout\ & \35|19|29|5~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \18|159|40~combout\,
	datab => \ULA|142|48|21|5~0_combout\,
	datac => \ProgramCounter|133|dffs\(12),
	datad => \35|19|29|5~1_combout\,
	combout => \35|19|29|5~2_combout\);

-- Location: LCFF_X34_Y17_N1
\ProgramCounter|133|dffs[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \35|19|29|5~2_combout\,
	aclr => \ALT_INV_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ProgramCounter|133|dffs\(12));

-- Location: LCCOMB_X27_Y19_N18
\26|157\ : cycloneii_lcell_comb
-- Equation(s):
-- \26|157~combout\ = LCELL(\23|160~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \23|160~combout\,
	combout => \26|157~combout\);

-- Location: LCCOMB_X34_Y17_N16
\18|160|31\ : cycloneii_lcell_comb
-- Equation(s):
-- \18|160|31~combout\ = \ProgramCounter|133|dffs\(10) $ (((\18|162|40~combout\ & \ProgramCounter|133|dffs\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \18|162|40~combout\,
	datab => \ProgramCounter|133|dffs\(9),
	datad => \ProgramCounter|133|dffs\(10),
	combout => \18|160|31~combout\);

-- Location: LCCOMB_X34_Y17_N28
\35|19|24|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \35|19|24|5~0_combout\ = \18|160|31~combout\ $ (((\36~11_combout\ & (\27|161|38~0_combout\ $ (\26|157~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \27|161|38~0_combout\,
	datab => \26|157~combout\,
	datac => \18|160|31~combout\,
	datad => \36~11_combout\,
	combout => \35|19|24|5~0_combout\);

-- Location: LCFF_X34_Y17_N29
\ProgramCounter|133|dffs[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \35|19|24|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ProgramCounter|133|dffs\(10));

-- Location: LCCOMB_X34_Y17_N8
\35|19|25|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \35|19|25|5~0_combout\ = \ProgramCounter|133|dffs\(11) $ (((\18|162|40~combout\ & (\ProgramCounter|133|dffs\(10) & \ProgramCounter|133|dffs\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \18|162|40~combout\,
	datab => \ProgramCounter|133|dffs\(10),
	datac => \ProgramCounter|133|dffs\(9),
	datad => \ProgramCounter|133|dffs\(11),
	combout => \35|19|25|5~0_combout\);

-- Location: LCCOMB_X32_Y17_N14
\26|158\ : cycloneii_lcell_comb
-- Equation(s):
-- \26|158~combout\ = LCELL(\23|159~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \23|159~combout\,
	combout => \26|158~combout\);

-- Location: LCCOMB_X33_Y17_N4
\18|161|40\ : cycloneii_lcell_comb
-- Equation(s):
-- \18|161|40~combout\ = (\18|162|40~combout\ & \ProgramCounter|133|dffs\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \18|162|40~combout\,
	datad => \ProgramCounter|133|dffs\(9),
	combout => \18|161|40~combout\);

-- Location: LCCOMB_X34_Y17_N10
\27|160|38~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \27|160|38~0_combout\ = (\27|161|38~0_combout\ & ((\26|157~combout\) # (\ProgramCounter|133|dffs\(10) $ (\18|161|40~combout\)))) # (!\27|161|38~0_combout\ & (\26|157~combout\ & (\ProgramCounter|133|dffs\(10) $ (\18|161|40~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \27|161|38~0_combout\,
	datab => \ProgramCounter|133|dffs\(10),
	datac => \18|161|40~combout\,
	datad => \26|157~combout\,
	combout => \27|160|38~0_combout\);

-- Location: LCCOMB_X34_Y17_N30
\35|19|25|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \35|19|25|5~1_combout\ = \35|19|25|5~0_combout\ $ (((\inst2|63~combout\ & (\26|158~combout\ $ (\27|160|38~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100011001101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|63~combout\,
	datab => \35|19|25|5~0_combout\,
	datac => \26|158~combout\,
	datad => \27|160|38~0_combout\,
	combout => \35|19|25|5~1_combout\);

-- Location: LCCOMB_X34_Y17_N12
\35|19|25|5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \35|19|25|5~2_combout\ = (\36~10_combout\ & ((\35|19|25|5~1_combout\))) # (!\36~10_combout\ & (\35|19|25|5~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \35|19|25|5~0_combout\,
	datac => \36~10_combout\,
	datad => \35|19|25|5~1_combout\,
	combout => \35|19|25|5~2_combout\);

-- Location: LCCOMB_X34_Y17_N22
\35|19|25|5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \35|19|25|5~3_combout\ = (\ULA|142|48|21|5~0_combout\ & (\35|19|25|5~0_combout\)) # (!\ULA|142|48|21|5~0_combout\ & ((\36~5_combout\ & ((\35|19|25|5~2_combout\))) # (!\36~5_combout\ & (\35|19|25|5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \35|19|25|5~0_combout\,
	datab => \ULA|142|48|21|5~0_combout\,
	datac => \36~5_combout\,
	datad => \35|19|25|5~2_combout\,
	combout => \35|19|25|5~3_combout\);

-- Location: LCFF_X34_Y17_N23
\ProgramCounter|133|dffs[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \35|19|25|5~3_combout\,
	aclr => \ALT_INV_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ProgramCounter|133|dffs\(11));

-- Location: LCCOMB_X34_Y17_N18
\18|159|40\ : cycloneii_lcell_comb
-- Equation(s):
-- \18|159|40~combout\ = (\18|162|40~combout\ & (\ProgramCounter|133|dffs\(10) & (\ProgramCounter|133|dffs\(9) & \ProgramCounter|133|dffs\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \18|162|40~combout\,
	datab => \ProgramCounter|133|dffs\(10),
	datac => \ProgramCounter|133|dffs\(9),
	datad => \ProgramCounter|133|dffs\(11),
	combout => \18|159|40~combout\);

-- Location: LCCOMB_X35_Y18_N4
\18|158|40\ : cycloneii_lcell_comb
-- Equation(s):
-- \18|158|40~combout\ = (\ProgramCounter|133|dffs\(12) & \18|159|40~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ProgramCounter|133|dffs\(12),
	datad => \18|159|40~combout\,
	combout => \18|158|40~combout\);

-- Location: LCCOMB_X35_Y17_N16
\18|160|40\ : cycloneii_lcell_comb
-- Equation(s):
-- \18|160|40~combout\ = (\ProgramCounter|133|dffs\(9) & (\ProgramCounter|133|dffs\(10) & \18|162|40~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ProgramCounter|133|dffs\(9),
	datab => \ProgramCounter|133|dffs\(10),
	datad => \18|162|40~combout\,
	combout => \18|160|40~combout\);

-- Location: LCCOMB_X34_Y17_N24
\27|159|38~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \27|159|38~0_combout\ = (\26|158~combout\ & ((\27|160|38~0_combout\) # (\ProgramCounter|133|dffs\(11) $ (\18|160|40~combout\)))) # (!\26|158~combout\ & (\27|160|38~0_combout\ & (\ProgramCounter|133|dffs\(11) $ (\18|160|40~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \26|158~combout\,
	datab => \ProgramCounter|133|dffs\(11),
	datac => \18|160|40~combout\,
	datad => \27|160|38~0_combout\,
	combout => \27|159|38~0_combout\);

-- Location: LCCOMB_X34_Y17_N2
\27|158|38~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \27|158|38~0_combout\ = (\26|166~combout\ & ((\27|159|38~0_combout\) # (\ProgramCounter|133|dffs\(12) $ (\18|159|40~combout\)))) # (!\26|166~combout\ & (\27|159|38~0_combout\ & (\ProgramCounter|133|dffs\(12) $ (\18|159|40~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \26|166~combout\,
	datab => \ProgramCounter|133|dffs\(12),
	datac => \27|159|38~0_combout\,
	datad => \18|159|40~combout\,
	combout => \27|158|38~0_combout\);

-- Location: LCCOMB_X35_Y18_N2
\27|157|38~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \27|157|38~0_combout\ = (\26|167~combout\ & ((\27|158|38~0_combout\) # (\ProgramCounter|133|dffs\(13) $ (\18|158|40~combout\)))) # (!\26|167~combout\ & (\27|158|38~0_combout\ & (\ProgramCounter|133|dffs\(13) $ (\18|158|40~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ProgramCounter|133|dffs\(13),
	datab => \26|167~combout\,
	datac => \18|158|40~combout\,
	datad => \27|158|38~0_combout\,
	combout => \27|157|38~0_combout\);

-- Location: LCCOMB_X34_Y18_N20
\26|165\ : cycloneii_lcell_comb
-- Equation(s):
-- \26|165~combout\ = LCELL(\23|166~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \23|166~combout\,
	combout => \26|165~combout\);

-- Location: LCCOMB_X35_Y18_N18
\18|157|40\ : cycloneii_lcell_comb
-- Equation(s):
-- \18|157|40~combout\ = (\ProgramCounter|133|dffs\(13) & (\ProgramCounter|133|dffs\(12) & \18|159|40~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ProgramCounter|133|dffs\(13),
	datab => \ProgramCounter|133|dffs\(12),
	datad => \18|159|40~combout\,
	combout => \18|157|40~combout\);

-- Location: LCCOMB_X35_Y18_N8
\27|156|38~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \27|156|38~0_combout\ = (\27|157|38~0_combout\ & ((\26|165~combout\) # (\ProgramCounter|133|dffs\(14) $ (\18|157|40~combout\)))) # (!\27|157|38~0_combout\ & (\26|165~combout\ & (\ProgramCounter|133|dffs\(14) $ (\18|157|40~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ProgramCounter|133|dffs\(14),
	datab => \27|157|38~0_combout\,
	datac => \26|165~combout\,
	datad => \18|157|40~combout\,
	combout => \27|156|38~0_combout\);

-- Location: LCCOMB_X36_Y15_N22
\35|19|26|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \35|19|26|5~0_combout\ = (\inst2|63~combout\ & (\26|164~combout\ $ (\27|156|38~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \26|164~combout\,
	datab => \27|156|38~0_combout\,
	datad => \inst2|63~combout\,
	combout => \35|19|26|5~0_combout\);

-- Location: LCCOMB_X36_Y15_N2
\35|19|26|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \35|19|26|5~1_combout\ = (\35|19|26|5~0_combout\ & (\36~10_combout\ & \36~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \35|19|26|5~0_combout\,
	datac => \36~10_combout\,
	datad => \36~5_combout\,
	combout => \35|19|26|5~1_combout\);

-- Location: LCCOMB_X36_Y15_N8
\35|19|26|5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \35|19|26|5~2_combout\ = \18|156|40~combout\ $ (\ProgramCounter|133|dffs\(15) $ (((!\ULA|142|48|21|5~0_combout\ & \35|19|26|5~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \18|156|40~combout\,
	datab => \ULA|142|48|21|5~0_combout\,
	datac => \ProgramCounter|133|dffs\(15),
	datad => \35|19|26|5~1_combout\,
	combout => \35|19|26|5~2_combout\);

-- Location: LCFF_X36_Y15_N9
\ProgramCounter|133|dffs[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \35|19|26|5~2_combout\,
	aclr => \ALT_INV_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ProgramCounter|133|dffs\(15));

-- Location: LCCOMB_X36_Y15_N28
\18|170|31\ : cycloneii_lcell_comb
-- Equation(s):
-- \18|170|31~combout\ = \ProgramCounter|133|dffs\(16) $ (((\18|156|40~combout\ & \ProgramCounter|133|dffs\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \18|156|40~combout\,
	datab => \ProgramCounter|133|dffs\(15),
	datad => \ProgramCounter|133|dffs\(16),
	combout => \18|170|31~combout\);

-- Location: LCCOMB_X35_Y18_N16
\35|20|20|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \35|20|20|5~0_combout\ = \18|170|31~combout\ $ (((\36~11_combout\ & (\27|155|38~0_combout\ $ (\26|146~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \27|155|38~0_combout\,
	datab => \26|146~combout\,
	datac => \18|170|31~combout\,
	datad => \36~11_combout\,
	combout => \35|20|20|5~0_combout\);

-- Location: LCFF_X35_Y18_N17
\ProgramCounter|133|dffs[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \35|20|20|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ProgramCounter|133|dffs\(16));

-- Location: LCCOMB_X36_Y15_N20
\35|20|23|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \35|20|23|5~0_combout\ = \ProgramCounter|133|dffs\(17) $ (((\18|156|40~combout\ & (\ProgramCounter|133|dffs\(16) & \ProgramCounter|133|dffs\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \18|156|40~combout\,
	datab => \ProgramCounter|133|dffs\(16),
	datac => \ProgramCounter|133|dffs\(15),
	datad => \ProgramCounter|133|dffs\(17),
	combout => \35|20|23|5~0_combout\);

-- Location: LCCOMB_X35_Y18_N10
\18|157|31\ : cycloneii_lcell_comb
-- Equation(s):
-- \18|157|31~combout\ = \ProgramCounter|133|dffs\(13) $ (((\ProgramCounter|133|dffs\(12) & \18|159|40~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ProgramCounter|133|dffs\(13),
	datab => \ProgramCounter|133|dffs\(12),
	datad => \18|159|40~combout\,
	combout => \18|157|31~combout\);

-- Location: LCCOMB_X35_Y18_N20
\35|19|28|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \35|19|28|5~0_combout\ = \18|157|31~combout\ $ (((\36~11_combout\ & (\27|158|38~0_combout\ $ (\26|167~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \27|158|38~0_combout\,
	datab => \18|157|31~combout\,
	datac => \26|167~combout\,
	datad => \36~11_combout\,
	combout => \35|19|28|5~0_combout\);

-- Location: LCFF_X35_Y18_N21
\ProgramCounter|133|dffs[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \35|19|28|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ProgramCounter|133|dffs\(13));

-- Location: LCCOMB_X35_Y18_N12
\18|156|40\ : cycloneii_lcell_comb
-- Equation(s):
-- \18|156|40~combout\ = (\ProgramCounter|133|dffs\(14) & (\18|159|40~combout\ & (\ProgramCounter|133|dffs\(13) & \ProgramCounter|133|dffs\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ProgramCounter|133|dffs\(14),
	datab => \18|159|40~combout\,
	datac => \ProgramCounter|133|dffs\(13),
	datad => \ProgramCounter|133|dffs\(12),
	combout => \18|156|40~combout\);

-- Location: LCCOMB_X36_Y15_N0
\27|155|38~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \27|155|38~0_combout\ = (\26|164~combout\ & ((\27|156|38~0_combout\) # (\ProgramCounter|133|dffs\(15) $ (\18|156|40~combout\)))) # (!\26|164~combout\ & (\27|156|38~0_combout\ & (\ProgramCounter|133|dffs\(15) $ (\18|156|40~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \26|164~combout\,
	datab => \ProgramCounter|133|dffs\(15),
	datac => \27|156|38~0_combout\,
	datad => \18|156|40~combout\,
	combout => \27|155|38~0_combout\);

-- Location: LCCOMB_X36_Y15_N26
\27|170|38~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \27|170|38~0_combout\ = (\26|146~combout\ & ((\27|155|38~0_combout\) # (\18|155|40~combout\ $ (\ProgramCounter|133|dffs\(16))))) # (!\26|146~combout\ & (\27|155|38~0_combout\ & (\18|155|40~combout\ $ (\ProgramCounter|133|dffs\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \18|155|40~combout\,
	datab => \ProgramCounter|133|dffs\(16),
	datac => \26|146~combout\,
	datad => \27|155|38~0_combout\,
	combout => \27|170|38~0_combout\);

-- Location: LCCOMB_X36_Y15_N30
\35|20|23|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \35|20|23|5~1_combout\ = \35|20|23|5~0_combout\ $ (((\inst2|63~combout\ & (\26|147~combout\ $ (\27|170|38~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|63~combout\,
	datab => \26|147~combout\,
	datac => \35|20|23|5~0_combout\,
	datad => \27|170|38~0_combout\,
	combout => \35|20|23|5~1_combout\);

-- Location: LCCOMB_X36_Y15_N24
\35|20|23|5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \35|20|23|5~2_combout\ = (\36~10_combout\ & (\35|20|23|5~1_combout\)) # (!\36~10_combout\ & ((\35|20|23|5~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \35|20|23|5~1_combout\,
	datac => \35|20|23|5~0_combout\,
	datad => \36~10_combout\,
	combout => \35|20|23|5~2_combout\);

-- Location: LCCOMB_X36_Y15_N18
\35|20|23|5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \35|20|23|5~3_combout\ = (\36~5_combout\ & ((\ULA|142|48|21|5~0_combout\ & (\35|20|23|5~0_combout\)) # (!\ULA|142|48|21|5~0_combout\ & ((\35|20|23|5~2_combout\))))) # (!\36~5_combout\ & (\35|20|23|5~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \35|20|23|5~0_combout\,
	datab => \36~5_combout\,
	datac => \35|20|23|5~2_combout\,
	datad => \ULA|142|48|21|5~0_combout\,
	combout => \35|20|23|5~3_combout\);

-- Location: LCFF_X36_Y15_N19
\ProgramCounter|133|dffs[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \35|20|23|5~3_combout\,
	aclr => \ALT_INV_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ProgramCounter|133|dffs\(17));

-- Location: LCCOMB_X36_Y15_N16
\27|169|38~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \27|169|38~0_combout\ = (\26|147~combout\ & ((\27|170|38~0_combout\) # (\18|170|40~combout\ $ (\ProgramCounter|133|dffs\(17))))) # (!\26|147~combout\ & (\27|170|38~0_combout\ & (\18|170|40~combout\ $ (\ProgramCounter|133|dffs\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \18|170|40~combout\,
	datab => \ProgramCounter|133|dffs\(17),
	datac => \26|147~combout\,
	datad => \27|170|38~0_combout\,
	combout => \27|169|38~0_combout\);

-- Location: LCCOMB_X36_Y15_N6
\18|169|40\ : cycloneii_lcell_comb
-- Equation(s):
-- \18|169|40~combout\ = (\18|156|40~combout\ & (\ProgramCounter|133|dffs\(17) & (\ProgramCounter|133|dffs\(15) & \ProgramCounter|133|dffs\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \18|156|40~combout\,
	datab => \ProgramCounter|133|dffs\(17),
	datac => \ProgramCounter|133|dffs\(15),
	datad => \ProgramCounter|133|dffs\(16),
	combout => \18|169|40~combout\);

-- Location: LCCOMB_X36_Y14_N0
\27|168|38~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \27|168|38~0_combout\ = (\26|148~combout\ & ((\27|169|38~0_combout\) # (\ProgramCounter|133|dffs\(18) $ (\18|169|40~combout\)))) # (!\26|148~combout\ & (\27|169|38~0_combout\ & (\ProgramCounter|133|dffs\(18) $ (\18|169|40~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ProgramCounter|133|dffs\(18),
	datab => \26|148~combout\,
	datac => \27|169|38~0_combout\,
	datad => \18|169|40~combout\,
	combout => \27|168|38~0_combout\);

-- Location: LCCOMB_X36_Y14_N24
\18|167|31\ : cycloneii_lcell_comb
-- Equation(s):
-- \18|167|31~combout\ = \ProgramCounter|133|dffs\(19) $ (((\ProgramCounter|133|dffs\(18) & \18|169|40~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ProgramCounter|133|dffs\(18),
	datab => \ProgramCounter|133|dffs\(19),
	datad => \18|169|40~combout\,
	combout => \18|167|31~combout\);

-- Location: LCCOMB_X36_Y14_N26
\35|20|25|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \35|20|25|5~0_combout\ = \18|167|31~combout\ $ (((\36~11_combout\ & (\26|149~combout\ $ (\27|168|38~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \26|149~combout\,
	datab => \27|168|38~0_combout\,
	datac => \18|167|31~combout\,
	datad => \36~11_combout\,
	combout => \35|20|25|5~0_combout\);

-- Location: LCFF_X36_Y14_N27
\ProgramCounter|133|dffs[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \35|20|25|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ProgramCounter|133|dffs\(19));

-- Location: LCCOMB_X36_Y14_N28
\35|20|24|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \35|20|24|5~0_combout\ = (\inst2|63~combout\ & (\27|169|38~0_combout\ $ (\26|148~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|63~combout\,
	datac => \27|169|38~0_combout\,
	datad => \26|148~combout\,
	combout => \35|20|24|5~0_combout\);

-- Location: LCCOMB_X36_Y14_N2
\35|20|24|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \35|20|24|5~1_combout\ = (\36~5_combout\ & (\35|20|24|5~0_combout\ & \36~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \36~5_combout\,
	datab => \35|20|24|5~0_combout\,
	datad => \36~10_combout\,
	combout => \35|20|24|5~1_combout\);

-- Location: LCCOMB_X36_Y14_N16
\35|20|24|5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \35|20|24|5~2_combout\ = \18|169|40~combout\ $ (\ProgramCounter|133|dffs\(18) $ (((!\ULA|142|48|21|5~0_combout\ & \35|20|24|5~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|142|48|21|5~0_combout\,
	datab => \18|169|40~combout\,
	datac => \ProgramCounter|133|dffs\(18),
	datad => \35|20|24|5~1_combout\,
	combout => \35|20|24|5~2_combout\);

-- Location: LCFF_X36_Y14_N17
\ProgramCounter|133|dffs[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \35|20|24|5~2_combout\,
	aclr => \ALT_INV_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ProgramCounter|133|dffs\(18));

-- Location: LCCOMB_X36_Y14_N30
\18|166|40\ : cycloneii_lcell_comb
-- Equation(s):
-- \18|166|40~combout\ = (\ProgramCounter|133|dffs\(20) & (\ProgramCounter|133|dffs\(19) & (\ProgramCounter|133|dffs\(18) & \18|169|40~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ProgramCounter|133|dffs\(20),
	datab => \ProgramCounter|133|dffs\(19),
	datac => \ProgramCounter|133|dffs\(18),
	datad => \18|169|40~combout\,
	combout => \18|166|40~combout\);

-- Location: LCCOMB_X27_Y16_N20
\26|142\ : cycloneii_lcell_comb
-- Equation(s):
-- \26|142~combout\ = LCELL(\23|149~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \23|149~combout\,
	combout => \26|142~combout\);

-- Location: LCCOMB_X40_Y14_N26
\26|143\ : cycloneii_lcell_comb
-- Equation(s):
-- \26|143~combout\ = LCELL(\23|148~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \23|148~combout\,
	combout => \26|143~combout\);

-- Location: LCCOMB_X36_Y14_N4
\18|167|40\ : cycloneii_lcell_comb
-- Equation(s):
-- \18|167|40~combout\ = (\ProgramCounter|133|dffs\(19) & (\ProgramCounter|133|dffs\(18) & \18|169|40~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ProgramCounter|133|dffs\(19),
	datac => \ProgramCounter|133|dffs\(18),
	datad => \18|169|40~combout\,
	combout => \18|167|40~combout\);

-- Location: LCCOMB_X36_Y14_N14
\18|168|40\ : cycloneii_lcell_comb
-- Equation(s):
-- \18|168|40~combout\ = (\ProgramCounter|133|dffs\(18) & \18|169|40~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ProgramCounter|133|dffs\(18),
	datad => \18|169|40~combout\,
	combout => \18|168|40~combout\);

-- Location: LCCOMB_X36_Y14_N22
\27|167|38~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \27|167|38~0_combout\ = (\26|149~combout\ & ((\27|168|38~0_combout\) # (\ProgramCounter|133|dffs\(19) $ (\18|168|40~combout\)))) # (!\26|149~combout\ & (\27|168|38~0_combout\ & (\ProgramCounter|133|dffs\(19) $ (\18|168|40~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \26|149~combout\,
	datab => \ProgramCounter|133|dffs\(19),
	datac => \18|168|40~combout\,
	datad => \27|168|38~0_combout\,
	combout => \27|167|38~0_combout\);

-- Location: LCCOMB_X36_Y14_N20
\27|166|38~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \27|166|38~0_combout\ = (\26|143~combout\ & ((\27|167|38~0_combout\) # (\ProgramCounter|133|dffs\(20) $ (\18|167|40~combout\)))) # (!\26|143~combout\ & (\27|167|38~0_combout\ & (\ProgramCounter|133|dffs\(20) $ (\18|167|40~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ProgramCounter|133|dffs\(20),
	datab => \26|143~combout\,
	datac => \18|167|40~combout\,
	datad => \27|167|38~0_combout\,
	combout => \27|166|38~0_combout\);

-- Location: LCCOMB_X35_Y14_N18
\27|165|38~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \27|165|38~0_combout\ = (\26|142~combout\ & ((\27|166|38~0_combout\) # (\ProgramCounter|133|dffs\(21) $ (\18|166|40~combout\)))) # (!\26|142~combout\ & (\27|166|38~0_combout\ & (\ProgramCounter|133|dffs\(21) $ (\18|166|40~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ProgramCounter|133|dffs\(21),
	datab => \18|166|40~combout\,
	datac => \26|142~combout\,
	datad => \27|166|38~0_combout\,
	combout => \27|165|38~0_combout\);

-- Location: LCCOMB_X35_Y14_N2
\35|20|28|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \35|20|28|5~0_combout\ = (\inst2|63~combout\ & (\26|142~combout\ $ (\27|166|38~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|63~combout\,
	datac => \26|142~combout\,
	datad => \27|166|38~0_combout\,
	combout => \35|20|28|5~0_combout\);

-- Location: LCCOMB_X35_Y14_N0
\35|20|28|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \35|20|28|5~1_combout\ = (\35|20|28|5~0_combout\ & (\36~10_combout\ & \36~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \35|20|28|5~0_combout\,
	datac => \36~10_combout\,
	datad => \36~5_combout\,
	combout => \35|20|28|5~1_combout\);

-- Location: LCCOMB_X35_Y14_N24
\35|20|28|5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \35|20|28|5~2_combout\ = \18|166|40~combout\ $ (\ProgramCounter|133|dffs\(21) $ (((!\ULA|142|48|21|5~0_combout\ & \35|20|28|5~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \18|166|40~combout\,
	datab => \ULA|142|48|21|5~0_combout\,
	datac => \ProgramCounter|133|dffs\(21),
	datad => \35|20|28|5~1_combout\,
	combout => \35|20|28|5~2_combout\);

-- Location: LCFF_X35_Y14_N25
\ProgramCounter|133|dffs[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \35|20|28|5~2_combout\,
	aclr => \ALT_INV_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ProgramCounter|133|dffs\(21));

-- Location: LCCOMB_X35_Y14_N10
\18|164|31\ : cycloneii_lcell_comb
-- Equation(s):
-- \18|164|31~combout\ = \ProgramCounter|133|dffs\(22) $ (((!\18|166|40~combout\) # (!\ProgramCounter|133|dffs\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ProgramCounter|133|dffs\(22),
	datac => \ProgramCounter|133|dffs\(21),
	datad => \18|166|40~combout\,
	combout => \18|164|31~combout\);

-- Location: LCCOMB_X35_Y14_N12
\35|20|27|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \35|20|27|5~0_combout\ = \18|164|31~combout\ $ (((\36~11_combout\ & (\26|145~combout\ $ (\27|165|38~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \26|145~combout\,
	datab => \27|165|38~0_combout\,
	datac => \18|164|31~combout\,
	datad => \36~11_combout\,
	combout => \35|20|27|5~0_combout\);

-- Location: LCCOMB_X35_Y14_N26
\ProgramCounter|133|dffs[22]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ProgramCounter|133|dffs[22]~0_combout\ = !\35|20|27|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \35|20|27|5~0_combout\,
	combout => \ProgramCounter|133|dffs[22]~0_combout\);

-- Location: LCFF_X35_Y14_N27
\ProgramCounter|133|dffs[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \ProgramCounter|133|dffs[22]~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ProgramCounter|133|dffs\(22));

-- Location: LCCOMB_X36_Y13_N22
\18|163|40\ : cycloneii_lcell_comb
-- Equation(s):
-- \18|163|40~combout\ = (\ProgramCounter|133|dffs\(23) & (!\ProgramCounter|133|dffs\(22) & (\18|166|40~combout\ & \ProgramCounter|133|dffs\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ProgramCounter|133|dffs\(23),
	datab => \ProgramCounter|133|dffs\(22),
	datac => \18|166|40~combout\,
	datad => \ProgramCounter|133|dffs\(21),
	combout => \18|163|40~combout\);

-- Location: LCCOMB_X40_Y14_N16
\26|138\ : cycloneii_lcell_comb
-- Equation(s):
-- \26|138~combout\ = LCELL(\23|145~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \23|145~combout\,
	combout => \26|138~combout\);

-- Location: LCCOMB_X41_Y18_N22
\23|142\ : cycloneii_lcell_comb
-- Equation(s):
-- \23|142~combout\ = LCELL(\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15),
	combout => \23|142~combout\);

-- Location: LCCOMB_X35_Y14_N22
\26|144\ : cycloneii_lcell_comb
-- Equation(s):
-- \26|144~combout\ = LCELL(\23|142~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \23|142~combout\,
	combout => \26|144~combout\);

-- Location: LCCOMB_X35_Y14_N14
\18|164|40\ : cycloneii_lcell_comb
-- Equation(s):
-- \18|164|40~combout\ = (!\ProgramCounter|133|dffs\(22) & (\ProgramCounter|133|dffs\(21) & \18|166|40~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ProgramCounter|133|dffs\(22),
	datac => \ProgramCounter|133|dffs\(21),
	datad => \18|166|40~combout\,
	combout => \18|164|40~combout\);

-- Location: LCCOMB_X35_Y14_N4
\18|165|40\ : cycloneii_lcell_comb
-- Equation(s):
-- \18|165|40~combout\ = (\ProgramCounter|133|dffs\(21) & \18|166|40~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ProgramCounter|133|dffs\(21),
	datad => \18|166|40~combout\,
	combout => \18|165|40~combout\);

-- Location: LCCOMB_X35_Y14_N28
\27|164|38~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \27|164|38~0_combout\ = (\26|145~combout\ & ((\27|165|38~0_combout\) # (\ProgramCounter|133|dffs\(22) $ (!\18|165|40~combout\)))) # (!\26|145~combout\ & (\27|165|38~0_combout\ & (\ProgramCounter|133|dffs\(22) $ (!\18|165|40~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101110000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \26|145~combout\,
	datab => \ProgramCounter|133|dffs\(22),
	datac => \18|165|40~combout\,
	datad => \27|165|38~0_combout\,
	combout => \27|164|38~0_combout\);

-- Location: LCCOMB_X35_Y14_N6
\27|163|38~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \27|163|38~0_combout\ = (\26|144~combout\ & ((\27|164|38~0_combout\) # (\ProgramCounter|133|dffs\(23) $ (\18|164|40~combout\)))) # (!\26|144~combout\ & (\27|164|38~0_combout\ & (\ProgramCounter|133|dffs\(23) $ (\18|164|40~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ProgramCounter|133|dffs\(23),
	datab => \26|144~combout\,
	datac => \18|164|40~combout\,
	datad => \27|164|38~0_combout\,
	combout => \27|163|38~0_combout\);

-- Location: LCCOMB_X36_Y13_N2
\27|178|38~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \27|178|38~0_combout\ = (\26|138~combout\ & ((\27|163|38~0_combout\) # (\ProgramCounter|133|dffs\(24) $ (\18|163|40~combout\)))) # (!\26|138~combout\ & (\27|163|38~0_combout\ & (\ProgramCounter|133|dffs\(24) $ (\18|163|40~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ProgramCounter|133|dffs\(24),
	datab => \18|163|40~combout\,
	datac => \26|138~combout\,
	datad => \27|163|38~0_combout\,
	combout => \27|178|38~0_combout\);

-- Location: LCCOMB_X40_Y20_N12
\23|144\ : cycloneii_lcell_comb
-- Equation(s):
-- \23|144~combout\ = LCELL(\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15),
	combout => \23|144~combout\);

-- Location: LCCOMB_X36_Y16_N18
\26|139\ : cycloneii_lcell_comb
-- Equation(s):
-- \26|139~combout\ = LCELL(\23|144~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \23|144~combout\,
	combout => \26|139~combout\);

-- Location: LCCOMB_X36_Y13_N18
\35|21|23|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \35|21|23|5~0_combout\ = \18|177|31~combout\ $ (((\36~11_combout\ & (\27|178|38~0_combout\ $ (\26|139~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \18|177|31~combout\,
	datab => \27|178|38~0_combout\,
	datac => \26|139~combout\,
	datad => \36~11_combout\,
	combout => \35|21|23|5~0_combout\);

-- Location: LCFF_X36_Y13_N19
\ProgramCounter|133|dffs[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \35|21|23|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ProgramCounter|133|dffs\(25));

-- Location: LCCOMB_X36_Y13_N28
\35|21|24|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \35|21|24|5~0_combout\ = \ProgramCounter|133|dffs\(26) $ (((\ProgramCounter|133|dffs\(24) & (\ProgramCounter|133|dffs\(25) & \18|163|40~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ProgramCounter|133|dffs\(24),
	datab => \ProgramCounter|133|dffs\(25),
	datac => \ProgramCounter|133|dffs\(26),
	datad => \18|163|40~combout\,
	combout => \35|21|24|5~0_combout\);

-- Location: LCCOMB_X36_Y13_N0
\27|177|38~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \27|177|38~0_combout\ = (\26|139~combout\ & ((\27|178|38~0_combout\) # (\18|178|40~combout\ $ (\ProgramCounter|133|dffs\(25))))) # (!\26|139~combout\ & (\27|178|38~0_combout\ & (\18|178|40~combout\ $ (\ProgramCounter|133|dffs\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \18|178|40~combout\,
	datab => \ProgramCounter|133|dffs\(25),
	datac => \26|139~combout\,
	datad => \27|178|38~0_combout\,
	combout => \27|177|38~0_combout\);

-- Location: LCCOMB_X36_Y13_N14
\35|21|24|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \35|21|24|5~1_combout\ = \35|21|24|5~0_combout\ $ (((\inst2|63~combout\ & (\26|140~combout\ $ (\27|177|38~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \26|140~combout\,
	datab => \inst2|63~combout\,
	datac => \35|21|24|5~0_combout\,
	datad => \27|177|38~0_combout\,
	combout => \35|21|24|5~1_combout\);

-- Location: LCCOMB_X36_Y13_N24
\35|21|24|5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \35|21|24|5~2_combout\ = (\36~10_combout\ & ((\35|21|24|5~1_combout\))) # (!\36~10_combout\ & (\35|21|24|5~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \35|21|24|5~0_combout\,
	datac => \35|21|24|5~1_combout\,
	datad => \36~10_combout\,
	combout => \35|21|24|5~2_combout\);

-- Location: LCCOMB_X36_Y13_N8
\35|21|24|5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \35|21|24|5~3_combout\ = (\ULA|142|48|21|5~0_combout\ & (\35|21|24|5~0_combout\)) # (!\ULA|142|48|21|5~0_combout\ & ((\36~5_combout\ & ((\35|21|24|5~2_combout\))) # (!\36~5_combout\ & (\35|21|24|5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \35|21|24|5~0_combout\,
	datab => \ULA|142|48|21|5~0_combout\,
	datac => \35|21|24|5~2_combout\,
	datad => \36~5_combout\,
	combout => \35|21|24|5~3_combout\);

-- Location: LCFF_X36_Y13_N9
\ProgramCounter|133|dffs[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \35|21|24|5~3_combout\,
	aclr => \ALT_INV_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ProgramCounter|133|dffs\(26));

-- Location: LCCOMB_X36_Y13_N20
\18|176|40\ : cycloneii_lcell_comb
-- Equation(s):
-- \18|176|40~combout\ = (\ProgramCounter|133|dffs\(24) & (\ProgramCounter|133|dffs\(25) & (\ProgramCounter|133|dffs\(26) & \18|163|40~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ProgramCounter|133|dffs\(24),
	datab => \ProgramCounter|133|dffs\(25),
	datac => \ProgramCounter|133|dffs\(26),
	datad => \18|163|40~combout\,
	combout => \18|176|40~combout\);

-- Location: LCCOMB_X35_Y13_N22
\35|21|25|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \35|21|25|5~1_combout\ = (\35|21|25|5~0_combout\ & (\36~5_combout\ & \36~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \35|21|25|5~0_combout\,
	datac => \36~5_combout\,
	datad => \36~10_combout\,
	combout => \35|21|25|5~1_combout\);

-- Location: LCCOMB_X35_Y13_N16
\35|21|25|5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \35|21|25|5~2_combout\ = \18|176|40~combout\ $ (\ProgramCounter|133|dffs\(27) $ (((!\ULA|142|48|21|5~0_combout\ & \35|21|25|5~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \18|176|40~combout\,
	datab => \ULA|142|48|21|5~0_combout\,
	datac => \ProgramCounter|133|dffs\(27),
	datad => \35|21|25|5~1_combout\,
	combout => \35|21|25|5~2_combout\);

-- Location: LCFF_X35_Y13_N17
\ProgramCounter|133|dffs[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \35|21|25|5~2_combout\,
	aclr => \ALT_INV_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ProgramCounter|133|dffs\(27));

-- Location: LCCOMB_X35_Y15_N28
\26|140\ : cycloneii_lcell_comb
-- Equation(s):
-- \26|140~combout\ = LCELL(\23|138~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \23|138~combout\,
	combout => \26|140~combout\);

-- Location: LCCOMB_X36_Y13_N30
\27|176|38~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \27|176|38~0_combout\ = (\26|140~combout\ & ((\27|177|38~0_combout\) # (\18|177|40~combout\ $ (\ProgramCounter|133|dffs\(26))))) # (!\26|140~combout\ & (\27|177|38~0_combout\ & (\18|177|40~combout\ $ (\ProgramCounter|133|dffs\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \18|177|40~combout\,
	datab => \ProgramCounter|133|dffs\(26),
	datac => \26|140~combout\,
	datad => \27|177|38~0_combout\,
	combout => \27|176|38~0_combout\);

-- Location: LCCOMB_X35_Y13_N24
\27|175|38~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \27|175|38~0_combout\ = (\26|141~combout\ & ((\27|176|38~0_combout\) # (\18|176|40~combout\ $ (\ProgramCounter|133|dffs\(27))))) # (!\26|141~combout\ & (\27|176|38~0_combout\ & (\18|176|40~combout\ $ (\ProgramCounter|133|dffs\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \26|141~combout\,
	datab => \18|176|40~combout\,
	datac => \ProgramCounter|133|dffs\(27),
	datad => \27|176|38~0_combout\,
	combout => \27|175|38~0_combout\);

-- Location: LCCOMB_X35_Y13_N10
\18|175|40\ : cycloneii_lcell_comb
-- Equation(s):
-- \18|175|40~combout\ = (\ProgramCounter|133|dffs\(27) & \18|176|40~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ProgramCounter|133|dffs\(27),
	datad => \18|176|40~combout\,
	combout => \18|175|40~combout\);

-- Location: LCCOMB_X35_Y13_N26
\27|174|38~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \27|174|38~0_combout\ = (\26|137~combout\ & ((\27|175|38~0_combout\) # (\ProgramCounter|133|dffs\(28) $ (\18|175|40~combout\)))) # (!\26|137~combout\ & (\27|175|38~0_combout\ & (\ProgramCounter|133|dffs\(28) $ (\18|175|40~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ProgramCounter|133|dffs\(28),
	datab => \26|137~combout\,
	datac => \27|175|38~0_combout\,
	datad => \18|175|40~combout\,
	combout => \27|174|38~0_combout\);

-- Location: LCCOMB_X35_Y13_N4
\35|21|28|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \35|21|28|5~0_combout\ = ((\26|136~combout\ $ (!\27|174|38~0_combout\)) # (!\36~10_combout\)) # (!\inst2|63~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \26|136~combout\,
	datab => \27|174|38~0_combout\,
	datac => \inst2|63~combout\,
	datad => \36~10_combout\,
	combout => \35|21|28|5~0_combout\);

-- Location: LCCOMB_X35_Y13_N18
\35|21|28|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \35|21|28|5~1_combout\ = \inst3|inst3~combout\ $ (((!\35|21|28|5~0_combout\ & (\36~5_combout\ & !\ULA|142|48|21|5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst3~combout\,
	datab => \35|21|28|5~0_combout\,
	datac => \36~5_combout\,
	datad => \ULA|142|48|21|5~0_combout\,
	combout => \35|21|28|5~1_combout\);

-- Location: LCFF_X35_Y13_N19
\ProgramCounter|133|dffs[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \35|21|28|5~1_combout\,
	aclr => \ALT_INV_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ProgramCounter|133|dffs\(29));

-- Location: LCCOMB_X27_Y17_N16
\35|21|29|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \35|21|29|5~0_combout\ = ((\26|137~combout\ $ (!\27|175|38~0_combout\)) # (!\36~10_combout\)) # (!\inst2|63~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|63~combout\,
	datab => \26|137~combout\,
	datac => \27|175|38~0_combout\,
	datad => \36~10_combout\,
	combout => \35|21|29|5~0_combout\);

-- Location: LCCOMB_X27_Y17_N8
\35|21|29|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \35|21|29|5~1_combout\ = \inst3|inst4~combout\ $ (((!\ULA|142|48|21|5~0_combout\ & (!\35|21|29|5~0_combout\ & \36~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst4~combout\,
	datab => \ULA|142|48|21|5~0_combout\,
	datac => \35|21|29|5~0_combout\,
	datad => \36~5_combout\,
	combout => \35|21|29|5~1_combout\);

-- Location: LCFF_X27_Y17_N9
\ProgramCounter|133|dffs[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \35|21|29|5~1_combout\,
	aclr => \ALT_INV_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ProgramCounter|133|dffs\(28));

-- Location: LCCOMB_X35_Y13_N8
\18|174|40\ : cycloneii_lcell_comb
-- Equation(s):
-- \18|174|40~combout\ = (\ProgramCounter|133|dffs\(27) & (\ProgramCounter|133|dffs\(28) & \18|176|40~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ProgramCounter|133|dffs\(27),
	datac => \ProgramCounter|133|dffs\(28),
	datad => \18|176|40~combout\,
	combout => \18|174|40~combout\);

-- Location: LCCOMB_X35_Y13_N0
\27|173|38~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \27|173|38~0_combout\ = (\26|136~combout\ & ((\27|174|38~0_combout\) # (\ProgramCounter|133|dffs\(29) $ (\18|174|40~combout\)))) # (!\26|136~combout\ & (\27|174|38~0_combout\ & (\ProgramCounter|133|dffs\(29) $ (\18|174|40~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \26|136~combout\,
	datab => \ProgramCounter|133|dffs\(29),
	datac => \18|174|40~combout\,
	datad => \27|174|38~0_combout\,
	combout => \27|173|38~0_combout\);

-- Location: LCCOMB_X35_Y13_N12
\35|21|27|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \35|21|27|5~0_combout\ = ((\26|135~combout\ $ (!\27|173|38~0_combout\)) # (!\36~10_combout\)) # (!\inst2|63~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \26|135~combout\,
	datab => \27|173|38~0_combout\,
	datac => \inst2|63~combout\,
	datad => \36~10_combout\,
	combout => \35|21|27|5~0_combout\);

-- Location: LCCOMB_X35_Y13_N28
\35|21|27|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \35|21|27|5~1_combout\ = \inst3|inst2~combout\ $ (((!\ULA|142|48|21|5~0_combout\ & (\36~5_combout\ & !\35|21|27|5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst2~combout\,
	datab => \ULA|142|48|21|5~0_combout\,
	datac => \36~5_combout\,
	datad => \35|21|27|5~0_combout\,
	combout => \35|21|27|5~1_combout\);

-- Location: LCFF_X35_Y13_N29
\ProgramCounter|133|dffs[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \35|21|27|5~1_combout\,
	aclr => \ALT_INV_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ProgramCounter|133|dffs\(30));

-- Location: LCCOMB_X35_Y13_N14
\18|173|40\ : cycloneii_lcell_comb
-- Equation(s):
-- \18|173|40~combout\ = (\ProgramCounter|133|dffs\(27) & (\ProgramCounter|133|dffs\(29) & (\ProgramCounter|133|dffs\(28) & \18|176|40~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ProgramCounter|133|dffs\(27),
	datab => \ProgramCounter|133|dffs\(29),
	datac => \ProgramCounter|133|dffs\(28),
	datad => \18|176|40~combout\,
	combout => \18|173|40~combout\);

-- Location: LCCOMB_X35_Y13_N30
\35|21|26|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \35|21|26|5~0_combout\ = (\26|135~combout\ & (!\27|173|38~0_combout\ & (\ProgramCounter|133|dffs\(30) $ (!\18|173|40~combout\)))) # (!\26|135~combout\ & ((\ProgramCounter|133|dffs\(30) $ (!\18|173|40~combout\)) # (!\27|173|38~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000111010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \26|135~combout\,
	datab => \ProgramCounter|133|dffs\(30),
	datac => \18|173|40~combout\,
	datad => \27|173|38~0_combout\,
	combout => \35|21|26|5~0_combout\);

-- Location: LCCOMB_X36_Y15_N14
\35|21|26|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \35|21|26|5~1_combout\ = ((\26|134~combout\ $ (\35|21|26|5~0_combout\)) # (!\36~10_combout\)) # (!\inst2|63~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|63~combout\,
	datab => \26|134~combout\,
	datac => \36~10_combout\,
	datad => \35|21|26|5~0_combout\,
	combout => \35|21|26|5~1_combout\);

-- Location: LCCOMB_X36_Y15_N4
\35|21|26|5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \35|21|26|5~2_combout\ = \inst3|inst~combout\ $ (((!\ULA|142|48|21|5~0_combout\ & (!\35|21|26|5~1_combout\ & \36~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst~combout\,
	datab => \ULA|142|48|21|5~0_combout\,
	datac => \35|21|26|5~1_combout\,
	datad => \36~5_combout\,
	combout => \35|21|26|5~2_combout\);

-- Location: LCFF_X36_Y15_N5
\ProgramCounter|133|dffs[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \35|21|26|5~2_combout\,
	aclr => \ALT_INV_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ProgramCounter|133|dffs\(31));

-- Location: LCCOMB_X36_Y13_N26
\35|21|20|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \35|21|20|5~1_combout\ = (\35|21|20|5~0_combout\ & (\36~10_combout\ & \36~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \35|21|20|5~0_combout\,
	datab => \36~10_combout\,
	datad => \36~5_combout\,
	combout => \35|21|20|5~1_combout\);

-- Location: LCCOMB_X36_Y13_N4
\35|21|20|5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \35|21|20|5~2_combout\ = \18|163|40~combout\ $ (\ProgramCounter|133|dffs\(24) $ (((!\ULA|142|48|21|5~0_combout\ & \35|21|20|5~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \18|163|40~combout\,
	datab => \ULA|142|48|21|5~0_combout\,
	datac => \ProgramCounter|133|dffs\(24),
	datad => \35|21|20|5~1_combout\,
	combout => \35|21|20|5~2_combout\);

-- Location: LCFF_X36_Y13_N5
\ProgramCounter|133|dffs[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \35|21|20|5~2_combout\,
	aclr => \ALT_INV_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ProgramCounter|133|dffs\(24));

-- Location: LCCOMB_X35_Y14_N8
\35|20|26|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \35|20|26|5~0_combout\ = \ProgramCounter|133|dffs\(23) $ (((!\ProgramCounter|133|dffs\(22) & (\ProgramCounter|133|dffs\(21) & \18|166|40~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ProgramCounter|133|dffs\(23),
	datab => \ProgramCounter|133|dffs\(22),
	datac => \ProgramCounter|133|dffs\(21),
	datad => \18|166|40~combout\,
	combout => \35|20|26|5~0_combout\);

-- Location: LCCOMB_X35_Y14_N30
\35|20|26|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \35|20|26|5~1_combout\ = \35|20|26|5~0_combout\ $ (((\inst2|63~combout\ & (\26|144~combout\ $ (\27|164|38~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|63~combout\,
	datab => \26|144~combout\,
	datac => \35|20|26|5~0_combout\,
	datad => \27|164|38~0_combout\,
	combout => \35|20|26|5~1_combout\);

-- Location: LCCOMB_X35_Y14_N16
\35|20|26|5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \35|20|26|5~2_combout\ = (\36~10_combout\ & (\35|20|26|5~1_combout\)) # (!\36~10_combout\ & ((\35|20|26|5~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \35|20|26|5~1_combout\,
	datac => \35|20|26|5~0_combout\,
	datad => \36~10_combout\,
	combout => \35|20|26|5~2_combout\);

-- Location: LCCOMB_X35_Y14_N20
\35|20|26|5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \35|20|26|5~3_combout\ = (\ULA|142|48|21|5~0_combout\ & (\35|20|26|5~0_combout\)) # (!\ULA|142|48|21|5~0_combout\ & ((\36~5_combout\ & ((\35|20|26|5~2_combout\))) # (!\36~5_combout\ & (\35|20|26|5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \35|20|26|5~0_combout\,
	datab => \ULA|142|48|21|5~0_combout\,
	datac => \35|20|26|5~2_combout\,
	datad => \36~5_combout\,
	combout => \35|20|26|5~3_combout\);

-- Location: LCFF_X35_Y14_N21
\ProgramCounter|133|dffs[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \35|20|26|5~3_combout\,
	aclr => \ALT_INV_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ProgramCounter|133|dffs\(23));

-- Location: LCCOMB_X36_Y14_N18
\35|20|29|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \35|20|29|5~0_combout\ = \ProgramCounter|133|dffs\(20) $ (((\ProgramCounter|133|dffs\(19) & (\ProgramCounter|133|dffs\(18) & \18|169|40~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ProgramCounter|133|dffs\(20),
	datab => \ProgramCounter|133|dffs\(19),
	datac => \ProgramCounter|133|dffs\(18),
	datad => \18|169|40~combout\,
	combout => \35|20|29|5~0_combout\);

-- Location: LCCOMB_X36_Y14_N12
\35|20|29|5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \35|20|29|5~3_combout\ = (\ULA|142|48|21|5~0_combout\ & (((\35|20|29|5~0_combout\)))) # (!\ULA|142|48|21|5~0_combout\ & ((\36~5_combout\ & (\35|20|29|5~2_combout\)) # (!\36~5_combout\ & ((\35|20|29|5~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \35|20|29|5~2_combout\,
	datab => \35|20|29|5~0_combout\,
	datac => \ULA|142|48|21|5~0_combout\,
	datad => \36~5_combout\,
	combout => \35|20|29|5~3_combout\);

-- Location: LCFF_X36_Y14_N13
\ProgramCounter|133|dffs[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \35|20|29|5~3_combout\,
	aclr => \ALT_INV_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ProgramCounter|133|dffs\(20));

-- Location: LCCOMB_X35_Y18_N30
\35|19|27|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \35|19|27|5~0_combout\ = \ProgramCounter|133|dffs\(14) $ (((\18|159|40~combout\ & (\ProgramCounter|133|dffs\(13) & \ProgramCounter|133|dffs\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ProgramCounter|133|dffs\(14),
	datab => \18|159|40~combout\,
	datac => \ProgramCounter|133|dffs\(13),
	datad => \ProgramCounter|133|dffs\(12),
	combout => \35|19|27|5~0_combout\);

-- Location: LCCOMB_X35_Y18_N26
\35|19|27|5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \35|19|27|5~2_combout\ = (\36~10_combout\ & (\35|19|27|5~1_combout\)) # (!\36~10_combout\ & ((\35|19|27|5~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \35|19|27|5~1_combout\,
	datab => \35|19|27|5~0_combout\,
	datac => \36~10_combout\,
	combout => \35|19|27|5~2_combout\);

-- Location: LCCOMB_X35_Y18_N6
\35|19|27|5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \35|19|27|5~3_combout\ = (\36~5_combout\ & ((\ULA|142|48|21|5~0_combout\ & (\35|19|27|5~0_combout\)) # (!\ULA|142|48|21|5~0_combout\ & ((\35|19|27|5~2_combout\))))) # (!\36~5_combout\ & (\35|19|27|5~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \36~5_combout\,
	datab => \35|19|27|5~0_combout\,
	datac => \ULA|142|48|21|5~0_combout\,
	datad => \35|19|27|5~2_combout\,
	combout => \35|19|27|5~3_combout\);

-- Location: LCFF_X35_Y18_N7
\ProgramCounter|133|dffs[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \35|19|27|5~3_combout\,
	aclr => \ALT_INV_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ProgramCounter|133|dffs\(14));

-- Location: LCCOMB_X38_Y17_N30
\inst2|108~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|108~1_combout\ = (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28) & !\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28),
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30),
	combout => \inst2|108~1_combout\);

-- Location: LCCOMB_X38_Y17_N4
\inst2|116~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|116~0_combout\ = (!\inst4|inst2~regout\ & (\inst2|108~1_combout\ & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(29) & \inst2|108~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst2~regout\,
	datab => \inst2|108~1_combout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(29),
	datad => \inst2|108~0_combout\,
	combout => \inst2|116~0_combout\);

-- Location: LCCOMB_X37_Y13_N28
\inst3|inst\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst3|inst~combout\ = LCELL(\ProgramCounter|133|dffs\(31) $ (((\ProgramCounter|133|dffs\(30) & \18|173|40~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ProgramCounter|133|dffs\(30),
	datac => \18|173|40~combout\,
	datad => \ProgramCounter|133|dffs\(31),
	combout => \inst3|inst~combout\);

-- Location: LCCOMB_X37_Y13_N26
\inst3|inst2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst3|inst2~combout\ = LCELL(\18|173|40~combout\ $ (\ProgramCounter|133|dffs\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \18|173|40~combout\,
	datad => \ProgramCounter|133|dffs\(30),
	combout => \inst3|inst2~combout\);

-- Location: LCCOMB_X35_Y13_N2
\inst3|inst3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst3|inst3~combout\ = LCELL(\ProgramCounter|133|dffs\(29) $ (((\ProgramCounter|133|dffs\(27) & (\ProgramCounter|133|dffs\(28) & \18|176|40~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ProgramCounter|133|dffs\(27),
	datab => \ProgramCounter|133|dffs\(29),
	datac => \ProgramCounter|133|dffs\(28),
	datad => \18|176|40~combout\,
	combout => \inst3|inst3~combout\);

-- Location: LCCOMB_X35_Y13_N6
\inst3|inst4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst3|inst4~combout\ = LCELL(\ProgramCounter|133|dffs\(28) $ (((\ProgramCounter|133|dffs\(27) & \18|176|40~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ProgramCounter|133|dffs\(27),
	datac => \ProgramCounter|133|dffs\(28),
	datad => \18|176|40~combout\,
	combout => \inst3|inst4~combout\);

-- Location: LCCOMB_X25_Y23_N24
\inst3|inst5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst3|inst5~combout\ = LCELL(\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25),
	combout => \inst3|inst5~combout\);

-- Location: LCCOMB_X41_Y23_N0
\inst3|inst6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst3|inst6~combout\ = LCELL(\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	combout => \inst3|inst6~combout\);

-- Location: LCCOMB_X25_Y35_N0
\inst3|inst7\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst3|inst7~combout\ = LCELL(\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	combout => \inst3|inst7~combout\);

-- Location: LCCOMB_X35_Y24_N28
\inst3|inst8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst3|inst8~combout\ = LCELL(\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	combout => \inst3|inst8~combout\);

-- Location: LCCOMB_X38_Y24_N8
\inst3|inst9\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst3|inst9~combout\ = LCELL(\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	combout => \inst3|inst9~combout\);

-- Location: LCCOMB_X18_Y1_N20
\inst3|inst10\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst3|inst10~combout\ = LCELL(\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(20),
	combout => \inst3|inst10~combout\);

-- Location: LCCOMB_X40_Y25_N8
\inst3|inst29\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst3|inst29~combout\ = LCELL(\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	combout => \inst3|inst29~combout\);

-- Location: LCCOMB_X23_Y1_N20
\inst3|inst12\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst3|inst12~combout\ = LCELL(\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	combout => \inst3|inst12~combout\);

-- Location: LCCOMB_X19_Y35_N0
\inst3|inst13\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst3|inst13~combout\ = LCELL(\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	combout => \inst3|inst13~combout\);

-- Location: LCCOMB_X37_Y35_N0
\inst3|inst14\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst3|inst14~combout\ = LCELL(\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	combout => \inst3|inst14~combout\);

-- Location: LCCOMB_X41_Y28_N20
\inst3|inst15\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst3|inst15~combout\ = LCELL(\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15),
	combout => \inst3|inst15~combout\);

-- Location: LCCOMB_X33_Y21_N12
\inst3|inst16\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst3|inst16~combout\ = LCELL(\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(14),
	combout => \inst3|inst16~combout\);

-- Location: LCCOMB_X30_Y20_N16
\inst3|inst30\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst3|inst30~combout\ = LCELL(\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(13),
	combout => \inst3|inst30~combout\);

-- Location: LCCOMB_X30_Y17_N0
\inst3|inst33\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst3|inst33~combout\ = LCELL(\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(12),
	combout => \inst3|inst33~combout\);

-- Location: LCCOMB_X1_Y15_N28
\inst3|inst19\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst3|inst19~combout\ = LCELL(\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(11),
	combout => \inst3|inst19~combout\);

-- Location: LCCOMB_X25_Y17_N14
\inst3|inst20\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst3|inst20~combout\ = LCELL(\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(10),
	combout => \inst3|inst20~combout\);

-- Location: LCCOMB_X1_Y17_N28
\inst3|inst21\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst3|inst21~combout\ = LCELL(\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(9),
	combout => \inst3|inst21~combout\);

-- Location: LCCOMB_X16_Y35_N0
\inst3|inst22\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst3|inst22~combout\ = LCELL(\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(8),
	combout => \inst3|inst22~combout\);

-- Location: LCCOMB_X1_Y23_N28
\inst3|inst31\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst3|inst31~combout\ = LCELL(\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(7),
	combout => \inst3|inst31~combout\);

-- Location: LCCOMB_X27_Y23_N10
\inst3|inst23\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst3|inst23~combout\ = LCELL(\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(6),
	combout => \inst3|inst23~combout\);

-- Location: LCCOMB_X25_Y35_N26
\inst3|inst18\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst3|inst18~combout\ = LCELL(\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(5),
	combout => \inst3|inst18~combout\);

-- Location: LCCOMB_X53_Y1_N16
\inst3|inst26\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst3|inst26~combout\ = LCELL(\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(4),
	combout => \inst3|inst26~combout\);

-- Location: LCCOMB_X16_Y28_N0
\inst3|inst27\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst3|inst27~combout\ = LCELL(\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(3),
	combout => \inst3|inst27~combout\);

-- Location: LCCOMB_X38_Y28_N8
\inst3|inst28\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst3|inst28~combout\ = LCELL(\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(2),
	combout => \inst3|inst28~combout\);

-- Location: LCCOMB_X1_Y15_N14
\inst3|inst32\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst3|inst32~combout\ = LCELL(\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(1),
	combout => \inst3|inst32~combout\);

-- Location: LCCOMB_X1_Y23_N14
\inst3|inst34\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst3|inst34~combout\ = LCELL(\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(0),
	combout => \inst3|inst34~combout\);

-- Location: LCCOMB_X1_Y33_N20
\inst3|inst24\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst3|inst24~combout\ = LCELL(GND)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \inst3|inst24~combout\);

-- Location: LCCOMB_X64_Y2_N0
\inst3|inst25\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst3|inst25~combout\ = LCELL(GND)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \inst3|inst25~combout\);

-- Location: PIN_P24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Branch~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst2|63~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Branch);

-- Location: PIN_AE9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction(31));

-- Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction(30));

-- Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction(29));

-- Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction(28));

-- Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction(27));

-- Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction(26));

-- Location: PIN_M24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction(25));

-- Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction(24));

-- Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction(23));

-- Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction(22));

-- Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction(21));

-- Location: PIN_AC10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction(20));

-- Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction(19));

-- Location: PIN_AE10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction(18));

-- Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction(17));

-- Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction(16));

-- Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction(15));

-- Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction(14));

-- Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction(13));

-- Location: PIN_T25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction(12));

-- Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction(11));

-- Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction(10));

-- Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction(9));

-- Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction(8));

-- Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction(7));

-- Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction(6));

-- Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction(5));

-- Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction(4));

-- Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction(3));

-- Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction(2));

-- Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction(1));

-- Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction(0));

-- Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ProgramCounter|133|dffs\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC(31));

-- Location: PIN_U25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ProgramCounter|133|dffs\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC(30));

-- Location: PIN_AD16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ProgramCounter|133|dffs\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC(29));

-- Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ProgramCounter|133|dffs\(28),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC(28));

-- Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ProgramCounter|133|dffs\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC(27));

-- Location: PIN_U23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ProgramCounter|133|dffs\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC(26));

-- Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ProgramCounter|133|dffs\(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC(25));

-- Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ProgramCounter|133|dffs\(24),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC(24));

-- Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ProgramCounter|133|dffs\(23),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC(23));

-- Location: PIN_V17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ProgramCounter|133|ALT_INV_dffs\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC(22));

-- Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ProgramCounter|133|dffs\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC(21));

-- Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ProgramCounter|133|dffs\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC(20));

-- Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ProgramCounter|133|dffs\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC(19));

-- Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ProgramCounter|133|dffs\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC(18));

-- Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ProgramCounter|133|dffs\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC(17));

-- Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ProgramCounter|133|dffs\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC(16));

-- Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ProgramCounter|133|dffs\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC(15));

-- Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ProgramCounter|133|dffs\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC(14));

-- Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ProgramCounter|133|dffs\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC(13));

-- Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ProgramCounter|133|dffs\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC(12));

-- Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ProgramCounter|133|dffs\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC(11));

-- Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ProgramCounter|133|dffs\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC(10));

-- Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ProgramCounter|133|dffs\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC(9));

-- Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ProgramCounter|133|dffs\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC(8));

-- Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ProgramCounter|133|dffs\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC(7));

-- Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ProgramCounter|133|dffs\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC(6));

-- Location: PIN_AD23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ProgramCounter|133|dffs\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC(5));

-- Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ProgramCounter|133|dffs\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC(4));

-- Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ProgramCounter|133|dffs\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC(3));

-- Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ProgramCounter|133|dffs\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC(2));

-- Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ProgramCounter|133|dffs\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC(1));

-- Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ProgramCounter|133|dffs\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC(0));

-- Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Operation[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \135|73~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Operation(2));

-- Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Operation[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \135|ALT_INV_75~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Operation(1));

-- Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Operation[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \135|77~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Operation(0));

-- Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUOp[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst2|60~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUOp(1));

-- Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUOp[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst2|63~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUOp(0));

-- Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\RegWrite~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst2|117~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_RegWrite);

-- Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\RegDst~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst2|60~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_RegDst);

-- Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MemToReg~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst2|61~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MemToReg);

-- Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MemWrite~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst2|116~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MemWrite);

-- Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUSrc~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst2|108~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUSrc);

-- Location: PIN_R24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\clkSys~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst4|inst2~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_clkSys);

-- Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Concat_out[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst3|inst~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Concat_out(31));

-- Location: PIN_U26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Concat_out[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst3|inst2~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Concat_out(30));

-- Location: PIN_U12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Concat_out[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst3|inst3~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Concat_out(29));

-- Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Concat_out[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst3|inst4~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Concat_out(28));

-- Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Concat_out[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst3|inst5~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Concat_out(27));

-- Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Concat_out[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst3|inst6~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Concat_out(26));

-- Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Concat_out[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst3|inst7~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Concat_out(25));

-- Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Concat_out[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst3|inst8~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Concat_out(24));

-- Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Concat_out[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst3|inst9~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Concat_out(23));

-- Location: PIN_AF7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Concat_out[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst3|inst10~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Concat_out(22));

-- Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Concat_out[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst3|inst29~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Concat_out(21));

-- Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Concat_out[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst3|inst12~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Concat_out(20));

-- Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Concat_out[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst3|inst13~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Concat_out(19));

-- Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Concat_out[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst3|inst14~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Concat_out(18));

-- Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Concat_out[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst3|inst15~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Concat_out(17));

-- Location: PIN_M19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Concat_out[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst3|inst16~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Concat_out(16));

-- Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Concat_out[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst3|inst30~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Concat_out(15));

-- Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Concat_out[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst3|inst33~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Concat_out(14));

-- Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Concat_out[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst3|inst19~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Concat_out(13));

-- Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Concat_out[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst3|inst20~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Concat_out(12));

-- Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Concat_out[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst3|inst21~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Concat_out(11));

-- Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Concat_out[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst3|inst22~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Concat_out(10));

-- Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Concat_out[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst3|inst31~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Concat_out(9));

-- Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Concat_out[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst3|inst23~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Concat_out(8));

-- Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Concat_out[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst3|inst18~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Concat_out(7));

-- Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Concat_out[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst3|inst26~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Concat_out(6));

-- Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Concat_out[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst3|inst27~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Concat_out(5));

-- Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Concat_out[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst3|inst28~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Concat_out(4));

-- Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Concat_out[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst3|inst32~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Concat_out(3));

-- Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Concat_out[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst3|inst34~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Concat_out(2));

-- Location: PIN_C3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Concat_out[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst3|inst24~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Concat_out(1));

-- Location: PIN_AD24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Concat_out[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst3|inst25~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Concat_out(0));

-- Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\function[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => \ww_function\(5));

-- Location: PIN_AC19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\function[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => \ww_function\(4));

-- Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\function[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => \ww_function\(3));

-- Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\function[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => \ww_function\(2));

-- Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\function[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => \ww_function\(1));

-- Location: PIN_U5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\function[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => \ww_function\(0));

-- Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\imed16[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_imed16(15));

-- Location: PIN_U6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\imed16[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_imed16(14));

-- Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\imed16[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_imed16(13));

-- Location: PIN_R17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\imed16[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_imed16(12));

-- Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\imed16[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_imed16(11));

-- Location: PIN_V5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\imed16[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_imed16(10));

-- Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\imed16[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_imed16(9));

-- Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\imed16[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_imed16(8));

-- Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\imed16[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_imed16(7));

-- Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\imed16[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_imed16(6));

-- Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\imed16[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_imed16(5));

-- Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\imed16[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_imed16(4));

-- Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\imed16[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_imed16(3));

-- Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\imed16[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_imed16(2));

-- Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\imed16[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_imed16(1));

-- Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\imed16[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_imed16(0));

-- Location: PIN_N24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\imed26[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_imed26(25));

-- Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\imed26[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_imed26(24));

-- Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\imed26[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_imed26(23));

-- Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\imed26[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_imed26(22));

-- Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\imed26[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_imed26(21));

-- Location: PIN_AF8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\imed26[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_imed26(20));

-- Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\imed26[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_imed26(19));

-- Location: PIN_AC11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\imed26[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_imed26(18));

-- Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\imed26[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_imed26(17));

-- Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\imed26[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_imed26(16));

-- Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\imed26[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_imed26(15));

-- Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\imed26[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_imed26(14));

-- Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\imed26[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_imed26(13));

-- Location: PIN_T24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\imed26[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_imed26(12));

-- Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\imed26[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_imed26(11));

-- Location: PIN_V6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\imed26[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_imed26(10));

-- Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\imed26[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_imed26(9));

-- Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\imed26[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_imed26(8));

-- Location: PIN_V3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\imed26[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_imed26(7));

-- Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\imed26[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_imed26(6));

-- Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\imed26[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_imed26(5));

-- Location: PIN_AD19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\imed26[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_imed26(4));

-- Location: PIN_U10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\imed26[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_imed26(3));

-- Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\imed26[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_imed26(2));

-- Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\imed26[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_imed26(1));

-- Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\imed26[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_imed26(0));

-- Location: PIN_AF19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\nextPC[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \35|21|26|5~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_nextPC(31));

-- Location: PIN_U24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\nextPC[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \35|21|27|5~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_nextPC(30));

-- Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\nextPC[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \35|21|28|5~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_nextPC(29));

-- Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\nextPC[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \35|21|29|5~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_nextPC(28));

-- Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\nextPC[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \35|21|25|5~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_nextPC(27));

-- Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\nextPC[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \35|21|24|5~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_nextPC(26));

-- Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\nextPC[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \35|21|23|5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_nextPC(25));

-- Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\nextPC[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \35|21|20|5~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_nextPC(24));

-- Location: PIN_AC16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\nextPC[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \35|20|26|5~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_nextPC(23));

-- Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\nextPC[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \35|20|27|5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_nextPC(22));

-- Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\nextPC[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \35|20|28|5~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_nextPC(21));

-- Location: PIN_AC15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\nextPC[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \35|20|29|5~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_nextPC(20));

-- Location: PIN_AE18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\nextPC[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \35|20|25|5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_nextPC(19));

-- Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\nextPC[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \35|20|24|5~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_nextPC(18));

-- Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\nextPC[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \35|20|23|5~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_nextPC(17));

-- Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\nextPC[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \35|20|20|5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_nextPC(16));

-- Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\nextPC[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \35|19|26|5~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_nextPC(15));

-- Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\nextPC[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \35|19|27|5~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_nextPC(14));

-- Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\nextPC[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \35|19|28|5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_nextPC(13));

-- Location: PIN_R25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\nextPC[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \35|19|29|5~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_nextPC(12));

-- Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\nextPC[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \35|19|25|5~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_nextPC(11));

-- Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\nextPC[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \35|19|24|5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_nextPC(10));

-- Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\nextPC[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \35|19|23|5~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_nextPC(9));

-- Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\nextPC[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \35|19|20|5~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_nextPC(8));

-- Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\nextPC[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \35|18|26|5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_nextPC(7));

-- Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\nextPC[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \35|18|27|5~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_nextPC(6));

-- Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\nextPC[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \35|18|28|5~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_nextPC(5));

-- Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\nextPC[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \35|18|29|5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_nextPC(4));

-- Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\nextPC[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \35|18|25|5~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_nextPC(3));

-- Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\nextPC[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \35|18|24|ALT_INV_5~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_nextPC(2));

-- Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\nextPC[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \35|18|23|5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_nextPC(1));

-- Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\nextPC[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \35|18|20|5~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_nextPC(0));

-- Location: PIN_AC9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\op[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_op(31));

-- Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\op[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_op(30));

-- Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\op[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_op(29));

-- Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\op[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_op(28));

-- Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\op[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_op(27));

-- Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\op[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_op(26));

-- Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\rd[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_rd(15));

-- Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\rd[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_rd(14));

-- Location: PIN_Y11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\rd[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_rd(13));

-- Location: PIN_P17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\rd[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_rd(12));

-- Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\rd[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_rd(11));

-- Location: PIN_M25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\rs[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_rs(25));

-- Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\rs[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_rs(24));

-- Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\rs[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_rs(23));

-- Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\rs[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_rs(22));

-- Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\rs[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_rs(21));

-- Location: PIN_AE8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\rt[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_rt(20));

-- Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\rt[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_rt(19));

-- Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\rt[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_rt(18));

-- Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\rt[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_rt(17));

-- Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\rt[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_rt(16));

-- Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\shamt[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_shamt(10));

-- Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\shamt[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_shamt(9));

-- Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\shamt[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_shamt(8));

-- Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\shamt[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_shamt(7));

-- Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\shamt[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_shamt(6));
END structure;


