$date
	Thu May 19 20:57:42 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module ShiftPToS_tb $end
$var wire 1 ! sOut $end
$var reg 1 " Clock $end
$var reg 8 # data [7:0] $end
$var reg 1 $ load $end
$var reg 1 % sIn $end
$scope module uut $end
$var wire 1 " Clock $end
$var wire 8 & data [7:0] $end
$var wire 1 $ load $end
$var wire 1 % sIn $end
$var wire 1 ! sOut $end
$var reg 8 ' temp [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b101 '
b101 &
1%
1$
b101 #
1"
0!
$end
#1
0"
#2
1"
#3
0"
#4
0%
0$
b11 #
b11 &
1"
#5
0"
#6
b1010 '
1"
#7
0"
#8
1$
b111 #
b111 &
b111 '
1"
#9
0"
#10
1"
#11
0"
#12
1%
0$
b110 #
b110 &
1"
#13
0"
#14
b1111 '
1"
#15
0"
#16
1$
b110 '
1"
#17
0"
#18
1"
#19
0"
#20
1"
