Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: LOGIC.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "LOGIC.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "LOGIC"
Output Format                      : NGC
Target Device                      : xc3s50a-5-tq144

---- Source Options
Top Module Name                    : LOGIC
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ816/LOGIC.vhd" in Library work.
Entity <logic> compiled.
Entity <logic> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <LOGIC> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <LOGIC> in library <work> (Architecture <behavioral>).
Entity <LOGIC> analyzed. Unit <LOGIC> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <LOGIC>.
    Related source file is "C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ816/LOGIC.vhd".
WARNING:Xst:646 - Signal <IR_decoder<23:21>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
INFO:Xst:1608 - Relative priorities of control signals on register <PC_out> differ from those commonly found in the selected device family. This will result in additional logic around the register.
    Found 25x24-bit ROM for signal <IR_decoder$mux0000>.
WARNING:Xst:737 - Found 3-bit latch for signal <cou_dec>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 24-bit latch for signal <IR_decoder>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 8-bit register for signal <Logic_db>.
    Found 2-bit up counter for signal <counter>.
    Found 5-bit register for signal <IR_out>.
    Found 11-bit up counter for signal <PC_out>.
    Found 11-bit register for signal <PC_REG>.
    Summary:
	inferred   1 ROM(s).
	inferred   2 Counter(s).
	inferred  24 D-type flip-flop(s).
Unit <LOGIC> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 25x24-bit ROM                                         : 1
# Counters                                             : 2
 11-bit up counter                                     : 1
 2-bit up counter                                      : 1
# Registers                                            : 13
 1-bit register                                        : 11
 5-bit register                                        : 1
 8-bit register                                        : 1
# Latches                                              : 2
 24-bit latch                                          : 1
 3-bit latch                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 25x24-bit ROM                                         : 1
# Counters                                             : 2
 11-bit up counter                                     : 1
 2-bit up counter                                      : 1
# Registers                                            : 24
 Flip-Flops                                            : 24
# Latches                                              : 2
 24-bit latch                                          : 1
 3-bit latch                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <IR_decoder_21> of sequential type is unconnected in block <LOGIC>.
WARNING:Xst:2677 - Node <IR_decoder_22> of sequential type is unconnected in block <LOGIC>.
WARNING:Xst:2677 - Node <IR_decoder_23> of sequential type is unconnected in block <LOGIC>.

Optimizing unit <LOGIC> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block LOGIC, actual ratio is 7.
Latch cou_dec_1 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 37
 Flip-Flops                                            : 37

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : LOGIC.ngr
Top Level Output File Name         : LOGIC
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 64

Cell Usage :
# BELS                             : 120
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 10
#      LUT2                        : 23
#      LUT3                        : 8
#      LUT4                        : 53
#      MUXCY                       : 10
#      MUXF5                       : 1
#      VCC                         : 1
#      XORCY                       : 11
# FlipFlops/Latches                : 62
#      FDC                         : 26
#      FDCP                        : 11
#      LD                          : 25
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 64
#      IBUF                        : 27
#      OBUF                        : 37
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s50atq144-5 

 Number of Slices:                       54  out of    704     7%  
 Number of Slice Flip Flops:             42  out of   1408     2%  
 Number of 4 input LUTs:                 96  out of   1408     6%  
 Number of IOs:                          64
 Number of bonded IOBs:                  64  out of    108    59%  
    IOB Flip Flops:                      20
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------+------------------------+-------+
Clock Signal                             | Clock buffer(FF name)  | Load  |
-----------------------------------------+------------------------+-------+
PC_Lclk(PC_Lclk1:O)                      | NONE(*)(PC_REG_0)      | 8     |
PC_Hclk(PC_Hclk1:O)                      | NONE(*)(PC_REG_10)     | 3     |
cou_dec_0                                | NONE(IR_out_0)         | 13    |
cou_dec_not0001(cou_dec_not00011:O)      | NONE(*)(cou_dec_0)     | 4     |
Logic_clk                                | IBUF+BUFG              | 2     |
IR_decoder_or00001(IR_decoder_or000021:O)| BUFG(*)(IR_decoder_0)  | 21    |
cou_dec_2                                | NONE(PC_out_10)        | 11    |
-----------------------------------------+------------------------+-------+
(*) These 4 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------------+------------------------+-------+
Control Signal                           | Buffer(FF name)        | Load  |
-----------------------------------------+------------------------+-------+
IR_clr(IR_clr1:O)                        | NONE(IR_out_0)         | 24    |
Logic_reset                              | IBUF                   | 2     |
PC_out_0__and0000(PC_out_0__and00001:O)  | NONE(PC_out_0)         | 1     |
PC_out_0__or0000(PC_out_0__or00001:O)    | NONE(PC_out_0)         | 1     |
PC_out_10__and0000(PC_out_10__and00001:O)| NONE(PC_out_10)        | 1     |
PC_out_10__or0000(PC_out_10__or00001:O)  | NONE(PC_out_10)        | 1     |
PC_out_1__and0000(PC_out_1__and00001:O)  | NONE(PC_out_1)         | 1     |
PC_out_1__or0000(PC_out_1__or00001:O)    | NONE(PC_out_1)         | 1     |
PC_out_2__and0000(PC_out_2__and00001:O)  | NONE(PC_out_2)         | 1     |
PC_out_2__or0000(PC_out_2__or00001:O)    | NONE(PC_out_2)         | 1     |
PC_out_3__and0000(PC_out_3__and00001:O)  | NONE(PC_out_3)         | 1     |
PC_out_3__or0000(PC_out_3__or00001:O)    | NONE(PC_out_3)         | 1     |
PC_out_4__and0000(PC_out_4__and00001:O)  | NONE(PC_out_4)         | 1     |
PC_out_4__or0000(PC_out_4__or00001:O)    | NONE(PC_out_4)         | 1     |
PC_out_5__and0000(PC_out_5__and00001:O)  | NONE(PC_out_5)         | 1     |
PC_out_5__or0000(PC_out_5__or00001:O)    | NONE(PC_out_5)         | 1     |
PC_out_6__and0000(PC_out_6__and00001:O)  | NONE(PC_out_6)         | 1     |
PC_out_6__or0000(PC_out_6__or00001:O)    | NONE(PC_out_6)         | 1     |
PC_out_7__and0000(PC_out_7__and00001:O)  | NONE(PC_out_7)         | 1     |
PC_out_7__or0000(PC_out_7__or00001:O)    | NONE(PC_out_7)         | 1     |
PC_out_8__and0000(PC_out_8__and00001:O)  | NONE(PC_out_8)         | 1     |
PC_out_8__or0000(PC_out_8__or00001:O)    | NONE(PC_out_8)         | 1     |
PC_out_9__and0000(PC_out_9__and00001:O)  | NONE(PC_out_9)         | 1     |
PC_out_9__or0000(PC_out_9__or00001:O)    | NONE(PC_out_9)         | 1     |
-----------------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 4.358ns (Maximum Frequency: 229.466MHz)
   Minimum input arrival time before clock: 6.195ns
   Maximum output required time after clock: 7.796ns
   Maximum combinational path delay: 8.033ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Logic_clk'
  Clock period: 2.180ns (frequency: 458.789MHz)
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               2.180ns (Levels of Logic = 1)
  Source:            counter_0 (FF)
  Destination:       counter_0 (FF)
  Source Clock:      Logic_clk rising
  Destination Clock: Logic_clk rising

  Data Path: counter_0 to counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              6   0.495   0.569  counter_0 (counter_0)
     INV:I->O              1   0.562   0.357  Mcount_counter_xor<0>11_INV_0 (Result<0>)
     FDC:D                     0.197          counter_0
    ----------------------------------------
    Total                      2.180ns (1.254ns logic, 0.926ns route)
                                       (57.5% logic, 42.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'cou_dec_2'
  Clock period: 4.358ns (frequency: 229.466MHz)
  Total number of paths / destination ports: 66 / 11
-------------------------------------------------------------------------
Delay:               4.358ns (Levels of Logic = 12)
  Source:            PC_out_1 (FF)
  Destination:       PC_out_10 (FF)
  Source Clock:      cou_dec_2 rising
  Destination Clock: cou_dec_2 rising

  Data Path: PC_out_1 to PC_out_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCP:C->Q             2   0.495   0.488  PC_out_1 (PC_out_1)
     LUT1:I0->O            1   0.561   0.000  PC_out_Madd__add0000_cy<1>_rt (PC_out_Madd__add0000_cy<1>_rt)
     MUXCY:S->O            1   0.523   0.000  PC_out_Madd__add0000_cy<1> (PC_out_Madd__add0000_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  PC_out_Madd__add0000_cy<2> (PC_out_Madd__add0000_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  PC_out_Madd__add0000_cy<3> (PC_out_Madd__add0000_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  PC_out_Madd__add0000_cy<4> (PC_out_Madd__add0000_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  PC_out_Madd__add0000_cy<5> (PC_out_Madd__add0000_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  PC_out_Madd__add0000_cy<6> (PC_out_Madd__add0000_cy<6>)
     MUXCY:CI->O           1   0.065   0.000  PC_out_Madd__add0000_cy<7> (PC_out_Madd__add0000_cy<7>)
     MUXCY:CI->O           1   0.065   0.000  PC_out_Madd__add0000_cy<8> (PC_out_Madd__add0000_cy<8>)
     MUXCY:CI->O           0   0.065   0.000  PC_out_Madd__add0000_cy<9> (PC_out_Madd__add0000_cy<9>)
     XORCY:CI->O           1   0.654   0.359  PC_out_Madd__add0000_xor<10> (PC_out__add0000<10>)
     LUT4:I3->O            1   0.561   0.000  PC_out_Q_mux0000<10>1 (PC_out_Q_mux0000<10>)
     FDCP:D                    0.197          PC_out_10
    ----------------------------------------
    Total                      4.358ns (3.511ns logic, 0.847ns route)
                                       (80.6% logic, 19.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'PC_Lclk'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              1.401ns (Levels of Logic = 1)
  Source:            Logic_bus<0> (PAD)
  Destination:       PC_REG_0 (FF)
  Destination Clock: PC_Lclk rising

  Data Path: Logic_bus<0> to PC_REG_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.824   0.380  Logic_bus_0_IBUF (Logic_bus_0_IBUF)
     FDC:D                     0.197          PC_REG_0
    ----------------------------------------
    Total                      1.401ns (1.021ns logic, 0.380ns route)
                                       (72.9% logic, 27.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'PC_Hclk'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              1.401ns (Levels of Logic = 1)
  Source:            Logic_bus<2> (PAD)
  Destination:       PC_REG_10 (FF)
  Destination Clock: PC_Hclk rising

  Data Path: Logic_bus<2> to PC_REG_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.824   0.380  Logic_bus_2_IBUF (Logic_bus_2_IBUF)
     FDC:D                     0.197          PC_REG_10
    ----------------------------------------
    Total                      1.401ns (1.021ns logic, 0.380ns route)
                                       (72.9% logic, 27.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'cou_dec_0'
  Total number of paths / destination ports: 13 / 13
-------------------------------------------------------------------------
Offset:              1.378ns (Levels of Logic = 1)
  Source:            Logic_romd<0> (PAD)
  Destination:       IR_out_0 (FF)
  Destination Clock: cou_dec_0 rising

  Data Path: Logic_romd<0> to IR_out_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.824   0.357  Logic_romd_0_IBUF (Logic_romd_0_IBUF)
     FDC:D                     0.197          IR_out_0
    ----------------------------------------
    Total                      1.378ns (1.021ns logic, 0.357ns route)
                                       (74.1% logic, 25.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'cou_dec_2'
  Total number of paths / destination ports: 99 / 11
-------------------------------------------------------------------------
Offset:              6.195ns (Levels of Logic = 5)
  Source:            Logic_sts<1> (PAD)
  Destination:       PC_out_0 (FF)
  Destination Clock: cou_dec_2 rising

  Data Path: Logic_sts<1> to PC_out_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.824   0.423  Logic_sts_1_IBUF (Logic_sts_1_IBUF)
     LUT3:I1->O            1   0.562   0.423  PCload2 (PCload2)
     LUT4:I1->O           34   0.562   1.181  PCload35 (PCload)
     LUT3:I0->O           11   0.561   0.901  PC_out_Q_mux0000<0>11 (N11)
     LUT4:I0->O            1   0.561   0.000  PC_out_Q_mux0000<0>1 (PC_out_Q_mux0000<0>)
     FDCP:D                    0.197          PC_out_0
    ----------------------------------------
    Total                      6.195ns (3.267ns logic, 2.928ns route)
                                       (52.7% logic, 47.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'cou_dec_not0001'
  Total number of paths / destination ports: 9 / 8
-------------------------------------------------------------------------
Offset:              7.073ns (Levels of Logic = 3)
  Source:            cou_dec_1 (LATCH)
  Destination:       Logic_ms<3> (PAD)
  Source Clock:      cou_dec_not0001 falling

  Data Path: cou_dec_1 to Logic_ms<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              11   0.629   0.901  cou_dec_1 (cou_dec_1)
     LUT4:I0->O            1   0.561   0.000  Logic_ms_3_and00001 (Logic_ms_3_and0000)
     MUXF5:I0->O           1   0.229   0.357  Logic_ms_3_and0000_f5 (Logic_ms_3_OBUF)
     OBUF:I->O                 4.396          Logic_ms_3_OBUF (Logic_ms<3>)
    ----------------------------------------
    Total                      7.073ns (5.815ns logic, 1.258ns route)
                                       (82.2% logic, 17.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'IR_decoder_or00001'
  Total number of paths / destination ports: 22 / 16
-------------------------------------------------------------------------
Offset:              7.796ns (Levels of Logic = 2)
  Source:            IR_decoder_20 (LATCH)
  Destination:       Logic_ms<16> (PAD)
  Source Clock:      IR_decoder_or00001 falling

  Data Path: IR_decoder_20 to Logic_ms<16>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              25   0.629   1.137  IR_decoder_20 (IR_decoder_20)
     LUT2:I1->O           29   0.562   1.072  IR_clr1 (IR_clr)
     OBUF:I->O                 4.396          Logic_ms_16_OBUF (Logic_ms<16>)
    ----------------------------------------
    Total                      7.796ns (5.587ns logic, 2.209ns route)
                                       (71.7% logic, 28.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'cou_dec_2'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              5.271ns (Levels of Logic = 1)
  Source:            PC_out_10 (FF)
  Destination:       Logic_roma<10> (PAD)
  Source Clock:      cou_dec_2 rising

  Data Path: PC_out_10 to Logic_roma<10>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCP:C->Q             2   0.495   0.380  PC_out_10 (PC_out_10)
     OBUF:I->O                 4.396          Logic_roma_10_OBUF (Logic_roma<10>)
    ----------------------------------------
    Total                      5.271ns (4.891ns logic, 0.380ns route)
                                       (92.8% logic, 7.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'cou_dec_0'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              5.248ns (Levels of Logic = 1)
  Source:            Logic_db_7 (FF)
  Destination:       Logic_db<7> (PAD)
  Source Clock:      cou_dec_0 rising

  Data Path: Logic_db_7 to Logic_db<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.495   0.357  Logic_db_7 (Logic_db_7)
     OBUF:I->O                 4.396          Logic_db_7_OBUF (Logic_db<7>)
    ----------------------------------------
    Total                      5.248ns (4.891ns logic, 0.357ns route)
                                       (93.2% logic, 6.8% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Delay:               8.033ns (Levels of Logic = 3)
  Source:            Logic_reset (PAD)
  Destination:       Logic_ms<16> (PAD)

  Data Path: Logic_reset to Logic_ms<16>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            27   0.824   1.180  Logic_reset_IBUF (Logic_reset_IBUF)
     LUT2:I0->O           29   0.561   1.072  IR_clr1 (IR_clr)
     OBUF:I->O                 4.396          Logic_ms_16_OBUF (Logic_ms<16>)
    ----------------------------------------
    Total                      8.033ns (5.781ns logic, 2.252ns route)
                                       (72.0% logic, 28.0% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.04 secs
 
--> 

Total memory usage is 261124 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    6 (   0 filtered)
Number of infos    :    4 (   0 filtered)

