{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1720802512565 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1720802512566 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 12 17:41:52 2024 " "Processing started: Fri Jul 12 17:41:52 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1720802512566 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1720802512566 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1720802512566 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1720802513023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alumno/Escritorio/CPU_base/cpu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alumno/Escritorio/CPU_base/cpu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_tb " "Found entity 1: cpu_tb" {  } { { "../CPU_base/cpu_tb.v" "" { Text "/home/alumno/Escritorio/CPU_base/cpu_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1720802513128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1720802513128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alumno/Escritorio/CPU_base/uc.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alumno/Escritorio/CPU_base/uc.v" { { "Info" "ISGN_ENTITY_NAME" "1 uc " "Found entity 1: uc" {  } { { "../CPU_base/uc.v" "" { Text "/home/alumno/Escritorio/CPU_base/uc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1720802513129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1720802513129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alumno/Escritorio/CPU_base/memprog.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alumno/Escritorio/CPU_base/memprog.v" { { "Info" "ISGN_ENTITY_NAME" "1 memprog " "Found entity 1: memprog" {  } { { "../CPU_base/memprog.v" "" { Text "/home/alumno/Escritorio/CPU_base/memprog.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1720802513130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1720802513130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alumno/Escritorio/CPU_base/cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alumno/Escritorio/CPU_base/cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "../CPU_base/cpu.v" "" { Text "/home/alumno/Escritorio/CPU_base/cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1720802513132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1720802513132 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "componentes.v(187) " "Verilog HDL information at componentes.v(187): always construct contains both blocking and non-blocking assignments" {  } { { "../CPU_base/componentes.v" "" { Text "/home/alumno/Escritorio/CPU_base/componentes.v" 187 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1720802513133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alumno/Escritorio/CPU_base/componentes.v 11 11 " "Found 11 design units, including 11 entities, in source file /home/alumno/Escritorio/CPU_base/componentes.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "../CPU_base/componentes.v" "" { Text "/home/alumno/Escritorio/CPU_base/componentes.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1720802513135 ""} { "Info" "ISGN_ENTITY_NAME" "2 ffi " "Found entity 2: ffi" {  } { { "../CPU_base/componentes.v" "" { Text "/home/alumno/Escritorio/CPU_base/componentes.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1720802513135 ""} { "Info" "ISGN_ENTITY_NAME" "3 registro_interrupcion " "Found entity 3: registro_interrupcion" {  } { { "../CPU_base/componentes.v" "" { Text "/home/alumno/Escritorio/CPU_base/componentes.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1720802513135 ""} { "Info" "ISGN_ENTITY_NAME" "4 codificador " "Found entity 4: codificador" {  } { { "../CPU_base/componentes.v" "" { Text "/home/alumno/Escritorio/CPU_base/componentes.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1720802513135 ""} { "Info" "ISGN_ENTITY_NAME" "5 stack " "Found entity 5: stack" {  } { { "../CPU_base/componentes.v" "" { Text "/home/alumno/Escritorio/CPU_base/componentes.v" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1720802513135 ""} { "Info" "ISGN_ENTITY_NAME" "6 sum " "Found entity 6: sum" {  } { { "../CPU_base/componentes.v" "" { Text "/home/alumno/Escritorio/CPU_base/componentes.v" 110 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1720802513135 ""} { "Info" "ISGN_ENTITY_NAME" "7 registro " "Found entity 7: registro" {  } { { "../CPU_base/componentes.v" "" { Text "/home/alumno/Escritorio/CPU_base/componentes.v" 118 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1720802513135 ""} { "Info" "ISGN_ENTITY_NAME" "8 mux2 " "Found entity 8: mux2" {  } { { "../CPU_base/componentes.v" "" { Text "/home/alumno/Escritorio/CPU_base/componentes.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1720802513135 ""} { "Info" "ISGN_ENTITY_NAME" "9 ffd " "Found entity 9: ffd" {  } { { "../CPU_base/componentes.v" "" { Text "/home/alumno/Escritorio/CPU_base/componentes.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1720802513135 ""} { "Info" "ISGN_ENTITY_NAME" "10 mapeo_dis " "Found entity 10: mapeo_dis" {  } { { "../CPU_base/componentes.v" "" { Text "/home/alumno/Escritorio/CPU_base/componentes.v" 155 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1720802513135 ""} { "Info" "ISGN_ENTITY_NAME" "11 interfaz_led " "Found entity 11: interfaz_led" {  } { { "../CPU_base/componentes.v" "" { Text "/home/alumno/Escritorio/CPU_base/componentes.v" 182 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1720802513135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1720802513135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alumno/Escritorio/CPU_base/cd.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alumno/Escritorio/CPU_base/cd.v" { { "Info" "ISGN_ENTITY_NAME" "1 cd " "Found entity 1: cd" {  } { { "../CPU_base/cd.v" "" { Text "/home/alumno/Escritorio/CPU_base/cd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1720802513136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1720802513136 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.v(21) " "Verilog HDL warning at alu.v(21): extended using \"x\" or \"z\"" {  } { { "../CPU_base/alu.v" "" { Text "/home/alumno/Escritorio/CPU_base/alu.v" 21 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1720802513137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alumno/Escritorio/CPU_base/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alumno/Escritorio/CPU_base/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../CPU_base/alu.v" "" { Text "/home/alumno/Escritorio/CPU_base/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1720802513138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1720802513138 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu " "Elaborating entity \"cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1720802513221 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 2 cpu.v(28) " "Verilog HDL assignment warning at cpu.v(28): truncated value with size 6 to match size of target (2)" {  } { { "../CPU_base/cpu.v" "" { Text "/home/alumno/Escritorio/CPU_base/cpu.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1720802513223 "|cpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro_interrupcion registro_interrupcion:registro_interrupcion_1 " "Elaborating entity \"registro_interrupcion\" for hierarchy \"registro_interrupcion:registro_interrupcion_1\"" {  } { { "../CPU_base/cpu.v" "registro_interrupcion_1" { Text "/home/alumno/Escritorio/CPU_base/cpu.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1720802513225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "codificador codificador:codificador_senal " "Elaborating entity \"codificador\" for hierarchy \"codificador:codificador_senal\"" {  } { { "../CPU_base/cpu.v" "codificador_senal" { Text "/home/alumno/Escritorio/CPU_base/cpu.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1720802513228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffi ffi:ffi_0 " "Elaborating entity \"ffi\" for hierarchy \"ffi:ffi_0\"" {  } { { "../CPU_base/cpu.v" "ffi_0" { Text "/home/alumno/Escritorio/CPU_base/cpu.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1720802513229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffd ffd:ffd_0 " "Elaborating entity \"ffd\" for hierarchy \"ffd:ffd_0\"" {  } { { "../CPU_base/cpu.v" "ffd_0" { Text "/home/alumno/Escritorio/CPU_base/cpu.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1720802513231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mapeo_dis mapeo_dis:mapeo_dispositivos " "Elaborating entity \"mapeo_dis\" for hierarchy \"mapeo_dis:mapeo_dispositivos\"" {  } { { "../CPU_base/cpu.v" "mapeo_dispositivos" { Text "/home/alumno/Escritorio/CPU_base/cpu.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1720802513232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interfaz_led interfaz_led:interfaz_led_1 " "Elaborating entity \"interfaz_led\" for hierarchy \"interfaz_led:interfaz_led_1\"" {  } { { "../CPU_base/cpu.v" "interfaz_led_1" { Text "/home/alumno/Escritorio/CPU_base/cpu.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1720802513234 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "valor componentes.v(187) " "Verilog HDL Always Construct warning at componentes.v(187): inferring latch(es) for variable \"valor\", which holds its previous value in one or more paths through the always construct" {  } { { "../CPU_base/componentes.v" "" { Text "/home/alumno/Escritorio/CPU_base/componentes.v" 187 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1720802513235 "|cpu|interfaz_led:interfaz_led_1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "registro_leds componentes.v(187) " "Verilog HDL Always Construct warning at componentes.v(187): inferring latch(es) for variable \"registro_leds\", which holds its previous value in one or more paths through the always construct" {  } { { "../CPU_base/componentes.v" "" { Text "/home/alumno/Escritorio/CPU_base/componentes.v" 187 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1720802513235 "|cpu|interfaz_led:interfaz_led_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registro_leds\[0\] componentes.v(187) " "Inferred latch for \"registro_leds\[0\]\" at componentes.v(187)" {  } { { "../CPU_base/componentes.v" "" { Text "/home/alumno/Escritorio/CPU_base/componentes.v" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1720802513235 "|cpu|interfaz_led:interfaz_led_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uc uc:UnidadDeControl " "Elaborating entity \"uc\" for hierarchy \"uc:UnidadDeControl\"" {  } { { "../CPU_base/cpu.v" "UnidadDeControl" { Text "/home/alumno/Escritorio/CPU_base/cpu.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1720802513236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cd cd:CaminoDeDatos " "Elaborating entity \"cd\" for hierarchy \"cd:CaminoDeDatos\"" {  } { { "../CPU_base/cpu.v" "CaminoDeDatos" { Text "/home/alumno/Escritorio/CPU_base/cpu.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1720802513238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 cd:CaminoDeDatos\|mux2:seleccionar_incremento " "Elaborating entity \"mux2\" for hierarchy \"cd:CaminoDeDatos\|mux2:seleccionar_incremento\"" {  } { { "../CPU_base/cd.v" "seleccionar_incremento" { Text "/home/alumno/Escritorio/CPU_base/cd.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1720802513241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 cd:CaminoDeDatos\|mux2:selector_zero " "Elaborating entity \"mux2\" for hierarchy \"cd:CaminoDeDatos\|mux2:selector_zero\"" {  } { { "../CPU_base/cd.v" "selector_zero" { Text "/home/alumno/Escritorio/CPU_base/cd.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1720802513246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 cd:CaminoDeDatos\|mux2:entrada_alu " "Elaborating entity \"mux2\" for hierarchy \"cd:CaminoDeDatos\|mux2:entrada_alu\"" {  } { { "../CPU_base/cd.v" "entrada_alu" { Text "/home/alumno/Escritorio/CPU_base/cd.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1720802513248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum cd:CaminoDeDatos\|sum:incremento_instruc " "Elaborating entity \"sum\" for hierarchy \"cd:CaminoDeDatos\|sum:incremento_instruc\"" {  } { { "../CPU_base/cd.v" "incremento_instruc" { Text "/home/alumno/Escritorio/CPU_base/cd.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1720802513249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stack cd:CaminoDeDatos\|stack:pila " "Elaborating entity \"stack\" for hierarchy \"cd:CaminoDeDatos\|stack:pila\"" {  } { { "../CPU_base/cd.v" "pila" { Text "/home/alumno/Escritorio/CPU_base/cd.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1720802513251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro cd:CaminoDeDatos\|registro:pc " "Elaborating entity \"registro\" for hierarchy \"cd:CaminoDeDatos\|registro:pc\"" {  } { { "../CPU_base/cd.v" "pc" { Text "/home/alumno/Escritorio/CPU_base/cd.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1720802513253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memprog cd:CaminoDeDatos\|memprog:mem_prog " "Elaborating entity \"memprog\" for hierarchy \"cd:CaminoDeDatos\|memprog:mem_prog\"" {  } { { "../CPU_base/cd.v" "mem_prog" { Text "/home/alumno/Escritorio/CPU_base/cd.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1720802513255 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "954 0 1023 memprog.v(11) " "Verilog HDL warning at memprog.v(11): number of words (954) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "../CPU_base/memprog.v" "" { Text "/home/alumno/Escritorio/CPU_base/memprog.v" 11 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "" 0 -1 1720802513256 "|cpu|cd:cd_cpu|memprog:mem_prog"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 memprog.v(7) " "Net \"mem.data_a\" at memprog.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "../CPU_base/memprog.v" "" { Text "/home/alumno/Escritorio/CPU_base/memprog.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1720802513256 "|cpu|cd:cd_cpu|memprog:mem_prog"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 memprog.v(7) " "Net \"mem.waddr_a\" at memprog.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "../CPU_base/memprog.v" "" { Text "/home/alumno/Escritorio/CPU_base/memprog.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1720802513256 "|cpu|cd:cd_cpu|memprog:mem_prog"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 memprog.v(7) " "Net \"mem.we_a\" at memprog.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "../CPU_base/memprog.v" "" { Text "/home/alumno/Escritorio/CPU_base/memprog.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1720802513256 "|cpu|cd:cd_cpu|memprog:mem_prog"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile cd:CaminoDeDatos\|regfile:ban_reg " "Elaborating entity \"regfile\" for hierarchy \"cd:CaminoDeDatos\|regfile:ban_reg\"" {  } { { "../CPU_base/cd.v" "ban_reg" { Text "/home/alumno/Escritorio/CPU_base/cd.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1720802513257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu cd:CaminoDeDatos\|alu:alu1 " "Elaborating entity \"alu\" for hierarchy \"cd:CaminoDeDatos\|alu:alu1\"" {  } { { "../CPU_base/cd.v" "alu1" { Text "/home/alumno/Escritorio/CPU_base/cd.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1720802513259 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "cd:CaminoDeDatos\|regfile:ban_reg\|regb " "RAM logic \"cd:CaminoDeDatos\|regfile:ban_reg\|regb\" is uninferred due to asynchronous read logic" {  } { { "../CPU_base/componentes.v" "regb" { Text "/home/alumno/Escritorio/CPU_base/componentes.v" 8 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1 1720802513670 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "cd:CaminoDeDatos\|stack:pila\|stack " "RAM logic \"cd:CaminoDeDatos\|stack:pila\|stack\" is uninferred due to asynchronous read logic" {  } { { "../CPU_base/componentes.v" "stack" { Text "/home/alumno/Escritorio/CPU_base/componentes.v" 80 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1 1720802513670 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 -1 1720802513670 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/alumno/Escritorio/PractQuartus/db/cpu.ram0_memprog_5f24dd89.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/alumno/Escritorio/PractQuartus/db/cpu.ram0_memprog_5f24dd89.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "" 0 -1 1720802513709 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1 1720802514608 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "interfaz_led:interfaz_led_1\|registro_leds\[0\] " "Latch interfaz_led:interfaz_led_1\|registro_leds\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cd:CaminoDeDatos\|registro:pc\|q\[4\] " "Ports D and ENA on the latch are fed by the same signal cd:CaminoDeDatos\|registro:pc\|q\[4\]" {  } { { "../CPU_base/componentes.v" "" { Text "/home/alumno/Escritorio/CPU_base/componentes.v" 125 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1720802514666 ""}  } { { "../CPU_base/componentes.v" "" { Text "/home/alumno/Escritorio/CPU_base/componentes.v" 187 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1720802514666 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../CPU_base/componentes.v" "" { Text "/home/alumno/Escritorio/CPU_base/componentes.v" 24 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1720802514678 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1720802514679 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "opcode_salida\[0\] GND " "Pin \"opcode_salida\[0\]\" is stuck at GND" {  } { { "../CPU_base/cpu.v" "" { Text "/home/alumno/Escritorio/CPU_base/cpu.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1720802515257 "|cpu|opcode_salida[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "opcode_salida\[1\] GND " "Pin \"opcode_salida\[1\]\" is stuck at GND" {  } { { "../CPU_base/cpu.v" "" { Text "/home/alumno/Escritorio/CPU_base/cpu.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1720802515257 "|cpu|opcode_salida[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_output\[1\] GND " "Pin \"io_output\[1\]\" is stuck at GND" {  } { { "../CPU_base/cpu.v" "" { Text "/home/alumno/Escritorio/CPU_base/cpu.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1720802515257 "|cpu|io_output[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1720802515257 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "28 " "28 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1720802516229 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/alumno/Escritorio/PractQuartus/output_files/cpu.map.smsg " "Generated suppressed messages file /home/alumno/Escritorio/PractQuartus/output_files/cpu.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1720802516290 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1720802516438 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1720802516438 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "958 " "Implemented 958 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1720802516542 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1720802516542 ""} { "Info" "ICUT_CUT_TM_LCELLS" "945 " "Implemented 945 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1720802516542 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1720802516542 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "335 " "Peak virtual memory: 335 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1720802516574 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 12 17:41:56 2024 " "Processing ended: Fri Jul 12 17:41:56 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1720802516574 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1720802516574 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1720802516574 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1720802516574 ""}
