TimeQuest Timing Analyzer report for state_generator
Wed Jan 18 16:38:42 2017
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clk'
 12. Slow Model Hold: 'clk'
 13. Slow Model Recovery: 'END_STATE'
 14. Slow Model Recovery: 'clk'
 15. Slow Model Recovery: 'not_reset'
 16. Slow Model Removal: 'clk'
 17. Slow Model Removal: 'END_STATE'
 18. Slow Model Removal: 'not_reset'
 19. Slow Model Minimum Pulse Width: 'clk'
 20. Slow Model Minimum Pulse Width: 'not_reset'
 21. Slow Model Minimum Pulse Width: 'END_STATE'
 22. Setup Times
 23. Hold Times
 24. Clock to Output Times
 25. Minimum Clock to Output Times
 26. Propagation Delay
 27. Minimum Propagation Delay
 28. Fast Model Setup Summary
 29. Fast Model Hold Summary
 30. Fast Model Recovery Summary
 31. Fast Model Removal Summary
 32. Fast Model Minimum Pulse Width Summary
 33. Fast Model Setup: 'clk'
 34. Fast Model Hold: 'clk'
 35. Fast Model Recovery: 'END_STATE'
 36. Fast Model Recovery: 'clk'
 37. Fast Model Recovery: 'not_reset'
 38. Fast Model Removal: 'clk'
 39. Fast Model Removal: 'END_STATE'
 40. Fast Model Removal: 'not_reset'
 41. Fast Model Minimum Pulse Width: 'clk'
 42. Fast Model Minimum Pulse Width: 'not_reset'
 43. Fast Model Minimum Pulse Width: 'END_STATE'
 44. Setup Times
 45. Hold Times
 46. Clock to Output Times
 47. Minimum Clock to Output Times
 48. Propagation Delay
 49. Minimum Propagation Delay
 50. Multicorner Timing Analysis Summary
 51. Setup Times
 52. Hold Times
 53. Clock to Output Times
 54. Minimum Clock to Output Times
 55. Progagation Delay
 56. Minimum Progagation Delay
 57. Setup Transfers
 58. Hold Transfers
 59. Recovery Transfers
 60. Removal Transfers
 61. Report TCCS
 62. Report RSKM
 63. Unconstrained Paths
 64. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; state_generator                                                   ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C5AT144A7                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets       ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------+
; clk        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }       ;
; END_STATE  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { END_STATE } ;
; not_reset  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { not_reset } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------+


+--------------------------------------------------+
; Slow Model Fmax Summary                          ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 204.42 MHz ; 204.42 MHz      ; clk        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------+
; Slow Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clk   ; -3.365 ; -9.727        ;
+-------+--------+---------------+


+-------------------------------+
; Slow Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clk   ; 0.012 ; 0.000         ;
+-------+-------+---------------+


+------------------------------------+
; Slow Model Recovery Summary        ;
+-----------+--------+---------------+
; Clock     ; Slack  ; End Point TNS ;
+-----------+--------+---------------+
; END_STATE ; -4.336 ; -4.336        ;
; clk       ; -4.153 ; -4.153        ;
; not_reset ; -3.008 ; -3.008        ;
+-----------+--------+---------------+


+------------------------------------+
; Slow Model Removal Summary         ;
+-----------+--------+---------------+
; Clock     ; Slack  ; End Point TNS ;
+-----------+--------+---------------+
; clk       ; -1.407 ; -1.407        ;
; END_STATE ; -0.570 ; -0.570        ;
; not_reset ; 0.679  ; 0.000         ;
+-----------+--------+---------------+


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-----------+--------+-------------------+
; Clock     ; Slack  ; End Point TNS     ;
+-----------+--------+-------------------+
; clk       ; -1.631 ; -1.631            ;
; not_reset ; -1.631 ; -1.631            ;
; END_STATE ; -1.469 ; -1.469            ;
+-----------+--------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk'                                                                                                                                                                                                                                                                                      ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.365 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; -0.169     ; 3.115      ;
; -3.353 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 0.002      ; 3.102      ;
; -3.115 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; -0.171     ; 2.863      ;
; -3.009 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 0.000      ; 2.503      ;
; -2.691 ; END_STATE                                                                                                     ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; END_STATE    ; clk         ; 0.500        ; 2.708      ; 4.646      ;
; -2.647 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 0.000      ; 2.394      ;
; -2.505 ; END_STATE                                                                                                     ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; END_STATE    ; clk         ; 0.500        ; 2.537      ; 4.461      ;
; -2.467 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 0.000      ; 2.386      ;
; -2.191 ; END_STATE                                                                                                     ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; END_STATE    ; clk         ; 1.000        ; 2.708      ; 4.646      ;
; -2.005 ; END_STATE                                                                                                     ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; END_STATE    ; clk         ; 1.000        ; 2.537      ; 4.461      ;
; -1.946 ; clk                                                                                                           ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.500        ; 2.708      ; 3.901      ;
; -1.923 ; clk                                                                                                           ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.500        ; 2.706      ; 3.623      ;
; -1.860 ; clk                                                                                                           ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.500        ; 2.537      ; 3.816      ;
; -1.778 ; END_STATE                                                                                                     ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; END_STATE    ; clk         ; 0.500        ; 2.706      ; 3.478      ;
; -1.468 ; not_reset                                                                                                     ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; not_reset    ; clk         ; 0.500        ; 2.706      ; 3.168      ;
; -1.446 ; clk                                                                                                           ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 2.708      ; 3.901      ;
; -1.423 ; clk                                                                                                           ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 2.706      ; 3.623      ;
; -1.360 ; clk                                                                                                           ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 2.537      ; 3.816      ;
; -1.278 ; END_STATE                                                                                                     ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; END_STATE    ; clk         ; 1.000        ; 2.706      ; 3.478      ;
; -1.190 ; not_reset                                                                                                     ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; not_reset    ; clk         ; 0.500        ; 2.708      ; 3.145      ;
; -0.968 ; not_reset                                                                                                     ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; not_reset    ; clk         ; 1.000        ; 2.706      ; 3.168      ;
; -0.902 ; not_reset                                                                                                     ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; not_reset    ; clk         ; 0.500        ; 2.537      ; 2.858      ;
; -0.690 ; not_reset                                                                                                     ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; not_reset    ; clk         ; 1.000        ; 2.708      ; 3.145      ;
; -0.402 ; not_reset                                                                                                     ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; not_reset    ; clk         ; 1.000        ; 2.537      ; 2.858      ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk'                                                                                                                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                     ; To Node                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.012 ; clk                                                                                                           ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 2.708      ; 2.720      ;
; 0.025 ; clk                                                                                                           ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 2.706      ; 2.731      ;
; 0.321 ; not_reset                                                                                                     ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; not_reset    ; clk         ; 0.000        ; 2.537      ; 2.858      ;
; 0.437 ; not_reset                                                                                                     ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; not_reset    ; clk         ; 0.000        ; 2.708      ; 3.145      ;
; 0.462 ; not_reset                                                                                                     ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; not_reset    ; clk         ; 0.000        ; 2.706      ; 3.168      ;
; 0.511 ; clk                                                                                                           ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 2.537      ; 3.048      ;
; 0.512 ; clk                                                                                                           ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; clk          ; clk         ; -0.500       ; 2.708      ; 2.720      ;
; 0.525 ; clk                                                                                                           ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; -0.500       ; 2.706      ; 2.731      ;
; 0.759 ; END_STATE                                                                                                     ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; END_STATE    ; clk         ; 0.000        ; 2.708      ; 3.467      ;
; 0.772 ; END_STATE                                                                                                     ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; END_STATE    ; clk         ; 0.000        ; 2.706      ; 3.478      ;
; 0.821 ; not_reset                                                                                                     ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; not_reset    ; clk         ; -0.500       ; 2.537      ; 2.858      ;
; 0.937 ; not_reset                                                                                                     ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; not_reset    ; clk         ; -0.500       ; 2.708      ; 3.145      ;
; 0.962 ; not_reset                                                                                                     ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; not_reset    ; clk         ; -0.500       ; 2.706      ; 3.168      ;
; 1.011 ; clk                                                                                                           ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; clk          ; clk         ; -0.500       ; 2.537      ; 3.048      ;
; 1.168 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 0.000      ; 1.168      ;
; 1.258 ; END_STATE                                                                                                     ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; END_STATE    ; clk         ; 0.000        ; 2.537      ; 3.795      ;
; 1.259 ; END_STATE                                                                                                     ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; END_STATE    ; clk         ; -0.500       ; 2.708      ; 3.467      ;
; 1.272 ; END_STATE                                                                                                     ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; END_STATE    ; clk         ; -0.500       ; 2.706      ; 3.478      ;
; 1.416 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 0.002      ; 1.418      ;
; 1.476 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 0.000      ; 1.476      ;
; 1.758 ; END_STATE                                                                                                     ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; END_STATE    ; clk         ; -0.500       ; 2.537      ; 3.795      ;
; 2.183 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 0.000      ; 2.183      ;
; 2.423 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; -0.171     ; 2.252      ;
; 2.775 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; -0.169     ; 2.606      ;
+-------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'END_STATE'                                                                                                                                                                                                                                                                             ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.336 ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; clk          ; END_STATE   ; 0.500        ; -0.837     ; 1.847      ;
; -3.197 ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_1|output~3 ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; not_reset    ; END_STATE   ; 0.500        ; 0.774      ; 2.319      ;
; -3.182 ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; clk          ; END_STATE   ; 1.000        ; -0.183     ; 1.847      ;
; -2.999 ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; END_STATE    ; END_STATE   ; 1.000        ; 0.000      ; 1.847      ;
; -2.638 ; clk                                                                                                           ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; clk          ; END_STATE   ; 0.500        ; 2.975      ; 3.961      ;
; -2.138 ; clk                                                                                                           ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; clk          ; END_STATE   ; 1.000        ; 2.975      ; 3.961      ;
; -1.802 ; END_STATE                                                                                                     ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; END_STATE    ; END_STATE   ; 0.500        ; 2.975      ; 3.125      ;
; -1.302 ; END_STATE                                                                                                     ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; END_STATE    ; END_STATE   ; 1.000        ; 2.975      ; 3.125      ;
; -1.082 ; not_reset                                                                                                     ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; not_reset    ; END_STATE   ; 0.500        ; 2.975      ; 2.405      ;
; -0.582 ; not_reset                                                                                                     ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; not_reset    ; END_STATE   ; 1.000        ; 2.975      ; 2.405      ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'clk'                                                                                                                                                                                                                                                                                   ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.153 ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; clk          ; clk         ; 0.500        ; -0.654     ; 1.847      ;
; -3.228 ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; clk          ; clk         ; 1.000        ; -0.229     ; 1.847      ;
; -3.074 ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; clk          ; clk         ; 0.500        ; 0.425      ; 1.847      ;
; -3.014 ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_1|output~3 ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; not_reset    ; clk         ; 0.500        ; 0.957      ; 2.319      ;
; -2.999 ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; clk          ; clk         ; 1.000        ; 0.000      ; 1.847      ;
; -2.891 ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; END_STATE    ; clk         ; 0.500        ; 0.608      ; 1.847      ;
; -2.816 ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; END_STATE    ; clk         ; 1.000        ; 0.183      ; 1.847      ;
; -2.455 ; clk                                                                                                           ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; clk          ; clk         ; 0.500        ; 3.158      ; 3.961      ;
; -2.089 ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_1|output~3 ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; not_reset    ; clk         ; 1.000        ; 1.382      ; 2.319      ;
; -2.030 ; clk                                                                                                           ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; clk          ; clk         ; 0.500        ; 3.583      ; 3.961      ;
; -1.955 ; clk                                                                                                           ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; clk          ; clk         ; 1.000        ; 3.158      ; 3.961      ;
; -1.619 ; END_STATE                                                                                                     ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; END_STATE    ; clk         ; 0.500        ; 3.158      ; 3.125      ;
; -1.530 ; clk                                                                                                           ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; clk          ; clk         ; 1.000        ; 3.583      ; 3.961      ;
; -1.194 ; END_STATE                                                                                                     ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; END_STATE    ; clk         ; 0.500        ; 3.583      ; 3.125      ;
; -1.119 ; END_STATE                                                                                                     ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; END_STATE    ; clk         ; 1.000        ; 3.158      ; 3.125      ;
; -0.899 ; not_reset                                                                                                     ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; not_reset    ; clk         ; 0.500        ; 3.158      ; 2.405      ;
; -0.694 ; END_STATE                                                                                                     ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; END_STATE    ; clk         ; 1.000        ; 3.583      ; 3.125      ;
; -0.474 ; not_reset                                                                                                     ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; not_reset    ; clk         ; 0.500        ; 3.583      ; 2.405      ;
; -0.399 ; not_reset                                                                                                     ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; not_reset    ; clk         ; 1.000        ; 3.158      ; 2.405      ;
; 0.026  ; not_reset                                                                                                     ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; not_reset    ; clk         ; 1.000        ; 3.583      ; 2.405      ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'not_reset'                                                                                                                                                                                                                                                                             ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.008 ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_1|output~3 ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_1|output~3 ; not_reset    ; not_reset   ; 1.000        ; 0.000      ; 2.283      ;
; -2.949 ; clk                                                                                                           ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_1|output~3 ; clk          ; not_reset   ; 0.500        ; 2.201      ; 3.925      ;
; -2.449 ; clk                                                                                                           ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_1|output~3 ; clk          ; not_reset   ; 1.000        ; 2.201      ; 3.925      ;
; -1.984 ; END_STATE                                                                                                     ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_1|output~3 ; END_STATE    ; not_reset   ; 0.500        ; 2.201      ; 2.960      ;
; -1.484 ; END_STATE                                                                                                     ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_1|output~3 ; END_STATE    ; not_reset   ; 1.000        ; 2.201      ; 2.960      ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'clk'                                                                                                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.407 ; not_reset                                                                                                     ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; not_reset    ; clk         ; 0.000        ; 3.812      ; 2.405      ;
; -0.907 ; not_reset                                                                                                     ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; not_reset    ; clk         ; -0.500       ; 3.812      ; 2.405      ;
; -0.753 ; not_reset                                                                                                     ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; not_reset    ; clk         ; 0.000        ; 3.158      ; 2.405      ;
; -0.687 ; END_STATE                                                                                                     ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; END_STATE    ; clk         ; 0.000        ; 3.812      ; 3.125      ;
; -0.537 ; clk                                                                                                           ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; clk          ; clk         ; 0.000        ; 3.812      ; 3.275      ;
; -0.253 ; not_reset                                                                                                     ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; not_reset    ; clk         ; -0.500       ; 3.158      ; 2.405      ;
; -0.187 ; END_STATE                                                                                                     ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; END_STATE    ; clk         ; -0.500       ; 3.812      ; 3.125      ;
; -0.037 ; clk                                                                                                           ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; clk          ; clk         ; -0.500       ; 3.812      ; 3.275      ;
; -0.033 ; END_STATE                                                                                                     ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; END_STATE    ; clk         ; 0.000        ; 3.158      ; 3.125      ;
; 0.117  ; clk                                                                                                           ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; clk          ; clk         ; 0.000        ; 3.158      ; 3.275      ;
; 0.467  ; END_STATE                                                                                                     ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; END_STATE    ; clk         ; -0.500       ; 3.158      ; 3.125      ;
; 0.617  ; clk                                                                                                           ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; clk          ; clk         ; -0.500       ; 3.158      ; 3.275      ;
; 0.708  ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_1|output~3 ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; not_reset    ; clk         ; 0.000        ; 1.611      ; 2.319      ;
; 1.510  ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; END_STATE    ; clk         ; -0.500       ; 0.837      ; 1.847      ;
; 1.618  ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; clk          ; clk         ; 0.000        ; 0.229      ; 1.847      ;
; 1.664  ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; END_STATE    ; clk         ; 0.000        ; 0.183      ; 1.847      ;
; 1.693  ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; clk          ; clk         ; -0.500       ; 0.654      ; 1.847      ;
; 1.847  ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; clk          ; clk         ; 0.000        ; 0.000      ; 1.847      ;
; 1.862  ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_1|output~3 ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; not_reset    ; clk         ; -0.500       ; 0.957      ; 2.319      ;
; 2.772  ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; clk          ; clk         ; -0.500       ; -0.425     ; 1.847      ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'END_STATE'                                                                                                                                                                                                                                                                              ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.570 ; not_reset                                                                                                     ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; not_reset    ; END_STATE   ; 0.000        ; 2.975      ; 2.405      ;
; -0.070 ; not_reset                                                                                                     ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; not_reset    ; END_STATE   ; -0.500       ; 2.975      ; 2.405      ;
; 0.150  ; END_STATE                                                                                                     ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; END_STATE    ; END_STATE   ; 0.000        ; 2.975      ; 3.125      ;
; 0.300  ; clk                                                                                                           ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; clk          ; END_STATE   ; 0.000        ; 2.975      ; 3.275      ;
; 0.650  ; END_STATE                                                                                                     ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; END_STATE    ; END_STATE   ; -0.500       ; 2.975      ; 3.125      ;
; 0.800  ; clk                                                                                                           ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; clk          ; END_STATE   ; -0.500       ; 2.975      ; 3.275      ;
; 1.847  ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; END_STATE    ; END_STATE   ; 0.000        ; 0.000      ; 1.847      ;
; 2.030  ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; clk          ; END_STATE   ; 0.000        ; -0.183     ; 1.847      ;
; 2.045  ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_1|output~3 ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; not_reset    ; END_STATE   ; -0.500       ; 0.774      ; 2.319      ;
; 2.955  ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; clk          ; END_STATE   ; -0.500       ; -0.608     ; 1.847      ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'not_reset'                                                                                                                                                                                                                                                                             ;
+-------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                     ; To Node                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.679 ; END_STATE                                                                                                     ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_1|output~3 ; END_STATE    ; not_reset   ; 0.000        ; 2.201      ; 2.880      ;
; 0.910 ; clk                                                                                                           ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_1|output~3 ; clk          ; not_reset   ; 0.000        ; 2.201      ; 3.111      ;
; 1.179 ; END_STATE                                                                                                     ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_1|output~3 ; END_STATE    ; not_reset   ; -0.500       ; 2.201      ; 2.880      ;
; 1.410 ; clk                                                                                                           ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_1|output~3 ; clk          ; not_reset   ; -0.500       ; 2.201      ; 3.111      ;
; 1.665 ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_1|output~3 ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_1|output~3 ; not_reset    ; not_reset   ; 0.000        ; 0.000      ; 1.665      ;
+-------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk'                                                                                                                                                          ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                        ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------+
; -1.631 ; 1.000        ; 2.631          ; Port Rate        ; clk   ; Rise       ; clk                                                                                                           ;
; 0.271  ; 0.271        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ;
; 0.271  ; 0.271        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ;
; 0.271  ; 0.271        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; s_state_generator_0|counter|ff_1|nand_1|output~3|datad                                                        ;
; 0.271  ; 0.271        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; s_state_generator_0|counter|ff_1|nand_1|output~3|datad                                                        ;
; 0.271  ; 0.271        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; s_state_generator_0|counter|ff_1|nand_3_3|output~1|combout                                                    ;
; 0.271  ; 0.271        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; s_state_generator_0|counter|ff_1|nand_3_3|output~1|combout                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk|combout                                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk|combout                                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~clkctrl|inclk[0]                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~clkctrl|inclk[0]                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~clkctrl|outclk                                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~clkctrl|outclk                                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Fall       ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Fall       ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; s_state_generator_0|counter|ff_0|nand_5|output~1|combout                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; s_state_generator_0|counter|ff_0|nand_5|output~1|combout                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; s_state_generator_0|counter|ff_0|nand_5|output~1|datac                                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; s_state_generator_0|counter|ff_0|nand_5|output~1|datac                                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Fall       ; s_state_generator_0|counter|ff_1|nand_1|output~3|datad                                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Fall       ; s_state_generator_0|counter|ff_1|nand_1|output~3|datad                                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; s_state_generator_0|counter|ff_1|nand_3_3|output~0|combout                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; s_state_generator_0|counter|ff_1|nand_3_3|output~0|combout                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; s_state_generator_0|counter|ff_1|nand_3_3|output~0|datac                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; s_state_generator_0|counter|ff_1|nand_3_3|output~0|datac                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Fall       ; s_state_generator_0|counter|ff_1|nand_3_3|output~1|combout                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Fall       ; s_state_generator_0|counter|ff_1|nand_3_3|output~1|combout                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; s_state_generator_0|counter|ff_1|nand_3_3|output~1|datab                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; s_state_generator_0|counter|ff_1|nand_3_3|output~1|datab                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; s_state_generator_0|counter|ff_1|nand_3_3|output~1|datac                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; s_state_generator_0|counter|ff_1|nand_3_3|output~1|datac                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; s_state_generator_0|counter|ff_1|nand_3_3|output~1|datad                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; s_state_generator_0|counter|ff_1|nand_3_3|output~1|datad                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; s_state_generator_0|counter|ff_1|nand_5|output~1|combout                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; s_state_generator_0|counter|ff_1|nand_5|output~1|combout                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; s_state_generator_0|counter|ff_1|nand_5|output~1|datab                                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; s_state_generator_0|counter|ff_1|nand_5|output~1|datab                                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_5|output~1|datac                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_5|output~1|datac                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_5|output~1|datac                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_5|output~1|datac                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|datad                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|datad                                              ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'not_reset'                                                                                                                                                        ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                                                                        ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------------------------------------------------------------------------------------+
; -1.631 ; 1.000        ; 2.631          ; Port Rate        ; not_reset ; Rise       ; not_reset                                                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; not_reset|combout                                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; not_reset|combout                                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_1|output~3 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_1|output~3 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; s_state_generator_0|counter|ff_0|nand_1|output~3|datac                                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; s_state_generator_0|counter|ff_0|nand_1|output~3|datac                                                        ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'END_STATE'                                                                                                                                                        ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                                                                        ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------------------------------------------------------------------------------------+
; -1.469 ; 1.000        ; 2.469          ; Port Rate        ; END_STATE ; Rise       ; END_STATE                                                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; END_STATE ; Rise       ; END_STATE|combout                                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; END_STATE ; Rise       ; END_STATE|combout                                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; END_STATE ; Fall       ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; END_STATE ; Fall       ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; END_STATE ; Fall       ; s_state_generator_0|counter|ff_1|nand_1|output~3|datad                                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; END_STATE ; Fall       ; s_state_generator_0|counter|ff_1|nand_1|output~3|datad                                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; END_STATE ; Fall       ; s_state_generator_0|counter|ff_1|nand_3_3|output~0|combout                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; END_STATE ; Fall       ; s_state_generator_0|counter|ff_1|nand_3_3|output~0|combout                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; END_STATE ; Rise       ; s_state_generator_0|counter|ff_1|nand_3_3|output~0|datad                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; END_STATE ; Rise       ; s_state_generator_0|counter|ff_1|nand_3_3|output~0|datad                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; END_STATE ; Fall       ; s_state_generator_0|counter|ff_1|nand_3_3|output~1|combout                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; END_STATE ; Fall       ; s_state_generator_0|counter|ff_1|nand_3_3|output~1|combout                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; END_STATE ; Fall       ; s_state_generator_0|counter|ff_1|nand_3_3|output~1|datad                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; END_STATE ; Fall       ; s_state_generator_0|counter|ff_1|nand_3_3|output~1|datad                                                      ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; END_STATE  ; clk        ; 3.191 ; 3.191 ; Rise       ; clk             ;
; NEXT_STATE ; clk        ; 7.613 ; 7.613 ; Rise       ; clk             ;
; clk        ; clk        ; 2.446 ; 2.446 ; Rise       ; clk             ;
; not_reset  ; clk        ; 1.968 ; 1.968 ; Rise       ; clk             ;
+------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; END_STATE  ; clk        ; -0.759 ; -0.759 ; Rise       ; clk             ;
; NEXT_STATE ; clk        ; -5.079 ; -5.079 ; Rise       ; clk             ;
; clk        ; clk        ; -0.012 ; -0.012 ; Rise       ; clk             ;
; not_reset  ; clk        ; -0.321 ; -0.321 ; Rise       ; clk             ;
+------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; s_states[*]  ; END_STATE  ; 14.683 ; 14.683 ; Rise       ; END_STATE       ;
;  s_states[0] ; END_STATE  ; 14.683 ; 14.683 ; Rise       ; END_STATE       ;
;  s_states[1] ; END_STATE  ; 14.075 ; 14.075 ; Rise       ; END_STATE       ;
;  s_states[2] ; END_STATE  ; 14.398 ; 14.398 ; Rise       ; END_STATE       ;
;  s_states[3] ; END_STATE  ; 14.089 ; 14.089 ; Rise       ; END_STATE       ;
;  s_states[4] ; END_STATE  ; 14.368 ; 14.368 ; Rise       ; END_STATE       ;
;  s_states[5] ; END_STATE  ; 14.144 ; 14.144 ; Rise       ; END_STATE       ;
;  s_states[6] ; END_STATE  ; 14.638 ; 14.638 ; Rise       ; END_STATE       ;
;  s_states[7] ; END_STATE  ; 14.237 ; 14.237 ; Rise       ; END_STATE       ;
; s_states[*]  ; END_STATE  ; 14.683 ; 14.683 ; Fall       ; END_STATE       ;
;  s_states[0] ; END_STATE  ; 14.683 ; 14.683 ; Fall       ; END_STATE       ;
;  s_states[1] ; END_STATE  ; 14.075 ; 14.075 ; Fall       ; END_STATE       ;
;  s_states[2] ; END_STATE  ; 14.398 ; 14.398 ; Fall       ; END_STATE       ;
;  s_states[3] ; END_STATE  ; 14.089 ; 14.089 ; Fall       ; END_STATE       ;
;  s_states[4] ; END_STATE  ; 14.368 ; 14.368 ; Fall       ; END_STATE       ;
;  s_states[5] ; END_STATE  ; 14.144 ; 14.144 ; Fall       ; END_STATE       ;
;  s_states[6] ; END_STATE  ; 14.638 ; 14.638 ; Fall       ; END_STATE       ;
;  s_states[7] ; END_STATE  ; 14.237 ; 14.237 ; Fall       ; END_STATE       ;
; s_states[*]  ; clk        ; 12.488 ; 12.488 ; Rise       ; clk             ;
;  s_states[0] ; clk        ; 12.488 ; 12.488 ; Rise       ; clk             ;
;  s_states[1] ; clk        ; 11.880 ; 11.880 ; Rise       ; clk             ;
;  s_states[2] ; clk        ; 12.203 ; 12.203 ; Rise       ; clk             ;
;  s_states[3] ; clk        ; 11.894 ; 11.894 ; Rise       ; clk             ;
;  s_states[4] ; clk        ; 12.173 ; 12.173 ; Rise       ; clk             ;
;  s_states[5] ; clk        ; 11.949 ; 11.949 ; Rise       ; clk             ;
;  s_states[6] ; clk        ; 12.443 ; 12.443 ; Rise       ; clk             ;
;  s_states[7] ; clk        ; 12.042 ; 12.042 ; Rise       ; clk             ;
; t_states[*]  ; clk        ; 8.236  ; 8.236  ; Rise       ; clk             ;
;  t_states[0] ; clk        ; 8.236  ; 8.236  ; Rise       ; clk             ;
;  t_states[1] ; clk        ; 7.981  ; 7.981  ; Rise       ; clk             ;
;  t_states[2] ; clk        ; 8.041  ; 8.041  ; Rise       ; clk             ;
;  t_states[3] ; clk        ; 7.988  ; 7.988  ; Rise       ; clk             ;
;  t_states[4] ; clk        ; 8.071  ; 8.071  ; Rise       ; clk             ;
;  t_states[5] ; clk        ; 7.990  ; 7.990  ; Rise       ; clk             ;
;  t_states[6] ; clk        ; 8.061  ; 8.061  ; Rise       ; clk             ;
;  t_states[7] ; clk        ; 8.034  ; 8.034  ; Rise       ; clk             ;
; s_states[*]  ; clk        ; 11.834 ; 11.834 ; Fall       ; clk             ;
;  s_states[0] ; clk        ; 11.834 ; 11.834 ; Fall       ; clk             ;
;  s_states[1] ; clk        ; 11.226 ; 11.226 ; Fall       ; clk             ;
;  s_states[2] ; clk        ; 11.549 ; 11.549 ; Fall       ; clk             ;
;  s_states[3] ; clk        ; 11.240 ; 11.240 ; Fall       ; clk             ;
;  s_states[4] ; clk        ; 11.519 ; 11.519 ; Fall       ; clk             ;
;  s_states[5] ; clk        ; 11.295 ; 11.295 ; Fall       ; clk             ;
;  s_states[6] ; clk        ; 11.789 ; 11.789 ; Fall       ; clk             ;
;  s_states[7] ; clk        ; 11.388 ; 11.388 ; Fall       ; clk             ;
; s_states[*]  ; not_reset  ; 10.990 ; 10.990 ; Rise       ; not_reset       ;
;  s_states[0] ; not_reset  ; 10.990 ; 10.990 ; Rise       ; not_reset       ;
;  s_states[1] ; not_reset  ; 10.382 ; 10.382 ; Rise       ; not_reset       ;
;  s_states[2] ; not_reset  ; 10.705 ; 10.705 ; Rise       ; not_reset       ;
;  s_states[3] ; not_reset  ; 10.396 ; 10.396 ; Rise       ; not_reset       ;
;  s_states[4] ; not_reset  ; 10.675 ; 10.675 ; Rise       ; not_reset       ;
;  s_states[5] ; not_reset  ; 10.451 ; 10.451 ; Rise       ; not_reset       ;
;  s_states[6] ; not_reset  ; 10.945 ; 10.945 ; Rise       ; not_reset       ;
;  s_states[7] ; not_reset  ; 10.544 ; 10.544 ; Rise       ; not_reset       ;
; s_states[*]  ; not_reset  ; 9.898  ; 9.898  ; Fall       ; not_reset       ;
;  s_states[0] ; not_reset  ; 9.898  ; 9.898  ; Fall       ; not_reset       ;
;  s_states[1] ; not_reset  ; 9.290  ; 9.290  ; Fall       ; not_reset       ;
;  s_states[2] ; not_reset  ; 9.613  ; 9.613  ; Fall       ; not_reset       ;
;  s_states[3] ; not_reset  ; 9.304  ; 9.304  ; Fall       ; not_reset       ;
;  s_states[4] ; not_reset  ; 9.583  ; 9.583  ; Fall       ; not_reset       ;
;  s_states[5] ; not_reset  ; 9.359  ; 9.359  ; Fall       ; not_reset       ;
;  s_states[6] ; not_reset  ; 9.853  ; 9.853  ; Fall       ; not_reset       ;
;  s_states[7] ; not_reset  ; 9.452  ; 9.452  ; Fall       ; not_reset       ;
+--------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                              ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; s_states[*]  ; END_STATE  ; 14.075 ; 14.075 ; Rise       ; END_STATE       ;
;  s_states[0] ; END_STATE  ; 14.683 ; 14.683 ; Rise       ; END_STATE       ;
;  s_states[1] ; END_STATE  ; 14.075 ; 14.075 ; Rise       ; END_STATE       ;
;  s_states[2] ; END_STATE  ; 14.398 ; 14.398 ; Rise       ; END_STATE       ;
;  s_states[3] ; END_STATE  ; 14.089 ; 14.089 ; Rise       ; END_STATE       ;
;  s_states[4] ; END_STATE  ; 14.368 ; 14.368 ; Rise       ; END_STATE       ;
;  s_states[5] ; END_STATE  ; 14.144 ; 14.144 ; Rise       ; END_STATE       ;
;  s_states[6] ; END_STATE  ; 14.638 ; 14.638 ; Rise       ; END_STATE       ;
;  s_states[7] ; END_STATE  ; 14.237 ; 14.237 ; Rise       ; END_STATE       ;
; s_states[*]  ; END_STATE  ; 7.792  ; 7.792  ; Fall       ; END_STATE       ;
;  s_states[0] ; END_STATE  ; 9.106  ; 9.106  ; Fall       ; END_STATE       ;
;  s_states[1] ; END_STATE  ; 8.496  ; 8.496  ; Fall       ; END_STATE       ;
;  s_states[2] ; END_STATE  ; 8.753  ; 8.753  ; Fall       ; END_STATE       ;
;  s_states[3] ; END_STATE  ; 7.792  ; 7.792  ; Fall       ; END_STATE       ;
;  s_states[4] ; END_STATE  ; 8.003  ; 8.003  ; Fall       ; END_STATE       ;
;  s_states[5] ; END_STATE  ; 8.650  ; 8.650  ; Fall       ; END_STATE       ;
;  s_states[6] ; END_STATE  ; 9.051  ; 9.051  ; Fall       ; END_STATE       ;
;  s_states[7] ; END_STATE  ; 8.655  ; 8.655  ; Fall       ; END_STATE       ;
; s_states[*]  ; clk        ; 6.748  ; 6.748  ; Rise       ; clk             ;
;  s_states[0] ; clk        ; 7.400  ; 7.400  ; Rise       ; clk             ;
;  s_states[1] ; clk        ; 6.761  ; 6.761  ; Rise       ; clk             ;
;  s_states[2] ; clk        ; 7.120  ; 7.120  ; Rise       ; clk             ;
;  s_states[3] ; clk        ; 6.748  ; 6.748  ; Rise       ; clk             ;
;  s_states[4] ; clk        ; 6.882  ; 6.882  ; Rise       ; clk             ;
;  s_states[5] ; clk        ; 6.924  ; 6.924  ; Rise       ; clk             ;
;  s_states[6] ; clk        ; 7.420  ; 7.420  ; Rise       ; clk             ;
;  s_states[7] ; clk        ; 6.924  ; 6.924  ; Rise       ; clk             ;
; t_states[*]  ; clk        ; 7.337  ; 7.337  ; Rise       ; clk             ;
;  t_states[0] ; clk        ; 7.618  ; 7.618  ; Rise       ; clk             ;
;  t_states[1] ; clk        ; 7.424  ; 7.424  ; Rise       ; clk             ;
;  t_states[2] ; clk        ; 7.551  ; 7.551  ; Rise       ; clk             ;
;  t_states[3] ; clk        ; 7.396  ; 7.396  ; Rise       ; clk             ;
;  t_states[4] ; clk        ; 7.538  ; 7.538  ; Rise       ; clk             ;
;  t_states[5] ; clk        ; 7.524  ; 7.524  ; Rise       ; clk             ;
;  t_states[6] ; clk        ; 7.528  ; 7.528  ; Rise       ; clk             ;
;  t_states[7] ; clk        ; 7.337  ; 7.337  ; Rise       ; clk             ;
; s_states[*]  ; clk        ; 6.748  ; 6.748  ; Fall       ; clk             ;
;  s_states[0] ; clk        ; 7.400  ; 7.400  ; Fall       ; clk             ;
;  s_states[1] ; clk        ; 6.761  ; 6.761  ; Fall       ; clk             ;
;  s_states[2] ; clk        ; 7.120  ; 7.120  ; Fall       ; clk             ;
;  s_states[3] ; clk        ; 6.748  ; 6.748  ; Fall       ; clk             ;
;  s_states[4] ; clk        ; 6.882  ; 6.882  ; Fall       ; clk             ;
;  s_states[5] ; clk        ; 6.924  ; 6.924  ; Fall       ; clk             ;
;  s_states[6] ; clk        ; 7.420  ; 7.420  ; Fall       ; clk             ;
;  s_states[7] ; clk        ; 6.924  ; 6.924  ; Fall       ; clk             ;
; s_states[*]  ; not_reset  ; 7.320  ; 7.320  ; Rise       ; not_reset       ;
;  s_states[0] ; not_reset  ; 7.959  ; 7.959  ; Rise       ; not_reset       ;
;  s_states[1] ; not_reset  ; 7.320  ; 7.320  ; Rise       ; not_reset       ;
;  s_states[2] ; not_reset  ; 7.679  ; 7.679  ; Rise       ; not_reset       ;
;  s_states[3] ; not_reset  ; 7.426  ; 7.426  ; Rise       ; not_reset       ;
;  s_states[4] ; not_reset  ; 7.441  ; 7.441  ; Rise       ; not_reset       ;
;  s_states[5] ; not_reset  ; 7.483  ; 7.483  ; Rise       ; not_reset       ;
;  s_states[6] ; not_reset  ; 7.979  ; 7.979  ; Rise       ; not_reset       ;
;  s_states[7] ; not_reset  ; 7.483  ; 7.483  ; Rise       ; not_reset       ;
; s_states[*]  ; not_reset  ; 8.646  ; 8.646  ; Fall       ; not_reset       ;
;  s_states[0] ; not_reset  ; 9.254  ; 9.254  ; Fall       ; not_reset       ;
;  s_states[1] ; not_reset  ; 8.646  ; 8.646  ; Fall       ; not_reset       ;
;  s_states[2] ; not_reset  ; 8.969  ; 8.969  ; Fall       ; not_reset       ;
;  s_states[3] ; not_reset  ; 8.660  ; 8.660  ; Fall       ; not_reset       ;
;  s_states[4] ; not_reset  ; 8.939  ; 8.939  ; Fall       ; not_reset       ;
;  s_states[5] ; not_reset  ; 8.715  ; 8.715  ; Fall       ; not_reset       ;
;  s_states[6] ; not_reset  ; 9.209  ; 9.209  ; Fall       ; not_reset       ;
;  s_states[7] ; not_reset  ; 8.808  ; 8.808  ; Fall       ; not_reset       ;
+--------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; LOAD[0]    ; s_states[0] ; 15.014 ; 15.014 ; 15.014 ; 15.014 ;
; LOAD[0]    ; s_states[1] ; 14.406 ; 14.406 ; 14.406 ; 14.406 ;
; LOAD[0]    ; s_states[2] ; 14.729 ; 14.729 ; 14.729 ; 14.729 ;
; LOAD[0]    ; s_states[3] ; 14.420 ; 14.420 ; 14.420 ; 14.420 ;
; LOAD[0]    ; s_states[4] ; 14.699 ; 14.699 ; 14.699 ; 14.699 ;
; LOAD[0]    ; s_states[5] ; 14.475 ; 14.475 ; 14.475 ; 14.475 ;
; LOAD[0]    ; s_states[6] ; 14.969 ; 14.969 ; 14.969 ; 14.969 ;
; LOAD[0]    ; s_states[7] ; 14.568 ; 14.568 ; 14.568 ; 14.568 ;
; LOAD[1]    ; s_states[0] ; 15.355 ; 15.355 ; 15.355 ; 15.355 ;
; LOAD[1]    ; s_states[1] ; 14.747 ; 14.747 ; 14.747 ; 14.747 ;
; LOAD[1]    ; s_states[2] ; 15.070 ; 15.070 ; 15.070 ; 15.070 ;
; LOAD[1]    ; s_states[3] ; 14.761 ; 14.761 ; 14.761 ; 14.761 ;
; LOAD[1]    ; s_states[4] ; 15.040 ; 15.040 ; 15.040 ; 15.040 ;
; LOAD[1]    ; s_states[5] ; 14.816 ; 14.816 ; 14.816 ; 14.816 ;
; LOAD[1]    ; s_states[6] ; 15.310 ; 15.310 ; 15.310 ; 15.310 ;
; LOAD[1]    ; s_states[7] ; 14.909 ; 14.909 ; 14.909 ; 14.909 ;
; NEXT_STATE ; s_states[0] ; 15.209 ; 15.209 ; 15.209 ; 15.209 ;
; NEXT_STATE ; s_states[1] ; 14.601 ; 14.601 ; 14.601 ; 14.601 ;
; NEXT_STATE ; s_states[2] ; 14.924 ; 14.924 ; 14.924 ; 14.924 ;
; NEXT_STATE ; s_states[3] ; 14.615 ; 14.615 ; 14.615 ; 14.615 ;
; NEXT_STATE ; s_states[4] ; 14.894 ; 14.894 ; 14.894 ; 14.894 ;
; NEXT_STATE ; s_states[5] ; 14.670 ; 14.670 ; 14.670 ; 14.670 ;
; NEXT_STATE ; s_states[6] ; 15.164 ; 15.164 ; 15.164 ; 15.164 ;
; NEXT_STATE ; s_states[7] ; 14.763 ; 14.763 ; 14.763 ; 14.763 ;
+------------+-------------+--------+--------+--------+--------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; LOAD[0]    ; s_states[0] ; 15.014 ; 15.014 ; 15.014 ; 15.014 ;
; LOAD[0]    ; s_states[1] ; 14.406 ; 14.406 ; 14.406 ; 14.406 ;
; LOAD[0]    ; s_states[2] ; 14.729 ; 14.729 ; 14.729 ; 14.729 ;
; LOAD[0]    ; s_states[3] ; 14.420 ; 14.420 ; 14.420 ; 14.420 ;
; LOAD[0]    ; s_states[4] ; 14.699 ; 14.699 ; 14.699 ; 14.699 ;
; LOAD[0]    ; s_states[5] ; 14.475 ; 14.475 ; 14.475 ; 14.475 ;
; LOAD[0]    ; s_states[6] ; 14.969 ; 14.969 ; 14.969 ; 14.969 ;
; LOAD[0]    ; s_states[7] ; 14.568 ; 14.568 ; 14.568 ; 14.568 ;
; LOAD[1]    ; s_states[0] ; 15.355 ; 15.355 ; 15.355 ; 15.355 ;
; LOAD[1]    ; s_states[1] ; 14.747 ; 14.747 ; 14.747 ; 14.747 ;
; LOAD[1]    ; s_states[2] ; 15.070 ; 15.070 ; 15.070 ; 15.070 ;
; LOAD[1]    ; s_states[3] ; 14.761 ; 14.761 ; 14.761 ; 14.761 ;
; LOAD[1]    ; s_states[4] ; 15.040 ; 15.040 ; 15.040 ; 15.040 ;
; LOAD[1]    ; s_states[5] ; 14.816 ; 14.816 ; 14.816 ; 14.816 ;
; LOAD[1]    ; s_states[6] ; 15.310 ; 15.310 ; 15.310 ; 15.310 ;
; LOAD[1]    ; s_states[7] ; 14.909 ; 14.909 ; 14.909 ; 14.909 ;
; NEXT_STATE ; s_states[0] ; 12.178 ; 12.178 ; 12.178 ; 12.178 ;
; NEXT_STATE ; s_states[1] ; 11.539 ; 11.539 ; 11.539 ; 11.539 ;
; NEXT_STATE ; s_states[2] ; 11.898 ; 11.898 ; 11.898 ; 11.898 ;
; NEXT_STATE ; s_states[3] ; 11.241 ; 11.241 ; 11.241 ; 11.241 ;
; NEXT_STATE ; s_states[4] ; 11.452 ; 11.452 ; 11.452 ; 11.452 ;
; NEXT_STATE ; s_states[5] ; 11.702 ; 11.702 ; 11.702 ; 11.702 ;
; NEXT_STATE ; s_states[6] ; 12.198 ; 12.198 ; 12.198 ; 12.198 ;
; NEXT_STATE ; s_states[7] ; 11.702 ; 11.702 ; 11.702 ; 11.702 ;
+------------+-------------+--------+--------+--------+--------+


+--------------------------------+
; Fast Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clk   ; -0.423 ; -1.164        ;
+-------+--------+---------------+


+--------------------------------+
; Fast Model Hold Summary        ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clk   ; -0.197 ; -0.488        ;
+-------+--------+---------------+


+------------------------------------+
; Fast Model Recovery Summary        ;
+-----------+--------+---------------+
; Clock     ; Slack  ; End Point TNS ;
+-----------+--------+---------------+
; END_STATE ; -1.058 ; -1.058        ;
; clk       ; -1.023 ; -1.023        ;
; not_reset ; -0.627 ; -0.627        ;
+-----------+--------+---------------+


+------------------------------------+
; Fast Model Removal Summary         ;
+-----------+--------+---------------+
; Clock     ; Slack  ; End Point TNS ;
+-----------+--------+---------------+
; clk       ; -0.474 ; -0.474        ;
; END_STATE ; -0.232 ; -0.232        ;
; not_reset ; 0.262  ; 0.000         ;
+-----------+--------+---------------+


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-----------+--------+-------------------+
; Clock     ; Slack  ; End Point TNS     ;
+-----------+--------+-------------------+
; clk       ; -1.380 ; -1.380            ;
; not_reset ; -1.380 ; -1.380            ;
; END_STATE ; -1.222 ; -1.222            ;
+-----------+--------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk'                                                                                                                                                                                                                                                                                      ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.423 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; -0.054     ; 1.014      ;
; -0.408 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 0.001      ; 1.015      ;
; -0.376 ; END_STATE                                                                                                     ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; END_STATE    ; clk         ; 0.500        ; 1.283      ; 1.765      ;
; -0.344 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; -0.055     ; 0.934      ;
; -0.333 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 0.000      ; 0.840      ;
; -0.319 ; END_STATE                                                                                                     ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; END_STATE    ; clk         ; 0.500        ; 1.228      ; 1.692      ;
; -0.188 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 0.000      ; 0.794      ;
; -0.135 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 0.000      ; 0.780      ;
; -0.111 ; clk                                                                                                           ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.500        ; 1.282      ; 1.400      ;
; -0.109 ; clk                                                                                                           ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.500        ; 1.283      ; 1.498      ;
; -0.090 ; END_STATE                                                                                                     ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; END_STATE    ; clk         ; 0.500        ; 1.282      ; 1.379      ;
; -0.063 ; clk                                                                                                           ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.500        ; 1.228      ; 1.436      ;
; 0.037  ; not_reset                                                                                                     ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; not_reset    ; clk         ; 0.500        ; 1.282      ; 1.252      ;
; 0.124  ; END_STATE                                                                                                     ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; END_STATE    ; clk         ; 1.000        ; 1.283      ; 1.765      ;
; 0.152  ; not_reset                                                                                                     ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; not_reset    ; clk         ; 0.500        ; 1.283      ; 1.237      ;
; 0.181  ; END_STATE                                                                                                     ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; END_STATE    ; clk         ; 1.000        ; 1.228      ; 1.692      ;
; 0.247  ; not_reset                                                                                                     ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; not_reset    ; clk         ; 0.500        ; 1.228      ; 1.126      ;
; 0.389  ; clk                                                                                                           ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 1.282      ; 1.400      ;
; 0.391  ; clk                                                                                                           ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 1.283      ; 1.498      ;
; 0.410  ; END_STATE                                                                                                     ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; END_STATE    ; clk         ; 1.000        ; 1.282      ; 1.379      ;
; 0.437  ; clk                                                                                                           ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 1.228      ; 1.436      ;
; 0.537  ; not_reset                                                                                                     ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; not_reset    ; clk         ; 1.000        ; 1.282      ; 1.252      ;
; 0.652  ; not_reset                                                                                                     ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; not_reset    ; clk         ; 1.000        ; 1.283      ; 1.237      ;
; 0.747  ; not_reset                                                                                                     ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; not_reset    ; clk         ; 1.000        ; 1.228      ; 1.126      ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk'                                                                                                                                                                                                                                                                                       ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.197 ; clk                                                                                                           ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 1.283      ; 1.086      ;
; -0.189 ; clk                                                                                                           ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 1.282      ; 1.093      ;
; -0.102 ; not_reset                                                                                                     ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; not_reset    ; clk         ; 0.000        ; 1.228      ; 1.126      ;
; -0.046 ; not_reset                                                                                                     ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; not_reset    ; clk         ; 0.000        ; 1.283      ; 1.237      ;
; -0.031 ; clk                                                                                                           ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 1.228      ; 1.197      ;
; -0.030 ; not_reset                                                                                                     ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; not_reset    ; clk         ; 0.000        ; 1.282      ; 1.252      ;
; 0.089  ; END_STATE                                                                                                     ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; END_STATE    ; clk         ; 0.000        ; 1.283      ; 1.372      ;
; 0.097  ; END_STATE                                                                                                     ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; END_STATE    ; clk         ; 0.000        ; 1.282      ; 1.379      ;
; 0.255  ; END_STATE                                                                                                     ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; END_STATE    ; clk         ; 0.000        ; 1.228      ; 1.483      ;
; 0.303  ; clk                                                                                                           ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; clk          ; clk         ; -0.500       ; 1.283      ; 1.086      ;
; 0.311  ; clk                                                                                                           ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; -0.500       ; 1.282      ; 1.093      ;
; 0.376  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 0.000      ; 0.376      ;
; 0.398  ; not_reset                                                                                                     ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; not_reset    ; clk         ; -0.500       ; 1.228      ; 1.126      ;
; 0.450  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 0.001      ; 0.451      ;
; 0.454  ; not_reset                                                                                                     ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; not_reset    ; clk         ; -0.500       ; 1.283      ; 1.237      ;
; 0.469  ; clk                                                                                                           ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; clk          ; clk         ; -0.500       ; 1.228      ; 1.197      ;
; 0.470  ; not_reset                                                                                                     ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; not_reset    ; clk         ; -0.500       ; 1.282      ; 1.252      ;
; 0.489  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 0.000      ; 0.489      ;
; 0.589  ; END_STATE                                                                                                     ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; END_STATE    ; clk         ; -0.500       ; 1.283      ; 1.372      ;
; 0.597  ; END_STATE                                                                                                     ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; END_STATE    ; clk         ; -0.500       ; 1.282      ; 1.379      ;
; 0.741  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 0.000      ; 0.741      ;
; 0.755  ; END_STATE                                                                                                     ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; END_STATE    ; clk         ; -0.500       ; 1.228      ; 1.483      ;
; 0.787  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; -0.055     ; 0.732      ;
; 0.937  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; -0.054     ; 0.883      ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'END_STATE'                                                                                                                                                                                                                                                                             ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.058 ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; clk          ; END_STATE   ; 0.500        ; -0.242     ; 0.623      ;
; -0.645 ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_1|output~3 ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; not_reset    ; END_STATE   ; 0.500        ; 0.296      ; 0.748      ;
; -0.473 ; clk                                                                                                           ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; clk          ; END_STATE   ; 0.500        ; 1.211      ; 1.491      ;
; -0.351 ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; clk          ; END_STATE   ; 1.000        ; -0.035     ; 0.623      ;
; -0.316 ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; END_STATE    ; END_STATE   ; 1.000        ; 0.000      ; 0.623      ;
; -0.237 ; END_STATE                                                                                                     ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; END_STATE    ; END_STATE   ; 0.500        ; 1.211      ; 1.255      ;
; 0.027  ; clk                                                                                                           ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; clk          ; END_STATE   ; 1.000        ; 1.211      ; 1.491      ;
; 0.039  ; not_reset                                                                                                     ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; not_reset    ; END_STATE   ; 0.500        ; 1.211      ; 0.979      ;
; 0.263  ; END_STATE                                                                                                     ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; END_STATE    ; END_STATE   ; 1.000        ; 1.211      ; 1.255      ;
; 0.539  ; not_reset                                                                                                     ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; not_reset    ; END_STATE   ; 1.000        ; 1.211      ; 0.979      ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'clk'                                                                                                                                                                                                                                                                                   ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.023 ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; clk          ; clk         ; 0.500        ; -0.207     ; 0.623      ;
; -0.675 ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; clk          ; clk         ; 0.500        ; 0.141      ; 0.623      ;
; -0.640 ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; END_STATE    ; clk         ; 0.500        ; 0.176      ; 0.623      ;
; -0.610 ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_1|output~3 ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; not_reset    ; clk         ; 0.500        ; 0.331      ; 0.748      ;
; -0.438 ; clk                                                                                                           ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; clk          ; clk         ; 0.500        ; 1.246      ; 1.491      ;
; -0.382 ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; clk          ; clk         ; 1.000        ; -0.066     ; 0.623      ;
; -0.316 ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; clk          ; clk         ; 1.000        ; 0.000      ; 0.623      ;
; -0.297 ; clk                                                                                                           ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; clk          ; clk         ; 0.500        ; 1.387      ; 1.491      ;
; -0.281 ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; END_STATE    ; clk         ; 1.000        ; 0.035      ; 0.623      ;
; -0.202 ; END_STATE                                                                                                     ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; END_STATE    ; clk         ; 0.500        ; 1.246      ; 1.255      ;
; -0.061 ; END_STATE                                                                                                     ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; END_STATE    ; clk         ; 0.500        ; 1.387      ; 1.255      ;
; 0.031  ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_1|output~3 ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; not_reset    ; clk         ; 1.000        ; 0.472      ; 0.748      ;
; 0.062  ; clk                                                                                                           ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; clk          ; clk         ; 1.000        ; 1.246      ; 1.491      ;
; 0.074  ; not_reset                                                                                                     ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; not_reset    ; clk         ; 0.500        ; 1.246      ; 0.979      ;
; 0.203  ; clk                                                                                                           ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; clk          ; clk         ; 1.000        ; 1.387      ; 1.491      ;
; 0.215  ; not_reset                                                                                                     ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; not_reset    ; clk         ; 0.500        ; 1.387      ; 0.979      ;
; 0.298  ; END_STATE                                                                                                     ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; END_STATE    ; clk         ; 1.000        ; 1.246      ; 1.255      ;
; 0.439  ; END_STATE                                                                                                     ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; END_STATE    ; clk         ; 1.000        ; 1.387      ; 1.255      ;
; 0.574  ; not_reset                                                                                                     ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; not_reset    ; clk         ; 1.000        ; 1.246      ; 0.979      ;
; 0.715  ; not_reset                                                                                                     ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; not_reset    ; clk         ; 1.000        ; 1.387      ; 0.979      ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'not_reset'                                                                                                                                                                                                                                                                             ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.627 ; clk                                                                                                           ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_1|output~3 ; clk          ; not_reset   ; 0.500        ; 0.915      ; 1.483      ;
; -0.344 ; END_STATE                                                                                                     ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_1|output~3 ; END_STATE    ; not_reset   ; 0.500        ; 0.915      ; 1.200      ;
; -0.299 ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_1|output~3 ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_1|output~3 ; not_reset    ; not_reset   ; 1.000        ; 0.000      ; 0.740      ;
; -0.127 ; clk                                                                                                           ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_1|output~3 ; clk          ; not_reset   ; 1.000        ; 0.915      ; 1.483      ;
; 0.156  ; END_STATE                                                                                                     ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_1|output~3 ; END_STATE    ; not_reset   ; 1.000        ; 0.915      ; 1.200      ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'clk'                                                                                                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.474 ; not_reset                                                                                                     ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; not_reset    ; clk         ; 0.000        ; 1.453      ; 0.979      ;
; -0.267 ; not_reset                                                                                                     ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; not_reset    ; clk         ; 0.000        ; 1.246      ; 0.979      ;
; -0.198 ; END_STATE                                                                                                     ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; END_STATE    ; clk         ; 0.000        ; 1.453      ; 1.255      ;
; -0.160 ; clk                                                                                                           ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; clk          ; clk         ; 0.000        ; 1.453      ; 1.293      ;
; 0.009  ; END_STATE                                                                                                     ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; END_STATE    ; clk         ; 0.000        ; 1.246      ; 1.255      ;
; 0.026  ; not_reset                                                                                                     ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; not_reset    ; clk         ; -0.500       ; 1.453      ; 0.979      ;
; 0.047  ; clk                                                                                                           ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; clk          ; clk         ; 0.000        ; 1.246      ; 1.293      ;
; 0.210  ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_1|output~3 ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; not_reset    ; clk         ; 0.000        ; 0.538      ; 0.748      ;
; 0.233  ; not_reset                                                                                                     ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; not_reset    ; clk         ; -0.500       ; 1.246      ; 0.979      ;
; 0.302  ; END_STATE                                                                                                     ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; END_STATE    ; clk         ; -0.500       ; 1.453      ; 1.255      ;
; 0.340  ; clk                                                                                                           ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; clk          ; clk         ; -0.500       ; 1.453      ; 1.293      ;
; 0.509  ; END_STATE                                                                                                     ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; END_STATE    ; clk         ; -0.500       ; 1.246      ; 1.255      ;
; 0.547  ; clk                                                                                                           ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; clk          ; clk         ; -0.500       ; 1.246      ; 1.293      ;
; 0.557  ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; clk          ; clk         ; 0.000        ; 0.066      ; 0.623      ;
; 0.588  ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; END_STATE    ; clk         ; 0.000        ; 0.035      ; 0.623      ;
; 0.623  ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; clk          ; clk         ; 0.000        ; 0.000      ; 0.623      ;
; 0.881  ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; END_STATE    ; clk         ; -0.500       ; 0.242      ; 0.623      ;
; 0.916  ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; clk          ; clk         ; -0.500       ; 0.207      ; 0.623      ;
; 0.917  ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_1|output~3 ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; not_reset    ; clk         ; -0.500       ; 0.331      ; 0.748      ;
; 1.264  ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; clk          ; clk         ; -0.500       ; -0.141     ; 0.623      ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'END_STATE'                                                                                                                                                                                                                                                                              ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.232 ; not_reset                                                                                                     ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; not_reset    ; END_STATE   ; 0.000        ; 1.211      ; 0.979      ;
; 0.044  ; END_STATE                                                                                                     ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; END_STATE    ; END_STATE   ; 0.000        ; 1.211      ; 1.255      ;
; 0.082  ; clk                                                                                                           ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; clk          ; END_STATE   ; 0.000        ; 1.211      ; 1.293      ;
; 0.268  ; not_reset                                                                                                     ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; not_reset    ; END_STATE   ; -0.500       ; 1.211      ; 0.979      ;
; 0.544  ; END_STATE                                                                                                     ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; END_STATE    ; END_STATE   ; -0.500       ; 1.211      ; 1.255      ;
; 0.582  ; clk                                                                                                           ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; clk          ; END_STATE   ; -0.500       ; 1.211      ; 1.293      ;
; 0.623  ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; END_STATE    ; END_STATE   ; 0.000        ; 0.000      ; 0.623      ;
; 0.658  ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; clk          ; END_STATE   ; 0.000        ; -0.035     ; 0.623      ;
; 0.952  ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_1|output~3 ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; not_reset    ; END_STATE   ; -0.500       ; 0.296      ; 0.748      ;
; 1.299  ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; clk          ; END_STATE   ; -0.500       ; -0.176     ; 0.623      ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'not_reset'                                                                                                                                                                                                                                                                             ;
+-------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                     ; To Node                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.262 ; END_STATE                                                                                                     ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_1|output~3 ; END_STATE    ; not_reset   ; 0.000        ; 0.915      ; 1.177      ;
; 0.327 ; clk                                                                                                           ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_1|output~3 ; clk          ; not_reset   ; 0.000        ; 0.915      ; 1.242      ;
; 0.564 ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_1|output~3 ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_1|output~3 ; not_reset    ; not_reset   ; 0.000        ; 0.000      ; 0.564      ;
; 0.762 ; END_STATE                                                                                                     ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_1|output~3 ; END_STATE    ; not_reset   ; -0.500       ; 0.915      ; 1.177      ;
; 0.827 ; clk                                                                                                           ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_1|output~3 ; clk          ; not_reset   ; -0.500       ; 0.915      ; 1.242      ;
+-------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk'                                                                                                                                                          ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                        ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clk   ; Rise       ; clk                                                                                                           ;
; 0.434  ; 0.434        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ;
; 0.434  ; 0.434        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ;
; 0.434  ; 0.434        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; s_state_generator_0|counter|ff_1|nand_1|output~3|datad                                                        ;
; 0.434  ; 0.434        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; s_state_generator_0|counter|ff_1|nand_1|output~3|datad                                                        ;
; 0.434  ; 0.434        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; s_state_generator_0|counter|ff_1|nand_3_3|output~1|combout                                                    ;
; 0.434  ; 0.434        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; s_state_generator_0|counter|ff_1|nand_3_3|output~1|combout                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk|combout                                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk|combout                                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~clkctrl|inclk[0]                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~clkctrl|inclk[0]                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~clkctrl|outclk                                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~clkctrl|outclk                                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Fall       ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Fall       ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; s_state_generator_0|counter|ff_0|nand_5|output~1|combout                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; s_state_generator_0|counter|ff_0|nand_5|output~1|combout                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; s_state_generator_0|counter|ff_0|nand_5|output~1|datac                                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; s_state_generator_0|counter|ff_0|nand_5|output~1|datac                                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Fall       ; s_state_generator_0|counter|ff_1|nand_1|output~3|datad                                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Fall       ; s_state_generator_0|counter|ff_1|nand_1|output~3|datad                                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; s_state_generator_0|counter|ff_1|nand_3_3|output~0|combout                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; s_state_generator_0|counter|ff_1|nand_3_3|output~0|combout                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; s_state_generator_0|counter|ff_1|nand_3_3|output~0|datac                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; s_state_generator_0|counter|ff_1|nand_3_3|output~0|datac                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Fall       ; s_state_generator_0|counter|ff_1|nand_3_3|output~1|combout                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Fall       ; s_state_generator_0|counter|ff_1|nand_3_3|output~1|combout                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; s_state_generator_0|counter|ff_1|nand_3_3|output~1|datab                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; s_state_generator_0|counter|ff_1|nand_3_3|output~1|datab                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; s_state_generator_0|counter|ff_1|nand_3_3|output~1|datac                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; s_state_generator_0|counter|ff_1|nand_3_3|output~1|datac                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; s_state_generator_0|counter|ff_1|nand_3_3|output~1|datad                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; s_state_generator_0|counter|ff_1|nand_3_3|output~1|datad                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; s_state_generator_0|counter|ff_1|nand_5|output~1|combout                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; s_state_generator_0|counter|ff_1|nand_5|output~1|combout                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; s_state_generator_0|counter|ff_1|nand_5|output~1|datab                                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; s_state_generator_0|counter|ff_1|nand_5|output~1|datab                                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_5|output~1|datac                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_5|output~1|datac                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_5|output~1|datac                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_5|output~1|datac                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|datad                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|datad                                              ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'not_reset'                                                                                                                                                        ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                                                                        ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------------------------------------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; not_reset ; Rise       ; not_reset                                                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; not_reset|combout                                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; not_reset|combout                                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_1|output~3 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_1|output~3 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; s_state_generator_0|counter|ff_0|nand_1|output~3|datac                                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; s_state_generator_0|counter|ff_0|nand_1|output~3|datac                                                        ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'END_STATE'                                                                                                                                                        ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                                                                        ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------------------------------------------------------------------------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; END_STATE ; Rise       ; END_STATE                                                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; END_STATE ; Rise       ; END_STATE|combout                                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; END_STATE ; Rise       ; END_STATE|combout                                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; END_STATE ; Fall       ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; END_STATE ; Fall       ; s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; END_STATE ; Fall       ; s_state_generator_0|counter|ff_1|nand_1|output~3|datad                                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; END_STATE ; Fall       ; s_state_generator_0|counter|ff_1|nand_1|output~3|datad                                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; END_STATE ; Fall       ; s_state_generator_0|counter|ff_1|nand_3_3|output~0|combout                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; END_STATE ; Fall       ; s_state_generator_0|counter|ff_1|nand_3_3|output~0|combout                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; END_STATE ; Rise       ; s_state_generator_0|counter|ff_1|nand_3_3|output~0|datad                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; END_STATE ; Rise       ; s_state_generator_0|counter|ff_1|nand_3_3|output~0|datad                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; END_STATE ; Fall       ; s_state_generator_0|counter|ff_1|nand_3_3|output~1|combout                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; END_STATE ; Fall       ; s_state_generator_0|counter|ff_1|nand_3_3|output~1|combout                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; END_STATE ; Fall       ; s_state_generator_0|counter|ff_1|nand_3_3|output~1|datad                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; END_STATE ; Fall       ; s_state_generator_0|counter|ff_1|nand_3_3|output~1|datad                                                      ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; END_STATE  ; clk        ; 0.876 ; 0.876 ; Rise       ; clk             ;
; NEXT_STATE ; clk        ; 3.227 ; 3.227 ; Rise       ; clk             ;
; clk        ; clk        ; 0.611 ; 0.611 ; Rise       ; clk             ;
; not_reset  ; clk        ; 0.463 ; 0.463 ; Rise       ; clk             ;
+------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; END_STATE  ; clk        ; -0.089 ; -0.089 ; Rise       ; clk             ;
; NEXT_STATE ; clk        ; -2.420 ; -2.420 ; Rise       ; clk             ;
; clk        ; clk        ; 0.197  ; 0.197  ; Rise       ; clk             ;
; not_reset  ; clk        ; 0.102  ; 0.102  ; Rise       ; clk             ;
+------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; s_states[*]  ; END_STATE  ; 6.421 ; 6.421 ; Rise       ; END_STATE       ;
;  s_states[0] ; END_STATE  ; 6.420 ; 6.420 ; Rise       ; END_STATE       ;
;  s_states[1] ; END_STATE  ; 6.154 ; 6.154 ; Rise       ; END_STATE       ;
;  s_states[2] ; END_STATE  ; 6.315 ; 6.315 ; Rise       ; END_STATE       ;
;  s_states[3] ; END_STATE  ; 6.131 ; 6.131 ; Rise       ; END_STATE       ;
;  s_states[4] ; END_STATE  ; 6.248 ; 6.248 ; Rise       ; END_STATE       ;
;  s_states[5] ; END_STATE  ; 6.255 ; 6.255 ; Rise       ; END_STATE       ;
;  s_states[6] ; END_STATE  ; 6.421 ; 6.421 ; Rise       ; END_STATE       ;
;  s_states[7] ; END_STATE  ; 6.251 ; 6.251 ; Rise       ; END_STATE       ;
; s_states[*]  ; END_STATE  ; 6.421 ; 6.421 ; Fall       ; END_STATE       ;
;  s_states[0] ; END_STATE  ; 6.420 ; 6.420 ; Fall       ; END_STATE       ;
;  s_states[1] ; END_STATE  ; 6.154 ; 6.154 ; Fall       ; END_STATE       ;
;  s_states[2] ; END_STATE  ; 6.315 ; 6.315 ; Fall       ; END_STATE       ;
;  s_states[3] ; END_STATE  ; 6.131 ; 6.131 ; Fall       ; END_STATE       ;
;  s_states[4] ; END_STATE  ; 6.248 ; 6.248 ; Fall       ; END_STATE       ;
;  s_states[5] ; END_STATE  ; 6.255 ; 6.255 ; Fall       ; END_STATE       ;
;  s_states[6] ; END_STATE  ; 6.421 ; 6.421 ; Fall       ; END_STATE       ;
;  s_states[7] ; END_STATE  ; 6.251 ; 6.251 ; Fall       ; END_STATE       ;
; s_states[*]  ; clk        ; 4.798 ; 4.798 ; Rise       ; clk             ;
;  s_states[0] ; clk        ; 4.797 ; 4.797 ; Rise       ; clk             ;
;  s_states[1] ; clk        ; 4.531 ; 4.531 ; Rise       ; clk             ;
;  s_states[2] ; clk        ; 4.692 ; 4.692 ; Rise       ; clk             ;
;  s_states[3] ; clk        ; 4.508 ; 4.508 ; Rise       ; clk             ;
;  s_states[4] ; clk        ; 4.625 ; 4.625 ; Rise       ; clk             ;
;  s_states[5] ; clk        ; 4.632 ; 4.632 ; Rise       ; clk             ;
;  s_states[6] ; clk        ; 4.798 ; 4.798 ; Rise       ; clk             ;
;  s_states[7] ; clk        ; 4.628 ; 4.628 ; Rise       ; clk             ;
; t_states[*]  ; clk        ; 3.612 ; 3.612 ; Rise       ; clk             ;
;  t_states[0] ; clk        ; 3.598 ; 3.598 ; Rise       ; clk             ;
;  t_states[1] ; clk        ; 3.566 ; 3.566 ; Rise       ; clk             ;
;  t_states[2] ; clk        ; 3.612 ; 3.612 ; Rise       ; clk             ;
;  t_states[3] ; clk        ; 3.539 ; 3.539 ; Rise       ; clk             ;
;  t_states[4] ; clk        ; 3.603 ; 3.603 ; Rise       ; clk             ;
;  t_states[5] ; clk        ; 3.530 ; 3.530 ; Rise       ; clk             ;
;  t_states[6] ; clk        ; 3.533 ; 3.533 ; Rise       ; clk             ;
;  t_states[7] ; clk        ; 3.527 ; 3.527 ; Rise       ; clk             ;
; s_states[*]  ; clk        ; 4.591 ; 4.591 ; Fall       ; clk             ;
;  s_states[0] ; clk        ; 4.590 ; 4.590 ; Fall       ; clk             ;
;  s_states[1] ; clk        ; 4.324 ; 4.324 ; Fall       ; clk             ;
;  s_states[2] ; clk        ; 4.485 ; 4.485 ; Fall       ; clk             ;
;  s_states[3] ; clk        ; 4.301 ; 4.301 ; Fall       ; clk             ;
;  s_states[4] ; clk        ; 4.418 ; 4.418 ; Fall       ; clk             ;
;  s_states[5] ; clk        ; 4.425 ; 4.425 ; Fall       ; clk             ;
;  s_states[6] ; clk        ; 4.591 ; 4.591 ; Fall       ; clk             ;
;  s_states[7] ; clk        ; 4.421 ; 4.421 ; Fall       ; clk             ;
; s_states[*]  ; not_reset  ; 4.310 ; 4.310 ; Rise       ; not_reset       ;
;  s_states[0] ; not_reset  ; 4.309 ; 4.309 ; Rise       ; not_reset       ;
;  s_states[1] ; not_reset  ; 4.043 ; 4.043 ; Rise       ; not_reset       ;
;  s_states[2] ; not_reset  ; 4.204 ; 4.204 ; Rise       ; not_reset       ;
;  s_states[3] ; not_reset  ; 4.020 ; 4.020 ; Rise       ; not_reset       ;
;  s_states[4] ; not_reset  ; 4.137 ; 4.137 ; Rise       ; not_reset       ;
;  s_states[5] ; not_reset  ; 4.144 ; 4.144 ; Rise       ; not_reset       ;
;  s_states[6] ; not_reset  ; 4.310 ; 4.310 ; Rise       ; not_reset       ;
;  s_states[7] ; not_reset  ; 4.140 ; 4.140 ; Rise       ; not_reset       ;
; s_states[*]  ; not_reset  ; 3.951 ; 3.951 ; Fall       ; not_reset       ;
;  s_states[0] ; not_reset  ; 3.950 ; 3.950 ; Fall       ; not_reset       ;
;  s_states[1] ; not_reset  ; 3.684 ; 3.684 ; Fall       ; not_reset       ;
;  s_states[2] ; not_reset  ; 3.845 ; 3.845 ; Fall       ; not_reset       ;
;  s_states[3] ; not_reset  ; 3.661 ; 3.661 ; Fall       ; not_reset       ;
;  s_states[4] ; not_reset  ; 3.778 ; 3.778 ; Fall       ; not_reset       ;
;  s_states[5] ; not_reset  ; 3.785 ; 3.785 ; Fall       ; not_reset       ;
;  s_states[6] ; not_reset  ; 3.951 ; 3.951 ; Fall       ; not_reset       ;
;  s_states[7] ; not_reset  ; 3.781 ; 3.781 ; Fall       ; not_reset       ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; s_states[*]  ; END_STATE  ; 6.131 ; 6.131 ; Rise       ; END_STATE       ;
;  s_states[0] ; END_STATE  ; 6.420 ; 6.420 ; Rise       ; END_STATE       ;
;  s_states[1] ; END_STATE  ; 6.154 ; 6.154 ; Rise       ; END_STATE       ;
;  s_states[2] ; END_STATE  ; 6.315 ; 6.315 ; Rise       ; END_STATE       ;
;  s_states[3] ; END_STATE  ; 6.131 ; 6.131 ; Rise       ; END_STATE       ;
;  s_states[4] ; END_STATE  ; 6.248 ; 6.248 ; Rise       ; END_STATE       ;
;  s_states[5] ; END_STATE  ; 6.255 ; 6.255 ; Rise       ; END_STATE       ;
;  s_states[6] ; END_STATE  ; 6.421 ; 6.421 ; Rise       ; END_STATE       ;
;  s_states[7] ; END_STATE  ; 6.251 ; 6.251 ; Rise       ; END_STATE       ;
; s_states[*]  ; END_STATE  ; 3.231 ; 3.231 ; Fall       ; END_STATE       ;
;  s_states[0] ; END_STATE  ; 3.731 ; 3.731 ; Fall       ; END_STATE       ;
;  s_states[1] ; END_STATE  ; 3.464 ; 3.464 ; Fall       ; END_STATE       ;
;  s_states[2] ; END_STATE  ; 3.622 ; 3.622 ; Fall       ; END_STATE       ;
;  s_states[3] ; END_STATE  ; 3.231 ; 3.231 ; Fall       ; END_STATE       ;
;  s_states[4] ; END_STATE  ; 3.273 ; 3.273 ; Fall       ; END_STATE       ;
;  s_states[5] ; END_STATE  ; 3.566 ; 3.566 ; Fall       ; END_STATE       ;
;  s_states[6] ; END_STATE  ; 3.734 ; 3.734 ; Fall       ; END_STATE       ;
;  s_states[7] ; END_STATE  ; 3.563 ; 3.563 ; Fall       ; END_STATE       ;
; s_states[*]  ; clk        ; 2.852 ; 2.852 ; Rise       ; clk             ;
;  s_states[0] ; clk        ; 3.146 ; 3.146 ; Rise       ; clk             ;
;  s_states[1] ; clk        ; 2.880 ; 2.880 ; Rise       ; clk             ;
;  s_states[2] ; clk        ; 3.047 ; 3.047 ; Rise       ; clk             ;
;  s_states[3] ; clk        ; 2.852 ; 2.852 ; Rise       ; clk             ;
;  s_states[4] ; clk        ; 2.894 ; 2.894 ; Rise       ; clk             ;
;  s_states[5] ; clk        ; 2.988 ; 2.988 ; Rise       ; clk             ;
;  s_states[6] ; clk        ; 3.154 ; 3.154 ; Rise       ; clk             ;
;  s_states[7] ; clk        ; 2.987 ; 2.987 ; Rise       ; clk             ;
; t_states[*]  ; clk        ; 3.308 ; 3.308 ; Rise       ; clk             ;
;  t_states[0] ; clk        ; 3.402 ; 3.402 ; Rise       ; clk             ;
;  t_states[1] ; clk        ; 3.374 ; 3.374 ; Rise       ; clk             ;
;  t_states[2] ; clk        ; 3.441 ; 3.441 ; Rise       ; clk             ;
;  t_states[3] ; clk        ; 3.343 ; 3.343 ; Rise       ; clk             ;
;  t_states[4] ; clk        ; 3.432 ; 3.432 ; Rise       ; clk             ;
;  t_states[5] ; clk        ; 3.361 ; 3.361 ; Rise       ; clk             ;
;  t_states[6] ; clk        ; 3.363 ; 3.363 ; Rise       ; clk             ;
;  t_states[7] ; clk        ; 3.308 ; 3.308 ; Rise       ; clk             ;
; s_states[*]  ; clk        ; 2.852 ; 2.852 ; Fall       ; clk             ;
;  s_states[0] ; clk        ; 3.146 ; 3.146 ; Fall       ; clk             ;
;  s_states[1] ; clk        ; 2.880 ; 2.880 ; Fall       ; clk             ;
;  s_states[2] ; clk        ; 3.047 ; 3.047 ; Fall       ; clk             ;
;  s_states[3] ; clk        ; 2.852 ; 2.852 ; Fall       ; clk             ;
;  s_states[4] ; clk        ; 2.894 ; 2.894 ; Fall       ; clk             ;
;  s_states[5] ; clk        ; 2.988 ; 2.988 ; Fall       ; clk             ;
;  s_states[6] ; clk        ; 3.154 ; 3.154 ; Fall       ; clk             ;
;  s_states[7] ; clk        ; 2.987 ; 2.987 ; Fall       ; clk             ;
; s_states[*]  ; not_reset  ; 3.050 ; 3.050 ; Rise       ; not_reset       ;
;  s_states[0] ; not_reset  ; 3.318 ; 3.318 ; Rise       ; not_reset       ;
;  s_states[1] ; not_reset  ; 3.052 ; 3.052 ; Rise       ; not_reset       ;
;  s_states[2] ; not_reset  ; 3.219 ; 3.219 ; Rise       ; not_reset       ;
;  s_states[3] ; not_reset  ; 3.050 ; 3.050 ; Rise       ; not_reset       ;
;  s_states[4] ; not_reset  ; 3.081 ; 3.081 ; Rise       ; not_reset       ;
;  s_states[5] ; not_reset  ; 3.160 ; 3.160 ; Rise       ; not_reset       ;
;  s_states[6] ; not_reset  ; 3.326 ; 3.326 ; Rise       ; not_reset       ;
;  s_states[7] ; not_reset  ; 3.159 ; 3.159 ; Rise       ; not_reset       ;
; s_states[*]  ; not_reset  ; 3.456 ; 3.456 ; Fall       ; not_reset       ;
;  s_states[0] ; not_reset  ; 3.745 ; 3.745 ; Fall       ; not_reset       ;
;  s_states[1] ; not_reset  ; 3.479 ; 3.479 ; Fall       ; not_reset       ;
;  s_states[2] ; not_reset  ; 3.640 ; 3.640 ; Fall       ; not_reset       ;
;  s_states[3] ; not_reset  ; 3.456 ; 3.456 ; Fall       ; not_reset       ;
;  s_states[4] ; not_reset  ; 3.573 ; 3.573 ; Fall       ; not_reset       ;
;  s_states[5] ; not_reset  ; 3.580 ; 3.580 ; Fall       ; not_reset       ;
;  s_states[6] ; not_reset  ; 3.746 ; 3.746 ; Fall       ; not_reset       ;
;  s_states[7] ; not_reset  ; 3.576 ; 3.576 ; Fall       ; not_reset       ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; LOAD[0]    ; s_states[0] ; 6.518 ; 6.518 ; 6.518 ; 6.518 ;
; LOAD[0]    ; s_states[1] ; 6.252 ; 6.252 ; 6.252 ; 6.252 ;
; LOAD[0]    ; s_states[2] ; 6.413 ; 6.413 ; 6.413 ; 6.413 ;
; LOAD[0]    ; s_states[3] ; 6.229 ; 6.229 ; 6.229 ; 6.229 ;
; LOAD[0]    ; s_states[4] ; 6.346 ; 6.346 ; 6.346 ; 6.346 ;
; LOAD[0]    ; s_states[5] ; 6.353 ; 6.353 ; 6.353 ; 6.353 ;
; LOAD[0]    ; s_states[6] ; 6.519 ; 6.519 ; 6.519 ; 6.519 ;
; LOAD[0]    ; s_states[7] ; 6.349 ; 6.349 ; 6.349 ; 6.349 ;
; LOAD[1]    ; s_states[0] ; 6.638 ; 6.638 ; 6.638 ; 6.638 ;
; LOAD[1]    ; s_states[1] ; 6.372 ; 6.372 ; 6.372 ; 6.372 ;
; LOAD[1]    ; s_states[2] ; 6.533 ; 6.533 ; 6.533 ; 6.533 ;
; LOAD[1]    ; s_states[3] ; 6.349 ; 6.349 ; 6.349 ; 6.349 ;
; LOAD[1]    ; s_states[4] ; 6.466 ; 6.466 ; 6.466 ; 6.466 ;
; LOAD[1]    ; s_states[5] ; 6.473 ; 6.473 ; 6.473 ; 6.473 ;
; LOAD[1]    ; s_states[6] ; 6.639 ; 6.639 ; 6.639 ; 6.639 ;
; LOAD[1]    ; s_states[7] ; 6.469 ; 6.469 ; 6.469 ; 6.469 ;
; NEXT_STATE ; s_states[0] ; 6.610 ; 6.610 ; 6.610 ; 6.610 ;
; NEXT_STATE ; s_states[1] ; 6.344 ; 6.344 ; 6.344 ; 6.344 ;
; NEXT_STATE ; s_states[2] ; 6.505 ; 6.505 ; 6.505 ; 6.505 ;
; NEXT_STATE ; s_states[3] ; 6.321 ; 6.321 ; 6.321 ; 6.321 ;
; NEXT_STATE ; s_states[4] ; 6.438 ; 6.438 ; 6.438 ; 6.438 ;
; NEXT_STATE ; s_states[5] ; 6.445 ; 6.445 ; 6.445 ; 6.445 ;
; NEXT_STATE ; s_states[6] ; 6.611 ; 6.611 ; 6.611 ; 6.611 ;
; NEXT_STATE ; s_states[7] ; 6.441 ; 6.441 ; 6.441 ; 6.441 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; LOAD[0]    ; s_states[0] ; 6.518 ; 6.518 ; 6.518 ; 6.518 ;
; LOAD[0]    ; s_states[1] ; 6.252 ; 6.252 ; 6.252 ; 6.252 ;
; LOAD[0]    ; s_states[2] ; 6.413 ; 6.413 ; 6.413 ; 6.413 ;
; LOAD[0]    ; s_states[3] ; 6.229 ; 6.229 ; 6.229 ; 6.229 ;
; LOAD[0]    ; s_states[4] ; 6.346 ; 6.346 ; 6.346 ; 6.346 ;
; LOAD[0]    ; s_states[5] ; 6.353 ; 6.353 ; 6.353 ; 6.353 ;
; LOAD[0]    ; s_states[6] ; 6.519 ; 6.519 ; 6.519 ; 6.519 ;
; LOAD[0]    ; s_states[7] ; 6.349 ; 6.349 ; 6.349 ; 6.349 ;
; LOAD[1]    ; s_states[0] ; 6.638 ; 6.638 ; 6.638 ; 6.638 ;
; LOAD[1]    ; s_states[1] ; 6.372 ; 6.372 ; 6.372 ; 6.372 ;
; LOAD[1]    ; s_states[2] ; 6.533 ; 6.533 ; 6.533 ; 6.533 ;
; LOAD[1]    ; s_states[3] ; 6.349 ; 6.349 ; 6.349 ; 6.349 ;
; LOAD[1]    ; s_states[4] ; 6.466 ; 6.466 ; 6.466 ; 6.466 ;
; LOAD[1]    ; s_states[5] ; 6.473 ; 6.473 ; 6.473 ; 6.473 ;
; LOAD[1]    ; s_states[6] ; 6.639 ; 6.639 ; 6.639 ; 6.639 ;
; LOAD[1]    ; s_states[7] ; 6.469 ; 6.469 ; 6.469 ; 6.469 ;
; NEXT_STATE ; s_states[0] ; 5.619 ; 5.619 ; 5.619 ; 5.619 ;
; NEXT_STATE ; s_states[1] ; 5.353 ; 5.353 ; 5.353 ; 5.353 ;
; NEXT_STATE ; s_states[2] ; 5.520 ; 5.520 ; 5.520 ; 5.520 ;
; NEXT_STATE ; s_states[3] ; 5.240 ; 5.240 ; 5.240 ; 5.240 ;
; NEXT_STATE ; s_states[4] ; 5.282 ; 5.282 ; 5.282 ; 5.282 ;
; NEXT_STATE ; s_states[5] ; 5.461 ; 5.461 ; 5.461 ; 5.461 ;
; NEXT_STATE ; s_states[6] ; 5.627 ; 5.627 ; 5.627 ; 5.627 ;
; NEXT_STATE ; s_states[7] ; 5.460 ; 5.460 ; 5.460 ; 5.460 ;
+------------+-------------+-------+-------+-------+-------+


+-------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                           ;
+------------------+--------+--------+----------+---------+---------------------+
; Clock            ; Setup  ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+--------+--------+----------+---------+---------------------+
; Worst-case Slack ; -3.365 ; -0.197 ; -4.336   ; -1.407  ; -1.631              ;
;  END_STATE       ; N/A    ; N/A    ; -4.336   ; -0.570  ; -1.469              ;
;  clk             ; -3.365 ; -0.197 ; -4.153   ; -1.407  ; -1.631              ;
;  not_reset       ; N/A    ; N/A    ; -3.008   ; 0.262   ; -1.631              ;
; Design-wide TNS  ; -9.727 ; -0.488 ; -11.497  ; -1.977  ; -4.731              ;
;  END_STATE       ; N/A    ; N/A    ; -4.336   ; -0.570  ; -1.469              ;
;  clk             ; -9.727 ; -0.488 ; -4.153   ; -1.407  ; -1.631              ;
;  not_reset       ; N/A    ; N/A    ; -3.008   ; 0.000   ; -1.631              ;
+------------------+--------+--------+----------+---------+---------------------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; END_STATE  ; clk        ; 3.191 ; 3.191 ; Rise       ; clk             ;
; NEXT_STATE ; clk        ; 7.613 ; 7.613 ; Rise       ; clk             ;
; clk        ; clk        ; 2.446 ; 2.446 ; Rise       ; clk             ;
; not_reset  ; clk        ; 1.968 ; 1.968 ; Rise       ; clk             ;
+------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; END_STATE  ; clk        ; -0.089 ; -0.089 ; Rise       ; clk             ;
; NEXT_STATE ; clk        ; -2.420 ; -2.420 ; Rise       ; clk             ;
; clk        ; clk        ; 0.197  ; 0.197  ; Rise       ; clk             ;
; not_reset  ; clk        ; 0.102  ; 0.102  ; Rise       ; clk             ;
+------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; s_states[*]  ; END_STATE  ; 14.683 ; 14.683 ; Rise       ; END_STATE       ;
;  s_states[0] ; END_STATE  ; 14.683 ; 14.683 ; Rise       ; END_STATE       ;
;  s_states[1] ; END_STATE  ; 14.075 ; 14.075 ; Rise       ; END_STATE       ;
;  s_states[2] ; END_STATE  ; 14.398 ; 14.398 ; Rise       ; END_STATE       ;
;  s_states[3] ; END_STATE  ; 14.089 ; 14.089 ; Rise       ; END_STATE       ;
;  s_states[4] ; END_STATE  ; 14.368 ; 14.368 ; Rise       ; END_STATE       ;
;  s_states[5] ; END_STATE  ; 14.144 ; 14.144 ; Rise       ; END_STATE       ;
;  s_states[6] ; END_STATE  ; 14.638 ; 14.638 ; Rise       ; END_STATE       ;
;  s_states[7] ; END_STATE  ; 14.237 ; 14.237 ; Rise       ; END_STATE       ;
; s_states[*]  ; END_STATE  ; 14.683 ; 14.683 ; Fall       ; END_STATE       ;
;  s_states[0] ; END_STATE  ; 14.683 ; 14.683 ; Fall       ; END_STATE       ;
;  s_states[1] ; END_STATE  ; 14.075 ; 14.075 ; Fall       ; END_STATE       ;
;  s_states[2] ; END_STATE  ; 14.398 ; 14.398 ; Fall       ; END_STATE       ;
;  s_states[3] ; END_STATE  ; 14.089 ; 14.089 ; Fall       ; END_STATE       ;
;  s_states[4] ; END_STATE  ; 14.368 ; 14.368 ; Fall       ; END_STATE       ;
;  s_states[5] ; END_STATE  ; 14.144 ; 14.144 ; Fall       ; END_STATE       ;
;  s_states[6] ; END_STATE  ; 14.638 ; 14.638 ; Fall       ; END_STATE       ;
;  s_states[7] ; END_STATE  ; 14.237 ; 14.237 ; Fall       ; END_STATE       ;
; s_states[*]  ; clk        ; 12.488 ; 12.488 ; Rise       ; clk             ;
;  s_states[0] ; clk        ; 12.488 ; 12.488 ; Rise       ; clk             ;
;  s_states[1] ; clk        ; 11.880 ; 11.880 ; Rise       ; clk             ;
;  s_states[2] ; clk        ; 12.203 ; 12.203 ; Rise       ; clk             ;
;  s_states[3] ; clk        ; 11.894 ; 11.894 ; Rise       ; clk             ;
;  s_states[4] ; clk        ; 12.173 ; 12.173 ; Rise       ; clk             ;
;  s_states[5] ; clk        ; 11.949 ; 11.949 ; Rise       ; clk             ;
;  s_states[6] ; clk        ; 12.443 ; 12.443 ; Rise       ; clk             ;
;  s_states[7] ; clk        ; 12.042 ; 12.042 ; Rise       ; clk             ;
; t_states[*]  ; clk        ; 8.236  ; 8.236  ; Rise       ; clk             ;
;  t_states[0] ; clk        ; 8.236  ; 8.236  ; Rise       ; clk             ;
;  t_states[1] ; clk        ; 7.981  ; 7.981  ; Rise       ; clk             ;
;  t_states[2] ; clk        ; 8.041  ; 8.041  ; Rise       ; clk             ;
;  t_states[3] ; clk        ; 7.988  ; 7.988  ; Rise       ; clk             ;
;  t_states[4] ; clk        ; 8.071  ; 8.071  ; Rise       ; clk             ;
;  t_states[5] ; clk        ; 7.990  ; 7.990  ; Rise       ; clk             ;
;  t_states[6] ; clk        ; 8.061  ; 8.061  ; Rise       ; clk             ;
;  t_states[7] ; clk        ; 8.034  ; 8.034  ; Rise       ; clk             ;
; s_states[*]  ; clk        ; 11.834 ; 11.834 ; Fall       ; clk             ;
;  s_states[0] ; clk        ; 11.834 ; 11.834 ; Fall       ; clk             ;
;  s_states[1] ; clk        ; 11.226 ; 11.226 ; Fall       ; clk             ;
;  s_states[2] ; clk        ; 11.549 ; 11.549 ; Fall       ; clk             ;
;  s_states[3] ; clk        ; 11.240 ; 11.240 ; Fall       ; clk             ;
;  s_states[4] ; clk        ; 11.519 ; 11.519 ; Fall       ; clk             ;
;  s_states[5] ; clk        ; 11.295 ; 11.295 ; Fall       ; clk             ;
;  s_states[6] ; clk        ; 11.789 ; 11.789 ; Fall       ; clk             ;
;  s_states[7] ; clk        ; 11.388 ; 11.388 ; Fall       ; clk             ;
; s_states[*]  ; not_reset  ; 10.990 ; 10.990 ; Rise       ; not_reset       ;
;  s_states[0] ; not_reset  ; 10.990 ; 10.990 ; Rise       ; not_reset       ;
;  s_states[1] ; not_reset  ; 10.382 ; 10.382 ; Rise       ; not_reset       ;
;  s_states[2] ; not_reset  ; 10.705 ; 10.705 ; Rise       ; not_reset       ;
;  s_states[3] ; not_reset  ; 10.396 ; 10.396 ; Rise       ; not_reset       ;
;  s_states[4] ; not_reset  ; 10.675 ; 10.675 ; Rise       ; not_reset       ;
;  s_states[5] ; not_reset  ; 10.451 ; 10.451 ; Rise       ; not_reset       ;
;  s_states[6] ; not_reset  ; 10.945 ; 10.945 ; Rise       ; not_reset       ;
;  s_states[7] ; not_reset  ; 10.544 ; 10.544 ; Rise       ; not_reset       ;
; s_states[*]  ; not_reset  ; 9.898  ; 9.898  ; Fall       ; not_reset       ;
;  s_states[0] ; not_reset  ; 9.898  ; 9.898  ; Fall       ; not_reset       ;
;  s_states[1] ; not_reset  ; 9.290  ; 9.290  ; Fall       ; not_reset       ;
;  s_states[2] ; not_reset  ; 9.613  ; 9.613  ; Fall       ; not_reset       ;
;  s_states[3] ; not_reset  ; 9.304  ; 9.304  ; Fall       ; not_reset       ;
;  s_states[4] ; not_reset  ; 9.583  ; 9.583  ; Fall       ; not_reset       ;
;  s_states[5] ; not_reset  ; 9.359  ; 9.359  ; Fall       ; not_reset       ;
;  s_states[6] ; not_reset  ; 9.853  ; 9.853  ; Fall       ; not_reset       ;
;  s_states[7] ; not_reset  ; 9.452  ; 9.452  ; Fall       ; not_reset       ;
+--------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; s_states[*]  ; END_STATE  ; 6.131 ; 6.131 ; Rise       ; END_STATE       ;
;  s_states[0] ; END_STATE  ; 6.420 ; 6.420 ; Rise       ; END_STATE       ;
;  s_states[1] ; END_STATE  ; 6.154 ; 6.154 ; Rise       ; END_STATE       ;
;  s_states[2] ; END_STATE  ; 6.315 ; 6.315 ; Rise       ; END_STATE       ;
;  s_states[3] ; END_STATE  ; 6.131 ; 6.131 ; Rise       ; END_STATE       ;
;  s_states[4] ; END_STATE  ; 6.248 ; 6.248 ; Rise       ; END_STATE       ;
;  s_states[5] ; END_STATE  ; 6.255 ; 6.255 ; Rise       ; END_STATE       ;
;  s_states[6] ; END_STATE  ; 6.421 ; 6.421 ; Rise       ; END_STATE       ;
;  s_states[7] ; END_STATE  ; 6.251 ; 6.251 ; Rise       ; END_STATE       ;
; s_states[*]  ; END_STATE  ; 3.231 ; 3.231 ; Fall       ; END_STATE       ;
;  s_states[0] ; END_STATE  ; 3.731 ; 3.731 ; Fall       ; END_STATE       ;
;  s_states[1] ; END_STATE  ; 3.464 ; 3.464 ; Fall       ; END_STATE       ;
;  s_states[2] ; END_STATE  ; 3.622 ; 3.622 ; Fall       ; END_STATE       ;
;  s_states[3] ; END_STATE  ; 3.231 ; 3.231 ; Fall       ; END_STATE       ;
;  s_states[4] ; END_STATE  ; 3.273 ; 3.273 ; Fall       ; END_STATE       ;
;  s_states[5] ; END_STATE  ; 3.566 ; 3.566 ; Fall       ; END_STATE       ;
;  s_states[6] ; END_STATE  ; 3.734 ; 3.734 ; Fall       ; END_STATE       ;
;  s_states[7] ; END_STATE  ; 3.563 ; 3.563 ; Fall       ; END_STATE       ;
; s_states[*]  ; clk        ; 2.852 ; 2.852 ; Rise       ; clk             ;
;  s_states[0] ; clk        ; 3.146 ; 3.146 ; Rise       ; clk             ;
;  s_states[1] ; clk        ; 2.880 ; 2.880 ; Rise       ; clk             ;
;  s_states[2] ; clk        ; 3.047 ; 3.047 ; Rise       ; clk             ;
;  s_states[3] ; clk        ; 2.852 ; 2.852 ; Rise       ; clk             ;
;  s_states[4] ; clk        ; 2.894 ; 2.894 ; Rise       ; clk             ;
;  s_states[5] ; clk        ; 2.988 ; 2.988 ; Rise       ; clk             ;
;  s_states[6] ; clk        ; 3.154 ; 3.154 ; Rise       ; clk             ;
;  s_states[7] ; clk        ; 2.987 ; 2.987 ; Rise       ; clk             ;
; t_states[*]  ; clk        ; 3.308 ; 3.308 ; Rise       ; clk             ;
;  t_states[0] ; clk        ; 3.402 ; 3.402 ; Rise       ; clk             ;
;  t_states[1] ; clk        ; 3.374 ; 3.374 ; Rise       ; clk             ;
;  t_states[2] ; clk        ; 3.441 ; 3.441 ; Rise       ; clk             ;
;  t_states[3] ; clk        ; 3.343 ; 3.343 ; Rise       ; clk             ;
;  t_states[4] ; clk        ; 3.432 ; 3.432 ; Rise       ; clk             ;
;  t_states[5] ; clk        ; 3.361 ; 3.361 ; Rise       ; clk             ;
;  t_states[6] ; clk        ; 3.363 ; 3.363 ; Rise       ; clk             ;
;  t_states[7] ; clk        ; 3.308 ; 3.308 ; Rise       ; clk             ;
; s_states[*]  ; clk        ; 2.852 ; 2.852 ; Fall       ; clk             ;
;  s_states[0] ; clk        ; 3.146 ; 3.146 ; Fall       ; clk             ;
;  s_states[1] ; clk        ; 2.880 ; 2.880 ; Fall       ; clk             ;
;  s_states[2] ; clk        ; 3.047 ; 3.047 ; Fall       ; clk             ;
;  s_states[3] ; clk        ; 2.852 ; 2.852 ; Fall       ; clk             ;
;  s_states[4] ; clk        ; 2.894 ; 2.894 ; Fall       ; clk             ;
;  s_states[5] ; clk        ; 2.988 ; 2.988 ; Fall       ; clk             ;
;  s_states[6] ; clk        ; 3.154 ; 3.154 ; Fall       ; clk             ;
;  s_states[7] ; clk        ; 2.987 ; 2.987 ; Fall       ; clk             ;
; s_states[*]  ; not_reset  ; 3.050 ; 3.050 ; Rise       ; not_reset       ;
;  s_states[0] ; not_reset  ; 3.318 ; 3.318 ; Rise       ; not_reset       ;
;  s_states[1] ; not_reset  ; 3.052 ; 3.052 ; Rise       ; not_reset       ;
;  s_states[2] ; not_reset  ; 3.219 ; 3.219 ; Rise       ; not_reset       ;
;  s_states[3] ; not_reset  ; 3.050 ; 3.050 ; Rise       ; not_reset       ;
;  s_states[4] ; not_reset  ; 3.081 ; 3.081 ; Rise       ; not_reset       ;
;  s_states[5] ; not_reset  ; 3.160 ; 3.160 ; Rise       ; not_reset       ;
;  s_states[6] ; not_reset  ; 3.326 ; 3.326 ; Rise       ; not_reset       ;
;  s_states[7] ; not_reset  ; 3.159 ; 3.159 ; Rise       ; not_reset       ;
; s_states[*]  ; not_reset  ; 3.456 ; 3.456 ; Fall       ; not_reset       ;
;  s_states[0] ; not_reset  ; 3.745 ; 3.745 ; Fall       ; not_reset       ;
;  s_states[1] ; not_reset  ; 3.479 ; 3.479 ; Fall       ; not_reset       ;
;  s_states[2] ; not_reset  ; 3.640 ; 3.640 ; Fall       ; not_reset       ;
;  s_states[3] ; not_reset  ; 3.456 ; 3.456 ; Fall       ; not_reset       ;
;  s_states[4] ; not_reset  ; 3.573 ; 3.573 ; Fall       ; not_reset       ;
;  s_states[5] ; not_reset  ; 3.580 ; 3.580 ; Fall       ; not_reset       ;
;  s_states[6] ; not_reset  ; 3.746 ; 3.746 ; Fall       ; not_reset       ;
;  s_states[7] ; not_reset  ; 3.576 ; 3.576 ; Fall       ; not_reset       ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------+
; Progagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; LOAD[0]    ; s_states[0] ; 15.014 ; 15.014 ; 15.014 ; 15.014 ;
; LOAD[0]    ; s_states[1] ; 14.406 ; 14.406 ; 14.406 ; 14.406 ;
; LOAD[0]    ; s_states[2] ; 14.729 ; 14.729 ; 14.729 ; 14.729 ;
; LOAD[0]    ; s_states[3] ; 14.420 ; 14.420 ; 14.420 ; 14.420 ;
; LOAD[0]    ; s_states[4] ; 14.699 ; 14.699 ; 14.699 ; 14.699 ;
; LOAD[0]    ; s_states[5] ; 14.475 ; 14.475 ; 14.475 ; 14.475 ;
; LOAD[0]    ; s_states[6] ; 14.969 ; 14.969 ; 14.969 ; 14.969 ;
; LOAD[0]    ; s_states[7] ; 14.568 ; 14.568 ; 14.568 ; 14.568 ;
; LOAD[1]    ; s_states[0] ; 15.355 ; 15.355 ; 15.355 ; 15.355 ;
; LOAD[1]    ; s_states[1] ; 14.747 ; 14.747 ; 14.747 ; 14.747 ;
; LOAD[1]    ; s_states[2] ; 15.070 ; 15.070 ; 15.070 ; 15.070 ;
; LOAD[1]    ; s_states[3] ; 14.761 ; 14.761 ; 14.761 ; 14.761 ;
; LOAD[1]    ; s_states[4] ; 15.040 ; 15.040 ; 15.040 ; 15.040 ;
; LOAD[1]    ; s_states[5] ; 14.816 ; 14.816 ; 14.816 ; 14.816 ;
; LOAD[1]    ; s_states[6] ; 15.310 ; 15.310 ; 15.310 ; 15.310 ;
; LOAD[1]    ; s_states[7] ; 14.909 ; 14.909 ; 14.909 ; 14.909 ;
; NEXT_STATE ; s_states[0] ; 15.209 ; 15.209 ; 15.209 ; 15.209 ;
; NEXT_STATE ; s_states[1] ; 14.601 ; 14.601 ; 14.601 ; 14.601 ;
; NEXT_STATE ; s_states[2] ; 14.924 ; 14.924 ; 14.924 ; 14.924 ;
; NEXT_STATE ; s_states[3] ; 14.615 ; 14.615 ; 14.615 ; 14.615 ;
; NEXT_STATE ; s_states[4] ; 14.894 ; 14.894 ; 14.894 ; 14.894 ;
; NEXT_STATE ; s_states[5] ; 14.670 ; 14.670 ; 14.670 ; 14.670 ;
; NEXT_STATE ; s_states[6] ; 15.164 ; 15.164 ; 15.164 ; 15.164 ;
; NEXT_STATE ; s_states[7] ; 14.763 ; 14.763 ; 14.763 ; 14.763 ;
+------------+-------------+--------+--------+--------+--------+


+----------------------------------------------------------+
; Minimum Progagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; LOAD[0]    ; s_states[0] ; 6.518 ; 6.518 ; 6.518 ; 6.518 ;
; LOAD[0]    ; s_states[1] ; 6.252 ; 6.252 ; 6.252 ; 6.252 ;
; LOAD[0]    ; s_states[2] ; 6.413 ; 6.413 ; 6.413 ; 6.413 ;
; LOAD[0]    ; s_states[3] ; 6.229 ; 6.229 ; 6.229 ; 6.229 ;
; LOAD[0]    ; s_states[4] ; 6.346 ; 6.346 ; 6.346 ; 6.346 ;
; LOAD[0]    ; s_states[5] ; 6.353 ; 6.353 ; 6.353 ; 6.353 ;
; LOAD[0]    ; s_states[6] ; 6.519 ; 6.519 ; 6.519 ; 6.519 ;
; LOAD[0]    ; s_states[7] ; 6.349 ; 6.349 ; 6.349 ; 6.349 ;
; LOAD[1]    ; s_states[0] ; 6.638 ; 6.638 ; 6.638 ; 6.638 ;
; LOAD[1]    ; s_states[1] ; 6.372 ; 6.372 ; 6.372 ; 6.372 ;
; LOAD[1]    ; s_states[2] ; 6.533 ; 6.533 ; 6.533 ; 6.533 ;
; LOAD[1]    ; s_states[3] ; 6.349 ; 6.349 ; 6.349 ; 6.349 ;
; LOAD[1]    ; s_states[4] ; 6.466 ; 6.466 ; 6.466 ; 6.466 ;
; LOAD[1]    ; s_states[5] ; 6.473 ; 6.473 ; 6.473 ; 6.473 ;
; LOAD[1]    ; s_states[6] ; 6.639 ; 6.639 ; 6.639 ; 6.639 ;
; LOAD[1]    ; s_states[7] ; 6.469 ; 6.469 ; 6.469 ; 6.469 ;
; NEXT_STATE ; s_states[0] ; 5.619 ; 5.619 ; 5.619 ; 5.619 ;
; NEXT_STATE ; s_states[1] ; 5.353 ; 5.353 ; 5.353 ; 5.353 ;
; NEXT_STATE ; s_states[2] ; 5.520 ; 5.520 ; 5.520 ; 5.520 ;
; NEXT_STATE ; s_states[3] ; 5.240 ; 5.240 ; 5.240 ; 5.240 ;
; NEXT_STATE ; s_states[4] ; 5.282 ; 5.282 ; 5.282 ; 5.282 ;
; NEXT_STATE ; s_states[5] ; 5.461 ; 5.461 ; 5.461 ; 5.461 ;
; NEXT_STATE ; s_states[6] ; 5.627 ; 5.627 ; 5.627 ; 5.627 ;
; NEXT_STATE ; s_states[7] ; 5.460 ; 5.460 ; 5.460 ; 5.460 ;
+------------+-------------+-------+-------+-------+-------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 18       ; 6        ; 0        ; 0        ;
; END_STATE  ; clk      ; 5        ; 5        ; 0        ; 0        ;
; not_reset  ; clk      ; 3        ; 3        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 18       ; 6        ; 0        ; 0        ;
; END_STATE  ; clk      ; 5        ; 5        ; 0        ; 0        ;
; not_reset  ; clk      ; 3        ; 3        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------+
; Recovery Transfers                                                 ;
+------------+-----------+----------+----------+----------+----------+
; From Clock ; To Clock  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+-----------+----------+----------+----------+----------+
; clk        ; clk       ; 8        ; 8        ; 8        ; 8        ;
; END_STATE  ; clk       ; 2        ; 4        ; 2        ; 4        ;
; not_reset  ; clk       ; 4        ; 2        ; 4        ; 2        ;
; clk        ; END_STATE ; 0        ; 0        ; 4        ; 4        ;
; END_STATE  ; END_STATE ; 0        ; 0        ; 1        ; 2        ;
; not_reset  ; END_STATE ; 0        ; 0        ; 2        ; 1        ;
; clk        ; not_reset ; 4        ; 4        ; 0        ; 0        ;
; END_STATE  ; not_reset ; 2        ; 2        ; 0        ; 0        ;
; not_reset  ; not_reset ; 2        ; 0        ; 0        ; 0        ;
+------------+-----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------+
; Removal Transfers                                                  ;
+------------+-----------+----------+----------+----------+----------+
; From Clock ; To Clock  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+-----------+----------+----------+----------+----------+
; clk        ; clk       ; 8        ; 8        ; 8        ; 8        ;
; END_STATE  ; clk       ; 2        ; 4        ; 2        ; 4        ;
; not_reset  ; clk       ; 4        ; 2        ; 4        ; 2        ;
; clk        ; END_STATE ; 0        ; 0        ; 4        ; 4        ;
; END_STATE  ; END_STATE ; 0        ; 0        ; 1        ; 2        ;
; not_reset  ; END_STATE ; 0        ; 0        ; 2        ; 1        ;
; clk        ; not_reset ; 4        ; 4        ; 0        ; 0        ;
; END_STATE  ; not_reset ; 2        ; 2        ; 0        ; 0        ;
; not_reset  ; not_reset ; 2        ; 0        ; 0        ; 0        ;
+------------+-----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 6     ; 6    ;
; Unconstrained Input Port Paths  ; 57    ; 57   ;
; Unconstrained Output Ports      ; 16    ; 16   ;
; Unconstrained Output Port Paths ; 88    ; 88   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Jan 18 16:38:41 2017
Info: Command: quartus_sta state_generator -c state_generator
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 125 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 5 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'state_generator.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name END_STATE END_STATE
    Info (332105): create_clock -period 1.000 -name clk clk
    Info (332105): create_clock -period 1.000 -name not_reset not_reset
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_1|output~2|combout"
    Warning (332126): Node "t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_1|output~1|datab"
    Warning (332126): Node "t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_1|output~1|combout"
    Warning (332126): Node "t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_1|output~2|datab"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_1|output~2|combout"
    Warning (332126): Node "t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_1|output~1|datab"
    Warning (332126): Node "t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_1|output~1|combout"
    Warning (332126): Node "t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_1|output~2|dataa"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_1|output~1|combout"
    Warning (332126): Node "t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_3_3|output~1|datab"
    Warning (332126): Node "t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_3_3|output~1|combout"
    Warning (332126): Node "t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_1|output~1|datab"
Warning (332125): Found combinational loop of 11 nodes
    Warning (332126): Node "s_state_generator_0|counter|ff_2|nand_5|output~1|combout"
    Warning (332126): Node "s_state_generator_0|counter|ff_2|nand_5|output~1|datab"
    Warning (332126): Node "s_state_generator_0|counter|ff_2|nand_1|output~4|datab"
    Warning (332126): Node "s_state_generator_0|counter|ff_2|nand_1|output~4|combout"
    Warning (332126): Node "s_state_generator_0|counter|ff_2|nand_1|output~1|datab"
    Warning (332126): Node "s_state_generator_0|counter|ff_2|nand_1|output~1|combout"
    Warning (332126): Node "s_state_generator_0|counter|ff_2|nand_1|output~3|datad"
    Warning (332126): Node "s_state_generator_0|counter|ff_2|nand_1|output~3|combout"
    Warning (332126): Node "s_state_generator_0|counter|ff_2|nand_1|output~4|datac"
    Warning (332126): Node "s_state_generator_0|counter|ff_2|nand_1|output~4|datad"
    Warning (332126): Node "s_state_generator_0|counter|ff_2|nand_5|output~1|datad"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "s_state_generator_0|counter|ff_1|nand_5|output~1|combout"
    Warning (332126): Node "s_state_generator_0|counter|ff_1|nand_5|output~1|datac"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "s_state_generator_0|counter|ff_0|nand_5|output~1|combout"
    Warning (332126): Node "s_state_generator_0|counter|ff_0|nand_5|output~1|datab"
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: s_state_generator_0|counter|ff_0|nand_5|output~1  from: datac  to: combout
    Info (332098): Cell: s_state_generator_0|counter|ff_1|nand_5|output~1  from: datab  to: combout
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -3.365
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.365        -9.727 clk 
Info (332146): Worst-case hold slack is 0.012
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.012         0.000 clk 
Info (332146): Worst-case recovery slack is -4.336
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.336        -4.336 END_STATE 
    Info (332119):    -4.153        -4.153 clk 
    Info (332119):    -3.008        -3.008 not_reset 
Info (332146): Worst-case removal slack is -1.407
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.407        -1.407 clk 
    Info (332119):    -0.570        -0.570 END_STATE 
    Info (332119):     0.679         0.000 not_reset 
Info (332146): Worst-case minimum pulse width slack is -1.631
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.631        -1.631 clk 
    Info (332119):    -1.631        -1.631 not_reset 
    Info (332119):    -1.469        -1.469 END_STATE 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: s_state_generator_0|counter|ff_0|nand_5|output~1  from: datac  to: combout
    Info (332098): Cell: s_state_generator_0|counter|ff_1|nand_5|output~1  from: datab  to: combout
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -0.423
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.423        -1.164 clk 
Info (332146): Worst-case hold slack is -0.197
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.197        -0.488 clk 
Info (332146): Worst-case recovery slack is -1.058
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.058        -1.058 END_STATE 
    Info (332119):    -1.023        -1.023 clk 
    Info (332119):    -0.627        -0.627 not_reset 
Info (332146): Worst-case removal slack is -0.474
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.474        -0.474 clk 
    Info (332119):    -0.232        -0.232 END_STATE 
    Info (332119):     0.262         0.000 not_reset 
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380        -1.380 clk 
    Info (332119):    -1.380        -1.380 not_reset 
    Info (332119):    -1.222        -1.222 END_STATE 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 38 warnings
    Info: Peak virtual memory: 588 megabytes
    Info: Processing ended: Wed Jan 18 16:38:42 2017
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


