# ğŸ¿ï¸ ç”¨ Master/Slave å®šä¹‰ Bundle æ–¹å‘

`chipmunk.IsMasterSlave` ä½¿ç”¨æˆ·åœ¨å®šä¹‰ `Bundle` æ—¶å¯åŒæ—¶è§„å®šå…¶å±äºæ•°æ®çš„ç”Ÿäº§è€…ï¼ˆMasterï¼‰æˆ–æ¶ˆè´¹è€…ï¼ˆSlaveï¼‰ã€‚å½“ä»¥ `Master()` å®šä¹‰çš„ `Bundle` è¢«ä»¥ `Slave()` å½¢å¼ä¾‹åŒ–æ—¶ï¼Œå†…éƒ¨ä¿¡å·çš„æ–¹å‘ä¼šè‡ªåŠ¨ç¿»è½¬ï¼Œåä¹‹äº¦ç„¶ã€‚

## Whyï¼Ÿ
`chisel3.Bundle` åœ¨ä¾‹åŒ–æ—¶ï¼Œå¯ä»¥ä½¿ç”¨ `Flipped()` ç¿»è½¬å…¶å†…éƒ¨ä¿¡å·çš„æ–¹å‘ã€‚åœ¨è®¸å¤šChiselé¡¹ç›®ä¸­ï¼Œæˆ‘ä»¬çº¦å®š `Bundle` ä½œä¸ºæ¨¡å—ç«¯å£æ—¶é»˜è®¤æ˜¯ç”Ÿäº§è€…ï¼Œå¦‚æœæˆ‘ä»¬å¸Œæœ›å®ƒä½œä¸ºæ¶ˆè´¹è€…ï¼Œåˆ™æ˜¾å¼åœ°ç”¨ `Flipped()` æŠŠå®ƒåŒ…è£¹èµ·æ¥ã€‚ç„¶è€Œï¼Œå¾ˆå¤šç”¨æˆ·å¹¶ä¸æ€»æ˜¯éµå®ˆè¿™ä¸€çº¦å®šï¼Œæ‰€ä»¥ç”¨æˆ·ç»å¸¸æä¸æ¸…æ¥šç«¯å£éœ€ä¸éœ€è¦ç”¨ `Flipped()` åŒ…è£¹èµ·æ¥ã€‚å®è·µä¸­ï¼Œå¯¹äºåˆ«äººä»£ç ä¸­çš„æ¨¡å—æ¥å£ï¼Œé€šå¸¸éœ€è¦é˜…è¯»å…¶ä»£ç å’Œæ–‡æ¡£æ‰èƒ½åˆ¤æ–­è¿™äº› `Bundle` å±äº Master è¿˜æ˜¯ Slaveï¼ˆæ˜¯å¦éœ€è¦ç¿»è½¬å…¶æ–¹å‘ï¼‰ã€‚

ä¾‹å¦‚ï¼Œå¦‚ä¸‹ä»£ç ç‰‡æ®µä¸­çš„ SRAM è¯»å†™æ¥å£ `SramReadWriteIO` çœ‹èµ·æ¥éå¸¸åˆç†ï¼Œä½†æ ¹æ®ä¸Šè¿°çº¦å®šï¼Œè¿™ä¸€æ¥å£æ—¢ç„¶å±äºSlaveï¼Œå…¶å†…éƒ¨ä¿¡å·æ–¹å‘åº”è¯¥åè¿‡æ¥å®šä¹‰ï¼ˆæ¯”å¦‚ `enable` åº”å½“æ˜¯ `Output()`ï¼‰ã€‚ä¸éµå®ˆçº¦å®šçš„ç»“æœï¼Œå°±æ˜¯å…¶ä»–ç”¨æˆ·åœ¨è°ƒç”¨è¿™ä¸€ `Bundle` çš„çš„æ—¶å€™ç»å¸¸ä¼šé™·å…¥å›°æƒ‘ï¼šæˆ‘åº”ä¸åº”è¯¥å¥—ä¸Š `Flipped()`ï¼Ÿ

```scala
class SramReadWriteIO extends Bundle {
  val enable  = Input(Bool())
  val read    = Input(Bool())
  val addr    = Input(UInt(16.W))
  val dataIn  = Input(UInt(32.W))
  val dataOut = Output(UInt(32.W))
}
```

## Usage

`chipmunk.IsMasterSlave` æ˜¯ä¸€ä¸ªç‰¹è´¨ï¼Œç”¨æˆ·åœ¨å®šä¹‰ `Bundle` æ—¶å¯ä»¥é€‰æ‹©æ··å…¥è¿™ä¸€ç‰¹è´¨ã€‚å®ƒè¦æ±‚é¢å¤–å®šä¹‰ä¸€æ–¹æ³• `def isMaster: Boolean`ï¼Œ`true` è¡¨ç¤ºè¯¥ `Bundle` å½“å‰çš„ä¿¡å·æ–¹å‘å±äº Masterï¼Œåä¹‹å±äº Slaveã€‚

```scala
class SramWriteIO extends Bundle with IsMasterSlave {
  val enable  = Input(Bool())
  val addr    = Input(UInt(16.W))
  val dataIn  = Input(UInt(32.W))
  def isMaster = false // This is a Slave Bundle
}
```

å¦‚æ­¤ä¸€æ¥ï¼Œåœ¨ä¾‹åŒ–å®ƒæ—¶ï¼Œç”¨æˆ·å¯ä»¥ç”¨ `Master()` æˆ– `Slave()` æ¥é€‰æ‹©å®ƒå†…éƒ¨ä¿¡å·çš„æ–¹å‘ã€‚å¯¹äºä¸€ä¸ªå¥—ä¸Š `Slave()` çš„ Master `Bundle`ï¼Œå…¶å†…éƒ¨ä¿¡å·æ–¹å‘ä¼šç›¸åº”å–åã€‚ç”¨æˆ·ä¸éœ€è¦å…³å¿ƒä½•æ—¶éœ€è¦ `Flipped`ï¼Œåªéœ€è¦è®°ä½è¿™ä¸€ `Bundle` åœ¨å½“å‰æ¨¡å—çš„æ•°æ®ä¼ è¾“å…³ç³»ã€‚

```scala
class Sram extends Module {
  val io = new Bundle {
    val rw = Slave(new SramReadWriteIO)
  }
  // ...
}
```

æ­¤å¤–ï¼Œ`Master`/`Slave` è¿˜æ”¯æŒåµŒå¥—ä½¿ç”¨ï¼Œä»è€Œå…è®¸ç”¨æˆ·æ„é€ å‡ºå¦‚ä¸‹ AMBA AXI æ€»çº¿è¿™æ ·çš„å¤æ‚ä¾‹å­ã€‚

```scala
class AxiIO extends Bundle with IsMasterSlave {
  val aw = Master(new AxiWriteAddrChannelIO)
  val ar = Master(new AxiReadAddrChannelIO)
  val r = Slave(new AxiReadDataChannelIO)
  val w = Master(new AxiWriteDataChannelIO)
  val b = Slave(new AxiWriteRespChannelIO)
  def isMaster = true
}

class AxiSlave extends Module {
  val io = IO(new Bundle {
    val axi = Slave(new AxiIO)
  })
  // ...
}
```
