Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Sep 10 13:43:42 2020
| Host         : DESKTOP-V5A9UPS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file image_filter_timing_summary_routed.rpt -pb image_filter_timing_summary_routed.pb -rpx image_filter_timing_summary_routed.rpx -warn_on_violation
| Design       : image_filter
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.195        0.000                      0                 1513        0.084        0.000                      0                 1513        4.020        0.000                       0                   738  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.195        0.000                      0                 1513        0.084        0.000                      0                 1513        4.020        0.000                       0                   738  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.195ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.195ns  (required time - arrival time)
  Source:                 padded_image_ram_1_padi/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            convolution_unit_1_convu/data_a_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.770ns  (logic 3.115ns (35.517%)  route 5.655ns (64.483%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT3=2 LUT6=5)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=737, routed)         1.611     5.132    padded_image_ram_1_padi/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y3          RAMB18E1                                     r  padded_image_ram_1_padi/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      0.882     6.014 r  padded_image_ram_1_padi/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOADO[1]
                         net (fo=1, routed)           0.766     6.780    convolution_unit_1_convu/douta[1]
    SLICE_X9Y6           LUT2 (Prop_lut2_I1_O)        0.124     6.904 r  convolution_unit_1_convu/total_v[3]_i_5/O
                         net (fo=1, routed)           0.000     6.904    convolution_unit_1_convu/total_v[3]_i_5_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.454 r  convolution_unit_1_convu/total_v_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.454    convolution_unit_1_convu/total_v_reg[3]_i_2_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.767 r  convolution_unit_1_convu/total_v_reg[7]_i_2/O[3]
                         net (fo=8, routed)           1.228     8.995    convolution_unit_1_convu/data1[7]
    SLICE_X10Y6          LUT6 (Prop_lut6_I0_O)        0.306     9.301 f  convolution_unit_1_convu/data_a_out[5]_i_4/O
                         net (fo=2, routed)           0.506     9.807    convolution_unit_1_convu/data_a_out[5]_i_4_n_0
    SLICE_X10Y6          LUT6 (Prop_lut6_I3_O)        0.124     9.931 r  convolution_unit_1_convu/data_a_out[5]_i_2/O
                         net (fo=7, routed)           0.756    10.687    convolution_unit_1_convu/data_a_out[5]_i_2_n_0
    SLICE_X8Y9           LUT3 (Prop_lut3_I1_O)        0.116    10.803 f  convolution_unit_1_convu/data_a_out[3]_i_4/O
                         net (fo=2, routed)           0.466    11.270    convolution_unit_1_convu/data_a_out[3]_i_4_n_0
    SLICE_X8Y9           LUT6 (Prop_lut6_I3_O)        0.328    11.598 r  convolution_unit_1_convu/data_a_out[3]_i_2/O
                         net (fo=8, routed)           0.527    12.124    convolution_unit_1_convu/data_a_out[3]_i_2_n_0
    SLICE_X8Y9           LUT3 (Prop_lut3_I1_O)        0.124    12.248 f  convolution_unit_1_convu/data_a_out[1]_i_4/O
                         net (fo=1, routed)           0.658    12.906    convolution_unit_1_convu/data_a_out[1]_i_4_n_0
    SLICE_X8Y8           LUT6 (Prop_lut6_I2_O)        0.124    13.030 r  convolution_unit_1_convu/data_a_out[1]_i_2/O
                         net (fo=2, routed)           0.748    13.778    convolution_unit_1_convu/data_a_out[1]_i_2_n_0
    SLICE_X10Y7          LUT6 (Prop_lut6_I0_O)        0.124    13.902 r  convolution_unit_1_convu/data_a_out[0]_i_1/O
                         net (fo=1, routed)           0.000    13.902    convolution_unit_1_convu/data_a_out[0]_i_1_n_0
    SLICE_X10Y7          FDRE                                         r  convolution_unit_1_convu/data_a_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=737, routed)         1.450    14.791    convolution_unit_1_convu/clk_IBUF_BUFG
    SLICE_X10Y7          FDRE                                         r  convolution_unit_1_convu/data_a_out_reg[0]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X10Y7          FDRE (Setup_fdre_C_D)        0.081    15.097    convolution_unit_1_convu/data_a_out_reg[0]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                         -13.902    
  -------------------------------------------------------------------
                         slack                                  1.195    

Slack (MET) :             1.364ns  (required time - arrival time)
  Source:                 padded_image_ram_1_padi/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            convolution_unit_1_convu/data_a_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.597ns  (logic 3.115ns (36.232%)  route 5.482ns (63.768%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT3=3 LUT6=4)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=737, routed)         1.611     5.132    padded_image_ram_1_padi/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y3          RAMB18E1                                     r  padded_image_ram_1_padi/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      0.882     6.014 r  padded_image_ram_1_padi/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOADO[1]
                         net (fo=1, routed)           0.766     6.780    convolution_unit_1_convu/douta[1]
    SLICE_X9Y6           LUT2 (Prop_lut2_I1_O)        0.124     6.904 r  convolution_unit_1_convu/total_v[3]_i_5/O
                         net (fo=1, routed)           0.000     6.904    convolution_unit_1_convu/total_v[3]_i_5_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.454 r  convolution_unit_1_convu/total_v_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.454    convolution_unit_1_convu/total_v_reg[3]_i_2_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.767 r  convolution_unit_1_convu/total_v_reg[7]_i_2/O[3]
                         net (fo=8, routed)           1.228     8.995    convolution_unit_1_convu/data1[7]
    SLICE_X10Y6          LUT6 (Prop_lut6_I0_O)        0.306     9.301 f  convolution_unit_1_convu/data_a_out[5]_i_4/O
                         net (fo=2, routed)           0.506     9.807    convolution_unit_1_convu/data_a_out[5]_i_4_n_0
    SLICE_X10Y6          LUT6 (Prop_lut6_I3_O)        0.124     9.931 r  convolution_unit_1_convu/data_a_out[5]_i_2/O
                         net (fo=7, routed)           0.756    10.687    convolution_unit_1_convu/data_a_out[5]_i_2_n_0
    SLICE_X8Y9           LUT3 (Prop_lut3_I1_O)        0.116    10.803 f  convolution_unit_1_convu/data_a_out[3]_i_4/O
                         net (fo=2, routed)           0.466    11.270    convolution_unit_1_convu/data_a_out[3]_i_4_n_0
    SLICE_X8Y9           LUT6 (Prop_lut6_I3_O)        0.328    11.598 r  convolution_unit_1_convu/data_a_out[3]_i_2/O
                         net (fo=8, routed)           0.527    12.124    convolution_unit_1_convu/data_a_out[3]_i_2_n_0
    SLICE_X8Y9           LUT3 (Prop_lut3_I1_O)        0.124    12.248 f  convolution_unit_1_convu/data_a_out[1]_i_4/O
                         net (fo=1, routed)           0.658    12.906    convolution_unit_1_convu/data_a_out[1]_i_4_n_0
    SLICE_X8Y8           LUT6 (Prop_lut6_I2_O)        0.124    13.030 r  convolution_unit_1_convu/data_a_out[1]_i_2/O
                         net (fo=2, routed)           0.575    13.605    convolution_unit_1_convu/data_a_out[1]_i_2_n_0
    SLICE_X10Y7          LUT3 (Prop_lut3_I0_O)        0.124    13.729 r  convolution_unit_1_convu/data_a_out[1]_i_1/O
                         net (fo=1, routed)           0.000    13.729    convolution_unit_1_convu/data_a_out[1]_i_1_n_0
    SLICE_X10Y7          FDRE                                         r  convolution_unit_1_convu/data_a_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=737, routed)         1.450    14.791    convolution_unit_1_convu/clk_IBUF_BUFG
    SLICE_X10Y7          FDRE                                         r  convolution_unit_1_convu/data_a_out_reg[1]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X10Y7          FDRE (Setup_fdre_C_D)        0.077    15.093    convolution_unit_1_convu/data_a_out_reg[1]
  -------------------------------------------------------------------
                         required time                         15.093    
                         arrival time                         -13.729    
  -------------------------------------------------------------------
                         slack                                  1.364    

Slack (MET) :             1.982ns  (required time - arrival time)
  Source:                 padded_image_ram_1_padi/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            convolution_unit_1_convu/data_a_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.931ns  (logic 3.025ns (38.142%)  route 4.906ns (61.858%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=2 LUT6=4)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=737, routed)         1.611     5.132    padded_image_ram_1_padi/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y3          RAMB18E1                                     r  padded_image_ram_1_padi/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      0.882     6.014 r  padded_image_ram_1_padi/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOADO[1]
                         net (fo=1, routed)           0.766     6.780    convolution_unit_1_convu/douta[1]
    SLICE_X9Y6           LUT2 (Prop_lut2_I1_O)        0.124     6.904 r  convolution_unit_1_convu/total_v[3]_i_5/O
                         net (fo=1, routed)           0.000     6.904    convolution_unit_1_convu/total_v[3]_i_5_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.454 r  convolution_unit_1_convu/total_v_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.454    convolution_unit_1_convu/total_v_reg[3]_i_2_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.767 r  convolution_unit_1_convu/total_v_reg[7]_i_2/O[3]
                         net (fo=8, routed)           1.228     8.995    convolution_unit_1_convu/data1[7]
    SLICE_X10Y6          LUT6 (Prop_lut6_I0_O)        0.306     9.301 f  convolution_unit_1_convu/data_a_out[5]_i_4/O
                         net (fo=2, routed)           0.506     9.807    convolution_unit_1_convu/data_a_out[5]_i_4_n_0
    SLICE_X10Y6          LUT6 (Prop_lut6_I3_O)        0.124     9.931 r  convolution_unit_1_convu/data_a_out[5]_i_2/O
                         net (fo=7, routed)           0.718    10.650    convolution_unit_1_convu/data_a_out[5]_i_2_n_0
    SLICE_X8Y7           LUT6 (Prop_lut6_I1_O)        0.124    10.774 r  convolution_unit_1_convu/data_a_out[4]_i_2/O
                         net (fo=7, routed)           0.616    11.389    convolution_unit_1_convu/data_a_out[4]_i_2_n_0
    SLICE_X8Y8           LUT3 (Prop_lut3_I1_O)        0.150    11.539 f  convolution_unit_1_convu/data_a_out[2]_i_4/O
                         net (fo=2, routed)           0.485    12.024    convolution_unit_1_convu/data_a_out[2]_i_4_n_0
    SLICE_X8Y8           LUT6 (Prop_lut6_I3_O)        0.328    12.352 r  convolution_unit_1_convu/data_a_out[2]_i_2/O
                         net (fo=5, routed)           0.586    12.939    convolution_unit_1_convu/data_a_out[2]_i_2_n_0
    SLICE_X11Y7          LUT3 (Prop_lut3_I0_O)        0.124    13.063 r  convolution_unit_1_convu/data_a_out[2]_i_1/O
                         net (fo=1, routed)           0.000    13.063    convolution_unit_1_convu/data_a_out[2]_i_1_n_0
    SLICE_X11Y7          FDRE                                         r  convolution_unit_1_convu/data_a_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=737, routed)         1.450    14.791    convolution_unit_1_convu/clk_IBUF_BUFG
    SLICE_X11Y7          FDRE                                         r  convolution_unit_1_convu/data_a_out_reg[2]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X11Y7          FDRE (Setup_fdre_C_D)        0.029    15.045    convolution_unit_1_convu/data_a_out_reg[2]
  -------------------------------------------------------------------
                         required time                         15.045    
                         arrival time                         -13.063    
  -------------------------------------------------------------------
                         slack                                  1.982    

Slack (MET) :             2.029ns  (required time - arrival time)
  Source:                 padding_unit_1_pu/row_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            padding_unit_1_pu/padi_addra_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.540ns  (logic 3.220ns (42.703%)  route 4.320ns (57.297%))
  Logic Levels:           8  (CARRY4=3 LUT2=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=737, routed)         1.637     5.158    padding_unit_1_pu/clk_IBUF_BUFG
    SLICE_X3Y7           FDCE                                         r  padding_unit_1_pu/row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDCE (Prop_fdce_C_Q)         0.456     5.614 r  padding_unit_1_pu/row_reg[0]/Q
                         net (fo=48, routed)          0.883     6.498    padding_unit_1_pu/R0_in[0]
    SLICE_X2Y1           LUT2 (Prop_lut2_I1_O)        0.124     6.622 r  padding_unit_1_pu/i__carry_i_5/O
                         net (fo=1, routed)           0.000     6.622    padding_unit_1_pu/i__carry_i_5_n_0
    SLICE_X2Y1           CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.265 r  padding_unit_1_pu/R_inferred__0/i__carry/O[3]
                         net (fo=3, routed)           0.457     7.722    padding_unit_1_pu/R_inferred__0/i__carry_n_4
    SLICE_X4Y1           LUT2 (Prop_lut2_I0_O)        0.307     8.029 r  padding_unit_1_pu/i___43_carry_i_4/O
                         net (fo=1, routed)           0.000     8.029    padding_unit_1_pu/i___43_carry_i_4_n_0
    SLICE_X4Y1           CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     8.453 r  padding_unit_1_pu/R_inferred__0/i___43_carry/O[1]
                         net (fo=2, routed)           0.344     8.797    padding_unit_1_pu/R[4]
    SLICE_X3Y2           LUT2 (Prop_lut2_I0_O)        0.303     9.100 r  padding_unit_1_pu/i__carry__0_i_4__1/O
                         net (fo=1, routed)           0.000     9.100    padding_unit_1_pu/i__carry__0_i_4__1_n_0
    SLICE_X3Y2           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.347 r  padding_unit_1_pu/plusOp_inferred__0/i__carry__0/O[0]
                         net (fo=6, routed)           1.239    10.586    padding_unit_1_pu/plusOp2[4]
    SLICE_X8Y2           LUT5 (Prop_lut5_I4_O)        0.332    10.918 r  padding_unit_1_pu/padi_addra_out[5]_i_3/O
                         net (fo=1, routed)           0.782    11.700    padding_unit_1_pu/padi_addra_out[5]_i_3_n_0
    SLICE_X8Y2           LUT4 (Prop_lut4_I2_O)        0.384    12.084 r  padding_unit_1_pu/padi_addra_out[5]_i_1/O
                         net (fo=1, routed)           0.614    12.699    padding_unit_1_pu/padi_addra_out[5]_i_1_n_0
    SLICE_X9Y3           FDRE                                         r  padding_unit_1_pu/padi_addra_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=737, routed)         1.450    14.791    padding_unit_1_pu/clk_IBUF_BUFG
    SLICE_X9Y3           FDRE                                         r  padding_unit_1_pu/padi_addra_out_reg[5]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X9Y3           FDRE (Setup_fdre_C_D)       -0.288    14.728    padding_unit_1_pu/padi_addra_out_reg[5]
  -------------------------------------------------------------------
                         required time                         14.728    
                         arrival time                         -12.699    
  -------------------------------------------------------------------
                         slack                                  2.029    

Slack (MET) :             2.035ns  (required time - arrival time)
  Source:                 padded_image_ram_1_padi/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            convolution_unit_1_convu/data_a_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.783ns  (logic 2.867ns (36.838%)  route 4.916ns (63.162%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=2 LUT6=3)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=737, routed)         1.611     5.132    padded_image_ram_1_padi/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y3          RAMB18E1                                     r  padded_image_ram_1_padi/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      0.882     6.014 r  padded_image_ram_1_padi/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOADO[1]
                         net (fo=1, routed)           0.766     6.780    convolution_unit_1_convu/douta[1]
    SLICE_X9Y6           LUT2 (Prop_lut2_I1_O)        0.124     6.904 r  convolution_unit_1_convu/total_v[3]_i_5/O
                         net (fo=1, routed)           0.000     6.904    convolution_unit_1_convu/total_v[3]_i_5_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.454 r  convolution_unit_1_convu/total_v_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.454    convolution_unit_1_convu/total_v_reg[3]_i_2_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.767 r  convolution_unit_1_convu/total_v_reg[7]_i_2/O[3]
                         net (fo=8, routed)           1.228     8.995    convolution_unit_1_convu/data1[7]
    SLICE_X10Y6          LUT6 (Prop_lut6_I0_O)        0.306     9.301 f  convolution_unit_1_convu/data_a_out[5]_i_4/O
                         net (fo=2, routed)           0.506     9.807    convolution_unit_1_convu/data_a_out[5]_i_4_n_0
    SLICE_X10Y6          LUT6 (Prop_lut6_I3_O)        0.124     9.931 r  convolution_unit_1_convu/data_a_out[5]_i_2/O
                         net (fo=7, routed)           0.756    10.687    convolution_unit_1_convu/data_a_out[5]_i_2_n_0
    SLICE_X8Y9           LUT3 (Prop_lut3_I1_O)        0.116    10.803 f  convolution_unit_1_convu/data_a_out[3]_i_4/O
                         net (fo=2, routed)           0.466    11.270    convolution_unit_1_convu/data_a_out[3]_i_4_n_0
    SLICE_X8Y9           LUT6 (Prop_lut6_I3_O)        0.328    11.598 r  convolution_unit_1_convu/data_a_out[3]_i_2/O
                         net (fo=8, routed)           0.814    12.412    convolution_unit_1_convu/data_a_out[3]_i_2_n_0
    SLICE_X11Y4          LUT3 (Prop_lut3_I0_O)        0.124    12.536 r  convolution_unit_1_convu/data_a_out[3]_i_1/O
                         net (fo=1, routed)           0.379    12.915    convolution_unit_1_convu/data_a_out[3]_i_1_n_0
    SLICE_X11Y4          FDRE                                         r  convolution_unit_1_convu/data_a_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=737, routed)         1.451    14.792    convolution_unit_1_convu/clk_IBUF_BUFG
    SLICE_X11Y4          FDRE                                         r  convolution_unit_1_convu/data_a_out_reg[3]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X11Y4          FDRE (Setup_fdre_C_D)       -0.067    14.950    convolution_unit_1_convu/data_a_out_reg[3]
  -------------------------------------------------------------------
                         required time                         14.950    
                         arrival time                         -12.915    
  -------------------------------------------------------------------
                         slack                                  2.035    

Slack (MET) :             2.368ns  (required time - arrival time)
  Source:                 convolution_unit_1_convu/ctrl_tick_v_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            convolution_unit_1_convu/ctrl_tick_v_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.678ns  (logic 3.226ns (42.017%)  route 4.452ns (57.983%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=737, routed)         1.566     5.087    convolution_unit_1_convu/clk_IBUF_BUFG
    SLICE_X12Y11         FDCE                                         r  convolution_unit_1_convu/ctrl_tick_v_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y11         FDCE (Prop_fdce_C_Q)         0.518     5.605 r  convolution_unit_1_convu/ctrl_tick_v_reg[13]/Q
                         net (fo=5, routed)           1.169     6.775    convolution_unit_1_convu/ctrl_tick_v_reg[13]
    SLICE_X13Y14         LUT6 (Prop_lut6_I1_O)        0.124     6.899 f  convolution_unit_1_convu/total_v[11]_i_14/O
                         net (fo=1, routed)           0.797     7.696    convolution_unit_1_convu/total_v[11]_i_14_n_0
    SLICE_X13Y15         LUT4 (Prop_lut4_I0_O)        0.152     7.848 f  convolution_unit_1_convu/total_v[11]_i_9/O
                         net (fo=2, routed)           0.700     8.547    convolution_unit_1_convu/total_v[11]_i_9_n_0
    SLICE_X15Y13         LUT5 (Prop_lut5_I0_O)        0.320     8.867 r  convolution_unit_1_convu/total_v[11]_i_8/O
                         net (fo=2, routed)           0.557     9.424    convolution_unit_1_convu/total_v[11]_i_8_n_0
    SLICE_X15Y12         LUT3 (Prop_lut3_I0_O)        0.326     9.750 f  convolution_unit_1_convu/total_v[11]_i_3/O
                         net (fo=56, routed)          0.501    10.251    convolution_unit_1_convu/read_addr_out1
    SLICE_X15Y12         LUT2 (Prop_lut2_I1_O)        0.124    10.375 r  convolution_unit_1_convu/cur_pix_kern_v[0]_i_3/O
                         net (fo=32, routed)          0.728    11.103    convolution_unit_1_convu/ctrl_tick_v_reg[7]_0
    SLICE_X12Y8          LUT4 (Prop_lut4_I1_O)        0.124    11.227 r  convolution_unit_1_convu/ctrl_tick_v[0]_i_8/O
                         net (fo=1, routed)           0.000    11.227    convolution_unit_1_convu/ctrl_tick_v[0]_i_8_n_0
    SLICE_X12Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.740 r  convolution_unit_1_convu/ctrl_tick_v_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.740    convolution_unit_1_convu/ctrl_tick_v_reg[0]_i_2_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.857 r  convolution_unit_1_convu/ctrl_tick_v_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.857    convolution_unit_1_convu/ctrl_tick_v_reg[4]_i_1_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.974 r  convolution_unit_1_convu/ctrl_tick_v_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.974    convolution_unit_1_convu/ctrl_tick_v_reg[8]_i_1_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.091 r  convolution_unit_1_convu/ctrl_tick_v_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.091    convolution_unit_1_convu/ctrl_tick_v_reg[12]_i_1_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.208 r  convolution_unit_1_convu/ctrl_tick_v_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.208    convolution_unit_1_convu/ctrl_tick_v_reg[16]_i_1_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.325 r  convolution_unit_1_convu/ctrl_tick_v_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.325    convolution_unit_1_convu/ctrl_tick_v_reg[20]_i_1_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.442 r  convolution_unit_1_convu/ctrl_tick_v_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.442    convolution_unit_1_convu/ctrl_tick_v_reg[24]_i_1_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.765 r  convolution_unit_1_convu/ctrl_tick_v_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.765    convolution_unit_1_convu/ctrl_tick_v_reg[28]_i_1_n_6
    SLICE_X12Y15         FDCE                                         r  convolution_unit_1_convu/ctrl_tick_v_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=737, routed)         1.444    14.785    convolution_unit_1_convu/clk_IBUF_BUFG
    SLICE_X12Y15         FDCE                                         r  convolution_unit_1_convu/ctrl_tick_v_reg[29]/C
                         clock pessimism              0.274    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X12Y15         FDCE (Setup_fdce_C_D)        0.109    15.133    convolution_unit_1_convu/ctrl_tick_v_reg[29]
  -------------------------------------------------------------------
                         required time                         15.133    
                         arrival time                         -12.765    
  -------------------------------------------------------------------
                         slack                                  2.368    

Slack (MET) :             2.373ns  (required time - arrival time)
  Source:                 padding_unit_1_pu/row_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            padding_unit_1_pu/padi_addrb_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.329ns  (logic 2.134ns (29.118%)  route 5.195ns (70.882%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=737, routed)         1.633     5.154    padding_unit_1_pu/clk_IBUF_BUFG
    SLICE_X3Y14          FDCE                                         r  padding_unit_1_pu/row_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  padding_unit_1_pu/row_reg[30]/Q
                         net (fo=3, routed)           1.003     6.613    padding_unit_1_pu/row_reg[30]
    SLICE_X2Y12          LUT5 (Prop_lut5_I1_O)        0.146     6.759 r  padding_unit_1_pu/wait_after_write[31]_i_12/O
                         net (fo=2, routed)           0.720     7.479    padding_unit_1_pu/wait_after_write[31]_i_12_n_0
    SLICE_X2Y8           LUT5 (Prop_lut5_I3_O)        0.320     7.799 f  padding_unit_1_pu/wait_after_write[31]_i_7/O
                         net (fo=3, routed)           0.611     8.410    padding_unit_1_pu/wait_after_write[31]_i_7_n_0
    SLICE_X3Y6           LUT3 (Prop_lut3_I0_O)        0.322     8.732 f  padding_unit_1_pu/padi_addrb_out[4]_i_6/O
                         net (fo=1, routed)           0.436     9.168    padding_unit_1_pu/padi_addrb_out[4]_i_6_n_0
    SLICE_X3Y6           LUT5 (Prop_lut5_I0_O)        0.326     9.494 r  padding_unit_1_pu/padi_addrb_out[4]_i_4/O
                         net (fo=11, routed)          0.766    10.260    padding_unit_1_pu/padi_addrb_out[4]_i_4_n_0
    SLICE_X4Y3           LUT2 (Prop_lut2_I0_O)        0.118    10.378 r  padding_unit_1_pu/padi_addrb_out[9]_i_3/O
                         net (fo=11, routed)          0.548    10.926    padding_unit_1_pu/padi_addrb_out[9]_i_3_n_0
    SLICE_X5Y3           LUT6 (Prop_lut6_I2_O)        0.326    11.252 r  padding_unit_1_pu/padi_addrb_out[3]_i_2/O
                         net (fo=1, routed)           0.547    11.799    padding_unit_1_pu/padi_addrb_out[3]_i_2_n_0
    SLICE_X5Y6           LUT5 (Prop_lut5_I0_O)        0.120    11.919 r  padding_unit_1_pu/padi_addrb_out[3]_i_1/O
                         net (fo=1, routed)           0.564    12.483    padding_unit_1_pu/padi_addrb_out[3]_i_1_n_0
    SLICE_X6Y6           FDRE                                         r  padding_unit_1_pu/padi_addrb_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=737, routed)         1.517    14.858    padding_unit_1_pu/clk_IBUF_BUFG
    SLICE_X6Y6           FDRE                                         r  padding_unit_1_pu/padi_addrb_out_reg[3]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X6Y6           FDRE (Setup_fdre_C_D)       -0.227    14.856    padding_unit_1_pu/padi_addrb_out_reg[3]
  -------------------------------------------------------------------
                         required time                         14.856    
                         arrival time                         -12.483    
  -------------------------------------------------------------------
                         slack                                  2.373    

Slack (MET) :             2.376ns  (required time - arrival time)
  Source:                 convolution_unit_1_convu/ctrl_tick_v_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            convolution_unit_1_convu/ctrl_tick_v_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.670ns  (logic 3.218ns (41.957%)  route 4.452ns (58.043%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=737, routed)         1.566     5.087    convolution_unit_1_convu/clk_IBUF_BUFG
    SLICE_X12Y11         FDCE                                         r  convolution_unit_1_convu/ctrl_tick_v_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y11         FDCE (Prop_fdce_C_Q)         0.518     5.605 r  convolution_unit_1_convu/ctrl_tick_v_reg[13]/Q
                         net (fo=5, routed)           1.169     6.775    convolution_unit_1_convu/ctrl_tick_v_reg[13]
    SLICE_X13Y14         LUT6 (Prop_lut6_I1_O)        0.124     6.899 f  convolution_unit_1_convu/total_v[11]_i_14/O
                         net (fo=1, routed)           0.797     7.696    convolution_unit_1_convu/total_v[11]_i_14_n_0
    SLICE_X13Y15         LUT4 (Prop_lut4_I0_O)        0.152     7.848 f  convolution_unit_1_convu/total_v[11]_i_9/O
                         net (fo=2, routed)           0.700     8.547    convolution_unit_1_convu/total_v[11]_i_9_n_0
    SLICE_X15Y13         LUT5 (Prop_lut5_I0_O)        0.320     8.867 r  convolution_unit_1_convu/total_v[11]_i_8/O
                         net (fo=2, routed)           0.557     9.424    convolution_unit_1_convu/total_v[11]_i_8_n_0
    SLICE_X15Y12         LUT3 (Prop_lut3_I0_O)        0.326     9.750 f  convolution_unit_1_convu/total_v[11]_i_3/O
                         net (fo=56, routed)          0.501    10.251    convolution_unit_1_convu/read_addr_out1
    SLICE_X15Y12         LUT2 (Prop_lut2_I1_O)        0.124    10.375 r  convolution_unit_1_convu/cur_pix_kern_v[0]_i_3/O
                         net (fo=32, routed)          0.728    11.103    convolution_unit_1_convu/ctrl_tick_v_reg[7]_0
    SLICE_X12Y8          LUT4 (Prop_lut4_I1_O)        0.124    11.227 r  convolution_unit_1_convu/ctrl_tick_v[0]_i_8/O
                         net (fo=1, routed)           0.000    11.227    convolution_unit_1_convu/ctrl_tick_v[0]_i_8_n_0
    SLICE_X12Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.740 r  convolution_unit_1_convu/ctrl_tick_v_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.740    convolution_unit_1_convu/ctrl_tick_v_reg[0]_i_2_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.857 r  convolution_unit_1_convu/ctrl_tick_v_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.857    convolution_unit_1_convu/ctrl_tick_v_reg[4]_i_1_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.974 r  convolution_unit_1_convu/ctrl_tick_v_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.974    convolution_unit_1_convu/ctrl_tick_v_reg[8]_i_1_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.091 r  convolution_unit_1_convu/ctrl_tick_v_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.091    convolution_unit_1_convu/ctrl_tick_v_reg[12]_i_1_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.208 r  convolution_unit_1_convu/ctrl_tick_v_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.208    convolution_unit_1_convu/ctrl_tick_v_reg[16]_i_1_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.325 r  convolution_unit_1_convu/ctrl_tick_v_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.325    convolution_unit_1_convu/ctrl_tick_v_reg[20]_i_1_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.442 r  convolution_unit_1_convu/ctrl_tick_v_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.442    convolution_unit_1_convu/ctrl_tick_v_reg[24]_i_1_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.757 r  convolution_unit_1_convu/ctrl_tick_v_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.757    convolution_unit_1_convu/ctrl_tick_v_reg[28]_i_1_n_4
    SLICE_X12Y15         FDCE                                         r  convolution_unit_1_convu/ctrl_tick_v_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=737, routed)         1.444    14.785    convolution_unit_1_convu/clk_IBUF_BUFG
    SLICE_X12Y15         FDCE                                         r  convolution_unit_1_convu/ctrl_tick_v_reg[31]/C
                         clock pessimism              0.274    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X12Y15         FDCE (Setup_fdce_C_D)        0.109    15.133    convolution_unit_1_convu/ctrl_tick_v_reg[31]
  -------------------------------------------------------------------
                         required time                         15.133    
                         arrival time                         -12.757    
  -------------------------------------------------------------------
                         slack                                  2.376    

Slack (MET) :             2.404ns  (required time - arrival time)
  Source:                 padding_unit_1_pu/row_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            padding_unit_1_pu/padi_addrb_out_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.319ns  (logic 2.014ns (27.516%)  route 5.305ns (72.484%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=737, routed)         1.633     5.154    padding_unit_1_pu/clk_IBUF_BUFG
    SLICE_X3Y14          FDCE                                         r  padding_unit_1_pu/row_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDCE (Prop_fdce_C_Q)         0.456     5.610 f  padding_unit_1_pu/row_reg[30]/Q
                         net (fo=3, routed)           1.003     6.613    padding_unit_1_pu/row_reg[30]
    SLICE_X2Y12          LUT5 (Prop_lut5_I1_O)        0.146     6.759 f  padding_unit_1_pu/wait_after_write[31]_i_12/O
                         net (fo=2, routed)           0.720     7.479    padding_unit_1_pu/wait_after_write[31]_i_12_n_0
    SLICE_X2Y8           LUT5 (Prop_lut5_I3_O)        0.320     7.799 r  padding_unit_1_pu/wait_after_write[31]_i_7/O
                         net (fo=3, routed)           0.611     8.410    padding_unit_1_pu/wait_after_write[31]_i_7_n_0
    SLICE_X3Y6           LUT3 (Prop_lut3_I0_O)        0.322     8.732 r  padding_unit_1_pu/padi_addrb_out[4]_i_6/O
                         net (fo=1, routed)           0.436     9.168    padding_unit_1_pu/padi_addrb_out[4]_i_6_n_0
    SLICE_X3Y6           LUT5 (Prop_lut5_I0_O)        0.326     9.494 f  padding_unit_1_pu/padi_addrb_out[4]_i_4/O
                         net (fo=11, routed)          0.766    10.260    padding_unit_1_pu/padi_addrb_out[4]_i_4_n_0
    SLICE_X4Y3           LUT2 (Prop_lut2_I0_O)        0.118    10.378 f  padding_unit_1_pu/padi_addrb_out[9]_i_3/O
                         net (fo=11, routed)          0.933    11.311    padding_unit_1_pu/padi_addrb_out[9]_i_3_n_0
    SLICE_X5Y7           LUT6 (Prop_lut6_I0_O)        0.326    11.637 r  padding_unit_1_pu/padi_addrb_out[9]_i_1/O
                         net (fo=18, routed)          0.837    12.474    padding_unit_1_pu/padi_addrb_out0
    SLICE_X7Y4           FDRE                                         r  padding_unit_1_pu/padi_addrb_out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=737, routed)         1.517    14.858    padding_unit_1_pu/clk_IBUF_BUFG
    SLICE_X7Y4           FDRE                                         r  padding_unit_1_pu/padi_addrb_out_reg[0]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X7Y4           FDRE (Setup_fdre_C_CE)      -0.205    14.878    padding_unit_1_pu/padi_addrb_out_reg[0]
  -------------------------------------------------------------------
                         required time                         14.878    
                         arrival time                         -12.474    
  -------------------------------------------------------------------
                         slack                                  2.404    

Slack (MET) :             2.404ns  (required time - arrival time)
  Source:                 padding_unit_1_pu/row_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            padding_unit_1_pu/padi_addrb_out_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.319ns  (logic 2.014ns (27.516%)  route 5.305ns (72.484%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=737, routed)         1.633     5.154    padding_unit_1_pu/clk_IBUF_BUFG
    SLICE_X3Y14          FDCE                                         r  padding_unit_1_pu/row_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDCE (Prop_fdce_C_Q)         0.456     5.610 f  padding_unit_1_pu/row_reg[30]/Q
                         net (fo=3, routed)           1.003     6.613    padding_unit_1_pu/row_reg[30]
    SLICE_X2Y12          LUT5 (Prop_lut5_I1_O)        0.146     6.759 f  padding_unit_1_pu/wait_after_write[31]_i_12/O
                         net (fo=2, routed)           0.720     7.479    padding_unit_1_pu/wait_after_write[31]_i_12_n_0
    SLICE_X2Y8           LUT5 (Prop_lut5_I3_O)        0.320     7.799 r  padding_unit_1_pu/wait_after_write[31]_i_7/O
                         net (fo=3, routed)           0.611     8.410    padding_unit_1_pu/wait_after_write[31]_i_7_n_0
    SLICE_X3Y6           LUT3 (Prop_lut3_I0_O)        0.322     8.732 r  padding_unit_1_pu/padi_addrb_out[4]_i_6/O
                         net (fo=1, routed)           0.436     9.168    padding_unit_1_pu/padi_addrb_out[4]_i_6_n_0
    SLICE_X3Y6           LUT5 (Prop_lut5_I0_O)        0.326     9.494 f  padding_unit_1_pu/padi_addrb_out[4]_i_4/O
                         net (fo=11, routed)          0.766    10.260    padding_unit_1_pu/padi_addrb_out[4]_i_4_n_0
    SLICE_X4Y3           LUT2 (Prop_lut2_I0_O)        0.118    10.378 f  padding_unit_1_pu/padi_addrb_out[9]_i_3/O
                         net (fo=11, routed)          0.933    11.311    padding_unit_1_pu/padi_addrb_out[9]_i_3_n_0
    SLICE_X5Y7           LUT6 (Prop_lut6_I0_O)        0.326    11.637 r  padding_unit_1_pu/padi_addrb_out[9]_i_1/O
                         net (fo=18, routed)          0.837    12.474    padding_unit_1_pu/padi_addrb_out0
    SLICE_X7Y4           FDRE                                         r  padding_unit_1_pu/padi_addrb_out_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=737, routed)         1.517    14.858    padding_unit_1_pu/clk_IBUF_BUFG
    SLICE_X7Y4           FDRE                                         r  padding_unit_1_pu/padi_addrb_out_reg[1]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X7Y4           FDRE (Setup_fdre_C_CE)      -0.205    14.878    padding_unit_1_pu/padi_addrb_out_reg[1]
  -------------------------------------------------------------------
                         required time                         14.878    
                         arrival time                         -12.474    
  -------------------------------------------------------------------
                         slack                                  2.404    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 padding_unit_1_pu/padi_dina_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            padded_image_ram_1_padi/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.164ns (38.033%)  route 0.267ns (61.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=737, routed)         0.592     1.475    padding_unit_1_pu/clk_IBUF_BUFG
    SLICE_X6Y8           FDRE                                         r  padding_unit_1_pu/padi_dina_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y8           FDRE (Prop_fdre_C_Q)         0.164     1.639 r  padding_unit_1_pu/padi_dina_out_reg[6]/Q
                         net (fo=1, routed)           0.267     1.906    padded_image_ram_1_padi/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[6]
    RAMB18_X0Y3          RAMB18E1                                     r  padded_image_ram_1_padi/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=737, routed)         0.877     2.005    padded_image_ram_1_padi/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y3          RAMB18E1                                     r  padded_image_ram_1_padi/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.478     1.527    
    RAMB18_X0Y3          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[10])
                                                      0.296     1.823    padded_image_ram_1_padi/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 padding_unit_1_pu/padi_dina_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            padded_image_ram_1_padi/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.164ns (38.033%)  route 0.267ns (61.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=737, routed)         0.592     1.475    padding_unit_1_pu/clk_IBUF_BUFG
    SLICE_X6Y8           FDRE                                         r  padding_unit_1_pu/padi_dina_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y8           FDRE (Prop_fdre_C_Q)         0.164     1.639 r  padding_unit_1_pu/padi_dina_out_reg[5]/Q
                         net (fo=1, routed)           0.267     1.906    padded_image_ram_1_padi/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[5]
    RAMB18_X0Y3          RAMB18E1                                     r  padded_image_ram_1_padi/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=737, routed)         0.877     2.005    padded_image_ram_1_padi/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y3          RAMB18E1                                     r  padded_image_ram_1_padi/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.478     1.527    
    RAMB18_X0Y3          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[9])
                                                      0.296     1.823    padded_image_ram_1_padi/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.164ns (55.174%)  route 0.133ns (44.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=737, routed)         0.585     1.468    axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X2Y22          FDRE                                         r  axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.164     1.632 r  axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/Q
                         net (fo=3, routed)           0.133     1.765    axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[7]
    SLICE_X2Y21          SRL16E                                       r  axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=737, routed)         0.854     1.981    axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X2Y21          SRL16E                                       r  axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
                         clock pessimism             -0.499     1.482    
    SLICE_X2Y21          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.665    axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 uart_communication_unit_1_comm/uart_s_axi_wdata_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.785%)  route 0.116ns (45.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=737, routed)         0.588     1.471    uart_communication_unit_1_comm/clk_IBUF_BUFG
    SLICE_X5Y16          FDRE                                         r  uart_communication_unit_1_comm/uart_s_axi_wdata_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  uart_communication_unit_1_comm/uart_s_axi_wdata_out_reg[7]/Q
                         net (fo=1, routed)           0.116     1.728    axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_wdata[7]
    SLICE_X2Y16          SRL16E                                       r  axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=737, routed)         0.859     1.986    axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X2Y16          SRL16E                                       r  axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
                         clock pessimism             -0.478     1.508    
    SLICE_X2Y16          SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.610    axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 uart_communication_unit_1_comm/uart_s_axi_wdata_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.185%)  route 0.119ns (45.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=737, routed)         0.588     1.471    uart_communication_unit_1_comm/clk_IBUF_BUFG
    SLICE_X4Y16          FDRE                                         r  uart_communication_unit_1_comm/uart_s_axi_wdata_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  uart_communication_unit_1_comm/uart_s_axi_wdata_out_reg[5]/Q
                         net (fo=1, routed)           0.119     1.731    axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_wdata[5]
    SLICE_X2Y16          SRL16E                                       r  axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=737, routed)         0.859     1.986    axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X2Y16          SRL16E                                       r  axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
                         clock pessimism             -0.478     1.508    
    SLICE_X2Y16          SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.602    axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 padding_unit_1_pu/padi_dina_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            padded_image_ram_1_padi/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.164ns (34.401%)  route 0.313ns (65.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=737, routed)         0.592     1.475    padding_unit_1_pu/clk_IBUF_BUFG
    SLICE_X6Y8           FDRE                                         r  padding_unit_1_pu/padi_dina_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y8           FDRE (Prop_fdre_C_Q)         0.164     1.639 r  padding_unit_1_pu/padi_dina_out_reg[7]/Q
                         net (fo=1, routed)           0.313     1.952    padded_image_ram_1_padi/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[7]
    RAMB18_X0Y3          RAMB18E1                                     r  padded_image_ram_1_padi/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=737, routed)         0.877     2.005    padded_image_ram_1_padi/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y3          RAMB18E1                                     r  padded_image_ram_1_padi/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.478     1.527    
    RAMB18_X0Y3          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[11])
                                                      0.296     1.823    padded_image_ram_1_padi/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=737, routed)         0.583     1.466    axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X0Y26          FDRE                                         r  axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065     1.672    axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_level_out_d1_cdc_to
    SLICE_X0Y26          FDRE                                         r  axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=737, routed)         0.851     1.978    axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X0Y26          FDRE                                         r  axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.512     1.466    
    SLICE_X0Y26          FDRE (Hold_fdre_C_D)         0.075     1.541    axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.672    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 axi_uartlite_module_1_auu/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_communication_unit_1_comm/pix_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.186ns (78.504%)  route 0.051ns (21.496%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=737, routed)         0.586     1.469    axi_uartlite_module_1_auu/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X4Y18          FDRE                                         r  axi_uartlite_module_1_auu/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  axi_uartlite_module_1_auu/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/Q
                         net (fo=1, routed)           0.051     1.661    uart_communication_unit_1_comm/s_axi_rdata[4]
    SLICE_X5Y18          LUT4 (Prop_lut4_I0_O)        0.045     1.706 r  uart_communication_unit_1_comm/pix_data[4]_i_1/O
                         net (fo=1, routed)           0.000     1.706    uart_communication_unit_1_comm/pix_data[4]_i_1_n_0
    SLICE_X5Y18          FDCE                                         r  uart_communication_unit_1_comm/pix_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=737, routed)         0.855     1.982    uart_communication_unit_1_comm/clk_IBUF_BUFG
    SLICE_X5Y18          FDCE                                         r  uart_communication_unit_1_comm/pix_data_reg[4]/C
                         clock pessimism             -0.500     1.482    
    SLICE_X5Y18          FDCE (Hold_fdce_C_D)         0.092     1.574    uart_communication_unit_1_comm/pix_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.141ns (64.541%)  route 0.077ns (35.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=737, routed)         0.588     1.471    axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X0Y18          FDRE                                         r  axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[15]/Q
                         net (fo=2, routed)           0.077     1.690    axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_TX_I/div16
    SLICE_X0Y18          FDSE                                         r  axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=737, routed)         0.857     1.984    axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X0Y18          FDSE                                         r  axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[0]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X0Y18          FDSE (Hold_fdse_C_D)         0.075     1.546    axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[1].fifo_din_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.002%)  route 0.125ns (46.998%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=737, routed)         0.585     1.468    axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X0Y22          FDRE                                         r  axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[1].fifo_din_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[1].fifo_din_reg[1]/Q
                         net (fo=3, routed)           0.125     1.734    axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[0]
    SLICE_X2Y21          SRL16E                                       r  axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=737, routed)         0.854     1.981    axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X2Y21          SRL16E                                       r  axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
                         clock pessimism             -0.499     1.482    
    SLICE_X2Y21          SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.584    axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.150    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y2    input_output_ram_1_ioi/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y2    input_output_ram_1_ioi/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y3    padded_image_ram_1_padi/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y3    padded_image_ram_1_padi/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y19    axi_uartlite_module_1_auu/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X3Y19    axi_uartlite_module_1_auu/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y19    axi_uartlite_module_1_auu/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y19    axi_uartlite_module_1_auu/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y19    axi_uartlite_module_1_auu/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/C
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y16    axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y16    axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y18    axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[13]_srl13___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_11/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y21    axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y21    axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y21    axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y21    axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y21    axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y21    axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y21    axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y16    axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y16    axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y16    axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y16    axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y23    axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[13]_srl14___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y16    axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y16    axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y16    axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y16    axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y16    axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK



