m255
K4
z2
!s11f vlog 2020.3 2020.10, Oct 14 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/Duncan/git/ForthCPU/busController/test/busControllerTestbench
vbusController
Z1 !s110 1700782820
!i10b 1
!s100 X=L7l5N;:dCh61B@Bo<I43
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
ITzKRzR]gcoDYdSgGEKoL72
R0
w1700782137
8C:/Users/Duncan/git/ForthCPU/busController/source/busController.v
FC:/Users/Duncan/git/ForthCPU/busController/source/busController.v
!i122 13
L0 9 75
Z3 VDg1SIo80bB@j0V0VzS_@n1
Z4 OT;L;2020.3;71
r1
!s85 0
31
Z5 !s108 1700782820.000000
!s107 C:\Users\Duncan\git\ForthCPU\busController\source\..\..\constants.v|C:/Users/Duncan/git/ForthCPU/busController/source/busController.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/busController/source/busController.v|
!s101 -O0
!i113 1
Z6 o-work work -O0
Z7 tCvgOpt 0
nbus@controller
vbusControllerTests
Z8 !s110 1700782821
!i10b 1
!s100 7=o=i@bYLAT8mm97`OzcS1
R2
I>_`416nFGAN7k?Tl8bAPR0
R0
w1700782817
8C:/Users/Duncan/git/ForthCPU/busController/test/busControllerTests.v
FC:/Users/Duncan/git/ForthCPU/busController/test/busControllerTests.v
!i122 15
L0 5 233
R3
R4
r1
!s85 0
31
!s108 1700782821.000000
!s107 C:\Users\Duncan\git\ForthCPU\busController\test\..\..\testSetup.v|C:\Users\Duncan\git\ForthCPU\busController\test\..\..\constants.v|C:/Users/Duncan/git/ForthCPU/busController/test/busControllerTests.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/busController/test/busControllerTests.v|
!s101 -O0
!i113 1
R6
R7
nbus@controller@tests
vbusSequencer
R1
!i10b 1
!s100 ]Pk;zm6U5Y5bol<HO^O5Q3
R2
IE0@NPH@h_WV;YCmcY>XBZ1
R0
w1700781687
8C:/Users/Duncan/git/ForthCPU/busController/source/busSequencer.v
FC:/Users/Duncan/git/ForthCPU/busController/source/busSequencer.v
!i122 12
L0 7 50
R3
R4
r1
!s85 0
31
R5
!s107 C:\Users\Duncan\git\ForthCPU\busController\source\..\..\constants.v|C:/Users/Duncan/git/ForthCPU/busController/source/busSequencer.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/busController/source/busSequencer.v|
!s101 -O0
!i113 1
R6
R7
nbus@sequencer
vinstructionPhaseDecoder
R8
!i10b 1
!s100 k5>b49MTZ01@n`=d[cN973
R2
IgX0_=Kn9^2J4GbS_l:EeG1
R0
w1700764904
8C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v
FC:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v
!i122 14
L0 3 85
R3
R4
r1
!s85 0
31
R5
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v|
!s101 -O0
!i113 1
R6
R7
ninstruction@phase@decoder
