set NETLIST_CACHE(writeEnable,cells) {{icon inverter has_schematic} {icon nand2 has_schematic}}
set netlist_props verilog
set netlist_level 1000
set NETLIST_CACHE(writeEnable,version) MMI_SUE4.4.0
set NETLIST_CACHE(writeEnable) {{module writeEnable (in, out, writeBit);} {	input		writeBit;} {	input	[31:0]	in;} {	output	[31:0]	out;} { } {	wire		net_28;} {	wire		net_11;} {	wire		net_30;} {	wire		net_29;} {	wire		net_12;} {	wire		net_31;} {	wire		net_13;} {	wire		net_32;} {	wire		net_14;} {	wire		net_15;} {	wire		net_16;} {	wire		net_17;} {	wire		net_18;} {	wire		net_1;} {	wire		net_20;} {	wire		net_19;} {	wire		net_2;} {	wire		net_21;} {	wire		net_3;} {	wire		net_22;} {	wire		net_4;} {	wire		net_23;} {	wire		net_5;} {	wire		net_24;} {	wire		net_6;} {	wire		net_25;} {	wire		net_7;} {	wire		net_26;} {	wire		net_8;} {	wire		net_27;} {	wire		net_10;} {	wire		net_9;} { } {	assign #0 net_5 = !(in[0] && writeBit);} {	not #0 inv(out[0], net_5);} {	assign #0 net_14 = !(in[1] && writeBit);} {	not #0 inv_1(out[1], net_14);} {	assign #0 net_23 = !(in[2] && writeBit);} {	not #0 inv_2(out[2], net_23);} {	assign #0 net_1 = !(in[3] && writeBit);} {	not #0 inv_3(out[3], net_1);} {	assign #0 net_10 = !(in[4] && writeBit);} {	not #0 inv_4(out[4], net_10);} {	assign #0 net_19 = !(in[5] && writeBit);} {	not #0 inv_5(out[5], net_19);} {	assign #0 net_30 = !(in[6] && writeBit);} {	not #0 inv_6(out[6], net_30);} {	assign #0 net_7 = !(in[7] && writeBit);} {	not #0 inv_7(out[7], net_7);} {	assign #0 net_16 = !(in[8] && writeBit);} {	not #0 inv_8(out[8], net_16);} {	assign #0 net_25 = !(in[9] && writeBit);} {	not #0 inv_9(out[9], net_25);} {	assign #0 net_29 = !(in[10] && writeBit);} {	not #0 inv_10(out[10], net_29);} {	assign #0 net_6 = !(in[11] && writeBit);} {	not #0 inv_11(out[11], net_6);} {	assign #0 net_15 = !(in[12] && writeBit);} {	not #0 inv_12(out[12], net_15);} {	assign #0 net_24 = !(in[13] && writeBit);} {	not #0 inv_13(out[13], net_24);} {	assign #0 net_2 = !(in[14] && writeBit);} {	not #0 inv_14(out[14], net_2);} {	assign #0 net_11 = !(in[15] && writeBit);} {	not #0 inv_15(out[15], net_11);} {	assign #0 net_21 = !(in[16] && writeBit);} {	not #0 inv_16(out[16], net_21);} {	assign #0 net_32 = !(in[17] && writeBit);} {	not #0 inv_17(out[17], net_32);} {	assign #0 net_9 = !(in[18] && writeBit);} {	not #0 inv_18(out[18], net_9);} {	assign #0 net_18 = !(in[19] && writeBit);} {	not #0 inv_19(out[19], net_18);} {	assign #0 net_28 = !(in[20] && writeBit);} {	not #0 inv_20(out[20], net_28);} {	assign #0 net_27 = !(in[21] && writeBit);} {	not #0 inv_21(out[21], net_27);} {	assign #0 net_3 = !(in[22] && writeBit);} {	not #0 inv_22(out[22], net_3);} {	assign #0 net_12 = !(in[23] && writeBit);} {	not #0 inv_23(out[23], net_12);} {	assign #0 net_20 = !(in[24] && writeBit);} {	not #0 inv_24(out[24], net_20);} {	assign #0 net_31 = !(in[25] && writeBit);} {	not #0 inv_25(out[25], net_31);} {	assign #0 net_8 = !(in[26] && writeBit);} {	not #0 inv_26(out[26], net_8);} {	assign #0 net_17 = !(in[27] && writeBit);} {	not #0 inv_27(out[27], net_17);} {	assign #0 net_26 = !(in[28] && writeBit);} {	not #0 inv_28(out[28], net_26);} {	assign #0 net_4 = !(in[29] && writeBit);} {	not #0 inv_29(out[29], net_4);} {	assign #0 net_13 = !(in[30] && writeBit);} {	not #0 inv_30(out[30], net_13);} {	assign #0 net_22 = !(in[31] && writeBit);} {	not #0 inv_31(out[31], net_22);} {} {endmodule		// writeEnable} {}}
set NETLIST_CACHE(writeEnable,names) {{660 1380 {1 out[18]}} {180 160 {1 in[1]}} {590 2010 {0 out[27]}} {660 670 {1 out[8]}} {180 790 {1 in[10]}} {420 1290 {0 in[17]}} {420 2030 {0 writeBit}} {180 2270 {1 in[31]}} {590 1590 {0 out[21]}} {510 1450 {0 net_18} {1 net_18}} {590 670 {0 out[8]}} {420 1000 {0 in[13]}} {540 1520 {0 inv_20}} {540 460 {0 inv_5}} {420 230 {0 in[2]}} {420 860 {0 in[11]}} {660 1090 {1 out[14]}} {660 1730 {1 out[23]}} {180 510 {1 in[6]}} {420 550 {0 writeBit}} {510 460 {0 net_19} {1 net_19}} {420 1640 {0 in[22]}} {590 1310 {0 out[17]}} {590 1940 {0 out[26]}} {660 2150 {1 out[29]}} {420 1330 {0 writeBit}} {510 1160 {0 net_11} {1 net_11}} {420 1960 {0 writeBit}} {420 2060 {0 in[28]}} {180 1570 {1 in[21]}} {510 1800 {0 net_20} {1 net_20}} {660 390 {1 out[4]}} {510 2220 {0 net_13} {1 net_13}} {540 810 {0 inv_10}} {590 390 {0 out[4]}} {270 130 {1 writeBit}} {420 900 {0 writeBit}} {510 810 {0 net_29} {1 net_29}} {540 1240 {0 inv_16}} {540 1870 {0 inv_25}} {590 1020 {0 out[13]}} {540 180 {0 inv_1}} {420 580 {0 in[7]}} {420 1040 {0 writeBit}} {180 1920 {1 in[26]}} {540 2290 {0 inv_31}} {660 110 {1 out[0]}} {660 1450 {1 out[19]}} {180 230 {1 in[2]}} {510 180 {0 net_14} {1 net_14}} {420 270 {0 writeBit}} {660 740 {1 out[9]}} {180 860 {1 in[11]}} {420 1360 {0 in[18]}} {420 1990 {0 in[27]}} {420 2100 {0 writeBit}} {590 1660 {0 out[22]}} {420 1680 {0 writeBit}} {180 1290 {1 in[17]}} {510 1520 {0 net_28} {1 net_28}} {590 110 {0 out[0]}} {590 2080 {0 out[28]}} {590 740 {0 out[9]}} {540 530 {0 inv_6}} {420 300 {0 in[3]}} {420 930 {0 in[12]}} {180 1000 {1 in[13]}} {540 2010 {0 inv_27}} {660 1160 {1 out[15]}} {660 1800 {1 out[24]}} {420 620 {0 writeBit}} {510 530 {0 net_30} {1 net_30}} {420 1070 {0 in[14]}} {420 1710 {0 in[23]}} {540 1590 {0 inv_21}} {660 2220 {1 out[30]}} {420 1400 {0 writeBit}} {420 2130 {0 in[29]}} {180 1640 {1 in[22]}} {660 460 {1 out[5]}} {180 580 {1 in[7]}} {180 2060 {1 in[28]}} {590 1380 {0 out[18]}} {510 1240 {0 net_21} {1 net_21}} {510 1870 {0 net_31} {1 net_31}} {590 460 {0 out[5]}} {510 2290 {0 net_22} {1 net_22}} {540 1310 {0 inv_17}} {540 1940 {0 inv_26}} {540 250 {0 inv_2}} {540 880 {0 inv_11}} {420 650 {0 in[8]}} {420 1110 {0 writeBit}} {660 1520 {1 out[20]}} {180 300 {1 in[3]}} {420 340 {0 writeBit}} {510 250 {0 net_23} {1 net_23}} {660 810 {1 out[10]}} {180 930 {1 in[12]}} {510 880 {0 net_6} {1 net_6}} {420 970 {0 writeBit}} {420 1430 {0 in[19]}} {590 1090 {0 out[14]}} {590 1730 {0 out[23]}} {420 1750 {0 writeBit}} {180 1360 {1 in[18]}} {180 1990 {1 in[27]}} {660 180 {1 out[1]}} {590 2150 {0 out[29]}} {590 810 {0 out[10]}} {420 2170 {0 writeBit}} {510 2010 {0 net_17} {1 net_17}} {540 1020 {0 inv_13}} {510 1590 {0 net_27} {1 net_27}} {540 600 {0 inv_7}} {590 180 {0 out[1]}} {510 600 {0 net_7} {1 net_7}} {420 1140 {0 in[15]}} {540 1660 {0 inv_22}} {420 370 {0 in[4]}} {180 1070 {1 in[14]}} {420 2200 {0 in[30]}} {180 1710 {1 in[23]}} {540 2080 {0 inv_28}} {660 1240 {1 out[16]}} {660 530 {1 out[6]}} {660 1870 {1 out[25]}} {180 650 {1 in[8]}} {420 690 {0 writeBit}} {420 1780 {0 in[24]}} {180 2130 {1 in[29]}} {590 1450 {0 out[19]}} {660 2290 {1 out[31]}} {420 1470 {0 writeBit}} {180 90 {1 in[0]}} {510 1310 {0 net_32} {1 net_32}} {510 1940 {0 net_8} {1 net_8}} {590 530 {0 out[6]}} {540 320 {0 inv_3}} {540 950 {0 inv_12}} {420 720 {0 in[9]}} {420 410 {0 writeBit}} {510 320 {0 net_1} {1 net_1}} {510 950 {0 net_15} {1 net_15}} {420 1500 {0 in[20]}} {540 1380 {0 inv_18}} {590 1160 {0 out[15]}} {590 1800 {0 out[24]}} {660 2010 {1 out[27]}} {420 1180 {0 writeBit}} {510 1020 {0 net_24} {1 net_24}} {420 1820 {0 writeBit}} {180 1430 {1 in[19]}} {660 250 {1 out[2]}} {660 1590 {1 out[21]}} {180 370 {1 in[4]}} {590 2220 {0 out[30]}} {660 880 {1 out[11]}} {420 2240 {0 writeBit}} {510 1660 {0 net_3} {1 net_3}} {590 250 {0 out[2]}} {590 880 {0 out[11]}} {510 2080 {0 net_26} {1 net_26}} {540 1090 {0 inv_14}} {540 1730 {0 inv_23}} {540 670 {0 inv_8}} {420 440 {0 in[5]}} {180 1140 {1 in[15]}} {540 2150 {0 inv_29}} {660 1310 {1 out[17]}} {420 130 {0 writeBit}} {660 600 {1 out[7]}} {660 1940 {1 out[26]}} {180 720 {1 in[9]}} {420 760 {0 writeBit}} {510 670 {0 net_16} {1 net_16}} {420 1220 {0 in[16]}} {420 1850 {0 in[25]}} {180 2200 {1 in[30]}} {590 1520 {0 out[20]}} {420 90 {0 in[0]}} {420 1540 {0 writeBit}} {420 2270 {0 in[31]}} {180 1780 {1 in[24]}} {590 600 {0 out[7]}} {510 1380 {0 net_9} {1 net_9}} {660 1020 {1 out[13]}} {540 1450 {0 inv_19}} {540 390 {0 inv_4}} {420 160 {0 in[1]}} {420 790 {0 in[10]}} {180 1500 {1 in[20]}} {660 320 {1 out[3]}} {660 1660 {1 out[22]}} {180 440 {1 in[5]}} {420 480 {0 writeBit}} {510 390 {0 net_10} {1 net_10}} {660 950 {1 out[12]}} {420 1570 {0 in[21]}} {420 2310 {0 writeBit}} {590 1240 {0 out[16]}} {590 1870 {0 out[25]}} {660 2080 {1 out[28]}} {420 1260 {0 writeBit}} {510 1090 {0 net_2} {1 net_2}} {420 1890 {0 writeBit}} {510 1730 {0 net_12} {1 net_12}} {590 320 {0 out[3]}} {590 2290 {0 out[31]}} {590 950 {0 out[12]}} {510 2150 {0 net_4} {1 net_4}} {540 1160 {0 inv_15}} {540 1800 {0 inv_24}} {540 110 {0 inv}} {540 740 {0 inv_9}} {420 510 {0 in[6]}} {540 2220 {0 inv_30}} {510 110 {0 net_5} {1 net_5}} {420 200 {0 writeBit}} {420 830 {0 writeBit}} {510 740 {0 net_25} {1 net_25}} {420 1920 {0 in[26]}} {420 1610 {0 writeBit}} {180 1220 {1 in[16]}} {180 1850 {1 in[25]}}}
set NETLIST_CACHE(writeEnable,wires) {{180 90 420 90 in[0]} {270 130 420 130 writeBit} {590 110 660 110 out[0]} {180 160 420 160 in[1]} {270 200 420 200 writeBit} {590 180 660 180 out[1]} {180 230 420 230 in[2]} {270 270 420 270 writeBit} {590 250 660 250 out[2]} {180 300 420 300 in[3]} {270 340 420 340 writeBit} {590 320 660 320 out[3]} {180 370 420 370 in[4]} {270 410 420 410 writeBit} {590 390 660 390 out[4]} {180 440 420 440 in[5]} {270 480 420 480 writeBit} {590 460 660 460 out[5]} {180 510 420 510 in[6]} {270 550 420 550 writeBit} {590 530 660 530 out[6]} {270 620 420 620 writeBit} {590 600 660 600 out[7]} {270 690 420 690 writeBit} {590 670 660 670 out[8]} {270 760 420 760 writeBit} {590 740 660 740 out[9]} {270 830 420 830 writeBit} {590 810 660 810 out[10]} {270 900 420 900 writeBit} {590 880 660 880 out[11]} {270 970 420 970 writeBit} {590 950 660 950 out[12]} {270 1040 420 1040 writeBit} {590 1020 660 1020 out[13]} {270 1110 420 1110 writeBit} {590 1090 660 1090 out[14]} {270 1180 420 1180 writeBit} {590 1160 660 1160 out[15]} {280 580 420 580 in[7]} {180 580 280 580 in[7]} {280 650 420 650 in[8]} {180 650 280 650 in[8]} {280 720 420 720 in[9]} {180 720 280 720 in[9]} {280 790 420 790 in[10]} {180 790 280 790 in[10]} {280 860 420 860 in[11]} {180 860 280 860 in[11]} {280 930 420 930 in[12]} {180 930 280 930 in[12]} {280 1000 420 1000 in[13]} {180 1000 280 1000 in[13]} {280 1070 420 1070 in[14]} {180 1070 280 1070 in[14]} {280 1140 420 1140 in[15]} {180 1140 280 1140 in[15]} {420 580 430 580 in[7]} {420 650 430 650 in[8]} {420 720 430 720 in[9]} {420 790 430 790 in[10]} {420 860 430 860 in[11]} {420 930 430 930 in[12]} {420 1000 430 1000 in[13]} {420 1070 430 1070 in[14]} {420 1140 430 1140 in[15]} {180 1220 420 1220 in[16]} {270 1260 420 1260 writeBit} {590 1240 660 1240 out[16]} {180 1290 420 1290 in[17]} {270 1330 420 1330 writeBit} {590 1310 660 1310 out[17]} {180 1360 420 1360 in[18]} {270 1400 420 1400 writeBit} {590 1380 660 1380 out[18]} {180 1430 420 1430 in[19]} {270 1470 420 1470 writeBit} {590 1450 660 1450 out[19]} {180 1500 420 1500 in[20]} {270 1540 420 1540 writeBit} {590 1520 660 1520 out[20]} {180 1570 420 1570 in[21]} {270 1610 420 1610 writeBit} {590 1590 660 1590 out[21]} {180 1640 420 1640 in[22]} {270 1680 420 1680 writeBit} {590 1660 660 1660 out[22]} {270 1750 420 1750 writeBit} {590 1730 660 1730 out[23]} {270 1820 420 1820 writeBit} {590 1800 660 1800 out[24]} {270 1890 420 1890 writeBit} {590 1870 660 1870 out[25]} {270 1960 420 1960 writeBit} {590 1940 660 1940 out[26]} {270 2030 420 2030 writeBit} {590 2010 660 2010 out[27]} {270 2100 420 2100 writeBit} {590 2080 660 2080 out[28]} {270 2170 420 2170 writeBit} {590 2150 660 2150 out[29]} {270 2240 420 2240 writeBit} {590 2220 660 2220 out[30]} {270 2310 420 2310 writeBit} {590 2290 660 2290 out[31]} {420 1710 430 1710 in[23]} {420 1780 430 1780 in[24]} {420 1850 430 1850 in[25]} {420 1920 430 1920 in[26]} {420 1990 430 1990 in[27]} {420 2060 430 2060 in[28]} {420 2130 430 2130 in[29]} {420 2200 430 2200 in[30]} {420 2270 430 2270 in[31]} {180 1710 420 1710 in[23]} {180 1780 420 1780 in[24]} {180 1850 420 1850 in[25]} {180 1920 420 1920 in[26]} {180 1990 420 1990 in[27]} {180 2060 420 2060 in[28]} {180 2130 420 2130 in[29]} {180 2200 420 2200 in[30]} {180 2270 420 2270 in[31]} {270 130 270 200 writeBit} {270 200 270 270 writeBit} {270 270 270 340 writeBit} {270 340 270 410 writeBit} {270 410 270 480 writeBit} {270 480 270 550 writeBit} {270 550 270 620 writeBit} {270 620 270 690 writeBit} {270 690 270 760 writeBit} {270 760 270 830 writeBit} {270 830 270 900 writeBit} {270 900 270 970 writeBit} {270 970 270 1040 writeBit} {270 1040 270 1110 writeBit} {270 1110 270 1180 writeBit} {270 1180 270 1260 writeBit} {270 1260 270 1330 writeBit} {270 1330 270 1400 writeBit} {270 1400 270 1470 writeBit} {270 1470 270 1540 writeBit} {270 1540 270 1610 writeBit} {270 1610 270 1680 writeBit} {270 1680 270 1750 writeBit} {270 1750 270 1820 writeBit} {270 1820 270 1890 writeBit} {270 1890 270 1960 writeBit} {270 1960 270 2030 writeBit} {270 2030 270 2100 writeBit} {270 2100 270 2170 writeBit} {270 2170 270 2240 writeBit} {270 2240 270 2310 writeBit}}
