Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\AlteraPrj\qsys_control\nios2_control.qsys --block-symbol-file --output-directory=C:\AlteraPrj\qsys_control\nios2_control --family="MAX 10" --part=10M08DAF484C8GES
Progress: Loading qsys_control/nios2_control.qsys
Progress: Reading input file
Progress: Adding altpll_0 [altpll 16.1]
Progress: Parameterizing module altpll_0
Progress: Adding button_pio [altera_avalon_pio 16.1]
Progress: Parameterizing module button_pio
Progress: Adding clk_0 [clock_source 16.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 16.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding led_pio [altera_avalon_pio 16.1]
Progress: Parameterizing module led_pio
Progress: Adding nios2_cpu [altera_nios2_gen2 16.1]
Progress: Parameterizing module nios2_cpu
Progress: Adding onchip_flash_0 [altera_onchip_flash 16.1]
Progress: Parameterizing module onchip_flash_0
Progress: Adding onchip_ram [altera_avalon_onchip_memory2 16.1]
Progress: Parameterizing module onchip_ram
Progress: Adding slow_periph_bridge [altera_avalon_mm_clock_crossing_bridge 16.1]
Progress: Parameterizing module slow_periph_bridge
Progress: Adding sysid [altera_avalon_sysid_qsys 16.1]
Progress: Parameterizing module sysid
Progress: Adding timer_0 [altera_avalon_timer 16.1]
Progress: Parameterizing module timer_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: nios2_control.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: nios2_control.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: nios2_control.sysid: Time stamp will be automatically updated when this component is generated.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\AlteraPrj\qsys_control\nios2_control.qsys --synthesis=VERILOG --output-directory=C:\AlteraPrj\qsys_control\nios2_control\synthesis --family="MAX 10" --part=10M08DAF484C8GES
Progress: Loading qsys_control/nios2_control.qsys
Progress: Reading input file
Progress: Adding altpll_0 [altpll 16.1]
Progress: Parameterizing module altpll_0
Progress: Adding button_pio [altera_avalon_pio 16.1]
Progress: Parameterizing module button_pio
Progress: Adding clk_0 [clock_source 16.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 16.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding led_pio [altera_avalon_pio 16.1]
Progress: Parameterizing module led_pio
Progress: Adding nios2_cpu [altera_nios2_gen2 16.1]
Progress: Parameterizing module nios2_cpu
Progress: Adding onchip_flash_0 [altera_onchip_flash 16.1]
Progress: Parameterizing module onchip_flash_0
Progress: Adding onchip_ram [altera_avalon_onchip_memory2 16.1]
Progress: Parameterizing module onchip_ram
Progress: Adding slow_periph_bridge [altera_avalon_mm_clock_crossing_bridge 16.1]
Progress: Parameterizing module slow_periph_bridge
Progress: Adding sysid [altera_avalon_sysid_qsys 16.1]
Progress: Parameterizing module sysid
Progress: Adding timer_0 [altera_avalon_timer 16.1]
Progress: Parameterizing module timer_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: nios2_control.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: nios2_control.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: nios2_control.sysid: Time stamp will be automatically updated when this component is generated.
Info: nios2_control: Generating nios2_control "nios2_control" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux.src3 and cmd_mux_003.sink0
Info: Inserting clock-crossing logic between rsp_demux_003.src0 and rsp_mux.sink3
Info: altpll_0: "nios2_control" instantiated altpll "altpll_0"
Info: button_pio: Starting RTL generation for module 'nios2_control_button_pio'
Info: button_pio:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_control_button_pio --dir=C:/Users/neela/AppData/Local/Temp/alt8413_8102133869369835580.dir/0003_button_pio_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/neela/AppData/Local/Temp/alt8413_8102133869369835580.dir/0003_button_pio_gen//nios2_control_button_pio_component_configuration.pl  --do_build_sim=0  ]
Info: button_pio: Done RTL generation for module 'nios2_control_button_pio'
Info: button_pio: "nios2_control" instantiated altera_avalon_pio "button_pio"
Info: jtag_uart_0: Starting RTL generation for module 'nios2_control_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios2_control_jtag_uart_0 --dir=C:/Users/neela/AppData/Local/Temp/alt8413_8102133869369835580.dir/0004_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/neela/AppData/Local/Temp/alt8413_8102133869369835580.dir/0004_jtag_uart_0_gen//nios2_control_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'nios2_control_jtag_uart_0'
Info: jtag_uart_0: "nios2_control" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: led_pio: Starting RTL generation for module 'nios2_control_led_pio'
Info: led_pio:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_control_led_pio --dir=C:/Users/neela/AppData/Local/Temp/alt8413_8102133869369835580.dir/0005_led_pio_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/neela/AppData/Local/Temp/alt8413_8102133869369835580.dir/0005_led_pio_gen//nios2_control_led_pio_component_configuration.pl  --do_build_sim=0  ]
Info: led_pio: Done RTL generation for module 'nios2_control_led_pio'
Info: led_pio: "nios2_control" instantiated altera_avalon_pio "led_pio"
Info: nios2_cpu: "nios2_control" instantiated altera_nios2_gen2 "nios2_cpu"
Info: onchip_flash_0: Generating top-level entity altera_onchip_flash
Info: onchip_flash_0: "nios2_control" instantiated altera_onchip_flash "onchip_flash_0"
Info: onchip_ram: Starting RTL generation for module 'nios2_control_onchip_ram'
Info: onchip_ram:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios2_control_onchip_ram --dir=C:/Users/neela/AppData/Local/Temp/alt8413_8102133869369835580.dir/0007_onchip_ram_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/neela/AppData/Local/Temp/alt8413_8102133869369835580.dir/0007_onchip_ram_gen//nios2_control_onchip_ram_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_ram: Done RTL generation for module 'nios2_control_onchip_ram'
Info: onchip_ram: "nios2_control" instantiated altera_avalon_onchip_memory2 "onchip_ram"
Info: slow_periph_bridge: "nios2_control" instantiated altera_avalon_mm_clock_crossing_bridge "slow_periph_bridge"
Info: sysid: "nios2_control" instantiated altera_avalon_sysid_qsys "sysid"
Info: timer_0: Starting RTL generation for module 'nios2_control_timer_0'
Info: timer_0:   Generation command is [exec C:/intelFPGA_lite/16.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/16.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=nios2_control_timer_0 --dir=C:/Users/neela/AppData/Local/Temp/alt8413_8102133869369835580.dir/0010_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/neela/AppData/Local/Temp/alt8413_8102133869369835580.dir/0010_timer_0_gen//nios2_control_timer_0_component_configuration.pl  --do_build_sim=0  ]
Info: timer_0: Done RTL generation for module 'nios2_control_timer_0'
Info: timer_0: "nios2_control" instantiated altera_avalon_timer "timer_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "nios2_control" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_1: "nios2_control" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: irq_mapper: "nios2_control" instantiated altera_irq_mapper "irq_mapper"
Info: irq_synchronizer: "nios2_control" instantiated altera_irq_clock_crosser "irq_synchronizer"
Info: rst_controller: "nios2_control" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'nios2_control_nios2_cpu_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/16.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/16.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios2_control_nios2_cpu_cpu --dir=C:/Users/neela/AppData/Local/Temp/alt8413_8102133869369835580.dir/0014_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/16.1/quartus/bin64/ --verilog --config=C:/Users/neela/AppData/Local/Temp/alt8413_8102133869369835580.dir/0014_cpu_gen//nios2_control_nios2_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2020.05.31 17:58:31 (*) Starting Nios II generation
Info: cpu: # 2020.05.31 17:58:31 (*)   Checking for plaintext license.
Info: cpu: # 2020.05.31 17:58:32 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/16.1/quartus/bin64/
Info: cpu: # 2020.05.31 17:58:32 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2020.05.31 17:58:33 (*)   Plaintext license not found.
Info: cpu: # 2020.05.31 17:58:33 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2020.05.31 17:58:35 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/16.1/quartus/bin64/
Info: cpu: # 2020.05.31 17:58:35 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2020.05.31 17:58:37 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: cpu: # 2020.05.31 17:58:37 (*)   Elaborating CPU configuration settings
Info: cpu: # 2020.05.31 17:58:37 (*)   Creating all objects for CPU
Info: cpu: # 2020.05.31 17:58:37 (*)     Testbench
Info: cpu: # 2020.05.31 17:58:37 (*)     Instruction decoding
Info: cpu: # 2020.05.31 17:58:37 (*)       Instruction fields
Info: cpu: # 2020.05.31 17:58:37 (*)       Instruction decodes
Info: cpu: # 2020.05.31 17:58:38 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2020.05.31 17:58:39 (*)       Instruction controls
Info: cpu: # 2020.05.31 17:58:39 (*)     Pipeline frontend
Info: cpu: # 2020.05.31 17:58:39 (*)     Pipeline backend
Info: cpu: # 2020.05.31 17:58:43 (*)   Generating RTL from CPU objects
Info: cpu: # 2020.05.31 17:58:46 (*)   Creating encrypted RTL
Info: cpu: # 2020.05.31 17:58:47 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'nios2_control_nios2_cpu_cpu'
Info: cpu: "nios2_cpu" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_cpu_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_cpu_data_master_translator"
Info: onchip_flash_0_csr_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "onchip_flash_0_csr_translator"
Info: nios2_cpu_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_cpu_data_master_agent"
Info: onchip_flash_0_csr_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "onchip_flash_0_csr_agent"
Info: onchip_flash_0_csr_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "onchip_flash_0_csr_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: nios2_cpu_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios2_cpu_data_master_limiter"
Info: Reusing file C:/AlteraPrj/qsys_control/nios2_control/synthesis/submodules/altera_avalon_sc_fifo.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file C:/AlteraPrj/qsys_control/nios2_control/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_003"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/AlteraPrj/qsys_control/nios2_control/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/AlteraPrj/qsys_control/nios2_control/synthesis/submodules/altera_merlin_arbitrator.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file C:/AlteraPrj/qsys_control/nios2_control/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: Reusing file C:/AlteraPrj/qsys_control/nios2_control/synthesis/submodules/altera_std_synchronizer_nocut.v
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_1" instantiated altera_merlin_router "router_001"
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file C:/AlteraPrj/qsys_control/nios2_control/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/AlteraPrj/qsys_control/nios2_control/synthesis/submodules/altera_merlin_arbitrator.sv
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: nios2_control: Done "nios2_control" with 45 modules, 75 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
