#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000278fb2897d0 .scope module, "register_file_tb" "register_file_tb" 2 1;
 .timescale 0 0;
v00000278fb293010_0 .net "a", 31 0, L_00000278fb299460;  1 drivers
v00000278fb2936a0_0 .var "clk", 0 0;
v00000278fb293f60_0 .net "data_out1", 31 0, v00000278fb262510_0;  1 drivers
v00000278fb2932e0_0 .net "data_out2", 31 0, v00000278fb2625b0_0;  1 drivers
v00000278fb293ec0_0 .var/i "i", 31 0;
v00000278fb293ce0_0 .var "read_addr1", 4 0;
v00000278fb293560_0 .var "read_addr2", 4 0;
v00000278fb293d80_0 .var "read_enable", 0 0;
v00000278fb293740_0 .var "reset", 0 0;
v00000278fb294000_0 .var "write_addr", 4 0;
v00000278fb2934c0_0 .var "write_data", 31 0;
v00000278fb293600_0 .var "write_enable", 0 0;
S_00000278fb289960 .scope module, "rf" "register_file" 2 14, 3 1 0, S_00000278fb2897d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "read_enable";
    .port_info 3 /INPUT 5 "read_addr1";
    .port_info 4 /INPUT 5 "read_addr2";
    .port_info 5 /INPUT 1 "write_enable";
    .port_info 6 /INPUT 5 "write_addr";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "data_out1";
    .port_info 9 /OUTPUT 32 "data_out2";
    .port_info 10 /OUTPUT 32 "a";
v00000278fb289100_31 .array/port v00000278fb289100, 31;
L_00000278fb299460 .functor BUFZ 32, v00000278fb289100_31, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000278fb28a080_0 .net "a", 31 0, L_00000278fb299460;  alias, 1 drivers
v00000278fb36bd10_0 .net "clk", 0 0, v00000278fb2936a0_0;  1 drivers
v00000278fb289100 .array "data", 31 0, 31 0;
v00000278fb262510_0 .var "data_out1", 31 0;
v00000278fb2625b0_0 .var "data_out2", 31 0;
v00000278fb262650_0 .var/i "i", 31 0;
v00000278fb2626f0_0 .net "read_addr1", 4 0, v00000278fb293ce0_0;  1 drivers
v00000278fb262790_0 .net "read_addr2", 4 0, v00000278fb293560_0;  1 drivers
v00000278fb262830_0 .net "read_enable", 0 0, v00000278fb293d80_0;  1 drivers
v00000278fb2628d0_0 .net "reset", 0 0, v00000278fb293740_0;  1 drivers
v00000278fb292e30_0 .net "write_addr", 4 0, v00000278fb294000_0;  1 drivers
v00000278fb292ed0_0 .net "write_data", 31 0, v00000278fb2934c0_0;  1 drivers
v00000278fb292f70_0 .net "write_enable", 0 0, v00000278fb293600_0;  1 drivers
v00000278fb289100_0 .array/port v00000278fb289100, 0;
v00000278fb289100_1 .array/port v00000278fb289100, 1;
E_00000278fb36a510/0 .event anyedge, v00000278fb262830_0, v00000278fb2626f0_0, v00000278fb289100_0, v00000278fb289100_1;
v00000278fb289100_2 .array/port v00000278fb289100, 2;
v00000278fb289100_3 .array/port v00000278fb289100, 3;
v00000278fb289100_4 .array/port v00000278fb289100, 4;
v00000278fb289100_5 .array/port v00000278fb289100, 5;
E_00000278fb36a510/1 .event anyedge, v00000278fb289100_2, v00000278fb289100_3, v00000278fb289100_4, v00000278fb289100_5;
v00000278fb289100_6 .array/port v00000278fb289100, 6;
v00000278fb289100_7 .array/port v00000278fb289100, 7;
v00000278fb289100_8 .array/port v00000278fb289100, 8;
v00000278fb289100_9 .array/port v00000278fb289100, 9;
E_00000278fb36a510/2 .event anyedge, v00000278fb289100_6, v00000278fb289100_7, v00000278fb289100_8, v00000278fb289100_9;
v00000278fb289100_10 .array/port v00000278fb289100, 10;
v00000278fb289100_11 .array/port v00000278fb289100, 11;
v00000278fb289100_12 .array/port v00000278fb289100, 12;
v00000278fb289100_13 .array/port v00000278fb289100, 13;
E_00000278fb36a510/3 .event anyedge, v00000278fb289100_10, v00000278fb289100_11, v00000278fb289100_12, v00000278fb289100_13;
v00000278fb289100_14 .array/port v00000278fb289100, 14;
v00000278fb289100_15 .array/port v00000278fb289100, 15;
v00000278fb289100_16 .array/port v00000278fb289100, 16;
v00000278fb289100_17 .array/port v00000278fb289100, 17;
E_00000278fb36a510/4 .event anyedge, v00000278fb289100_14, v00000278fb289100_15, v00000278fb289100_16, v00000278fb289100_17;
v00000278fb289100_18 .array/port v00000278fb289100, 18;
v00000278fb289100_19 .array/port v00000278fb289100, 19;
v00000278fb289100_20 .array/port v00000278fb289100, 20;
v00000278fb289100_21 .array/port v00000278fb289100, 21;
E_00000278fb36a510/5 .event anyedge, v00000278fb289100_18, v00000278fb289100_19, v00000278fb289100_20, v00000278fb289100_21;
v00000278fb289100_22 .array/port v00000278fb289100, 22;
v00000278fb289100_23 .array/port v00000278fb289100, 23;
v00000278fb289100_24 .array/port v00000278fb289100, 24;
v00000278fb289100_25 .array/port v00000278fb289100, 25;
E_00000278fb36a510/6 .event anyedge, v00000278fb289100_22, v00000278fb289100_23, v00000278fb289100_24, v00000278fb289100_25;
v00000278fb289100_26 .array/port v00000278fb289100, 26;
v00000278fb289100_27 .array/port v00000278fb289100, 27;
v00000278fb289100_28 .array/port v00000278fb289100, 28;
v00000278fb289100_29 .array/port v00000278fb289100, 29;
E_00000278fb36a510/7 .event anyedge, v00000278fb289100_26, v00000278fb289100_27, v00000278fb289100_28, v00000278fb289100_29;
v00000278fb289100_30 .array/port v00000278fb289100, 30;
E_00000278fb36a510/8 .event anyedge, v00000278fb289100_30, v00000278fb289100_31, v00000278fb262790_0;
E_00000278fb36a510 .event/or E_00000278fb36a510/0, E_00000278fb36a510/1, E_00000278fb36a510/2, E_00000278fb36a510/3, E_00000278fb36a510/4, E_00000278fb36a510/5, E_00000278fb36a510/6, E_00000278fb36a510/7, E_00000278fb36a510/8;
E_00000278fb36a710 .event posedge, v00000278fb2628d0_0, v00000278fb36bd10_0;
    .scope S_00000278fb289960;
T_0 ;
    %wait E_00000278fb36a710;
    %load/vec4 v00000278fb2628d0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000278fb262650_0, 0, 32;
T_0.2 ;
    %load/vec4 v00000278fb262650_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000278fb262650_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000278fb289100, 0, 4;
    %load/vec4 v00000278fb262650_0;
    %addi 1, 0, 32;
    %store/vec4 v00000278fb262650_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000278fb292f70_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.4, 4;
    %load/vec4 v00000278fb292ed0_0;
    %load/vec4 v00000278fb292e30_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000278fb289100, 0, 4;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000278fb289960;
T_1 ;
    %wait E_00000278fb36a510;
    %load/vec4 v00000278fb262830_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v00000278fb2626f0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000278fb289100, 4;
    %store/vec4 v00000278fb262510_0, 0, 32;
    %load/vec4 v00000278fb262790_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000278fb289100, 4;
    %store/vec4 v00000278fb2625b0_0, 0, 32;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 4294967295, 32;
    %store/vec4 v00000278fb262510_0, 0, 32;
    %pushi/vec4 0, 4294967295, 32;
    %store/vec4 v00000278fb2625b0_0, 0, 32;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000278fb2897d0;
T_2 ;
T_2.0 ;
    %delay 5, 0;
    %load/vec4 v00000278fb2936a0_0;
    %inv;
    %store/vec4 v00000278fb2936a0_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_00000278fb2897d0;
T_3 ;
    %vpi_call 2 31 "$dumpfile", "Dumpfiles/register_file.vcd" {0 0 0};
    %vpi_call 2 32 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000278fb2897d0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000278fb293600_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000278fb2934c0_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000278fb294000_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000278fb293d80_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000278fb293ce0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000278fb293560_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000278fb2936a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000278fb293740_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000278fb293740_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000278fb293740_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000278fb293600_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000278fb293ec0_0, 0, 32;
T_3.0 ;
    %load/vec4 v00000278fb293ec0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.1, 5;
    %load/vec4 v00000278fb293ec0_0;
    %pad/s 5;
    %store/vec4 v00000278fb294000_0, 0, 5;
    %load/vec4 v00000278fb293ec0_0;
    %store/vec4 v00000278fb2934c0_0, 0, 32;
    %delay 10, 0;
    %load/vec4 v00000278fb293ec0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000278fb293ec0_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000278fb293600_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000278fb293d80_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000278fb293ce0_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v00000278fb293560_0, 0, 5;
    %delay 10, 0;
    %pushi/vec4 30, 0, 5;
    %store/vec4 v00000278fb293560_0, 0, 5;
    %delay 10, 0;
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "Testbench/register_file_tb.v";
    "Components/register_file.v";
