TimeQuest Timing Analyzer report for animation
Sun Nov 30 20:50:36 2014
Quartus II 32-bit Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'CLOCK_50'
 12. Slow Model Setup: 'prev_num_of_boxes.101'
 13. Slow Model Setup: 'reached_bottom'
 14. Slow Model Setup: 'VGA|mypll|altpll_component|pll|clk[0]'
 15. Slow Model Hold: 'reached_bottom'
 16. Slow Model Hold: 'CLOCK_50'
 17. Slow Model Hold: 'prev_num_of_boxes.101'
 18. Slow Model Hold: 'VGA|mypll|altpll_component|pll|clk[0]'
 19. Slow Model Minimum Pulse Width: 'reached_bottom'
 20. Slow Model Minimum Pulse Width: 'prev_num_of_boxes.101'
 21. Slow Model Minimum Pulse Width: 'CLOCK_50'
 22. Slow Model Minimum Pulse Width: 'VGA|mypll|altpll_component|pll|clk[0]'
 23. Setup Times
 24. Hold Times
 25. Clock to Output Times
 26. Minimum Clock to Output Times
 27. Fast Model Setup Summary
 28. Fast Model Hold Summary
 29. Fast Model Recovery Summary
 30. Fast Model Removal Summary
 31. Fast Model Minimum Pulse Width Summary
 32. Fast Model Setup: 'CLOCK_50'
 33. Fast Model Setup: 'prev_num_of_boxes.101'
 34. Fast Model Setup: 'reached_bottom'
 35. Fast Model Setup: 'VGA|mypll|altpll_component|pll|clk[0]'
 36. Fast Model Hold: 'reached_bottom'
 37. Fast Model Hold: 'CLOCK_50'
 38. Fast Model Hold: 'prev_num_of_boxes.101'
 39. Fast Model Hold: 'VGA|mypll|altpll_component|pll|clk[0]'
 40. Fast Model Minimum Pulse Width: 'reached_bottom'
 41. Fast Model Minimum Pulse Width: 'prev_num_of_boxes.101'
 42. Fast Model Minimum Pulse Width: 'CLOCK_50'
 43. Fast Model Minimum Pulse Width: 'VGA|mypll|altpll_component|pll|clk[0]'
 44. Setup Times
 45. Hold Times
 46. Clock to Output Times
 47. Minimum Clock to Output Times
 48. Multicorner Timing Analysis Summary
 49. Setup Times
 50. Hold Times
 51. Clock to Output Times
 52. Minimum Clock to Output Times
 53. Setup Transfers
 54. Hold Transfers
 55. Report TCCS
 56. Report RSKM
 57. Unconstrained Paths
 58. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                    ;
+--------------------+-----------------------------------------------------------------+
; Quartus II Version ; Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition ;
; Revision Name      ; animation                                                       ;
; Device Family      ; Cyclone II                                                      ;
; Device Name        ; EP2C35F672C6                                                    ;
; Timing Models      ; Final                                                           ;
; Delay Model        ; Combined                                                        ;
; Rise/Fall Delays   ; Unavailable                                                     ;
+--------------------+-----------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                ;
+---------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------+-------------------------------------------+
; Clock Name                            ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                  ; Targets                                   ;
+---------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------+-------------------------------------------+
; CLOCK_50                              ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                         ; { CLOCK_50 }                              ;
; prev_num_of_boxes.101                 ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                         ; { prev_num_of_boxes.101 }                 ;
; reached_bottom                        ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                         ; { reached_bottom }                        ;
; VGA|mypll|altpll_component|pll|clk[0] ; Generated ; 40.000 ; 25.0 MHz   ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; VGA|mypll|altpll_component|pll|inclk[0] ; { VGA|mypll|altpll_component|pll|clk[0] } ;
+---------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------+-------------------------------------------+


+-----------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                     ;
+------------+-----------------+---------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                            ; Note ;
+------------+-----------------+---------------------------------------+------+
; 88.11 MHz  ; 88.11 MHz       ; CLOCK_50                              ;      ;
; 145.86 MHz ; 145.86 MHz      ; VGA|mypll|altpll_component|pll|clk[0] ;      ;
+------------+-----------------+---------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------+
; Slow Model Setup Summary                                       ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; CLOCK_50                              ; -4.971 ; -362.265      ;
; prev_num_of_boxes.101                 ; -0.432 ; -0.720        ;
; reached_bottom                        ; -0.142 ; -0.142        ;
; VGA|mypll|altpll_component|pll|clk[0] ; 33.144 ; 0.000         ;
+---------------------------------------+--------+---------------+


+----------------------------------------------------------------+
; Slow Model Hold Summary                                        ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; reached_bottom                        ; -2.355 ; -2.355        ;
; CLOCK_50                              ; -1.302 ; -25.188       ;
; prev_num_of_boxes.101                 ; -0.137 ; -0.137        ;
; VGA|mypll|altpll_component|pll|clk[0] ; 0.516  ; 0.000         ;
+---------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                         ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; reached_bottom                        ; -0.500 ; -8.000        ;
; prev_num_of_boxes.101                 ; 0.500  ; 0.000         ;
; CLOCK_50                              ; 7.620  ; 0.000         ;
; VGA|mypll|altpll_component|pll|clk[0] ; 17.873 ; 0.000         ;
+---------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                        ;
+--------+-------------------+-----------------------------------------+-----------------------+-------------+--------------+------------+------------+
; Slack  ; From Node         ; To Node                                 ; Launch Clock          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------+-----------------------------------------+-----------------------+-------------+--------------+------------+------------+
; -4.971 ; bitSWITCH         ; color_out[0]                            ; reached_bottom        ; CLOCK_50    ; 1.000        ; -0.405     ; 5.602      ;
; -4.943 ; num_of_boxes.101  ; display_on_HEX:random_integer|digit3[3] ; reached_bottom        ; CLOCK_50    ; 1.000        ; -0.400     ; 5.579      ;
; -4.935 ; bitSWITCH         ; color_out[1]                            ; reached_bottom        ; CLOCK_50    ; 1.000        ; -0.405     ; 5.566      ;
; -4.834 ; bitSWITCH         ; color_out[2]                            ; reached_bottom        ; CLOCK_50    ; 1.000        ; -0.405     ; 5.465      ;
; -4.788 ; num_of_boxes.101  ; display_on_HEX:random_integer|digit3[1] ; reached_bottom        ; CLOCK_50    ; 1.000        ; -0.400     ; 5.424      ;
; -4.787 ; num_of_boxes.101  ; display_on_HEX:random_integer|digit3[2] ; reached_bottom        ; CLOCK_50    ; 1.000        ; -0.400     ; 5.423      ;
; -4.783 ; num_of_boxes.101  ; display_on_HEX:random_integer|digit3[0] ; reached_bottom        ; CLOCK_50    ; 1.000        ; -0.400     ; 5.419      ;
; -4.696 ; compare_number[2] ; color_out[2]                            ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -1.092     ; 4.640      ;
; -4.696 ; compare_number[2] ; color_out[1]                            ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -1.092     ; 4.640      ;
; -4.696 ; compare_number[2] ; color_out[0]                            ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -1.092     ; 4.640      ;
; -4.636 ; bitSWITCH         ; display_on_HEX:random_integer|digit3[3] ; reached_bottom        ; CLOCK_50    ; 1.000        ; -0.408     ; 5.264      ;
; -4.609 ; compare_number[2] ; y_out[1]                                ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -1.103     ; 4.542      ;
; -4.607 ; compare_number[2] ; y_out[0]                                ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -1.103     ; 4.540      ;
; -4.605 ; compare_number[2] ; y_out[3]                                ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -1.103     ; 4.538      ;
; -4.550 ; compare_number[3] ; color_out[2]                            ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -1.091     ; 4.495      ;
; -4.550 ; compare_number[3] ; color_out[1]                            ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -1.091     ; 4.495      ;
; -4.550 ; compare_number[3] ; color_out[0]                            ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -1.091     ; 4.495      ;
; -4.481 ; bitSWITCH         ; display_on_HEX:random_integer|digit3[1] ; reached_bottom        ; CLOCK_50    ; 1.000        ; -0.408     ; 5.109      ;
; -4.480 ; bitSWITCH         ; display_on_HEX:random_integer|digit3[2] ; reached_bottom        ; CLOCK_50    ; 1.000        ; -0.408     ; 5.108      ;
; -4.476 ; bitSWITCH         ; display_on_HEX:random_integer|digit3[0] ; reached_bottom        ; CLOCK_50    ; 1.000        ; -0.408     ; 5.104      ;
; -4.463 ; compare_number[3] ; y_out[1]                                ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -1.102     ; 4.397      ;
; -4.461 ; compare_number[3] ; y_out[0]                                ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -1.102     ; 4.395      ;
; -4.459 ; compare_number[3] ; y_out[3]                                ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -1.102     ; 4.393      ;
; -4.383 ; compare_number[2] ; x_out[3]                                ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -1.074     ; 4.345      ;
; -4.383 ; compare_number[2] ; x_out[6]                                ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -1.074     ; 4.345      ;
; -4.359 ; num_of_boxes.101  ; display_on_HEX:random_integer|digit2[0] ; reached_bottom        ; CLOCK_50    ; 1.000        ; -0.398     ; 4.997      ;
; -4.343 ; compare_number[2] ; counter_1_sec[28]                       ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -1.078     ; 4.301      ;
; -4.343 ; compare_number[2] ; counter_1_sec[22]                       ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -1.078     ; 4.301      ;
; -4.343 ; compare_number[2] ; counter_1_sec[21]                       ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -1.078     ; 4.301      ;
; -4.343 ; compare_number[2] ; counter_1_sec[20]                       ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -1.078     ; 4.301      ;
; -4.343 ; compare_number[2] ; counter_1_sec[19]                       ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -1.078     ; 4.301      ;
; -4.343 ; compare_number[2] ; counter_1_sec[17]                       ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -1.078     ; 4.301      ;
; -4.343 ; compare_number[2] ; counter_1_sec[16]                       ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -1.078     ; 4.301      ;
; -4.343 ; compare_number[2] ; counter_1_sec[14]                       ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -1.078     ; 4.301      ;
; -4.343 ; compare_number[2] ; counter_1_sec[15]                       ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -1.078     ; 4.301      ;
; -4.343 ; compare_number[2] ; counter_1_sec[26]                       ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -1.078     ; 4.301      ;
; -4.343 ; compare_number[2] ; counter_1_sec[27]                       ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -1.078     ; 4.301      ;
; -4.343 ; compare_number[2] ; counter_1_sec[24]                       ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -1.078     ; 4.301      ;
; -4.343 ; compare_number[2] ; counter_1_sec[25]                       ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -1.078     ; 4.301      ;
; -4.343 ; compare_number[2] ; counter_1_sec[18]                       ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -1.078     ; 4.301      ;
; -4.343 ; compare_number[2] ; counter_1_sec[23]                       ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -1.078     ; 4.301      ;
; -4.315 ; compare_number[2] ; y_out[4]                                ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -1.101     ; 4.250      ;
; -4.311 ; compare_number[1] ; color_out[2]                            ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -1.091     ; 4.256      ;
; -4.311 ; compare_number[1] ; color_out[1]                            ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -1.091     ; 4.256      ;
; -4.311 ; compare_number[1] ; color_out[0]                            ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -1.091     ; 4.256      ;
; -4.286 ; compare_number[1] ; counter_1_sec[28]                       ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -1.077     ; 4.245      ;
; -4.286 ; compare_number[1] ; counter_1_sec[22]                       ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -1.077     ; 4.245      ;
; -4.286 ; compare_number[1] ; counter_1_sec[21]                       ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -1.077     ; 4.245      ;
; -4.286 ; compare_number[1] ; counter_1_sec[20]                       ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -1.077     ; 4.245      ;
; -4.286 ; compare_number[1] ; counter_1_sec[19]                       ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -1.077     ; 4.245      ;
; -4.286 ; compare_number[1] ; counter_1_sec[17]                       ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -1.077     ; 4.245      ;
; -4.286 ; compare_number[1] ; counter_1_sec[16]                       ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -1.077     ; 4.245      ;
; -4.286 ; compare_number[1] ; counter_1_sec[14]                       ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -1.077     ; 4.245      ;
; -4.286 ; compare_number[1] ; counter_1_sec[15]                       ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -1.077     ; 4.245      ;
; -4.286 ; compare_number[1] ; counter_1_sec[26]                       ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -1.077     ; 4.245      ;
; -4.286 ; compare_number[1] ; counter_1_sec[27]                       ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -1.077     ; 4.245      ;
; -4.286 ; compare_number[1] ; counter_1_sec[24]                       ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -1.077     ; 4.245      ;
; -4.286 ; compare_number[1] ; counter_1_sec[25]                       ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -1.077     ; 4.245      ;
; -4.286 ; compare_number[1] ; counter_1_sec[18]                       ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -1.077     ; 4.245      ;
; -4.286 ; compare_number[1] ; counter_1_sec[23]                       ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -1.077     ; 4.245      ;
; -4.284 ; compare_number[2] ; y_out[2]                                ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -1.101     ; 4.219      ;
; -4.241 ; compare_number[6] ; color_out[2]                            ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -0.949     ; 4.328      ;
; -4.241 ; compare_number[6] ; color_out[1]                            ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -0.949     ; 4.328      ;
; -4.241 ; compare_number[6] ; color_out[0]                            ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -0.949     ; 4.328      ;
; -4.237 ; compare_number[3] ; x_out[3]                                ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -1.073     ; 4.200      ;
; -4.237 ; compare_number[3] ; x_out[6]                                ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -1.073     ; 4.200      ;
; -4.224 ; compare_number[1] ; y_out[1]                                ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -1.102     ; 4.158      ;
; -4.222 ; compare_number[1] ; y_out[0]                                ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -1.102     ; 4.156      ;
; -4.220 ; compare_number[1] ; y_out[3]                                ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -1.102     ; 4.154      ;
; -4.197 ; compare_number[3] ; counter_1_sec[28]                       ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -1.077     ; 4.156      ;
; -4.197 ; compare_number[3] ; counter_1_sec[22]                       ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -1.077     ; 4.156      ;
; -4.197 ; compare_number[3] ; counter_1_sec[21]                       ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -1.077     ; 4.156      ;
; -4.197 ; compare_number[3] ; counter_1_sec[20]                       ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -1.077     ; 4.156      ;
; -4.197 ; compare_number[3] ; counter_1_sec[19]                       ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -1.077     ; 4.156      ;
; -4.197 ; compare_number[3] ; counter_1_sec[17]                       ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -1.077     ; 4.156      ;
; -4.197 ; compare_number[3] ; counter_1_sec[16]                       ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -1.077     ; 4.156      ;
; -4.197 ; compare_number[3] ; counter_1_sec[14]                       ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -1.077     ; 4.156      ;
; -4.197 ; compare_number[3] ; counter_1_sec[15]                       ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -1.077     ; 4.156      ;
; -4.197 ; compare_number[3] ; counter_1_sec[26]                       ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -1.077     ; 4.156      ;
; -4.197 ; compare_number[3] ; counter_1_sec[27]                       ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -1.077     ; 4.156      ;
; -4.197 ; compare_number[3] ; counter_1_sec[24]                       ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -1.077     ; 4.156      ;
; -4.197 ; compare_number[3] ; counter_1_sec[25]                       ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -1.077     ; 4.156      ;
; -4.197 ; compare_number[3] ; counter_1_sec[18]                       ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -1.077     ; 4.156      ;
; -4.197 ; compare_number[3] ; counter_1_sec[23]                       ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -1.077     ; 4.156      ;
; -4.169 ; compare_number[3] ; y_out[4]                                ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -1.100     ; 4.105      ;
; -4.160 ; compare_number[2] ; x_out[7]                                ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -1.100     ; 4.096      ;
; -4.154 ; compare_number[6] ; y_out[1]                                ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -0.960     ; 4.230      ;
; -4.152 ; compare_number[6] ; y_out[0]                                ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -0.960     ; 4.228      ;
; -4.150 ; compare_number[6] ; y_out[3]                                ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -0.960     ; 4.226      ;
; -4.138 ; compare_number[3] ; y_out[2]                                ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -1.100     ; 4.074      ;
; -4.109 ; compare_number[5] ; color_out[2]                            ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -0.948     ; 4.197      ;
; -4.109 ; compare_number[5] ; color_out[1]                            ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -0.948     ; 4.197      ;
; -4.109 ; compare_number[5] ; color_out[0]                            ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -0.948     ; 4.197      ;
; -4.108 ; compare_number[2] ; y_out[6]                                ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -1.101     ; 4.043      ;
; -4.105 ; compare_number[2] ; y_out[5]                                ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -1.101     ; 4.040      ;
; -4.077 ; compare_number[2] ; address[0]                              ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -1.098     ; 4.015      ;
; -4.077 ; compare_number[2] ; address[1]                              ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -1.098     ; 4.015      ;
; -4.077 ; compare_number[2] ; address[2]                              ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -1.098     ; 4.015      ;
; -4.077 ; compare_number[2] ; address[3]                              ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -1.098     ; 4.015      ;
; -4.077 ; compare_number[2] ; address[4]                              ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -1.098     ; 4.015      ;
+--------+-------------------+-----------------------------------------+-----------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'prev_num_of_boxes.101'                                                                                          ;
+--------+-----------------------+-------------------+--------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node           ; Launch Clock ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+-------------------+--------------+-----------------------+--------------+------------+------------+
; -0.432 ; prev_num_of_boxes.011 ; compare_number[1] ; CLOCK_50     ; prev_num_of_boxes.101 ; 1.000        ; 1.109      ; 1.573      ;
; -0.288 ; prev_num_of_boxes.011 ; compare_number[3] ; CLOCK_50     ; prev_num_of_boxes.101 ; 1.000        ; 1.109      ; 1.408      ;
; -0.276 ; prev_num_of_boxes.100 ; compare_number[3] ; CLOCK_50     ; prev_num_of_boxes.101 ; 1.000        ; 1.109      ; 1.396      ;
; -0.274 ; prev_num_of_boxes.001 ; compare_number[1] ; CLOCK_50     ; prev_num_of_boxes.101 ; 1.000        ; 1.109      ; 1.415      ;
; -0.015 ; prev_num_of_boxes.001 ; compare_number[3] ; CLOCK_50     ; prev_num_of_boxes.101 ; 1.000        ; 1.109      ; 1.135      ;
; 0.011  ; prev_num_of_boxes.011 ; compare_number[2] ; CLOCK_50     ; prev_num_of_boxes.101 ; 1.000        ; 1.110      ; 1.132      ;
; 0.080  ; prev_num_of_boxes.100 ; compare_number[5] ; CLOCK_50     ; prev_num_of_boxes.101 ; 1.000        ; 0.966      ; 1.056      ;
; 0.083  ; prev_num_of_boxes.100 ; compare_number[6] ; CLOCK_50     ; prev_num_of_boxes.101 ; 1.000        ; 0.967      ; 1.053      ;
; 0.170  ; prev_num_of_boxes.010 ; compare_number[2] ; CLOCK_50     ; prev_num_of_boxes.101 ; 1.000        ; 1.110      ; 0.973      ;
+--------+-----------------------+-------------------+--------------+-----------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'reached_bottom'                                                                                                  ;
+--------+-----------------------+------------------+-----------------------+----------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node          ; Launch Clock          ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+------------------+-----------------------+----------------+--------------+------------+------------+
; -0.142 ; prev_num_of_boxes.110 ; num_of_boxes.000 ; CLOCK_50              ; reached_bottom ; 1.000        ; 0.071      ; 1.249      ;
; 0.031  ; prev_num_of_boxes.110 ; num_of_boxes.110 ; CLOCK_50              ; reached_bottom ; 1.000        ; 0.072      ; 1.077      ;
; 0.153  ; prev_num_of_boxes.000 ; num_of_boxes.001 ; CLOCK_50              ; reached_bottom ; 1.000        ; 0.400      ; 1.283      ;
; 0.193  ; prev_num_of_boxes.010 ; num_of_boxes.011 ; CLOCK_50              ; reached_bottom ; 1.000        ; 0.405      ; 1.248      ;
; 0.250  ; prev_num_of_boxes.100 ; num_of_boxes.101 ; CLOCK_50              ; reached_bottom ; 1.000        ; 0.415      ; 1.201      ;
; 0.333  ; prev_num_of_boxes.000 ; num_of_boxes.000 ; CLOCK_50              ; reached_bottom ; 1.000        ; 0.406      ; 1.109      ;
; 0.339  ; prev_num_of_boxes.010 ; num_of_boxes.010 ; CLOCK_50              ; reached_bottom ; 1.000        ; 0.405      ; 1.102      ;
; 0.349  ; prev_num_of_boxes.011 ; num_of_boxes.100 ; CLOCK_50              ; reached_bottom ; 1.000        ; 0.405      ; 1.092      ;
; 0.353  ; prev_num_of_boxes.001 ; num_of_boxes.001 ; CLOCK_50              ; reached_bottom ; 1.000        ; 0.405      ; 1.088      ;
; 0.628  ; prev_num_of_boxes.011 ; num_of_boxes.011 ; CLOCK_50              ; reached_bottom ; 1.000        ; 0.405      ; 0.813      ;
; 0.628  ; prev_num_of_boxes.001 ; num_of_boxes.010 ; CLOCK_50              ; reached_bottom ; 1.000        ; 0.405      ; 0.813      ;
; 0.641  ; prev_num_of_boxes.100 ; num_of_boxes.100 ; CLOCK_50              ; reached_bottom ; 1.000        ; 0.405      ; 0.800      ;
; 2.625  ; prev_num_of_boxes.101 ; num_of_boxes.110 ; prev_num_of_boxes.101 ; reached_bottom ; 0.500        ; 3.074      ; 1.235      ;
; 3.125  ; prev_num_of_boxes.101 ; num_of_boxes.110 ; prev_num_of_boxes.101 ; reached_bottom ; 1.000        ; 3.074      ; 1.235      ;
+--------+-----------------------+------------------+-----------------------+----------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'VGA|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                    ;
+--------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                                                                                                            ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 33.144 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a3~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 6.890      ;
; 33.144 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a3~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 6.890      ;
; 33.144 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a3~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 6.890      ;
; 33.144 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a3~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 6.890      ;
; 33.144 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a3~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 6.890      ;
; 33.144 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a3~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 6.890      ;
; 33.144 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a3~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 6.890      ;
; 33.144 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a3~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 6.890      ;
; 33.144 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a3~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 6.890      ;
; 33.144 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a3~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 6.890      ;
; 33.144 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a3~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 6.890      ;
; 33.144 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a3~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 6.890      ;
; 33.150 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a4~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 6.885      ;
; 33.150 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a4~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 6.885      ;
; 33.150 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a4~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 6.885      ;
; 33.150 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a4~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 6.885      ;
; 33.150 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a4~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 6.885      ;
; 33.150 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a4~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 6.885      ;
; 33.150 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a4~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 6.885      ;
; 33.150 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a4~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 6.885      ;
; 33.150 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a4~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 6.885      ;
; 33.150 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a4~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 6.885      ;
; 33.150 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a4~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 6.885      ;
; 33.150 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a4~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 6.885      ;
; 33.167 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a3~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 6.867      ;
; 33.167 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a3~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 6.867      ;
; 33.167 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a3~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 6.867      ;
; 33.167 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a3~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 6.867      ;
; 33.167 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a3~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 6.867      ;
; 33.167 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a3~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 6.867      ;
; 33.167 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a3~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 6.867      ;
; 33.167 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a3~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 6.867      ;
; 33.167 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a3~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 6.867      ;
; 33.167 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a3~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 6.867      ;
; 33.167 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a3~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 6.867      ;
; 33.167 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a3~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 6.867      ;
; 33.173 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a4~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 6.862      ;
; 33.173 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a4~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 6.862      ;
; 33.173 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a4~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 6.862      ;
; 33.173 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a4~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 6.862      ;
; 33.173 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a4~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 6.862      ;
; 33.173 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a4~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 6.862      ;
; 33.173 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a4~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 6.862      ;
; 33.173 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a4~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 6.862      ;
; 33.173 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a4~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 6.862      ;
; 33.173 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a4~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 6.862      ;
; 33.173 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a4~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 6.862      ;
; 33.173 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a4~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 6.862      ;
; 33.317 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a3~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 6.717      ;
; 33.317 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a3~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 6.717      ;
; 33.317 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a3~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 6.717      ;
; 33.317 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a3~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 6.717      ;
; 33.317 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a3~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 6.717      ;
; 33.317 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a3~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 6.717      ;
; 33.317 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a3~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 6.717      ;
; 33.317 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a3~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 6.717      ;
; 33.317 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a3~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 6.717      ;
; 33.317 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a3~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 6.717      ;
; 33.317 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a3~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 6.717      ;
; 33.317 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a3~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 6.717      ;
; 33.323 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a4~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 6.712      ;
; 33.323 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a4~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 6.712      ;
; 33.323 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a4~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 6.712      ;
; 33.323 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a4~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 6.712      ;
; 33.323 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a4~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 6.712      ;
; 33.323 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a4~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 6.712      ;
; 33.323 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a4~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 6.712      ;
; 33.323 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a4~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 6.712      ;
; 33.323 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a4~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 6.712      ;
; 33.323 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a4~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 6.712      ;
; 33.323 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a4~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 6.712      ;
; 33.323 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a4~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 6.712      ;
; 33.373 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a3~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.067      ; 6.659      ;
; 33.373 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a3~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.067      ; 6.659      ;
; 33.373 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a3~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.067      ; 6.659      ;
; 33.373 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a3~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.067      ; 6.659      ;
; 33.373 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a3~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.067      ; 6.659      ;
; 33.373 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a3~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.067      ; 6.659      ;
; 33.373 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a3~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.067      ; 6.659      ;
; 33.373 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a3~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.067      ; 6.659      ;
; 33.373 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a3~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.067      ; 6.659      ;
; 33.373 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a3~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.067      ; 6.659      ;
; 33.373 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a3~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.067      ; 6.659      ;
; 33.373 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a3~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.067      ; 6.659      ;
; 33.379 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a4~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.068      ; 6.654      ;
; 33.379 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a4~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.068      ; 6.654      ;
; 33.379 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a4~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.068      ; 6.654      ;
; 33.379 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a4~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.068      ; 6.654      ;
; 33.379 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a4~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.068      ; 6.654      ;
; 33.379 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a4~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.068      ; 6.654      ;
; 33.379 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a4~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.068      ; 6.654      ;
; 33.379 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a4~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.068      ; 6.654      ;
; 33.379 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a4~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.068      ; 6.654      ;
; 33.379 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a4~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.068      ; 6.654      ;
; 33.379 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a4~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.068      ; 6.654      ;
; 33.379 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a4~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.068      ; 6.654      ;
; 33.460 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a5~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.078      ; 6.583      ;
; 33.460 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a5~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.078      ; 6.583      ;
; 33.460 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a5~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.078      ; 6.583      ;
; 33.460 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a5~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.078      ; 6.583      ;
+--------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'reached_bottom'                                                                                                   ;
+--------+-----------------------+------------------+-----------------------+----------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node          ; Launch Clock          ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+------------------+-----------------------+----------------+--------------+------------+------------+
; -2.355 ; prev_num_of_boxes.101 ; num_of_boxes.110 ; prev_num_of_boxes.101 ; reached_bottom ; 0.000        ; 3.074      ; 1.235      ;
; -1.855 ; prev_num_of_boxes.101 ; num_of_boxes.110 ; prev_num_of_boxes.101 ; reached_bottom ; -0.500       ; 3.074      ; 1.235      ;
; 0.129  ; prev_num_of_boxes.100 ; num_of_boxes.100 ; CLOCK_50              ; reached_bottom ; 0.000        ; 0.405      ; 0.800      ;
; 0.142  ; prev_num_of_boxes.001 ; num_of_boxes.010 ; CLOCK_50              ; reached_bottom ; 0.000        ; 0.405      ; 0.813      ;
; 0.142  ; prev_num_of_boxes.011 ; num_of_boxes.011 ; CLOCK_50              ; reached_bottom ; 0.000        ; 0.405      ; 0.813      ;
; 0.417  ; prev_num_of_boxes.001 ; num_of_boxes.001 ; CLOCK_50              ; reached_bottom ; 0.000        ; 0.405      ; 1.088      ;
; 0.421  ; prev_num_of_boxes.011 ; num_of_boxes.100 ; CLOCK_50              ; reached_bottom ; 0.000        ; 0.405      ; 1.092      ;
; 0.431  ; prev_num_of_boxes.010 ; num_of_boxes.010 ; CLOCK_50              ; reached_bottom ; 0.000        ; 0.405      ; 1.102      ;
; 0.437  ; prev_num_of_boxes.000 ; num_of_boxes.000 ; CLOCK_50              ; reached_bottom ; 0.000        ; 0.406      ; 1.109      ;
; 0.520  ; prev_num_of_boxes.100 ; num_of_boxes.101 ; CLOCK_50              ; reached_bottom ; 0.000        ; 0.415      ; 1.201      ;
; 0.577  ; prev_num_of_boxes.010 ; num_of_boxes.011 ; CLOCK_50              ; reached_bottom ; 0.000        ; 0.405      ; 1.248      ;
; 0.617  ; prev_num_of_boxes.000 ; num_of_boxes.001 ; CLOCK_50              ; reached_bottom ; 0.000        ; 0.400      ; 1.283      ;
; 0.739  ; prev_num_of_boxes.110 ; num_of_boxes.110 ; CLOCK_50              ; reached_bottom ; 0.000        ; 0.072      ; 1.077      ;
; 0.912  ; prev_num_of_boxes.110 ; num_of_boxes.000 ; CLOCK_50              ; reached_bottom ; 0.000        ; 0.071      ; 1.249      ;
+--------+-----------------------+------------------+-----------------------+----------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                             ;
+--------+----------------+-----------------------+----------------+-------------+--------------+------------+------------+
; Slack  ; From Node      ; To Node               ; Launch Clock   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------+-----------------------+----------------+-------------+--------------+------------+------------+
; -1.302 ; reached_bottom ; y_Q.Xd                ; reached_bottom ; CLOCK_50    ; 0.000        ; 2.674      ; 1.888      ;
; -1.129 ; reached_bottom ; RANDOM_INTEGER5bit[4] ; reached_bottom ; CLOCK_50    ; 0.000        ; 2.673      ; 2.060      ;
; -1.129 ; reached_bottom ; RANDOM_INTEGER5bit[3] ; reached_bottom ; CLOCK_50    ; 0.000        ; 2.673      ; 2.060      ;
; -1.129 ; reached_bottom ; RANDOM_INTEGER5bit[2] ; reached_bottom ; CLOCK_50    ; 0.000        ; 2.673      ; 2.060      ;
; -1.129 ; reached_bottom ; RANDOM_INTEGER5bit[1] ; reached_bottom ; CLOCK_50    ; 0.000        ; 2.673      ; 2.060      ;
; -1.129 ; reached_bottom ; RANDOM_INTEGER5bit[0] ; reached_bottom ; CLOCK_50    ; 0.000        ; 2.673      ; 2.060      ;
; -0.947 ; reached_bottom ; reached_bottom        ; reached_bottom ; CLOCK_50    ; 0.000        ; 2.669      ; 2.238      ;
; -0.802 ; reached_bottom ; y_Q.Xd                ; reached_bottom ; CLOCK_50    ; -0.500       ; 2.674      ; 1.888      ;
; -0.722 ; reached_bottom ; RANDOM_INTEGER4bit[3] ; reached_bottom ; CLOCK_50    ; 0.000        ; 2.679      ; 2.473      ;
; -0.722 ; reached_bottom ; RANDOM_INTEGER4bit[2] ; reached_bottom ; CLOCK_50    ; 0.000        ; 2.679      ; 2.473      ;
; -0.722 ; reached_bottom ; RANDOM_INTEGER4bit[1] ; reached_bottom ; CLOCK_50    ; 0.000        ; 2.679      ; 2.473      ;
; -0.722 ; reached_bottom ; RANDOM_INTEGER4bit[0] ; reached_bottom ; CLOCK_50    ; 0.000        ; 2.679      ; 2.473      ;
; -0.709 ; reached_bottom ; timedelay[11]         ; reached_bottom ; CLOCK_50    ; 0.000        ; 2.694      ; 2.501      ;
; -0.709 ; reached_bottom ; timedelay[21]         ; reached_bottom ; CLOCK_50    ; 0.000        ; 2.694      ; 2.501      ;
; -0.709 ; reached_bottom ; timedelay[16]         ; reached_bottom ; CLOCK_50    ; 0.000        ; 2.694      ; 2.501      ;
; -0.629 ; reached_bottom ; RANDOM_INTEGER5bit[4] ; reached_bottom ; CLOCK_50    ; -0.500       ; 2.673      ; 2.060      ;
; -0.629 ; reached_bottom ; RANDOM_INTEGER5bit[3] ; reached_bottom ; CLOCK_50    ; -0.500       ; 2.673      ; 2.060      ;
; -0.629 ; reached_bottom ; RANDOM_INTEGER5bit[2] ; reached_bottom ; CLOCK_50    ; -0.500       ; 2.673      ; 2.060      ;
; -0.629 ; reached_bottom ; RANDOM_INTEGER5bit[1] ; reached_bottom ; CLOCK_50    ; -0.500       ; 2.673      ; 2.060      ;
; -0.629 ; reached_bottom ; RANDOM_INTEGER5bit[0] ; reached_bottom ; CLOCK_50    ; -0.500       ; 2.673      ; 2.060      ;
; -0.598 ; reached_bottom ; y_Q.Wait              ; reached_bottom ; CLOCK_50    ; 0.000        ; 2.667      ; 2.585      ;
; -0.493 ; reached_bottom ; address[0]            ; reached_bottom ; CLOCK_50    ; 0.000        ; 2.674      ; 2.697      ;
; -0.493 ; reached_bottom ; address[1]            ; reached_bottom ; CLOCK_50    ; 0.000        ; 2.674      ; 2.697      ;
; -0.493 ; reached_bottom ; address[2]            ; reached_bottom ; CLOCK_50    ; 0.000        ; 2.674      ; 2.697      ;
; -0.493 ; reached_bottom ; address[3]            ; reached_bottom ; CLOCK_50    ; 0.000        ; 2.674      ; 2.697      ;
; -0.493 ; reached_bottom ; address[4]            ; reached_bottom ; CLOCK_50    ; 0.000        ; 2.674      ; 2.697      ;
; -0.493 ; reached_bottom ; address[5]            ; reached_bottom ; CLOCK_50    ; 0.000        ; 2.674      ; 2.697      ;
; -0.493 ; reached_bottom ; address[6]            ; reached_bottom ; CLOCK_50    ; 0.000        ; 2.674      ; 2.697      ;
; -0.493 ; reached_bottom ; address[7]            ; reached_bottom ; CLOCK_50    ; 0.000        ; 2.674      ; 2.697      ;
; -0.493 ; reached_bottom ; address[8]            ; reached_bottom ; CLOCK_50    ; 0.000        ; 2.674      ; 2.697      ;
; -0.491 ; reached_bottom ; timedelay[14]         ; reached_bottom ; CLOCK_50    ; 0.000        ; 2.694      ; 2.719      ;
; -0.491 ; reached_bottom ; timedelay[13]         ; reached_bottom ; CLOCK_50    ; 0.000        ; 2.694      ; 2.719      ;
; -0.491 ; reached_bottom ; timedelay[10]         ; reached_bottom ; CLOCK_50    ; 0.000        ; 2.694      ; 2.719      ;
; -0.491 ; reached_bottom ; timedelay[8]          ; reached_bottom ; CLOCK_50    ; 0.000        ; 2.694      ; 2.719      ;
; -0.491 ; reached_bottom ; timedelay[19]         ; reached_bottom ; CLOCK_50    ; 0.000        ; 2.694      ; 2.719      ;
; -0.491 ; reached_bottom ; timedelay[20]         ; reached_bottom ; CLOCK_50    ; 0.000        ; 2.694      ; 2.719      ;
; -0.491 ; reached_bottom ; timedelay[15]         ; reached_bottom ; CLOCK_50    ; 0.000        ; 2.694      ; 2.719      ;
; -0.447 ; reached_bottom ; reached_bottom        ; reached_bottom ; CLOCK_50    ; -0.500       ; 2.669      ; 2.238      ;
; -0.392 ; reached_bottom ; x_out[2]              ; reached_bottom ; CLOCK_50    ; 0.000        ; 2.665      ; 2.789      ;
; -0.391 ; reached_bottom ; y_out[5]              ; reached_bottom ; CLOCK_50    ; 0.000        ; 2.671      ; 2.796      ;
; -0.391 ; reached_bottom ; y_out[6]              ; reached_bottom ; CLOCK_50    ; 0.000        ; 2.671      ; 2.796      ;
; -0.388 ; reached_bottom ; y_out[2]              ; reached_bottom ; CLOCK_50    ; 0.000        ; 2.671      ; 2.799      ;
; -0.382 ; reached_bottom ; writeEn               ; reached_bottom ; CLOCK_50    ; 0.000        ; 2.671      ; 2.805      ;
; -0.380 ; reached_bottom ; x_out[0]              ; reached_bottom ; CLOCK_50    ; 0.000        ; 2.667      ; 2.803      ;
; -0.362 ; reached_bottom ; x_out[1]              ; reached_bottom ; CLOCK_50    ; 0.000        ; 2.667      ; 2.821      ;
; -0.344 ; reached_bottom ; x_out[5]              ; reached_bottom ; CLOCK_50    ; 0.000        ; 2.669      ; 2.841      ;
; -0.222 ; reached_bottom ; RANDOM_INTEGER4bit[3] ; reached_bottom ; CLOCK_50    ; -0.500       ; 2.679      ; 2.473      ;
; -0.222 ; reached_bottom ; RANDOM_INTEGER4bit[2] ; reached_bottom ; CLOCK_50    ; -0.500       ; 2.679      ; 2.473      ;
; -0.222 ; reached_bottom ; RANDOM_INTEGER4bit[1] ; reached_bottom ; CLOCK_50    ; -0.500       ; 2.679      ; 2.473      ;
; -0.222 ; reached_bottom ; RANDOM_INTEGER4bit[0] ; reached_bottom ; CLOCK_50    ; -0.500       ; 2.679      ; 2.473      ;
; -0.209 ; reached_bottom ; timedelay[11]         ; reached_bottom ; CLOCK_50    ; -0.500       ; 2.694      ; 2.501      ;
; -0.209 ; reached_bottom ; timedelay[21]         ; reached_bottom ; CLOCK_50    ; -0.500       ; 2.694      ; 2.501      ;
; -0.209 ; reached_bottom ; timedelay[16]         ; reached_bottom ; CLOCK_50    ; -0.500       ; 2.694      ; 2.501      ;
; -0.199 ; reached_bottom ; y_out[1]              ; reached_bottom ; CLOCK_50    ; 0.000        ; 2.669      ; 2.986      ;
; -0.198 ; reached_bottom ; y_out[0]              ; reached_bottom ; CLOCK_50    ; 0.000        ; 2.669      ; 2.987      ;
; -0.198 ; reached_bottom ; y_out[3]              ; reached_bottom ; CLOCK_50    ; 0.000        ; 2.669      ; 2.987      ;
; -0.098 ; reached_bottom ; y_Q.Wait              ; reached_bottom ; CLOCK_50    ; -0.500       ; 2.667      ; 2.585      ;
; -0.093 ; reached_bottom ; y_out[4]              ; reached_bottom ; CLOCK_50    ; 0.000        ; 2.671      ; 3.094      ;
; -0.089 ; reached_bottom ; x_out[4]              ; reached_bottom ; CLOCK_50    ; 0.000        ; 2.665      ; 3.092      ;
; 0.007  ; reached_bottom ; address[0]            ; reached_bottom ; CLOCK_50    ; -0.500       ; 2.674      ; 2.697      ;
; 0.007  ; reached_bottom ; address[1]            ; reached_bottom ; CLOCK_50    ; -0.500       ; 2.674      ; 2.697      ;
; 0.007  ; reached_bottom ; address[2]            ; reached_bottom ; CLOCK_50    ; -0.500       ; 2.674      ; 2.697      ;
; 0.007  ; reached_bottom ; address[3]            ; reached_bottom ; CLOCK_50    ; -0.500       ; 2.674      ; 2.697      ;
; 0.007  ; reached_bottom ; address[4]            ; reached_bottom ; CLOCK_50    ; -0.500       ; 2.674      ; 2.697      ;
; 0.007  ; reached_bottom ; address[5]            ; reached_bottom ; CLOCK_50    ; -0.500       ; 2.674      ; 2.697      ;
; 0.007  ; reached_bottom ; address[6]            ; reached_bottom ; CLOCK_50    ; -0.500       ; 2.674      ; 2.697      ;
; 0.007  ; reached_bottom ; address[7]            ; reached_bottom ; CLOCK_50    ; -0.500       ; 2.674      ; 2.697      ;
; 0.007  ; reached_bottom ; address[8]            ; reached_bottom ; CLOCK_50    ; -0.500       ; 2.674      ; 2.697      ;
; 0.009  ; reached_bottom ; timedelay[14]         ; reached_bottom ; CLOCK_50    ; -0.500       ; 2.694      ; 2.719      ;
; 0.009  ; reached_bottom ; timedelay[13]         ; reached_bottom ; CLOCK_50    ; -0.500       ; 2.694      ; 2.719      ;
; 0.009  ; reached_bottom ; timedelay[10]         ; reached_bottom ; CLOCK_50    ; -0.500       ; 2.694      ; 2.719      ;
; 0.009  ; reached_bottom ; timedelay[8]          ; reached_bottom ; CLOCK_50    ; -0.500       ; 2.694      ; 2.719      ;
; 0.009  ; reached_bottom ; timedelay[19]         ; reached_bottom ; CLOCK_50    ; -0.500       ; 2.694      ; 2.719      ;
; 0.009  ; reached_bottom ; timedelay[20]         ; reached_bottom ; CLOCK_50    ; -0.500       ; 2.694      ; 2.719      ;
; 0.009  ; reached_bottom ; timedelay[15]         ; reached_bottom ; CLOCK_50    ; -0.500       ; 2.694      ; 2.719      ;
; 0.049  ; reached_bottom ; x_out[7]              ; reached_bottom ; CLOCK_50    ; 0.000        ; 2.672      ; 3.237      ;
; 0.108  ; reached_bottom ; x_out[2]              ; reached_bottom ; CLOCK_50    ; -0.500       ; 2.665      ; 2.789      ;
; 0.109  ; reached_bottom ; y_out[5]              ; reached_bottom ; CLOCK_50    ; -0.500       ; 2.671      ; 2.796      ;
; 0.109  ; reached_bottom ; y_out[6]              ; reached_bottom ; CLOCK_50    ; -0.500       ; 2.671      ; 2.796      ;
; 0.112  ; reached_bottom ; y_out[2]              ; reached_bottom ; CLOCK_50    ; -0.500       ; 2.671      ; 2.799      ;
; 0.118  ; reached_bottom ; writeEn               ; reached_bottom ; CLOCK_50    ; -0.500       ; 2.671      ; 2.805      ;
; 0.120  ; reached_bottom ; x_out[0]              ; reached_bottom ; CLOCK_50    ; -0.500       ; 2.667      ; 2.803      ;
; 0.138  ; reached_bottom ; x_out[1]              ; reached_bottom ; CLOCK_50    ; -0.500       ; 2.667      ; 2.821      ;
; 0.156  ; reached_bottom ; x_out[5]              ; reached_bottom ; CLOCK_50    ; -0.500       ; 2.669      ; 2.841      ;
; 0.162  ; reached_bottom ; score_with_BOOL[7]    ; reached_bottom ; CLOCK_50    ; 0.000        ; 2.684      ; 3.362      ;
; 0.162  ; reached_bottom ; score_with_BOOL[6]    ; reached_bottom ; CLOCK_50    ; 0.000        ; 2.684      ; 3.362      ;
; 0.162  ; reached_bottom ; score_with_BOOL[5]    ; reached_bottom ; CLOCK_50    ; 0.000        ; 2.684      ; 3.362      ;
; 0.162  ; reached_bottom ; score_with_BOOL[4]    ; reached_bottom ; CLOCK_50    ; 0.000        ; 2.684      ; 3.362      ;
; 0.162  ; reached_bottom ; score_with_BOOL[2]    ; reached_bottom ; CLOCK_50    ; 0.000        ; 2.684      ; 3.362      ;
; 0.162  ; reached_bottom ; score_with_BOOL[3]    ; reached_bottom ; CLOCK_50    ; 0.000        ; 2.684      ; 3.362      ;
; 0.162  ; reached_bottom ; score_with_BOOL[1]    ; reached_bottom ; CLOCK_50    ; 0.000        ; 2.684      ; 3.362      ;
; 0.162  ; reached_bottom ; score_with_BOOL[0]    ; reached_bottom ; CLOCK_50    ; 0.000        ; 2.684      ; 3.362      ;
; 0.272  ; reached_bottom ; x_out[3]              ; reached_bottom ; CLOCK_50    ; 0.000        ; 2.698      ; 3.486      ;
; 0.272  ; reached_bottom ; x_out[6]              ; reached_bottom ; CLOCK_50    ; 0.000        ; 2.698      ; 3.486      ;
; 0.301  ; reached_bottom ; y_out[1]              ; reached_bottom ; CLOCK_50    ; -0.500       ; 2.669      ; 2.986      ;
; 0.302  ; reached_bottom ; y_out[0]              ; reached_bottom ; CLOCK_50    ; -0.500       ; 2.669      ; 2.987      ;
; 0.302  ; reached_bottom ; y_out[3]              ; reached_bottom ; CLOCK_50    ; -0.500       ; 2.669      ; 2.987      ;
; 0.391  ; x_out[3]       ; x_out[3]              ; CLOCK_50       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; x_out[6]       ; x_out[6]              ; CLOCK_50       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; x_out[7]       ; x_out[7]              ; CLOCK_50       ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
+--------+----------------+-----------------------+----------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'prev_num_of_boxes.101'                                                                                           ;
+--------+-----------------------+-------------------+--------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node           ; Launch Clock ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+-------------------+--------------+-----------------------+--------------+------------+------------+
; -0.137 ; prev_num_of_boxes.010 ; compare_number[2] ; CLOCK_50     ; prev_num_of_boxes.101 ; 0.000        ; 1.110      ; 0.973      ;
; 0.022  ; prev_num_of_boxes.011 ; compare_number[2] ; CLOCK_50     ; prev_num_of_boxes.101 ; 0.000        ; 1.110      ; 1.132      ;
; 0.026  ; prev_num_of_boxes.001 ; compare_number[3] ; CLOCK_50     ; prev_num_of_boxes.101 ; 0.000        ; 1.109      ; 1.135      ;
; 0.086  ; prev_num_of_boxes.100 ; compare_number[6] ; CLOCK_50     ; prev_num_of_boxes.101 ; 0.000        ; 0.967      ; 1.053      ;
; 0.090  ; prev_num_of_boxes.100 ; compare_number[5] ; CLOCK_50     ; prev_num_of_boxes.101 ; 0.000        ; 0.966      ; 1.056      ;
; 0.287  ; prev_num_of_boxes.100 ; compare_number[3] ; CLOCK_50     ; prev_num_of_boxes.101 ; 0.000        ; 1.109      ; 1.396      ;
; 0.299  ; prev_num_of_boxes.011 ; compare_number[3] ; CLOCK_50     ; prev_num_of_boxes.101 ; 0.000        ; 1.109      ; 1.408      ;
; 0.306  ; prev_num_of_boxes.001 ; compare_number[1] ; CLOCK_50     ; prev_num_of_boxes.101 ; 0.000        ; 1.109      ; 1.415      ;
; 0.464  ; prev_num_of_boxes.011 ; compare_number[1] ; CLOCK_50     ; prev_num_of_boxes.101 ; 0.000        ; 1.109      ; 1.573      ;
+--------+-----------------------+-------------------+--------------+-----------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'VGA|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                          ; To Node                                                                                                                            ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.516 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|address_reg_a[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|out_address_reg_a[2]             ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.782      ;
; 0.662 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.928      ;
; 0.665 ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                  ; vga_adapter:VGA|vga_controller:controller|VGA_HS                                                                                   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.929      ;
; 0.685 ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.950      ;
; 0.694 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|address_reg_a[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|out_address_reg_a[0]             ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 0.962      ;
; 0.695 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|address_reg_a[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|out_address_reg_a[1]             ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 0.963      ;
; 0.718 ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                               ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK                                                                                ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.982      ;
; 0.805 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.071      ;
; 0.808 ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.074      ;
; 0.809 ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.075      ;
; 0.818 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.084      ;
; 0.820 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.086      ;
; 0.822 ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.088      ;
; 0.826 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.092      ;
; 0.832 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.098      ;
; 0.838 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.104      ;
; 0.840 ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.106      ;
; 0.841 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.107      ;
; 0.846 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.112      ;
; 0.847 ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.113      ;
; 0.859 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.125      ;
; 0.879 ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 1.143      ;
; 0.978 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.244      ;
; 0.980 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.246      ;
; 0.983 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.249      ;
; 0.989 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.255      ;
; 1.015 ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 1.279      ;
; 1.048 ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 1.312      ;
; 1.062 ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.328      ;
; 1.071 ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.337      ;
; 1.093 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 1.357      ;
; 1.115 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.381      ;
; 1.117 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.383      ;
; 1.120 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.386      ;
; 1.125 ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                  ; vga_adapter:VGA|vga_controller:controller|VGA_VS                                                                                   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.007     ; 1.384      ;
; 1.174 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a11~porta_address_reg4 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.069      ; 1.477      ;
; 1.176 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a11~porta_address_reg3 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.069      ; 1.479      ;
; 1.179 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a8~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.067      ; 1.480      ;
; 1.182 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a11~porta_address_reg0 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.069      ; 1.485      ;
; 1.196 ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.462      ;
; 1.197 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a8~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.067      ; 1.498      ;
; 1.197 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.463      ;
; 1.201 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.467      ;
; 1.203 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.469      ;
; 1.206 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a8~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.067      ; 1.507      ;
; 1.215 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.481      ;
; 1.216 ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 1.480      ;
; 1.222 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 1.486      ;
; 1.224 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.490      ;
; 1.227 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.493      ;
; 1.233 ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.499      ;
; 1.245 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.511      ;
; 1.249 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.514      ;
; 1.272 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.538      ;
; 1.274 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a8~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.067      ; 1.575      ;
; 1.274 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.540      ;
; 1.275 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a8~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.067      ; 1.576      ;
; 1.295 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.561      ;
; 1.301 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.567      ;
; 1.303 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.569      ;
; 1.316 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.582      ;
; 1.330 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.596      ;
; 1.343 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.609      ;
; 1.345 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.611      ;
; 1.356 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.622      ;
; 1.357 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.623      ;
; 1.365 ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 1.629      ;
; 1.370 ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.636      ;
; 1.371 ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.637      ;
; 1.380 ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 1.644      ;
; 1.386 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.652      ;
; 1.390 ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.655      ;
; 1.401 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.667      ;
; 1.409 ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.675      ;
; 1.414 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.680      ;
; 1.420 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.686      ;
; 1.451 ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 1.715      ;
; 1.454 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.720      ;
; 1.457 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.723      ;
; 1.458 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.724      ;
; 1.459 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a2~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.077      ; 1.770      ;
; 1.460 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a10~porta_address_reg3 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.064      ; 1.758      ;
; 1.461 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a10~porta_address_reg0 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.064      ; 1.759      ;
; 1.462 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.728      ;
; 1.465 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.731      ;
; 1.471 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a12~porta_address_reg3 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.778      ;
; 1.472 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.738      ;
; 1.477 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a2~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.077      ; 1.788      ;
; 1.479 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a2~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.077      ; 1.790      ;
; 1.479 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a7~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.062      ; 1.775      ;
; 1.479 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.745      ;
; 1.480 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.746      ;
; 1.480 ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.746      ;
; 1.483 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a1~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 1.796      ;
; 1.483 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a9~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.057      ; 1.774      ;
; 1.484 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a1~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 1.797      ;
; 1.487 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.753      ;
; 1.488 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a1~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 1.801      ;
; 1.488 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a1~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 1.801      ;
; 1.488 ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 1.752      ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'reached_bottom'                                                                          ;
+--------+--------------+----------------+------------------+----------------+------------+---------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock          ; Clock Edge ; Target                          ;
+--------+--------------+----------------+------------------+----------------+------------+---------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; reached_bottom ; Rise       ; bitSWITCH                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; reached_bottom ; Rise       ; bitSWITCH                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; reached_bottom ; Rise       ; num_of_boxes.000                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; reached_bottom ; Rise       ; num_of_boxes.000                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; reached_bottom ; Rise       ; num_of_boxes.001                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; reached_bottom ; Rise       ; num_of_boxes.001                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; reached_bottom ; Rise       ; num_of_boxes.010                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; reached_bottom ; Rise       ; num_of_boxes.010                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; reached_bottom ; Rise       ; num_of_boxes.011                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; reached_bottom ; Rise       ; num_of_boxes.011                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; reached_bottom ; Rise       ; num_of_boxes.100                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; reached_bottom ; Rise       ; num_of_boxes.100                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; reached_bottom ; Rise       ; num_of_boxes.101                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; reached_bottom ; Rise       ; num_of_boxes.101                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; reached_bottom ; Rise       ; num_of_boxes.110                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; reached_bottom ; Rise       ; num_of_boxes.110                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reached_bottom ; Rise       ; bitSWITCH|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reached_bottom ; Rise       ; bitSWITCH|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reached_bottom ; Rise       ; num_of_boxes.000|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reached_bottom ; Rise       ; num_of_boxes.000|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reached_bottom ; Rise       ; num_of_boxes.001|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reached_bottom ; Rise       ; num_of_boxes.001|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reached_bottom ; Rise       ; num_of_boxes.010|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reached_bottom ; Rise       ; num_of_boxes.010|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reached_bottom ; Rise       ; num_of_boxes.011|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reached_bottom ; Rise       ; num_of_boxes.011|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reached_bottom ; Rise       ; num_of_boxes.100|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reached_bottom ; Rise       ; num_of_boxes.100|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reached_bottom ; Rise       ; num_of_boxes.101|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reached_bottom ; Rise       ; num_of_boxes.101|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reached_bottom ; Rise       ; num_of_boxes.110|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reached_bottom ; Rise       ; num_of_boxes.110|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reached_bottom ; Rise       ; reached_bottom|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reached_bottom ; Rise       ; reached_bottom|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reached_bottom ; Rise       ; reached_bottom~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reached_bottom ; Rise       ; reached_bottom~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reached_bottom ; Rise       ; reached_bottom~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reached_bottom ; Rise       ; reached_bottom~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+----------------+------------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'prev_num_of_boxes.101'                                                                          ;
+-------+--------------+----------------+------------------+-----------------------+------------+----------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                 ; Clock Edge ; Target                           ;
+-------+--------------+----------------+------------------+-----------------------+------------+----------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; prev_num_of_boxes.101 ; Rise       ; compare_number[1]                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; prev_num_of_boxes.101 ; Rise       ; compare_number[1]                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; prev_num_of_boxes.101 ; Rise       ; compare_number[1]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; prev_num_of_boxes.101 ; Rise       ; compare_number[1]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; prev_num_of_boxes.101 ; Rise       ; compare_number[2]                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; prev_num_of_boxes.101 ; Rise       ; compare_number[2]                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; prev_num_of_boxes.101 ; Rise       ; compare_number[2]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; prev_num_of_boxes.101 ; Rise       ; compare_number[2]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; prev_num_of_boxes.101 ; Rise       ; compare_number[3]                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; prev_num_of_boxes.101 ; Rise       ; compare_number[3]                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; prev_num_of_boxes.101 ; Rise       ; compare_number[3]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; prev_num_of_boxes.101 ; Rise       ; compare_number[3]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; prev_num_of_boxes.101 ; Rise       ; compare_number[5]                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; prev_num_of_boxes.101 ; Rise       ; compare_number[5]                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; prev_num_of_boxes.101 ; Rise       ; compare_number[5]|datad          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; prev_num_of_boxes.101 ; Rise       ; compare_number[5]|datad          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; prev_num_of_boxes.101 ; Rise       ; compare_number[6]                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; prev_num_of_boxes.101 ; Rise       ; compare_number[6]                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; prev_num_of_boxes.101 ; Rise       ; compare_number[6]|datad          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; prev_num_of_boxes.101 ; Rise       ; compare_number[6]|datad          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; prev_num_of_boxes.101 ; Rise       ; compare_number~1clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; prev_num_of_boxes.101 ; Rise       ; compare_number~1clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; prev_num_of_boxes.101 ; Rise       ; compare_number~1clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; prev_num_of_boxes.101 ; Rise       ; compare_number~1clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; prev_num_of_boxes.101 ; Rise       ; compare_number~1|combout         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; prev_num_of_boxes.101 ; Rise       ; compare_number~1|combout         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; prev_num_of_boxes.101 ; Rise       ; compare_number~1|datad           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; prev_num_of_boxes.101 ; Rise       ; compare_number~1|datad           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; prev_num_of_boxes.101 ; Rise       ; prev_num_of_boxes.101|regout     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; prev_num_of_boxes.101 ; Rise       ; prev_num_of_boxes.101|regout     ;
+-------+--------------+----------------+------------------+-----------------------+------------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                             ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                              ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a0~portb_we_reg         ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a0~portb_we_reg         ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a10~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a10~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a11~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a11~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a11~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a11~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a12~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a12~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a12~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a12~portb_address_reg2  ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'VGA|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                 ; Clock Edge ; Target                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a0                      ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a0                      ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a0~porta_address_reg0   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a0~porta_address_reg0   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a0~porta_address_reg1   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a0~porta_address_reg1   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a0~porta_address_reg10  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a0~porta_address_reg10  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a0~porta_address_reg11  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a0~porta_address_reg11  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a0~porta_address_reg2   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a0~porta_address_reg2   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a0~porta_address_reg3   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a0~porta_address_reg3   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a0~porta_address_reg4   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a0~porta_address_reg4   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a0~porta_address_reg5   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a0~porta_address_reg5   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a0~porta_address_reg6   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a0~porta_address_reg6   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a0~porta_address_reg7   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a0~porta_address_reg7   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a0~porta_address_reg8   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a0~porta_address_reg8   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a0~porta_address_reg9   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a0~porta_address_reg9   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a1                      ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a1                      ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a10                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a10                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a10~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a10~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a10~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a10~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a10~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a10~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a10~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a10~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a10~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a10~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a10~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a10~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a10~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a10~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a10~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a10~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a10~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a10~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a10~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a10~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a10~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a10~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a10~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a10~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a11                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a11                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a11~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a11~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a11~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a11~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a11~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a11~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a11~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a11~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a11~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a11~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a11~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a11~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a11~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a11~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a11~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a11~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a11~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a11~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a11~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a11~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a11~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a11~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a11~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a11~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a12                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a12                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a12~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a12~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a12~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a12~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a12~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a12~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a12~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a12~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a12~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a12~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a12~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a12~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a12~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a12~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a12~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a12~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a12~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a12~porta_address_reg6  ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+-----------+----------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port     ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+----------------+-------+-------+------------+-----------------+
; KEY[*]    ; CLOCK_50       ; 7.238 ; 7.238 ; Rise       ; CLOCK_50        ;
;  KEY[1]   ; CLOCK_50       ; 7.238 ; 7.238 ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50       ; 4.833 ; 4.833 ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50       ; 2.278 ; 2.278 ; Rise       ; CLOCK_50        ;
;  SW[1]    ; CLOCK_50       ; 2.450 ; 2.450 ; Rise       ; CLOCK_50        ;
;  SW[2]    ; CLOCK_50       ; 2.736 ; 2.736 ; Rise       ; CLOCK_50        ;
;  SW[3]    ; CLOCK_50       ; 3.309 ; 3.309 ; Rise       ; CLOCK_50        ;
;  SW[4]    ; CLOCK_50       ; 2.064 ; 2.064 ; Rise       ; CLOCK_50        ;
;  SW[16]   ; CLOCK_50       ; 4.833 ; 4.833 ; Rise       ; CLOCK_50        ;
; KEY[*]    ; reached_bottom ; 4.209 ; 4.209 ; Rise       ; reached_bottom  ;
;  KEY[1]   ; reached_bottom ; 4.209 ; 4.209 ; Rise       ; reached_bottom  ;
; SW[*]     ; reached_bottom ; 3.799 ; 3.799 ; Rise       ; reached_bottom  ;
;  SW[17]   ; reached_bottom ; 3.799 ; 3.799 ; Rise       ; reached_bottom  ;
+-----------+----------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+-----------+----------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port     ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+----------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50       ; -4.044 ; -4.044 ; Rise       ; CLOCK_50        ;
;  KEY[1]   ; CLOCK_50       ; -4.044 ; -4.044 ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50       ; -1.450 ; -1.450 ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50       ; -1.452 ; -1.452 ; Rise       ; CLOCK_50        ;
;  SW[1]    ; CLOCK_50       ; -1.765 ; -1.765 ; Rise       ; CLOCK_50        ;
;  SW[2]    ; CLOCK_50       ; -1.450 ; -1.450 ; Rise       ; CLOCK_50        ;
;  SW[3]    ; CLOCK_50       ; -2.017 ; -2.017 ; Rise       ; CLOCK_50        ;
;  SW[4]    ; CLOCK_50       ; -1.657 ; -1.657 ; Rise       ; CLOCK_50        ;
;  SW[16]   ; CLOCK_50       ; -4.321 ; -4.321 ; Rise       ; CLOCK_50        ;
; KEY[*]    ; reached_bottom ; -3.509 ; -3.509 ; Rise       ; reached_bottom  ;
;  KEY[1]   ; reached_bottom ; -3.509 ; -3.509 ; Rise       ; reached_bottom  ;
; SW[*]     ; reached_bottom ; -3.569 ; -3.569 ; Rise       ; reached_bottom  ;
;  SW[17]   ; reached_bottom ; -3.569 ; -3.569 ; Rise       ; reached_bottom  ;
+-----------+----------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                       ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; HEX0[*]   ; CLOCK_50   ; 8.781 ; 8.781 ; Rise       ; CLOCK_50                              ;
;  HEX0[0]  ; CLOCK_50   ; 8.781 ; 8.781 ; Rise       ; CLOCK_50                              ;
;  HEX0[1]  ; CLOCK_50   ; 8.543 ; 8.543 ; Rise       ; CLOCK_50                              ;
;  HEX0[2]  ; CLOCK_50   ; 8.547 ; 8.547 ; Rise       ; CLOCK_50                              ;
;  HEX0[3]  ; CLOCK_50   ; 8.556 ; 8.556 ; Rise       ; CLOCK_50                              ;
;  HEX0[4]  ; CLOCK_50   ; 8.561 ; 8.561 ; Rise       ; CLOCK_50                              ;
;  HEX0[5]  ; CLOCK_50   ; 8.583 ; 8.583 ; Rise       ; CLOCK_50                              ;
;  HEX0[6]  ; CLOCK_50   ; 8.545 ; 8.545 ; Rise       ; CLOCK_50                              ;
; HEX1[*]   ; CLOCK_50   ; 8.567 ; 8.567 ; Rise       ; CLOCK_50                              ;
;  HEX1[0]  ; CLOCK_50   ; 8.567 ; 8.567 ; Rise       ; CLOCK_50                              ;
;  HEX1[2]  ; CLOCK_50   ; 8.046 ; 8.046 ; Rise       ; CLOCK_50                              ;
;  HEX1[3]  ; CLOCK_50   ; 8.312 ; 8.312 ; Rise       ; CLOCK_50                              ;
;  HEX1[4]  ; CLOCK_50   ; 7.457 ; 7.457 ; Rise       ; CLOCK_50                              ;
;  HEX1[5]  ; CLOCK_50   ; 8.334 ; 8.334 ; Rise       ; CLOCK_50                              ;
;  HEX1[6]  ; CLOCK_50   ; 7.975 ; 7.975 ; Rise       ; CLOCK_50                              ;
; HEX4[*]   ; CLOCK_50   ; 6.589 ; 6.589 ; Rise       ; CLOCK_50                              ;
;  HEX4[0]  ; CLOCK_50   ; 6.589 ; 6.589 ; Rise       ; CLOCK_50                              ;
;  HEX4[1]  ; CLOCK_50   ; 6.589 ; 6.589 ; Rise       ; CLOCK_50                              ;
;  HEX4[2]  ; CLOCK_50   ; 6.588 ; 6.588 ; Rise       ; CLOCK_50                              ;
;  HEX4[3]  ; CLOCK_50   ; 6.552 ; 6.552 ; Rise       ; CLOCK_50                              ;
;  HEX4[4]  ; CLOCK_50   ; 6.291 ; 6.291 ; Rise       ; CLOCK_50                              ;
;  HEX4[5]  ; CLOCK_50   ; 6.570 ; 6.570 ; Rise       ; CLOCK_50                              ;
;  HEX4[6]  ; CLOCK_50   ; 6.287 ; 6.287 ; Rise       ; CLOCK_50                              ;
; HEX5[*]   ; CLOCK_50   ; 7.002 ; 7.002 ; Rise       ; CLOCK_50                              ;
;  HEX5[0]  ; CLOCK_50   ; 6.751 ; 6.751 ; Rise       ; CLOCK_50                              ;
;  HEX5[1]  ; CLOCK_50   ; 7.002 ; 7.002 ; Rise       ; CLOCK_50                              ;
;  HEX5[2]  ; CLOCK_50   ; 6.987 ; 6.987 ; Rise       ; CLOCK_50                              ;
;  HEX5[3]  ; CLOCK_50   ; 6.736 ; 6.736 ; Rise       ; CLOCK_50                              ;
;  HEX5[4]  ; CLOCK_50   ; 6.709 ; 6.709 ; Rise       ; CLOCK_50                              ;
;  HEX5[5]  ; CLOCK_50   ; 6.725 ; 6.725 ; Rise       ; CLOCK_50                              ;
;  HEX5[6]  ; CLOCK_50   ; 6.719 ; 6.719 ; Rise       ; CLOCK_50                              ;
; LEDG[*]   ; CLOCK_50   ; 8.256 ; 8.256 ; Rise       ; CLOCK_50                              ;
;  LEDG[0]  ; CLOCK_50   ; 8.256 ; 8.256 ; Rise       ; CLOCK_50                              ;
; LEDR[*]   ; CLOCK_50   ; 7.823 ; 7.823 ; Rise       ; CLOCK_50                              ;
;  LEDR[0]  ; CLOCK_50   ; 7.818 ; 7.818 ; Rise       ; CLOCK_50                              ;
;  LEDR[17] ; CLOCK_50   ; 7.823 ; 7.823 ; Rise       ; CLOCK_50                              ;
; VGA_B[*]  ; CLOCK_50   ; 8.885 ; 8.885 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 8.634 ; 8.634 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 8.634 ; 8.634 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 8.382 ; 8.382 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 8.372 ; 8.372 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50   ; 8.885 ; 8.885 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50   ; 8.875 ; 8.875 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50   ; 8.865 ; 8.865 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50   ; 8.865 ; 8.865 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50   ; 8.855 ; 8.855 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50   ; 8.855 ; 8.855 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50   ; 5.141 ; 5.141 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ; 2.937 ;       ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 8.100 ; 8.100 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 8.073 ; 8.073 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 8.073 ; 8.073 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 7.818 ; 7.818 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 7.818 ; 7.818 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50   ; 7.861 ; 7.861 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50   ; 7.861 ; 7.861 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50   ; 8.067 ; 8.067 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50   ; 8.087 ; 8.087 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50   ; 8.100 ; 8.100 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50   ; 8.100 ; 8.100 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 4.941 ; 4.941 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 8.777 ; 8.777 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 8.745 ; 8.745 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 8.725 ; 8.725 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 8.725 ; 8.725 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 8.777 ; 8.777 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50   ; 8.777 ; 8.777 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50   ; 8.464 ; 8.464 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50   ; 8.444 ; 8.444 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50   ; 8.454 ; 8.454 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50   ; 8.644 ; 8.644 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50   ; 8.644 ; 8.644 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 4.871 ; 4.871 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ;       ; 2.937 ; Fall       ; VGA|mypll|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                               ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; HEX0[*]   ; CLOCK_50   ; 8.543 ; 8.543 ; Rise       ; CLOCK_50                              ;
;  HEX0[0]  ; CLOCK_50   ; 8.781 ; 8.781 ; Rise       ; CLOCK_50                              ;
;  HEX0[1]  ; CLOCK_50   ; 8.543 ; 8.543 ; Rise       ; CLOCK_50                              ;
;  HEX0[2]  ; CLOCK_50   ; 8.547 ; 8.547 ; Rise       ; CLOCK_50                              ;
;  HEX0[3]  ; CLOCK_50   ; 8.556 ; 8.556 ; Rise       ; CLOCK_50                              ;
;  HEX0[4]  ; CLOCK_50   ; 8.561 ; 8.561 ; Rise       ; CLOCK_50                              ;
;  HEX0[5]  ; CLOCK_50   ; 8.583 ; 8.583 ; Rise       ; CLOCK_50                              ;
;  HEX0[6]  ; CLOCK_50   ; 8.545 ; 8.545 ; Rise       ; CLOCK_50                              ;
; HEX1[*]   ; CLOCK_50   ; 7.457 ; 7.457 ; Rise       ; CLOCK_50                              ;
;  HEX1[0]  ; CLOCK_50   ; 8.567 ; 8.567 ; Rise       ; CLOCK_50                              ;
;  HEX1[2]  ; CLOCK_50   ; 8.046 ; 8.046 ; Rise       ; CLOCK_50                              ;
;  HEX1[3]  ; CLOCK_50   ; 8.312 ; 8.312 ; Rise       ; CLOCK_50                              ;
;  HEX1[4]  ; CLOCK_50   ; 7.457 ; 7.457 ; Rise       ; CLOCK_50                              ;
;  HEX1[5]  ; CLOCK_50   ; 8.334 ; 8.334 ; Rise       ; CLOCK_50                              ;
;  HEX1[6]  ; CLOCK_50   ; 7.975 ; 7.975 ; Rise       ; CLOCK_50                              ;
; HEX4[*]   ; CLOCK_50   ; 6.287 ; 6.287 ; Rise       ; CLOCK_50                              ;
;  HEX4[0]  ; CLOCK_50   ; 6.589 ; 6.589 ; Rise       ; CLOCK_50                              ;
;  HEX4[1]  ; CLOCK_50   ; 6.589 ; 6.589 ; Rise       ; CLOCK_50                              ;
;  HEX4[2]  ; CLOCK_50   ; 6.588 ; 6.588 ; Rise       ; CLOCK_50                              ;
;  HEX4[3]  ; CLOCK_50   ; 6.552 ; 6.552 ; Rise       ; CLOCK_50                              ;
;  HEX4[4]  ; CLOCK_50   ; 6.291 ; 6.291 ; Rise       ; CLOCK_50                              ;
;  HEX4[5]  ; CLOCK_50   ; 6.570 ; 6.570 ; Rise       ; CLOCK_50                              ;
;  HEX4[6]  ; CLOCK_50   ; 6.287 ; 6.287 ; Rise       ; CLOCK_50                              ;
; HEX5[*]   ; CLOCK_50   ; 6.709 ; 6.709 ; Rise       ; CLOCK_50                              ;
;  HEX5[0]  ; CLOCK_50   ; 6.751 ; 6.751 ; Rise       ; CLOCK_50                              ;
;  HEX5[1]  ; CLOCK_50   ; 7.002 ; 7.002 ; Rise       ; CLOCK_50                              ;
;  HEX5[2]  ; CLOCK_50   ; 6.987 ; 6.987 ; Rise       ; CLOCK_50                              ;
;  HEX5[3]  ; CLOCK_50   ; 6.736 ; 6.736 ; Rise       ; CLOCK_50                              ;
;  HEX5[4]  ; CLOCK_50   ; 6.709 ; 6.709 ; Rise       ; CLOCK_50                              ;
;  HEX5[5]  ; CLOCK_50   ; 6.725 ; 6.725 ; Rise       ; CLOCK_50                              ;
;  HEX5[6]  ; CLOCK_50   ; 6.719 ; 6.719 ; Rise       ; CLOCK_50                              ;
; LEDG[*]   ; CLOCK_50   ; 8.256 ; 8.256 ; Rise       ; CLOCK_50                              ;
;  LEDG[0]  ; CLOCK_50   ; 8.256 ; 8.256 ; Rise       ; CLOCK_50                              ;
; LEDR[*]   ; CLOCK_50   ; 7.818 ; 7.818 ; Rise       ; CLOCK_50                              ;
;  LEDR[0]  ; CLOCK_50   ; 7.818 ; 7.818 ; Rise       ; CLOCK_50                              ;
;  LEDR[17] ; CLOCK_50   ; 7.823 ; 7.823 ; Rise       ; CLOCK_50                              ;
; VGA_B[*]  ; CLOCK_50   ; 5.775 ; 5.775 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 6.037 ; 6.037 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 6.037 ; 6.037 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 5.785 ; 5.785 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 5.775 ; 5.775 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50   ; 6.288 ; 6.288 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50   ; 6.278 ; 6.278 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50   ; 6.268 ; 6.268 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50   ; 6.268 ; 6.268 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50   ; 6.258 ; 6.258 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50   ; 6.258 ; 6.258 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50   ; 5.141 ; 5.141 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ; 2.937 ;       ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 5.592 ; 5.592 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 5.847 ; 5.847 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 5.847 ; 5.847 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 5.592 ; 5.592 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 5.592 ; 5.592 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50   ; 5.635 ; 5.635 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50   ; 5.635 ; 5.635 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50   ; 5.841 ; 5.841 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50   ; 5.861 ; 5.861 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50   ; 5.874 ; 5.874 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50   ; 5.874 ; 5.874 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 4.941 ; 4.941 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 5.822 ; 5.822 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 6.123 ; 6.123 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 6.103 ; 6.103 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 6.103 ; 6.103 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 6.155 ; 6.155 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50   ; 6.155 ; 6.155 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50   ; 5.842 ; 5.842 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50   ; 5.822 ; 5.822 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50   ; 5.832 ; 5.832 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50   ; 6.022 ; 6.022 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50   ; 6.022 ; 6.022 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 4.871 ; 4.871 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ;       ; 2.937 ; Fall       ; VGA|mypll|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------+


+----------------------------------------------------------------+
; Fast Model Setup Summary                                       ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; CLOCK_50                              ; -1.569 ; -100.632      ;
; prev_num_of_boxes.101                 ; 0.244  ; 0.000         ;
; reached_bottom                        ; 0.566  ; 0.000         ;
; VGA|mypll|altpll_component|pll|clk[0] ; 36.912 ; 0.000         ;
+---------------------------------------+--------+---------------+


+----------------------------------------------------------------+
; Fast Model Hold Summary                                        ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; reached_bottom                        ; -1.507 ; -1.507        ;
; CLOCK_50                              ; -1.071 ; -34.838       ;
; prev_num_of_boxes.101                 ; 0.112  ; 0.000         ;
; VGA|mypll|altpll_component|pll|clk[0] ; 0.237  ; 0.000         ;
+---------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                         ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; reached_bottom                        ; -0.500 ; -8.000        ;
; prev_num_of_boxes.101                 ; 0.500  ; 0.000         ;
; CLOCK_50                              ; 7.620  ; 0.000         ;
; VGA|mypll|altpll_component|pll|clk[0] ; 17.873 ; 0.000         ;
+---------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                        ;
+--------+-------------------+-----------------------------------------+-----------------------+-------------+--------------+------------+------------+
; Slack  ; From Node         ; To Node                                 ; Launch Clock          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------+-----------------------------------------+-----------------------+-------------+--------------+------------+------------+
; -1.569 ; num_of_boxes.101  ; display_on_HEX:random_integer|digit3[3] ; reached_bottom        ; CLOCK_50    ; 1.000        ; -0.153     ; 2.448      ;
; -1.565 ; bitSWITCH         ; color_out[0]                            ; reached_bottom        ; CLOCK_50    ; 1.000        ; -0.158     ; 2.439      ;
; -1.561 ; bitSWITCH         ; color_out[1]                            ; reached_bottom        ; CLOCK_50    ; 1.000        ; -0.158     ; 2.435      ;
; -1.518 ; bitSWITCH         ; color_out[2]                            ; reached_bottom        ; CLOCK_50    ; 1.000        ; -0.158     ; 2.392      ;
; -1.517 ; num_of_boxes.101  ; display_on_HEX:random_integer|digit3[1] ; reached_bottom        ; CLOCK_50    ; 1.000        ; -0.153     ; 2.396      ;
; -1.516 ; num_of_boxes.101  ; display_on_HEX:random_integer|digit3[2] ; reached_bottom        ; CLOCK_50    ; 1.000        ; -0.153     ; 2.395      ;
; -1.513 ; num_of_boxes.101  ; display_on_HEX:random_integer|digit3[0] ; reached_bottom        ; CLOCK_50    ; 1.000        ; -0.153     ; 2.392      ;
; -1.451 ; compare_number[2] ; color_out[2]                            ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -0.366     ; 2.117      ;
; -1.451 ; compare_number[2] ; color_out[1]                            ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -0.366     ; 2.117      ;
; -1.451 ; compare_number[2] ; color_out[0]                            ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -0.366     ; 2.117      ;
; -1.434 ; bitSWITCH         ; display_on_HEX:random_integer|digit3[3] ; reached_bottom        ; CLOCK_50    ; 1.000        ; -0.160     ; 2.306      ;
; -1.393 ; compare_number[3] ; color_out[2]                            ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -0.365     ; 2.060      ;
; -1.393 ; compare_number[3] ; color_out[1]                            ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -0.365     ; 2.060      ;
; -1.393 ; compare_number[3] ; color_out[0]                            ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -0.365     ; 2.060      ;
; -1.382 ; bitSWITCH         ; display_on_HEX:random_integer|digit3[1] ; reached_bottom        ; CLOCK_50    ; 1.000        ; -0.160     ; 2.254      ;
; -1.381 ; bitSWITCH         ; display_on_HEX:random_integer|digit3[2] ; reached_bottom        ; CLOCK_50    ; 1.000        ; -0.160     ; 2.253      ;
; -1.378 ; bitSWITCH         ; display_on_HEX:random_integer|digit3[0] ; reached_bottom        ; CLOCK_50    ; 1.000        ; -0.160     ; 2.250      ;
; -1.317 ; num_of_boxes.101  ; display_on_HEX:random_integer|digit2[0] ; reached_bottom        ; CLOCK_50    ; 1.000        ; -0.150     ; 2.199      ;
; -1.304 ; compare_number[2] ; counter_1_sec[28]                       ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -0.354     ; 1.982      ;
; -1.304 ; compare_number[2] ; counter_1_sec[22]                       ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -0.354     ; 1.982      ;
; -1.304 ; compare_number[2] ; counter_1_sec[21]                       ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -0.354     ; 1.982      ;
; -1.304 ; compare_number[2] ; counter_1_sec[20]                       ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -0.354     ; 1.982      ;
; -1.304 ; compare_number[2] ; counter_1_sec[19]                       ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -0.354     ; 1.982      ;
; -1.304 ; compare_number[2] ; counter_1_sec[17]                       ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -0.354     ; 1.982      ;
; -1.304 ; compare_number[2] ; counter_1_sec[16]                       ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -0.354     ; 1.982      ;
; -1.304 ; compare_number[2] ; counter_1_sec[14]                       ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -0.354     ; 1.982      ;
; -1.304 ; compare_number[2] ; counter_1_sec[15]                       ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -0.354     ; 1.982      ;
; -1.304 ; compare_number[2] ; counter_1_sec[26]                       ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -0.354     ; 1.982      ;
; -1.304 ; compare_number[2] ; counter_1_sec[27]                       ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -0.354     ; 1.982      ;
; -1.304 ; compare_number[2] ; counter_1_sec[24]                       ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -0.354     ; 1.982      ;
; -1.304 ; compare_number[2] ; counter_1_sec[25]                       ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -0.354     ; 1.982      ;
; -1.304 ; compare_number[2] ; counter_1_sec[18]                       ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -0.354     ; 1.982      ;
; -1.304 ; compare_number[2] ; counter_1_sec[23]                       ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -0.354     ; 1.982      ;
; -1.298 ; compare_number[2] ; y_out[0]                                ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -0.374     ; 1.956      ;
; -1.298 ; compare_number[2] ; y_out[1]                                ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -0.374     ; 1.956      ;
; -1.295 ; compare_number[2] ; y_out[3]                                ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -0.374     ; 1.953      ;
; -1.280 ; compare_number[1] ; counter_1_sec[28]                       ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -0.350     ; 1.962      ;
; -1.280 ; compare_number[1] ; counter_1_sec[22]                       ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -0.350     ; 1.962      ;
; -1.280 ; compare_number[1] ; counter_1_sec[21]                       ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -0.350     ; 1.962      ;
; -1.280 ; compare_number[1] ; counter_1_sec[20]                       ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -0.350     ; 1.962      ;
; -1.280 ; compare_number[1] ; counter_1_sec[19]                       ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -0.350     ; 1.962      ;
; -1.280 ; compare_number[1] ; counter_1_sec[17]                       ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -0.350     ; 1.962      ;
; -1.280 ; compare_number[1] ; counter_1_sec[16]                       ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -0.350     ; 1.962      ;
; -1.280 ; compare_number[1] ; counter_1_sec[14]                       ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -0.350     ; 1.962      ;
; -1.280 ; compare_number[1] ; counter_1_sec[15]                       ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -0.350     ; 1.962      ;
; -1.280 ; compare_number[1] ; counter_1_sec[26]                       ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -0.350     ; 1.962      ;
; -1.280 ; compare_number[1] ; counter_1_sec[27]                       ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -0.350     ; 1.962      ;
; -1.280 ; compare_number[1] ; counter_1_sec[24]                       ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -0.350     ; 1.962      ;
; -1.280 ; compare_number[1] ; counter_1_sec[25]                       ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -0.350     ; 1.962      ;
; -1.280 ; compare_number[1] ; counter_1_sec[18]                       ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -0.350     ; 1.962      ;
; -1.280 ; compare_number[1] ; counter_1_sec[23]                       ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -0.350     ; 1.962      ;
; -1.272 ; compare_number[1] ; color_out[2]                            ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -0.362     ; 1.942      ;
; -1.272 ; compare_number[1] ; color_out[1]                            ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -0.362     ; 1.942      ;
; -1.272 ; compare_number[1] ; color_out[0]                            ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -0.362     ; 1.942      ;
; -1.258 ; compare_number[6] ; color_out[2]                            ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -0.307     ; 1.983      ;
; -1.258 ; compare_number[6] ; color_out[1]                            ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -0.307     ; 1.983      ;
; -1.258 ; compare_number[6] ; color_out[0]                            ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -0.307     ; 1.983      ;
; -1.246 ; compare_number[3] ; counter_1_sec[28]                       ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -0.353     ; 1.925      ;
; -1.246 ; compare_number[3] ; counter_1_sec[22]                       ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -0.353     ; 1.925      ;
; -1.246 ; compare_number[3] ; counter_1_sec[21]                       ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -0.353     ; 1.925      ;
; -1.246 ; compare_number[3] ; counter_1_sec[20]                       ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -0.353     ; 1.925      ;
; -1.246 ; compare_number[3] ; counter_1_sec[19]                       ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -0.353     ; 1.925      ;
; -1.246 ; compare_number[3] ; counter_1_sec[17]                       ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -0.353     ; 1.925      ;
; -1.246 ; compare_number[3] ; counter_1_sec[16]                       ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -0.353     ; 1.925      ;
; -1.246 ; compare_number[3] ; counter_1_sec[14]                       ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -0.353     ; 1.925      ;
; -1.246 ; compare_number[3] ; counter_1_sec[15]                       ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -0.353     ; 1.925      ;
; -1.246 ; compare_number[3] ; counter_1_sec[26]                       ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -0.353     ; 1.925      ;
; -1.246 ; compare_number[3] ; counter_1_sec[27]                       ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -0.353     ; 1.925      ;
; -1.246 ; compare_number[3] ; counter_1_sec[24]                       ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -0.353     ; 1.925      ;
; -1.246 ; compare_number[3] ; counter_1_sec[25]                       ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -0.353     ; 1.925      ;
; -1.246 ; compare_number[3] ; counter_1_sec[18]                       ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -0.353     ; 1.925      ;
; -1.246 ; compare_number[3] ; counter_1_sec[23]                       ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -0.353     ; 1.925      ;
; -1.240 ; compare_number[3] ; y_out[0]                                ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -0.373     ; 1.899      ;
; -1.240 ; compare_number[3] ; y_out[1]                                ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -0.373     ; 1.899      ;
; -1.237 ; compare_number[3] ; y_out[3]                                ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -0.373     ; 1.896      ;
; -1.208 ; compare_number[5] ; color_out[2]                            ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -0.306     ; 1.934      ;
; -1.208 ; compare_number[5] ; color_out[1]                            ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -0.306     ; 1.934      ;
; -1.208 ; compare_number[5] ; color_out[0]                            ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -0.306     ; 1.934      ;
; -1.199 ; compare_number[2] ; x_out[3]                                ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -0.350     ; 1.881      ;
; -1.199 ; compare_number[2] ; x_out[6]                                ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -0.350     ; 1.881      ;
; -1.199 ; compare_number[2] ; y_out[4]                                ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -0.373     ; 1.858      ;
; -1.189 ; compare_number[2] ; address[0]                              ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -0.371     ; 1.850      ;
; -1.189 ; compare_number[2] ; address[1]                              ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -0.371     ; 1.850      ;
; -1.189 ; compare_number[2] ; address[2]                              ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -0.371     ; 1.850      ;
; -1.189 ; compare_number[2] ; address[3]                              ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -0.371     ; 1.850      ;
; -1.189 ; compare_number[2] ; address[4]                              ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -0.371     ; 1.850      ;
; -1.189 ; compare_number[2] ; address[5]                              ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -0.371     ; 1.850      ;
; -1.189 ; compare_number[2] ; address[6]                              ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -0.371     ; 1.850      ;
; -1.189 ; compare_number[2] ; address[7]                              ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -0.371     ; 1.850      ;
; -1.189 ; compare_number[2] ; address[8]                              ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -0.371     ; 1.850      ;
; -1.182 ; bitSWITCH         ; display_on_HEX:random_integer|digit2[0] ; reached_bottom        ; CLOCK_50    ; 1.000        ; -0.157     ; 2.057      ;
; -1.180 ; compare_number[2] ; y_out[2]                                ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -0.373     ; 1.839      ;
; -1.180 ; compare_number[2] ; counter_1_sec[6]                        ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -0.352     ; 1.860      ;
; -1.180 ; compare_number[2] ; counter_1_sec[5]                        ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -0.352     ; 1.860      ;
; -1.180 ; compare_number[2] ; counter_1_sec[11]                       ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -0.352     ; 1.860      ;
; -1.180 ; compare_number[2] ; counter_1_sec[13]                       ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -0.352     ; 1.860      ;
; -1.180 ; compare_number[2] ; counter_1_sec[9]                        ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -0.352     ; 1.860      ;
; -1.180 ; compare_number[2] ; counter_1_sec[10]                       ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -0.352     ; 1.860      ;
; -1.180 ; compare_number[2] ; counter_1_sec[8]                        ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -0.352     ; 1.860      ;
; -1.180 ; compare_number[2] ; counter_1_sec[7]                        ; prev_num_of_boxes.101 ; CLOCK_50    ; 1.000        ; -0.352     ; 1.860      ;
+--------+-------------------+-----------------------------------------+-----------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'prev_num_of_boxes.101'                                                                                         ;
+-------+-----------------------+-------------------+--------------+-----------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node           ; Launch Clock ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-------------------+--------------+-----------------------+--------------+------------+------------+
; 0.244 ; prev_num_of_boxes.011 ; compare_number[1] ; CLOCK_50     ; prev_num_of_boxes.101 ; 1.000        ; 0.376      ; 0.730      ;
; 0.284 ; prev_num_of_boxes.001 ; compare_number[1] ; CLOCK_50     ; prev_num_of_boxes.101 ; 1.000        ; 0.376      ; 0.690      ;
; 0.300 ; prev_num_of_boxes.011 ; compare_number[3] ; CLOCK_50     ; prev_num_of_boxes.101 ; 1.000        ; 0.379      ; 0.663      ;
; 0.319 ; prev_num_of_boxes.100 ; compare_number[3] ; CLOCK_50     ; prev_num_of_boxes.101 ; 1.000        ; 0.379      ; 0.644      ;
; 0.425 ; prev_num_of_boxes.001 ; compare_number[3] ; CLOCK_50     ; prev_num_of_boxes.101 ; 1.000        ; 0.379      ; 0.538      ;
; 0.436 ; prev_num_of_boxes.011 ; compare_number[2] ; CLOCK_50     ; prev_num_of_boxes.101 ; 1.000        ; 0.380      ; 0.535      ;
; 0.464 ; prev_num_of_boxes.100 ; compare_number[5] ; CLOCK_50     ; prev_num_of_boxes.101 ; 1.000        ; 0.320      ; 0.503      ;
; 0.468 ; prev_num_of_boxes.100 ; compare_number[6] ; CLOCK_50     ; prev_num_of_boxes.101 ; 1.000        ; 0.321      ; 0.499      ;
; 0.479 ; prev_num_of_boxes.010 ; compare_number[2] ; CLOCK_50     ; prev_num_of_boxes.101 ; 1.000        ; 0.380      ; 0.492      ;
+-------+-----------------------+-------------------+--------------+-----------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'reached_bottom'                                                                                                 ;
+-------+-----------------------+------------------+-----------------------+----------------+--------------+------------+------------+
; Slack ; From Node             ; To Node          ; Launch Clock          ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+------------------+-----------------------+----------------+--------------+------------+------------+
; 0.566 ; prev_num_of_boxes.000 ; num_of_boxes.001 ; CLOCK_50              ; reached_bottom ; 1.000        ; 0.153      ; 0.619      ;
; 0.594 ; prev_num_of_boxes.010 ; num_of_boxes.011 ; CLOCK_50              ; reached_bottom ; 1.000        ; 0.157      ; 0.595      ;
; 0.621 ; prev_num_of_boxes.110 ; num_of_boxes.000 ; CLOCK_50              ; reached_bottom ; 1.000        ; 0.188      ; 0.599      ;
; 0.623 ; prev_num_of_boxes.100 ; num_of_boxes.101 ; CLOCK_50              ; reached_bottom ; 1.000        ; 0.165      ; 0.574      ;
; 0.655 ; prev_num_of_boxes.000 ; num_of_boxes.000 ; CLOCK_50              ; reached_bottom ; 1.000        ; 0.158      ; 0.535      ;
; 0.659 ; prev_num_of_boxes.001 ; num_of_boxes.001 ; CLOCK_50              ; reached_bottom ; 1.000        ; 0.157      ; 0.530      ;
; 0.662 ; prev_num_of_boxes.011 ; num_of_boxes.100 ; CLOCK_50              ; reached_bottom ; 1.000        ; 0.157      ; 0.527      ;
; 0.662 ; prev_num_of_boxes.010 ; num_of_boxes.010 ; CLOCK_50              ; reached_bottom ; 1.000        ; 0.157      ; 0.527      ;
; 0.701 ; prev_num_of_boxes.110 ; num_of_boxes.110 ; CLOCK_50              ; reached_bottom ; 1.000        ; 0.190      ; 0.521      ;
; 0.781 ; prev_num_of_boxes.001 ; num_of_boxes.010 ; CLOCK_50              ; reached_bottom ; 1.000        ; 0.157      ; 0.408      ;
; 0.784 ; prev_num_of_boxes.011 ; num_of_boxes.011 ; CLOCK_50              ; reached_bottom ; 1.000        ; 0.157      ; 0.405      ;
; 0.792 ; prev_num_of_boxes.100 ; num_of_boxes.100 ; CLOCK_50              ; reached_bottom ; 1.000        ; 0.157      ; 0.397      ;
; 1.887 ; prev_num_of_boxes.101 ; num_of_boxes.110 ; prev_num_of_boxes.101 ; reached_bottom ; 0.500        ; 1.806      ; 0.592      ;
; 2.387 ; prev_num_of_boxes.101 ; num_of_boxes.110 ; prev_num_of_boxes.101 ; reached_bottom ; 1.000        ; 1.806      ; 0.592      ;
+-------+-----------------------+------------------+-----------------------+----------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'VGA|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                    ;
+--------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                                                                                                            ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 36.912 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a3~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 3.163      ;
; 36.912 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a3~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 3.163      ;
; 36.912 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a3~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 3.163      ;
; 36.912 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a3~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 3.163      ;
; 36.912 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a3~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 3.163      ;
; 36.912 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a3~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 3.163      ;
; 36.912 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a3~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 3.163      ;
; 36.912 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a3~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 3.163      ;
; 36.912 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a3~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 3.163      ;
; 36.912 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a3~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 3.163      ;
; 36.912 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a3~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 3.163      ;
; 36.912 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a3~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 3.163      ;
; 36.921 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a4~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.078      ; 3.156      ;
; 36.921 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a4~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.078      ; 3.156      ;
; 36.921 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a4~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.078      ; 3.156      ;
; 36.921 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a4~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.078      ; 3.156      ;
; 36.921 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a4~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.078      ; 3.156      ;
; 36.921 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a4~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.078      ; 3.156      ;
; 36.921 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a4~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.078      ; 3.156      ;
; 36.921 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a4~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.078      ; 3.156      ;
; 36.921 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a4~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.078      ; 3.156      ;
; 36.921 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a4~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.078      ; 3.156      ;
; 36.921 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a4~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.078      ; 3.156      ;
; 36.921 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a4~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.078      ; 3.156      ;
; 36.936 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a3~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 3.139      ;
; 36.936 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a3~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 3.139      ;
; 36.936 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a3~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 3.139      ;
; 36.936 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a3~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 3.139      ;
; 36.936 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a3~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 3.139      ;
; 36.936 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a3~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 3.139      ;
; 36.936 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a3~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 3.139      ;
; 36.936 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a3~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 3.139      ;
; 36.936 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a3~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 3.139      ;
; 36.936 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a3~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 3.139      ;
; 36.936 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a3~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 3.139      ;
; 36.936 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a3~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 3.139      ;
; 36.945 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a4~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.078      ; 3.132      ;
; 36.945 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a4~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.078      ; 3.132      ;
; 36.945 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a4~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.078      ; 3.132      ;
; 36.945 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a4~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.078      ; 3.132      ;
; 36.945 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a4~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.078      ; 3.132      ;
; 36.945 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a4~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.078      ; 3.132      ;
; 36.945 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a4~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.078      ; 3.132      ;
; 36.945 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a4~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.078      ; 3.132      ;
; 36.945 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a4~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.078      ; 3.132      ;
; 36.945 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a4~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.078      ; 3.132      ;
; 36.945 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a4~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.078      ; 3.132      ;
; 36.945 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a4~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.078      ; 3.132      ;
; 37.007 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a3~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 3.068      ;
; 37.007 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a3~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 3.068      ;
; 37.007 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a3~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 3.068      ;
; 37.007 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a3~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 3.068      ;
; 37.007 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a3~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 3.068      ;
; 37.007 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a3~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 3.068      ;
; 37.007 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a3~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 3.068      ;
; 37.007 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a3~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 3.068      ;
; 37.007 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a3~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 3.068      ;
; 37.007 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a3~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 3.068      ;
; 37.007 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a3~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 3.068      ;
; 37.007 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a3~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 3.068      ;
; 37.015 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a3~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.074      ; 3.058      ;
; 37.015 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a3~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.074      ; 3.058      ;
; 37.015 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a3~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.074      ; 3.058      ;
; 37.015 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a3~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.074      ; 3.058      ;
; 37.015 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a3~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.074      ; 3.058      ;
; 37.015 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a3~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.074      ; 3.058      ;
; 37.015 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a3~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.074      ; 3.058      ;
; 37.015 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a3~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.074      ; 3.058      ;
; 37.015 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a3~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.074      ; 3.058      ;
; 37.015 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a3~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.074      ; 3.058      ;
; 37.015 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a3~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.074      ; 3.058      ;
; 37.015 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a3~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.074      ; 3.058      ;
; 37.016 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a4~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.078      ; 3.061      ;
; 37.016 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a4~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.078      ; 3.061      ;
; 37.016 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a4~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.078      ; 3.061      ;
; 37.016 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a4~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.078      ; 3.061      ;
; 37.016 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a4~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.078      ; 3.061      ;
; 37.016 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a4~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.078      ; 3.061      ;
; 37.016 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a4~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.078      ; 3.061      ;
; 37.016 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a4~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.078      ; 3.061      ;
; 37.016 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a4~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.078      ; 3.061      ;
; 37.016 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a4~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.078      ; 3.061      ;
; 37.016 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a4~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.078      ; 3.061      ;
; 37.016 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a4~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.078      ; 3.061      ;
; 37.024 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a4~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 3.051      ;
; 37.024 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a4~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 3.051      ;
; 37.024 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a4~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 3.051      ;
; 37.024 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a4~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 3.051      ;
; 37.024 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a4~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 3.051      ;
; 37.024 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a4~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 3.051      ;
; 37.024 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a4~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 3.051      ;
; 37.024 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a4~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 3.051      ;
; 37.024 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a4~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 3.051      ;
; 37.024 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a4~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 3.051      ;
; 37.024 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a4~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 3.051      ;
; 37.024 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a4~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 3.051      ;
; 37.054 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a6~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.061      ; 3.006      ;
; 37.054 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a6~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.061      ; 3.006      ;
; 37.054 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a6~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.061      ; 3.006      ;
; 37.054 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a6~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.061      ; 3.006      ;
+--------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'reached_bottom'                                                                                                   ;
+--------+-----------------------+------------------+-----------------------+----------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node          ; Launch Clock          ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+------------------+-----------------------+----------------+--------------+------------+------------+
; -1.507 ; prev_num_of_boxes.101 ; num_of_boxes.110 ; prev_num_of_boxes.101 ; reached_bottom ; 0.000        ; 1.806      ; 0.592      ;
; -1.007 ; prev_num_of_boxes.101 ; num_of_boxes.110 ; prev_num_of_boxes.101 ; reached_bottom ; -0.500       ; 1.806      ; 0.592      ;
; 0.088  ; prev_num_of_boxes.100 ; num_of_boxes.100 ; CLOCK_50              ; reached_bottom ; 0.000        ; 0.157      ; 0.397      ;
; 0.096  ; prev_num_of_boxes.011 ; num_of_boxes.011 ; CLOCK_50              ; reached_bottom ; 0.000        ; 0.157      ; 0.405      ;
; 0.099  ; prev_num_of_boxes.001 ; num_of_boxes.010 ; CLOCK_50              ; reached_bottom ; 0.000        ; 0.157      ; 0.408      ;
; 0.179  ; prev_num_of_boxes.110 ; num_of_boxes.110 ; CLOCK_50              ; reached_bottom ; 0.000        ; 0.190      ; 0.521      ;
; 0.218  ; prev_num_of_boxes.011 ; num_of_boxes.100 ; CLOCK_50              ; reached_bottom ; 0.000        ; 0.157      ; 0.527      ;
; 0.218  ; prev_num_of_boxes.010 ; num_of_boxes.010 ; CLOCK_50              ; reached_bottom ; 0.000        ; 0.157      ; 0.527      ;
; 0.221  ; prev_num_of_boxes.001 ; num_of_boxes.001 ; CLOCK_50              ; reached_bottom ; 0.000        ; 0.157      ; 0.530      ;
; 0.225  ; prev_num_of_boxes.000 ; num_of_boxes.000 ; CLOCK_50              ; reached_bottom ; 0.000        ; 0.158      ; 0.535      ;
; 0.257  ; prev_num_of_boxes.100 ; num_of_boxes.101 ; CLOCK_50              ; reached_bottom ; 0.000        ; 0.165      ; 0.574      ;
; 0.259  ; prev_num_of_boxes.110 ; num_of_boxes.000 ; CLOCK_50              ; reached_bottom ; 0.000        ; 0.188      ; 0.599      ;
; 0.286  ; prev_num_of_boxes.010 ; num_of_boxes.011 ; CLOCK_50              ; reached_bottom ; 0.000        ; 0.157      ; 0.595      ;
; 0.314  ; prev_num_of_boxes.000 ; num_of_boxes.001 ; CLOCK_50              ; reached_bottom ; 0.000        ; 0.153      ; 0.619      ;
+--------+-----------------------+------------------+-----------------------+----------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                             ;
+--------+----------------+-----------------------+----------------+-------------+--------------+------------+------------+
; Slack  ; From Node      ; To Node               ; Launch Clock   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------+-----------------------+----------------+-------------+--------------+------------+------------+
; -1.071 ; reached_bottom ; y_Q.Xd                ; reached_bottom ; CLOCK_50    ; 0.000        ; 1.651      ; 0.873      ;
; -0.907 ; reached_bottom ; RANDOM_INTEGER5bit[4] ; reached_bottom ; CLOCK_50    ; 0.000        ; 1.650      ; 1.036      ;
; -0.907 ; reached_bottom ; RANDOM_INTEGER5bit[3] ; reached_bottom ; CLOCK_50    ; 0.000        ; 1.650      ; 1.036      ;
; -0.907 ; reached_bottom ; RANDOM_INTEGER5bit[2] ; reached_bottom ; CLOCK_50    ; 0.000        ; 1.650      ; 1.036      ;
; -0.907 ; reached_bottom ; RANDOM_INTEGER5bit[1] ; reached_bottom ; CLOCK_50    ; 0.000        ; 1.650      ; 1.036      ;
; -0.907 ; reached_bottom ; RANDOM_INTEGER5bit[0] ; reached_bottom ; CLOCK_50    ; 0.000        ; 1.650      ; 1.036      ;
; -0.896 ; reached_bottom ; reached_bottom        ; reached_bottom ; CLOCK_50    ; 0.000        ; 1.648      ; 1.045      ;
; -0.740 ; reached_bottom ; y_Q.Wait              ; reached_bottom ; CLOCK_50    ; 0.000        ; 1.646      ; 1.199      ;
; -0.731 ; reached_bottom ; RANDOM_INTEGER4bit[3] ; reached_bottom ; CLOCK_50    ; 0.000        ; 1.656      ; 1.218      ;
; -0.731 ; reached_bottom ; RANDOM_INTEGER4bit[2] ; reached_bottom ; CLOCK_50    ; 0.000        ; 1.656      ; 1.218      ;
; -0.731 ; reached_bottom ; RANDOM_INTEGER4bit[1] ; reached_bottom ; CLOCK_50    ; 0.000        ; 1.656      ; 1.218      ;
; -0.731 ; reached_bottom ; RANDOM_INTEGER4bit[0] ; reached_bottom ; CLOCK_50    ; 0.000        ; 1.656      ; 1.218      ;
; -0.728 ; reached_bottom ; timedelay[11]         ; reached_bottom ; CLOCK_50    ; 0.000        ; 1.668      ; 1.233      ;
; -0.728 ; reached_bottom ; timedelay[21]         ; reached_bottom ; CLOCK_50    ; 0.000        ; 1.668      ; 1.233      ;
; -0.728 ; reached_bottom ; timedelay[16]         ; reached_bottom ; CLOCK_50    ; 0.000        ; 1.668      ; 1.233      ;
; -0.692 ; reached_bottom ; x_out[2]              ; reached_bottom ; CLOCK_50    ; 0.000        ; 1.644      ; 1.245      ;
; -0.684 ; reached_bottom ; x_out[0]              ; reached_bottom ; CLOCK_50    ; 0.000        ; 1.646      ; 1.255      ;
; -0.680 ; reached_bottom ; writeEn               ; reached_bottom ; CLOCK_50    ; 0.000        ; 1.649      ; 1.262      ;
; -0.677 ; reached_bottom ; x_out[1]              ; reached_bottom ; CLOCK_50    ; 0.000        ; 1.646      ; 1.262      ;
; -0.677 ; reached_bottom ; y_out[5]              ; reached_bottom ; CLOCK_50    ; 0.000        ; 1.649      ; 1.265      ;
; -0.677 ; reached_bottom ; y_out[6]              ; reached_bottom ; CLOCK_50    ; 0.000        ; 1.649      ; 1.265      ;
; -0.674 ; reached_bottom ; y_out[2]              ; reached_bottom ; CLOCK_50    ; 0.000        ; 1.649      ; 1.268      ;
; -0.649 ; reached_bottom ; x_out[5]              ; reached_bottom ; CLOCK_50    ; 0.000        ; 1.648      ; 1.292      ;
; -0.635 ; reached_bottom ; address[0]            ; reached_bottom ; CLOCK_50    ; 0.000        ; 1.651      ; 1.309      ;
; -0.635 ; reached_bottom ; address[1]            ; reached_bottom ; CLOCK_50    ; 0.000        ; 1.651      ; 1.309      ;
; -0.635 ; reached_bottom ; address[2]            ; reached_bottom ; CLOCK_50    ; 0.000        ; 1.651      ; 1.309      ;
; -0.635 ; reached_bottom ; address[3]            ; reached_bottom ; CLOCK_50    ; 0.000        ; 1.651      ; 1.309      ;
; -0.635 ; reached_bottom ; address[4]            ; reached_bottom ; CLOCK_50    ; 0.000        ; 1.651      ; 1.309      ;
; -0.635 ; reached_bottom ; address[5]            ; reached_bottom ; CLOCK_50    ; 0.000        ; 1.651      ; 1.309      ;
; -0.635 ; reached_bottom ; address[6]            ; reached_bottom ; CLOCK_50    ; 0.000        ; 1.651      ; 1.309      ;
; -0.635 ; reached_bottom ; address[7]            ; reached_bottom ; CLOCK_50    ; 0.000        ; 1.651      ; 1.309      ;
; -0.635 ; reached_bottom ; address[8]            ; reached_bottom ; CLOCK_50    ; 0.000        ; 1.651      ; 1.309      ;
; -0.632 ; reached_bottom ; timedelay[14]         ; reached_bottom ; CLOCK_50    ; 0.000        ; 1.668      ; 1.329      ;
; -0.632 ; reached_bottom ; timedelay[13]         ; reached_bottom ; CLOCK_50    ; 0.000        ; 1.668      ; 1.329      ;
; -0.632 ; reached_bottom ; timedelay[10]         ; reached_bottom ; CLOCK_50    ; 0.000        ; 1.668      ; 1.329      ;
; -0.632 ; reached_bottom ; timedelay[8]          ; reached_bottom ; CLOCK_50    ; 0.000        ; 1.668      ; 1.329      ;
; -0.632 ; reached_bottom ; timedelay[19]         ; reached_bottom ; CLOCK_50    ; 0.000        ; 1.668      ; 1.329      ;
; -0.632 ; reached_bottom ; timedelay[20]         ; reached_bottom ; CLOCK_50    ; 0.000        ; 1.668      ; 1.329      ;
; -0.632 ; reached_bottom ; timedelay[15]         ; reached_bottom ; CLOCK_50    ; 0.000        ; 1.668      ; 1.329      ;
; -0.591 ; reached_bottom ; y_out[0]              ; reached_bottom ; CLOCK_50    ; 0.000        ; 1.648      ; 1.350      ;
; -0.591 ; reached_bottom ; y_out[1]              ; reached_bottom ; CLOCK_50    ; 0.000        ; 1.648      ; 1.350      ;
; -0.591 ; reached_bottom ; y_out[3]              ; reached_bottom ; CLOCK_50    ; 0.000        ; 1.648      ; 1.350      ;
; -0.571 ; reached_bottom ; y_Q.Xd                ; reached_bottom ; CLOCK_50    ; -0.500       ; 1.651      ; 0.873      ;
; -0.565 ; reached_bottom ; y_out[4]              ; reached_bottom ; CLOCK_50    ; 0.000        ; 1.649      ; 1.377      ;
; -0.551 ; reached_bottom ; x_out[4]              ; reached_bottom ; CLOCK_50    ; 0.000        ; 1.644      ; 1.386      ;
; -0.512 ; reached_bottom ; x_out[7]              ; reached_bottom ; CLOCK_50    ; 0.000        ; 1.651      ; 1.432      ;
; -0.417 ; reached_bottom ; x_out[3]              ; reached_bottom ; CLOCK_50    ; 0.000        ; 1.672      ; 1.548      ;
; -0.417 ; reached_bottom ; x_out[6]              ; reached_bottom ; CLOCK_50    ; 0.000        ; 1.672      ; 1.548      ;
; -0.407 ; reached_bottom ; RANDOM_INTEGER5bit[4] ; reached_bottom ; CLOCK_50    ; -0.500       ; 1.650      ; 1.036      ;
; -0.407 ; reached_bottom ; RANDOM_INTEGER5bit[3] ; reached_bottom ; CLOCK_50    ; -0.500       ; 1.650      ; 1.036      ;
; -0.407 ; reached_bottom ; RANDOM_INTEGER5bit[2] ; reached_bottom ; CLOCK_50    ; -0.500       ; 1.650      ; 1.036      ;
; -0.407 ; reached_bottom ; RANDOM_INTEGER5bit[1] ; reached_bottom ; CLOCK_50    ; -0.500       ; 1.650      ; 1.036      ;
; -0.407 ; reached_bottom ; RANDOM_INTEGER5bit[0] ; reached_bottom ; CLOCK_50    ; -0.500       ; 1.650      ; 1.036      ;
; -0.396 ; reached_bottom ; reached_bottom        ; reached_bottom ; CLOCK_50    ; -0.500       ; 1.648      ; 1.045      ;
; -0.338 ; reached_bottom ; score_with_BOOL[7]    ; reached_bottom ; CLOCK_50    ; 0.000        ; 1.659      ; 1.614      ;
; -0.338 ; reached_bottom ; score_with_BOOL[6]    ; reached_bottom ; CLOCK_50    ; 0.000        ; 1.659      ; 1.614      ;
; -0.338 ; reached_bottom ; score_with_BOOL[5]    ; reached_bottom ; CLOCK_50    ; 0.000        ; 1.659      ; 1.614      ;
; -0.338 ; reached_bottom ; score_with_BOOL[4]    ; reached_bottom ; CLOCK_50    ; 0.000        ; 1.659      ; 1.614      ;
; -0.338 ; reached_bottom ; score_with_BOOL[2]    ; reached_bottom ; CLOCK_50    ; 0.000        ; 1.659      ; 1.614      ;
; -0.338 ; reached_bottom ; score_with_BOOL[3]    ; reached_bottom ; CLOCK_50    ; 0.000        ; 1.659      ; 1.614      ;
; -0.338 ; reached_bottom ; score_with_BOOL[1]    ; reached_bottom ; CLOCK_50    ; 0.000        ; 1.659      ; 1.614      ;
; -0.338 ; reached_bottom ; score_with_BOOL[0]    ; reached_bottom ; CLOCK_50    ; 0.000        ; 1.659      ; 1.614      ;
; -0.240 ; reached_bottom ; y_Q.Wait              ; reached_bottom ; CLOCK_50    ; -0.500       ; 1.646      ; 1.199      ;
; -0.231 ; reached_bottom ; RANDOM_INTEGER4bit[3] ; reached_bottom ; CLOCK_50    ; -0.500       ; 1.656      ; 1.218      ;
; -0.231 ; reached_bottom ; RANDOM_INTEGER4bit[2] ; reached_bottom ; CLOCK_50    ; -0.500       ; 1.656      ; 1.218      ;
; -0.231 ; reached_bottom ; RANDOM_INTEGER4bit[1] ; reached_bottom ; CLOCK_50    ; -0.500       ; 1.656      ; 1.218      ;
; -0.231 ; reached_bottom ; RANDOM_INTEGER4bit[0] ; reached_bottom ; CLOCK_50    ; -0.500       ; 1.656      ; 1.218      ;
; -0.228 ; reached_bottom ; timedelay[11]         ; reached_bottom ; CLOCK_50    ; -0.500       ; 1.668      ; 1.233      ;
; -0.228 ; reached_bottom ; timedelay[21]         ; reached_bottom ; CLOCK_50    ; -0.500       ; 1.668      ; 1.233      ;
; -0.228 ; reached_bottom ; timedelay[16]         ; reached_bottom ; CLOCK_50    ; -0.500       ; 1.668      ; 1.233      ;
; -0.192 ; reached_bottom ; x_out[2]              ; reached_bottom ; CLOCK_50    ; -0.500       ; 1.644      ; 1.245      ;
; -0.184 ; reached_bottom ; x_out[0]              ; reached_bottom ; CLOCK_50    ; -0.500       ; 1.646      ; 1.255      ;
; -0.180 ; reached_bottom ; writeEn               ; reached_bottom ; CLOCK_50    ; -0.500       ; 1.649      ; 1.262      ;
; -0.177 ; reached_bottom ; x_out[1]              ; reached_bottom ; CLOCK_50    ; -0.500       ; 1.646      ; 1.262      ;
; -0.177 ; reached_bottom ; y_out[5]              ; reached_bottom ; CLOCK_50    ; -0.500       ; 1.649      ; 1.265      ;
; -0.177 ; reached_bottom ; y_out[6]              ; reached_bottom ; CLOCK_50    ; -0.500       ; 1.649      ; 1.265      ;
; -0.174 ; reached_bottom ; y_out[2]              ; reached_bottom ; CLOCK_50    ; -0.500       ; 1.649      ; 1.268      ;
; -0.149 ; reached_bottom ; x_out[5]              ; reached_bottom ; CLOCK_50    ; -0.500       ; 1.648      ; 1.292      ;
; -0.135 ; reached_bottom ; address[0]            ; reached_bottom ; CLOCK_50    ; -0.500       ; 1.651      ; 1.309      ;
; -0.135 ; reached_bottom ; address[1]            ; reached_bottom ; CLOCK_50    ; -0.500       ; 1.651      ; 1.309      ;
; -0.135 ; reached_bottom ; address[2]            ; reached_bottom ; CLOCK_50    ; -0.500       ; 1.651      ; 1.309      ;
; -0.135 ; reached_bottom ; address[3]            ; reached_bottom ; CLOCK_50    ; -0.500       ; 1.651      ; 1.309      ;
; -0.135 ; reached_bottom ; address[4]            ; reached_bottom ; CLOCK_50    ; -0.500       ; 1.651      ; 1.309      ;
; -0.135 ; reached_bottom ; address[5]            ; reached_bottom ; CLOCK_50    ; -0.500       ; 1.651      ; 1.309      ;
; -0.135 ; reached_bottom ; address[6]            ; reached_bottom ; CLOCK_50    ; -0.500       ; 1.651      ; 1.309      ;
; -0.135 ; reached_bottom ; address[7]            ; reached_bottom ; CLOCK_50    ; -0.500       ; 1.651      ; 1.309      ;
; -0.135 ; reached_bottom ; address[8]            ; reached_bottom ; CLOCK_50    ; -0.500       ; 1.651      ; 1.309      ;
; -0.132 ; reached_bottom ; timedelay[14]         ; reached_bottom ; CLOCK_50    ; -0.500       ; 1.668      ; 1.329      ;
; -0.132 ; reached_bottom ; timedelay[13]         ; reached_bottom ; CLOCK_50    ; -0.500       ; 1.668      ; 1.329      ;
; -0.132 ; reached_bottom ; timedelay[10]         ; reached_bottom ; CLOCK_50    ; -0.500       ; 1.668      ; 1.329      ;
; -0.132 ; reached_bottom ; timedelay[8]          ; reached_bottom ; CLOCK_50    ; -0.500       ; 1.668      ; 1.329      ;
; -0.132 ; reached_bottom ; timedelay[19]         ; reached_bottom ; CLOCK_50    ; -0.500       ; 1.668      ; 1.329      ;
; -0.132 ; reached_bottom ; timedelay[20]         ; reached_bottom ; CLOCK_50    ; -0.500       ; 1.668      ; 1.329      ;
; -0.132 ; reached_bottom ; timedelay[15]         ; reached_bottom ; CLOCK_50    ; -0.500       ; 1.668      ; 1.329      ;
; -0.091 ; reached_bottom ; y_out[0]              ; reached_bottom ; CLOCK_50    ; -0.500       ; 1.648      ; 1.350      ;
; -0.091 ; reached_bottom ; y_out[1]              ; reached_bottom ; CLOCK_50    ; -0.500       ; 1.648      ; 1.350      ;
; -0.091 ; reached_bottom ; y_out[3]              ; reached_bottom ; CLOCK_50    ; -0.500       ; 1.648      ; 1.350      ;
; -0.065 ; reached_bottom ; y_out[4]              ; reached_bottom ; CLOCK_50    ; -0.500       ; 1.649      ; 1.377      ;
; -0.051 ; reached_bottom ; x_out[4]              ; reached_bottom ; CLOCK_50    ; -0.500       ; 1.644      ; 1.386      ;
; -0.012 ; reached_bottom ; x_out[7]              ; reached_bottom ; CLOCK_50    ; -0.500       ; 1.651      ; 1.432      ;
+--------+----------------+-----------------------+----------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'prev_num_of_boxes.101'                                                                                          ;
+-------+-----------------------+-------------------+--------------+-----------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node           ; Launch Clock ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-------------------+--------------+-----------------------+--------------+------------+------------+
; 0.112 ; prev_num_of_boxes.010 ; compare_number[2] ; CLOCK_50     ; prev_num_of_boxes.101 ; 0.000        ; 0.380      ; 0.492      ;
; 0.155 ; prev_num_of_boxes.011 ; compare_number[2] ; CLOCK_50     ; prev_num_of_boxes.101 ; 0.000        ; 0.380      ; 0.535      ;
; 0.159 ; prev_num_of_boxes.001 ; compare_number[3] ; CLOCK_50     ; prev_num_of_boxes.101 ; 0.000        ; 0.379      ; 0.538      ;
; 0.178 ; prev_num_of_boxes.100 ; compare_number[6] ; CLOCK_50     ; prev_num_of_boxes.101 ; 0.000        ; 0.321      ; 0.499      ;
; 0.183 ; prev_num_of_boxes.100 ; compare_number[5] ; CLOCK_50     ; prev_num_of_boxes.101 ; 0.000        ; 0.320      ; 0.503      ;
; 0.265 ; prev_num_of_boxes.100 ; compare_number[3] ; CLOCK_50     ; prev_num_of_boxes.101 ; 0.000        ; 0.379      ; 0.644      ;
; 0.284 ; prev_num_of_boxes.011 ; compare_number[3] ; CLOCK_50     ; prev_num_of_boxes.101 ; 0.000        ; 0.379      ; 0.663      ;
; 0.314 ; prev_num_of_boxes.001 ; compare_number[1] ; CLOCK_50     ; prev_num_of_boxes.101 ; 0.000        ; 0.376      ; 0.690      ;
; 0.354 ; prev_num_of_boxes.011 ; compare_number[1] ; CLOCK_50     ; prev_num_of_boxes.101 ; 0.000        ; 0.376      ; 0.730      ;
+-------+-----------------------+-------------------+--------------+-----------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'VGA|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                          ; To Node                                                                                                                            ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.237 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|address_reg_a[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|out_address_reg_a[2]             ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.389      ;
; 0.298 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.450      ;
; 0.313 ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                  ; vga_adapter:VGA|vga_controller:controller|VGA_HS                                                                                   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.463      ;
; 0.314 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|address_reg_a[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|out_address_reg_a[1]             ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 0.468      ;
; 0.315 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|address_reg_a[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|out_address_reg_a[0]             ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 0.469      ;
; 0.320 ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.471      ;
; 0.330 ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                               ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK                                                                                ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.480      ;
; 0.363 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.515      ;
; 0.364 ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.516      ;
; 0.368 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.520      ;
; 0.368 ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.520      ;
; 0.369 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.370 ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.522      ;
; 0.371 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.374 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.526      ;
; 0.374 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.526      ;
; 0.376 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.528      ;
; 0.376 ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.528      ;
; 0.382 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.534      ;
; 0.397 ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.547      ;
; 0.437 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.589      ;
; 0.438 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.590      ;
; 0.442 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.594      ;
; 0.448 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.600      ;
; 0.459 ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.609      ;
; 0.472 ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.622      ;
; 0.487 ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.639      ;
; 0.490 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.640      ;
; 0.494 ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.646      ;
; 0.502 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.654      ;
; 0.505 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a11~porta_address_reg4 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.075      ; 0.718      ;
; 0.506 ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.658      ;
; 0.506 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.658      ;
; 0.507 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.659      ;
; 0.508 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a11~porta_address_reg3 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.075      ; 0.721      ;
; 0.510 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a8~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.721      ;
; 0.511 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.663      ;
; 0.512 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a11~porta_address_reg0 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.075      ; 0.725      ;
; 0.512 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.664      ;
; 0.514 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.666      ;
; 0.514 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.666      ;
; 0.515 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.667      ;
; 0.516 ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.668      ;
; 0.519 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a8~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.730      ;
; 0.519 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.671      ;
; 0.522 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.674      ;
; 0.524 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a8~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.735      ;
; 0.534 ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                  ; vga_adapter:VGA|vga_controller:controller|VGA_VS                                                                                   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 0.680      ;
; 0.538 ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.688      ;
; 0.541 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.693      ;
; 0.542 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.694      ;
; 0.543 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.693      ;
; 0.546 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.697      ;
; 0.546 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.698      ;
; 0.551 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.703      ;
; 0.557 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.709      ;
; 0.564 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.716      ;
; 0.570 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a8~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.781      ;
; 0.571 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.723      ;
; 0.572 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a8~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.783      ;
; 0.576 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.728      ;
; 0.577 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.729      ;
; 0.582 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.734      ;
; 0.585 ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.735      ;
; 0.596 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.748      ;
; 0.603 ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.755      ;
; 0.604 ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.756      ;
; 0.606 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.758      ;
; 0.607 ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.757      ;
; 0.608 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.760      ;
; 0.611 ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.763      ;
; 0.611 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.763      ;
; 0.620 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.772      ;
; 0.620 ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.770      ;
; 0.627 ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.778      ;
; 0.627 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.779      ;
; 0.633 ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.783      ;
; 0.634 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a10~porta_address_reg3 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.842      ;
; 0.634 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a12~porta_address_reg3 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.851      ;
; 0.635 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a10~porta_address_reg0 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.843      ;
; 0.636 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a2~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.855      ;
; 0.639 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a2~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.858      ;
; 0.640 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.792      ;
; 0.641 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.793      ;
; 0.642 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.794      ;
; 0.642 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.794      ;
; 0.643 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.795      ;
; 0.643 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.795      ;
; 0.644 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a2~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.863      ;
; 0.645 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.797      ;
; 0.646 ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.798      ;
; 0.647 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.799      ;
; 0.648 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a7~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.068      ; 0.854      ;
; 0.649 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a1~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.083      ; 0.870      ;
; 0.651 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a1~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.083      ; 0.872      ;
; 0.652 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a2~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.871      ;
; 0.652 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a1~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.083      ; 0.873      ;
; 0.653 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a1~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.083      ; 0.874      ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'reached_bottom'                                                                          ;
+--------+--------------+----------------+------------------+----------------+------------+---------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock          ; Clock Edge ; Target                          ;
+--------+--------------+----------------+------------------+----------------+------------+---------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; reached_bottom ; Rise       ; bitSWITCH                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; reached_bottom ; Rise       ; bitSWITCH                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; reached_bottom ; Rise       ; num_of_boxes.000                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; reached_bottom ; Rise       ; num_of_boxes.000                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; reached_bottom ; Rise       ; num_of_boxes.001                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; reached_bottom ; Rise       ; num_of_boxes.001                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; reached_bottom ; Rise       ; num_of_boxes.010                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; reached_bottom ; Rise       ; num_of_boxes.010                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; reached_bottom ; Rise       ; num_of_boxes.011                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; reached_bottom ; Rise       ; num_of_boxes.011                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; reached_bottom ; Rise       ; num_of_boxes.100                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; reached_bottom ; Rise       ; num_of_boxes.100                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; reached_bottom ; Rise       ; num_of_boxes.101                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; reached_bottom ; Rise       ; num_of_boxes.101                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; reached_bottom ; Rise       ; num_of_boxes.110                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; reached_bottom ; Rise       ; num_of_boxes.110                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reached_bottom ; Rise       ; bitSWITCH|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reached_bottom ; Rise       ; bitSWITCH|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reached_bottom ; Rise       ; num_of_boxes.000|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reached_bottom ; Rise       ; num_of_boxes.000|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reached_bottom ; Rise       ; num_of_boxes.001|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reached_bottom ; Rise       ; num_of_boxes.001|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reached_bottom ; Rise       ; num_of_boxes.010|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reached_bottom ; Rise       ; num_of_boxes.010|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reached_bottom ; Rise       ; num_of_boxes.011|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reached_bottom ; Rise       ; num_of_boxes.011|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reached_bottom ; Rise       ; num_of_boxes.100|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reached_bottom ; Rise       ; num_of_boxes.100|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reached_bottom ; Rise       ; num_of_boxes.101|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reached_bottom ; Rise       ; num_of_boxes.101|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reached_bottom ; Rise       ; num_of_boxes.110|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reached_bottom ; Rise       ; num_of_boxes.110|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reached_bottom ; Rise       ; reached_bottom|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reached_bottom ; Rise       ; reached_bottom|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reached_bottom ; Rise       ; reached_bottom~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reached_bottom ; Rise       ; reached_bottom~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reached_bottom ; Rise       ; reached_bottom~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reached_bottom ; Rise       ; reached_bottom~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+----------------+------------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'prev_num_of_boxes.101'                                                                          ;
+-------+--------------+----------------+------------------+-----------------------+------------+----------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                 ; Clock Edge ; Target                           ;
+-------+--------------+----------------+------------------+-----------------------+------------+----------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; prev_num_of_boxes.101 ; Rise       ; compare_number[1]                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; prev_num_of_boxes.101 ; Rise       ; compare_number[1]                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; prev_num_of_boxes.101 ; Rise       ; compare_number[1]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; prev_num_of_boxes.101 ; Rise       ; compare_number[1]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; prev_num_of_boxes.101 ; Rise       ; compare_number[2]                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; prev_num_of_boxes.101 ; Rise       ; compare_number[2]                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; prev_num_of_boxes.101 ; Rise       ; compare_number[2]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; prev_num_of_boxes.101 ; Rise       ; compare_number[2]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; prev_num_of_boxes.101 ; Rise       ; compare_number[3]                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; prev_num_of_boxes.101 ; Rise       ; compare_number[3]                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; prev_num_of_boxes.101 ; Rise       ; compare_number[3]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; prev_num_of_boxes.101 ; Rise       ; compare_number[3]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; prev_num_of_boxes.101 ; Rise       ; compare_number[5]                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; prev_num_of_boxes.101 ; Rise       ; compare_number[5]                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; prev_num_of_boxes.101 ; Rise       ; compare_number[5]|datad          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; prev_num_of_boxes.101 ; Rise       ; compare_number[5]|datad          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; prev_num_of_boxes.101 ; Rise       ; compare_number[6]                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; prev_num_of_boxes.101 ; Rise       ; compare_number[6]                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; prev_num_of_boxes.101 ; Rise       ; compare_number[6]|datad          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; prev_num_of_boxes.101 ; Rise       ; compare_number[6]|datad          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; prev_num_of_boxes.101 ; Rise       ; compare_number~1clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; prev_num_of_boxes.101 ; Rise       ; compare_number~1clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; prev_num_of_boxes.101 ; Rise       ; compare_number~1clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; prev_num_of_boxes.101 ; Rise       ; compare_number~1clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; prev_num_of_boxes.101 ; Rise       ; compare_number~1|combout         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; prev_num_of_boxes.101 ; Rise       ; compare_number~1|combout         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; prev_num_of_boxes.101 ; Rise       ; compare_number~1|datad           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; prev_num_of_boxes.101 ; Rise       ; compare_number~1|datad           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; prev_num_of_boxes.101 ; Rise       ; prev_num_of_boxes.101|regout     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; prev_num_of_boxes.101 ; Rise       ; prev_num_of_boxes.101|regout     ;
+-------+--------------+----------------+------------------+-----------------------+------------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                             ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                              ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a0~portb_we_reg         ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a0~portb_we_reg         ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a10~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a10~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a11~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a11~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a11~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a11~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a12~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a12~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a12~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a12~portb_address_reg2  ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'VGA|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                 ; Clock Edge ; Target                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a0                      ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a0                      ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a0~porta_address_reg0   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a0~porta_address_reg0   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a0~porta_address_reg1   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a0~porta_address_reg1   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a0~porta_address_reg10  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a0~porta_address_reg10  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a0~porta_address_reg11  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a0~porta_address_reg11  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a0~porta_address_reg2   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a0~porta_address_reg2   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a0~porta_address_reg3   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a0~porta_address_reg3   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a0~porta_address_reg4   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a0~porta_address_reg4   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a0~porta_address_reg5   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a0~porta_address_reg5   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a0~porta_address_reg6   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a0~porta_address_reg6   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a0~porta_address_reg7   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a0~porta_address_reg7   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a0~porta_address_reg8   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a0~porta_address_reg8   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a0~porta_address_reg9   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a0~porta_address_reg9   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a1                      ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a1                      ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a10                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a10                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a10~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a10~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a10~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a10~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a10~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a10~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a10~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a10~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a10~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a10~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a10~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a10~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a10~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a10~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a10~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a10~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a10~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a10~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a10~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a10~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a10~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a10~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a10~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a10~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a11                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a11                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a11~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a11~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a11~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a11~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a11~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a11~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a11~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a11~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a11~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a11~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a11~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a11~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a11~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a11~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a11~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a11~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a11~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a11~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a11~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a11~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a11~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a11~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a11~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a11~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a12                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a12                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a12~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a12~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a12~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a12~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a12~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a12~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a12~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a12~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a12~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a12~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a12~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a12~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a12~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a12~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a12~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a12~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a12~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0if1:auto_generated|altsyncram_0cq1:altsyncram1|ram_block2a12~porta_address_reg6  ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+-----------+----------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port     ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+----------------+-------+-------+------------+-----------------+
; KEY[*]    ; CLOCK_50       ; 3.630 ; 3.630 ; Rise       ; CLOCK_50        ;
;  KEY[1]   ; CLOCK_50       ; 3.630 ; 3.630 ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50       ; 2.616 ; 2.616 ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50       ; 0.687 ; 0.687 ; Rise       ; CLOCK_50        ;
;  SW[1]    ; CLOCK_50       ; 0.766 ; 0.766 ; Rise       ; CLOCK_50        ;
;  SW[2]    ; CLOCK_50       ; 0.905 ; 0.905 ; Rise       ; CLOCK_50        ;
;  SW[3]    ; CLOCK_50       ; 1.232 ; 1.232 ; Rise       ; CLOCK_50        ;
;  SW[4]    ; CLOCK_50       ; 0.630 ; 0.630 ; Rise       ; CLOCK_50        ;
;  SW[16]   ; CLOCK_50       ; 2.616 ; 2.616 ; Rise       ; CLOCK_50        ;
; KEY[*]    ; reached_bottom ; 2.322 ; 2.322 ; Rise       ; reached_bottom  ;
;  KEY[1]   ; reached_bottom ; 2.322 ; 2.322 ; Rise       ; reached_bottom  ;
; SW[*]     ; reached_bottom ; 2.161 ; 2.161 ; Rise       ; reached_bottom  ;
;  SW[17]   ; reached_bottom ; 2.161 ; 2.161 ; Rise       ; reached_bottom  ;
+-----------+----------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+-----------+----------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port     ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+----------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50       ; -2.189 ; -2.189 ; Rise       ; CLOCK_50        ;
;  KEY[1]   ; CLOCK_50       ; -2.189 ; -2.189 ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50       ; -0.281 ; -0.281 ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50       ; -0.281 ; -0.281 ; Rise       ; CLOCK_50        ;
;  SW[1]    ; CLOCK_50       ; -0.428 ; -0.428 ; Rise       ; CLOCK_50        ;
;  SW[2]    ; CLOCK_50       ; -0.291 ; -0.291 ; Rise       ; CLOCK_50        ;
;  SW[3]    ; CLOCK_50       ; -0.584 ; -0.584 ; Rise       ; CLOCK_50        ;
;  SW[4]    ; CLOCK_50       ; -0.422 ; -0.422 ; Rise       ; CLOCK_50        ;
;  SW[16]   ; CLOCK_50       ; -2.340 ; -2.340 ; Rise       ; CLOCK_50        ;
; KEY[*]    ; reached_bottom ; -1.971 ; -1.971 ; Rise       ; reached_bottom  ;
;  KEY[1]   ; reached_bottom ; -1.971 ; -1.971 ; Rise       ; reached_bottom  ;
; SW[*]     ; reached_bottom ; -2.041 ; -2.041 ; Rise       ; reached_bottom  ;
;  SW[17]   ; reached_bottom ; -2.041 ; -2.041 ; Rise       ; reached_bottom  ;
+-----------+----------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                       ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; HEX0[*]   ; CLOCK_50   ; 4.784 ; 4.784 ; Rise       ; CLOCK_50                              ;
;  HEX0[0]  ; CLOCK_50   ; 4.784 ; 4.784 ; Rise       ; CLOCK_50                              ;
;  HEX0[1]  ; CLOCK_50   ; 4.665 ; 4.665 ; Rise       ; CLOCK_50                              ;
;  HEX0[2]  ; CLOCK_50   ; 4.669 ; 4.669 ; Rise       ; CLOCK_50                              ;
;  HEX0[3]  ; CLOCK_50   ; 4.679 ; 4.679 ; Rise       ; CLOCK_50                              ;
;  HEX0[4]  ; CLOCK_50   ; 4.684 ; 4.684 ; Rise       ; CLOCK_50                              ;
;  HEX0[5]  ; CLOCK_50   ; 4.696 ; 4.696 ; Rise       ; CLOCK_50                              ;
;  HEX0[6]  ; CLOCK_50   ; 4.700 ; 4.700 ; Rise       ; CLOCK_50                              ;
; HEX1[*]   ; CLOCK_50   ; 4.700 ; 4.700 ; Rise       ; CLOCK_50                              ;
;  HEX1[0]  ; CLOCK_50   ; 4.700 ; 4.700 ; Rise       ; CLOCK_50                              ;
;  HEX1[2]  ; CLOCK_50   ; 4.403 ; 4.403 ; Rise       ; CLOCK_50                              ;
;  HEX1[3]  ; CLOCK_50   ; 4.517 ; 4.517 ; Rise       ; CLOCK_50                              ;
;  HEX1[4]  ; CLOCK_50   ; 4.173 ; 4.173 ; Rise       ; CLOCK_50                              ;
;  HEX1[5]  ; CLOCK_50   ; 4.512 ; 4.512 ; Rise       ; CLOCK_50                              ;
;  HEX1[6]  ; CLOCK_50   ; 4.391 ; 4.391 ; Rise       ; CLOCK_50                              ;
; HEX4[*]   ; CLOCK_50   ; 3.706 ; 3.706 ; Rise       ; CLOCK_50                              ;
;  HEX4[0]  ; CLOCK_50   ; 3.701 ; 3.701 ; Rise       ; CLOCK_50                              ;
;  HEX4[1]  ; CLOCK_50   ; 3.705 ; 3.705 ; Rise       ; CLOCK_50                              ;
;  HEX4[2]  ; CLOCK_50   ; 3.706 ; 3.706 ; Rise       ; CLOCK_50                              ;
;  HEX4[3]  ; CLOCK_50   ; 3.672 ; 3.672 ; Rise       ; CLOCK_50                              ;
;  HEX4[4]  ; CLOCK_50   ; 3.567 ; 3.567 ; Rise       ; CLOCK_50                              ;
;  HEX4[5]  ; CLOCK_50   ; 3.691 ; 3.691 ; Rise       ; CLOCK_50                              ;
;  HEX4[6]  ; CLOCK_50   ; 3.565 ; 3.565 ; Rise       ; CLOCK_50                              ;
; HEX5[*]   ; CLOCK_50   ; 3.874 ; 3.874 ; Rise       ; CLOCK_50                              ;
;  HEX5[0]  ; CLOCK_50   ; 3.777 ; 3.777 ; Rise       ; CLOCK_50                              ;
;  HEX5[1]  ; CLOCK_50   ; 3.874 ; 3.874 ; Rise       ; CLOCK_50                              ;
;  HEX5[2]  ; CLOCK_50   ; 3.864 ; 3.864 ; Rise       ; CLOCK_50                              ;
;  HEX5[3]  ; CLOCK_50   ; 3.771 ; 3.771 ; Rise       ; CLOCK_50                              ;
;  HEX5[4]  ; CLOCK_50   ; 3.747 ; 3.747 ; Rise       ; CLOCK_50                              ;
;  HEX5[5]  ; CLOCK_50   ; 3.754 ; 3.754 ; Rise       ; CLOCK_50                              ;
;  HEX5[6]  ; CLOCK_50   ; 3.756 ; 3.756 ; Rise       ; CLOCK_50                              ;
; LEDG[*]   ; CLOCK_50   ; 4.580 ; 4.580 ; Rise       ; CLOCK_50                              ;
;  LEDG[0]  ; CLOCK_50   ; 4.580 ; 4.580 ; Rise       ; CLOCK_50                              ;
; LEDR[*]   ; CLOCK_50   ; 4.409 ; 4.409 ; Rise       ; CLOCK_50                              ;
;  LEDR[0]  ; CLOCK_50   ; 4.409 ; 4.409 ; Rise       ; CLOCK_50                              ;
;  LEDR[17] ; CLOCK_50   ; 4.351 ; 4.351 ; Rise       ; CLOCK_50                              ;
; VGA_B[*]  ; CLOCK_50   ; 4.297 ; 4.297 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 4.168 ; 4.168 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 4.168 ; 4.168 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 4.043 ; 4.043 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 4.033 ; 4.033 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50   ; 4.297 ; 4.297 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50   ; 4.287 ; 4.287 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50   ; 4.275 ; 4.275 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50   ; 4.275 ; 4.275 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50   ; 4.265 ; 4.265 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50   ; 4.265 ; 4.265 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50   ; 2.599 ; 2.599 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ; 1.473 ;       ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 3.909 ; 3.909 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 3.906 ; 3.906 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 3.906 ; 3.906 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 3.780 ; 3.780 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 3.780 ; 3.780 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50   ; 3.805 ; 3.805 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50   ; 3.805 ; 3.805 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50   ; 3.877 ; 3.877 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50   ; 3.897 ; 3.897 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50   ; 3.909 ; 3.909 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50   ; 3.909 ; 3.909 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 2.511 ; 2.511 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 4.238 ; 4.238 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 4.217 ; 4.217 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 4.197 ; 4.197 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 4.197 ; 4.197 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 4.238 ; 4.238 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50   ; 4.238 ; 4.238 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50   ; 4.086 ; 4.086 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50   ; 4.066 ; 4.066 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50   ; 4.076 ; 4.076 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50   ; 4.147 ; 4.147 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50   ; 4.147 ; 4.147 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 2.469 ; 2.469 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ;       ; 1.473 ; Fall       ; VGA|mypll|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                               ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; HEX0[*]   ; CLOCK_50   ; 4.665 ; 4.665 ; Rise       ; CLOCK_50                              ;
;  HEX0[0]  ; CLOCK_50   ; 4.784 ; 4.784 ; Rise       ; CLOCK_50                              ;
;  HEX0[1]  ; CLOCK_50   ; 4.665 ; 4.665 ; Rise       ; CLOCK_50                              ;
;  HEX0[2]  ; CLOCK_50   ; 4.669 ; 4.669 ; Rise       ; CLOCK_50                              ;
;  HEX0[3]  ; CLOCK_50   ; 4.679 ; 4.679 ; Rise       ; CLOCK_50                              ;
;  HEX0[4]  ; CLOCK_50   ; 4.684 ; 4.684 ; Rise       ; CLOCK_50                              ;
;  HEX0[5]  ; CLOCK_50   ; 4.696 ; 4.696 ; Rise       ; CLOCK_50                              ;
;  HEX0[6]  ; CLOCK_50   ; 4.700 ; 4.700 ; Rise       ; CLOCK_50                              ;
; HEX1[*]   ; CLOCK_50   ; 4.173 ; 4.173 ; Rise       ; CLOCK_50                              ;
;  HEX1[0]  ; CLOCK_50   ; 4.700 ; 4.700 ; Rise       ; CLOCK_50                              ;
;  HEX1[2]  ; CLOCK_50   ; 4.403 ; 4.403 ; Rise       ; CLOCK_50                              ;
;  HEX1[3]  ; CLOCK_50   ; 4.517 ; 4.517 ; Rise       ; CLOCK_50                              ;
;  HEX1[4]  ; CLOCK_50   ; 4.173 ; 4.173 ; Rise       ; CLOCK_50                              ;
;  HEX1[5]  ; CLOCK_50   ; 4.512 ; 4.512 ; Rise       ; CLOCK_50                              ;
;  HEX1[6]  ; CLOCK_50   ; 4.391 ; 4.391 ; Rise       ; CLOCK_50                              ;
; HEX4[*]   ; CLOCK_50   ; 3.565 ; 3.565 ; Rise       ; CLOCK_50                              ;
;  HEX4[0]  ; CLOCK_50   ; 3.701 ; 3.701 ; Rise       ; CLOCK_50                              ;
;  HEX4[1]  ; CLOCK_50   ; 3.705 ; 3.705 ; Rise       ; CLOCK_50                              ;
;  HEX4[2]  ; CLOCK_50   ; 3.706 ; 3.706 ; Rise       ; CLOCK_50                              ;
;  HEX4[3]  ; CLOCK_50   ; 3.672 ; 3.672 ; Rise       ; CLOCK_50                              ;
;  HEX4[4]  ; CLOCK_50   ; 3.567 ; 3.567 ; Rise       ; CLOCK_50                              ;
;  HEX4[5]  ; CLOCK_50   ; 3.691 ; 3.691 ; Rise       ; CLOCK_50                              ;
;  HEX4[6]  ; CLOCK_50   ; 3.565 ; 3.565 ; Rise       ; CLOCK_50                              ;
; HEX5[*]   ; CLOCK_50   ; 3.747 ; 3.747 ; Rise       ; CLOCK_50                              ;
;  HEX5[0]  ; CLOCK_50   ; 3.777 ; 3.777 ; Rise       ; CLOCK_50                              ;
;  HEX5[1]  ; CLOCK_50   ; 3.874 ; 3.874 ; Rise       ; CLOCK_50                              ;
;  HEX5[2]  ; CLOCK_50   ; 3.864 ; 3.864 ; Rise       ; CLOCK_50                              ;
;  HEX5[3]  ; CLOCK_50   ; 3.771 ; 3.771 ; Rise       ; CLOCK_50                              ;
;  HEX5[4]  ; CLOCK_50   ; 3.747 ; 3.747 ; Rise       ; CLOCK_50                              ;
;  HEX5[5]  ; CLOCK_50   ; 3.754 ; 3.754 ; Rise       ; CLOCK_50                              ;
;  HEX5[6]  ; CLOCK_50   ; 3.756 ; 3.756 ; Rise       ; CLOCK_50                              ;
; LEDG[*]   ; CLOCK_50   ; 4.580 ; 4.580 ; Rise       ; CLOCK_50                              ;
;  LEDG[0]  ; CLOCK_50   ; 4.580 ; 4.580 ; Rise       ; CLOCK_50                              ;
; LEDR[*]   ; CLOCK_50   ; 4.351 ; 4.351 ; Rise       ; CLOCK_50                              ;
;  LEDR[0]  ; CLOCK_50   ; 4.409 ; 4.409 ; Rise       ; CLOCK_50                              ;
;  LEDR[17] ; CLOCK_50   ; 4.351 ; 4.351 ; Rise       ; CLOCK_50                              ;
; VGA_B[*]  ; CLOCK_50   ; 2.862 ; 2.862 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 2.997 ; 2.997 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 2.997 ; 2.997 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 2.872 ; 2.872 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 2.862 ; 2.862 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50   ; 3.126 ; 3.126 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50   ; 3.116 ; 3.116 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50   ; 3.104 ; 3.104 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50   ; 3.104 ; 3.104 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50   ; 3.094 ; 3.094 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50   ; 3.094 ; 3.094 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50   ; 2.599 ; 2.599 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ; 1.473 ;       ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 2.770 ; 2.770 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 2.896 ; 2.896 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 2.896 ; 2.896 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 2.770 ; 2.770 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 2.770 ; 2.770 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50   ; 2.795 ; 2.795 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50   ; 2.795 ; 2.795 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50   ; 2.867 ; 2.867 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50   ; 2.887 ; 2.887 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50   ; 2.899 ; 2.899 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50   ; 2.899 ; 2.899 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 2.511 ; 2.511 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 2.872 ; 2.872 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 3.023 ; 3.023 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 3.003 ; 3.003 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 3.003 ; 3.003 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 3.044 ; 3.044 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50   ; 3.044 ; 3.044 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50   ; 2.892 ; 2.892 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50   ; 2.872 ; 2.872 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50   ; 2.882 ; 2.882 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50   ; 2.953 ; 2.953 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50   ; 2.953 ; 2.953 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 2.469 ; 2.469 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ;       ; 1.473 ; Fall       ; VGA|mypll|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                    ;
+----------------------------------------+----------+---------+----------+---------+---------------------+
; Clock                                  ; Setup    ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------+----------+---------+----------+---------+---------------------+
; Worst-case Slack                       ; -4.971   ; -2.355  ; N/A      ; N/A     ; -0.500              ;
;  CLOCK_50                              ; -4.971   ; -1.302  ; N/A      ; N/A     ; 7.620               ;
;  VGA|mypll|altpll_component|pll|clk[0] ; 33.144   ; 0.237   ; N/A      ; N/A     ; 17.873              ;
;  prev_num_of_boxes.101                 ; -0.432   ; -0.137  ; N/A      ; N/A     ; 0.500               ;
;  reached_bottom                        ; -0.142   ; -2.355  ; N/A      ; N/A     ; -0.500              ;
; Design-wide TNS                        ; -363.127 ; -36.345 ; 0.0      ; 0.0     ; -8.0                ;
;  CLOCK_50                              ; -362.265 ; -34.838 ; N/A      ; N/A     ; 0.000               ;
;  VGA|mypll|altpll_component|pll|clk[0] ; 0.000    ; 0.000   ; N/A      ; N/A     ; 0.000               ;
;  prev_num_of_boxes.101                 ; -0.720   ; -0.137  ; N/A      ; N/A     ; 0.000               ;
;  reached_bottom                        ; -0.142   ; -2.355  ; N/A      ; N/A     ; -8.000              ;
+----------------------------------------+----------+---------+----------+---------+---------------------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+-----------+----------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port     ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+----------------+-------+-------+------------+-----------------+
; KEY[*]    ; CLOCK_50       ; 7.238 ; 7.238 ; Rise       ; CLOCK_50        ;
;  KEY[1]   ; CLOCK_50       ; 7.238 ; 7.238 ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50       ; 4.833 ; 4.833 ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50       ; 2.278 ; 2.278 ; Rise       ; CLOCK_50        ;
;  SW[1]    ; CLOCK_50       ; 2.450 ; 2.450 ; Rise       ; CLOCK_50        ;
;  SW[2]    ; CLOCK_50       ; 2.736 ; 2.736 ; Rise       ; CLOCK_50        ;
;  SW[3]    ; CLOCK_50       ; 3.309 ; 3.309 ; Rise       ; CLOCK_50        ;
;  SW[4]    ; CLOCK_50       ; 2.064 ; 2.064 ; Rise       ; CLOCK_50        ;
;  SW[16]   ; CLOCK_50       ; 4.833 ; 4.833 ; Rise       ; CLOCK_50        ;
; KEY[*]    ; reached_bottom ; 4.209 ; 4.209 ; Rise       ; reached_bottom  ;
;  KEY[1]   ; reached_bottom ; 4.209 ; 4.209 ; Rise       ; reached_bottom  ;
; SW[*]     ; reached_bottom ; 3.799 ; 3.799 ; Rise       ; reached_bottom  ;
;  SW[17]   ; reached_bottom ; 3.799 ; 3.799 ; Rise       ; reached_bottom  ;
+-----------+----------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+-----------+----------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port     ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+----------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50       ; -2.189 ; -2.189 ; Rise       ; CLOCK_50        ;
;  KEY[1]   ; CLOCK_50       ; -2.189 ; -2.189 ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50       ; -0.281 ; -0.281 ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50       ; -0.281 ; -0.281 ; Rise       ; CLOCK_50        ;
;  SW[1]    ; CLOCK_50       ; -0.428 ; -0.428 ; Rise       ; CLOCK_50        ;
;  SW[2]    ; CLOCK_50       ; -0.291 ; -0.291 ; Rise       ; CLOCK_50        ;
;  SW[3]    ; CLOCK_50       ; -0.584 ; -0.584 ; Rise       ; CLOCK_50        ;
;  SW[4]    ; CLOCK_50       ; -0.422 ; -0.422 ; Rise       ; CLOCK_50        ;
;  SW[16]   ; CLOCK_50       ; -2.340 ; -2.340 ; Rise       ; CLOCK_50        ;
; KEY[*]    ; reached_bottom ; -1.971 ; -1.971 ; Rise       ; reached_bottom  ;
;  KEY[1]   ; reached_bottom ; -1.971 ; -1.971 ; Rise       ; reached_bottom  ;
; SW[*]     ; reached_bottom ; -2.041 ; -2.041 ; Rise       ; reached_bottom  ;
;  SW[17]   ; reached_bottom ; -2.041 ; -2.041 ; Rise       ; reached_bottom  ;
+-----------+----------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                       ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; HEX0[*]   ; CLOCK_50   ; 8.781 ; 8.781 ; Rise       ; CLOCK_50                              ;
;  HEX0[0]  ; CLOCK_50   ; 8.781 ; 8.781 ; Rise       ; CLOCK_50                              ;
;  HEX0[1]  ; CLOCK_50   ; 8.543 ; 8.543 ; Rise       ; CLOCK_50                              ;
;  HEX0[2]  ; CLOCK_50   ; 8.547 ; 8.547 ; Rise       ; CLOCK_50                              ;
;  HEX0[3]  ; CLOCK_50   ; 8.556 ; 8.556 ; Rise       ; CLOCK_50                              ;
;  HEX0[4]  ; CLOCK_50   ; 8.561 ; 8.561 ; Rise       ; CLOCK_50                              ;
;  HEX0[5]  ; CLOCK_50   ; 8.583 ; 8.583 ; Rise       ; CLOCK_50                              ;
;  HEX0[6]  ; CLOCK_50   ; 8.545 ; 8.545 ; Rise       ; CLOCK_50                              ;
; HEX1[*]   ; CLOCK_50   ; 8.567 ; 8.567 ; Rise       ; CLOCK_50                              ;
;  HEX1[0]  ; CLOCK_50   ; 8.567 ; 8.567 ; Rise       ; CLOCK_50                              ;
;  HEX1[2]  ; CLOCK_50   ; 8.046 ; 8.046 ; Rise       ; CLOCK_50                              ;
;  HEX1[3]  ; CLOCK_50   ; 8.312 ; 8.312 ; Rise       ; CLOCK_50                              ;
;  HEX1[4]  ; CLOCK_50   ; 7.457 ; 7.457 ; Rise       ; CLOCK_50                              ;
;  HEX1[5]  ; CLOCK_50   ; 8.334 ; 8.334 ; Rise       ; CLOCK_50                              ;
;  HEX1[6]  ; CLOCK_50   ; 7.975 ; 7.975 ; Rise       ; CLOCK_50                              ;
; HEX4[*]   ; CLOCK_50   ; 6.589 ; 6.589 ; Rise       ; CLOCK_50                              ;
;  HEX4[0]  ; CLOCK_50   ; 6.589 ; 6.589 ; Rise       ; CLOCK_50                              ;
;  HEX4[1]  ; CLOCK_50   ; 6.589 ; 6.589 ; Rise       ; CLOCK_50                              ;
;  HEX4[2]  ; CLOCK_50   ; 6.588 ; 6.588 ; Rise       ; CLOCK_50                              ;
;  HEX4[3]  ; CLOCK_50   ; 6.552 ; 6.552 ; Rise       ; CLOCK_50                              ;
;  HEX4[4]  ; CLOCK_50   ; 6.291 ; 6.291 ; Rise       ; CLOCK_50                              ;
;  HEX4[5]  ; CLOCK_50   ; 6.570 ; 6.570 ; Rise       ; CLOCK_50                              ;
;  HEX4[6]  ; CLOCK_50   ; 6.287 ; 6.287 ; Rise       ; CLOCK_50                              ;
; HEX5[*]   ; CLOCK_50   ; 7.002 ; 7.002 ; Rise       ; CLOCK_50                              ;
;  HEX5[0]  ; CLOCK_50   ; 6.751 ; 6.751 ; Rise       ; CLOCK_50                              ;
;  HEX5[1]  ; CLOCK_50   ; 7.002 ; 7.002 ; Rise       ; CLOCK_50                              ;
;  HEX5[2]  ; CLOCK_50   ; 6.987 ; 6.987 ; Rise       ; CLOCK_50                              ;
;  HEX5[3]  ; CLOCK_50   ; 6.736 ; 6.736 ; Rise       ; CLOCK_50                              ;
;  HEX5[4]  ; CLOCK_50   ; 6.709 ; 6.709 ; Rise       ; CLOCK_50                              ;
;  HEX5[5]  ; CLOCK_50   ; 6.725 ; 6.725 ; Rise       ; CLOCK_50                              ;
;  HEX5[6]  ; CLOCK_50   ; 6.719 ; 6.719 ; Rise       ; CLOCK_50                              ;
; LEDG[*]   ; CLOCK_50   ; 8.256 ; 8.256 ; Rise       ; CLOCK_50                              ;
;  LEDG[0]  ; CLOCK_50   ; 8.256 ; 8.256 ; Rise       ; CLOCK_50                              ;
; LEDR[*]   ; CLOCK_50   ; 7.823 ; 7.823 ; Rise       ; CLOCK_50                              ;
;  LEDR[0]  ; CLOCK_50   ; 7.818 ; 7.818 ; Rise       ; CLOCK_50                              ;
;  LEDR[17] ; CLOCK_50   ; 7.823 ; 7.823 ; Rise       ; CLOCK_50                              ;
; VGA_B[*]  ; CLOCK_50   ; 8.885 ; 8.885 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 8.634 ; 8.634 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 8.634 ; 8.634 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 8.382 ; 8.382 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 8.372 ; 8.372 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50   ; 8.885 ; 8.885 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50   ; 8.875 ; 8.875 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50   ; 8.865 ; 8.865 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50   ; 8.865 ; 8.865 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50   ; 8.855 ; 8.855 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50   ; 8.855 ; 8.855 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50   ; 5.141 ; 5.141 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ; 2.937 ;       ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 8.100 ; 8.100 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 8.073 ; 8.073 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 8.073 ; 8.073 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 7.818 ; 7.818 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 7.818 ; 7.818 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50   ; 7.861 ; 7.861 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50   ; 7.861 ; 7.861 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50   ; 8.067 ; 8.067 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50   ; 8.087 ; 8.087 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50   ; 8.100 ; 8.100 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50   ; 8.100 ; 8.100 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 4.941 ; 4.941 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 8.777 ; 8.777 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 8.745 ; 8.745 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 8.725 ; 8.725 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 8.725 ; 8.725 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 8.777 ; 8.777 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50   ; 8.777 ; 8.777 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50   ; 8.464 ; 8.464 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50   ; 8.444 ; 8.444 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50   ; 8.454 ; 8.454 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50   ; 8.644 ; 8.644 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50   ; 8.644 ; 8.644 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 4.871 ; 4.871 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ;       ; 2.937 ; Fall       ; VGA|mypll|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                               ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; HEX0[*]   ; CLOCK_50   ; 4.665 ; 4.665 ; Rise       ; CLOCK_50                              ;
;  HEX0[0]  ; CLOCK_50   ; 4.784 ; 4.784 ; Rise       ; CLOCK_50                              ;
;  HEX0[1]  ; CLOCK_50   ; 4.665 ; 4.665 ; Rise       ; CLOCK_50                              ;
;  HEX0[2]  ; CLOCK_50   ; 4.669 ; 4.669 ; Rise       ; CLOCK_50                              ;
;  HEX0[3]  ; CLOCK_50   ; 4.679 ; 4.679 ; Rise       ; CLOCK_50                              ;
;  HEX0[4]  ; CLOCK_50   ; 4.684 ; 4.684 ; Rise       ; CLOCK_50                              ;
;  HEX0[5]  ; CLOCK_50   ; 4.696 ; 4.696 ; Rise       ; CLOCK_50                              ;
;  HEX0[6]  ; CLOCK_50   ; 4.700 ; 4.700 ; Rise       ; CLOCK_50                              ;
; HEX1[*]   ; CLOCK_50   ; 4.173 ; 4.173 ; Rise       ; CLOCK_50                              ;
;  HEX1[0]  ; CLOCK_50   ; 4.700 ; 4.700 ; Rise       ; CLOCK_50                              ;
;  HEX1[2]  ; CLOCK_50   ; 4.403 ; 4.403 ; Rise       ; CLOCK_50                              ;
;  HEX1[3]  ; CLOCK_50   ; 4.517 ; 4.517 ; Rise       ; CLOCK_50                              ;
;  HEX1[4]  ; CLOCK_50   ; 4.173 ; 4.173 ; Rise       ; CLOCK_50                              ;
;  HEX1[5]  ; CLOCK_50   ; 4.512 ; 4.512 ; Rise       ; CLOCK_50                              ;
;  HEX1[6]  ; CLOCK_50   ; 4.391 ; 4.391 ; Rise       ; CLOCK_50                              ;
; HEX4[*]   ; CLOCK_50   ; 3.565 ; 3.565 ; Rise       ; CLOCK_50                              ;
;  HEX4[0]  ; CLOCK_50   ; 3.701 ; 3.701 ; Rise       ; CLOCK_50                              ;
;  HEX4[1]  ; CLOCK_50   ; 3.705 ; 3.705 ; Rise       ; CLOCK_50                              ;
;  HEX4[2]  ; CLOCK_50   ; 3.706 ; 3.706 ; Rise       ; CLOCK_50                              ;
;  HEX4[3]  ; CLOCK_50   ; 3.672 ; 3.672 ; Rise       ; CLOCK_50                              ;
;  HEX4[4]  ; CLOCK_50   ; 3.567 ; 3.567 ; Rise       ; CLOCK_50                              ;
;  HEX4[5]  ; CLOCK_50   ; 3.691 ; 3.691 ; Rise       ; CLOCK_50                              ;
;  HEX4[6]  ; CLOCK_50   ; 3.565 ; 3.565 ; Rise       ; CLOCK_50                              ;
; HEX5[*]   ; CLOCK_50   ; 3.747 ; 3.747 ; Rise       ; CLOCK_50                              ;
;  HEX5[0]  ; CLOCK_50   ; 3.777 ; 3.777 ; Rise       ; CLOCK_50                              ;
;  HEX5[1]  ; CLOCK_50   ; 3.874 ; 3.874 ; Rise       ; CLOCK_50                              ;
;  HEX5[2]  ; CLOCK_50   ; 3.864 ; 3.864 ; Rise       ; CLOCK_50                              ;
;  HEX5[3]  ; CLOCK_50   ; 3.771 ; 3.771 ; Rise       ; CLOCK_50                              ;
;  HEX5[4]  ; CLOCK_50   ; 3.747 ; 3.747 ; Rise       ; CLOCK_50                              ;
;  HEX5[5]  ; CLOCK_50   ; 3.754 ; 3.754 ; Rise       ; CLOCK_50                              ;
;  HEX5[6]  ; CLOCK_50   ; 3.756 ; 3.756 ; Rise       ; CLOCK_50                              ;
; LEDG[*]   ; CLOCK_50   ; 4.580 ; 4.580 ; Rise       ; CLOCK_50                              ;
;  LEDG[0]  ; CLOCK_50   ; 4.580 ; 4.580 ; Rise       ; CLOCK_50                              ;
; LEDR[*]   ; CLOCK_50   ; 4.351 ; 4.351 ; Rise       ; CLOCK_50                              ;
;  LEDR[0]  ; CLOCK_50   ; 4.409 ; 4.409 ; Rise       ; CLOCK_50                              ;
;  LEDR[17] ; CLOCK_50   ; 4.351 ; 4.351 ; Rise       ; CLOCK_50                              ;
; VGA_B[*]  ; CLOCK_50   ; 2.862 ; 2.862 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 2.997 ; 2.997 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 2.997 ; 2.997 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 2.872 ; 2.872 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 2.862 ; 2.862 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50   ; 3.126 ; 3.126 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50   ; 3.116 ; 3.116 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50   ; 3.104 ; 3.104 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50   ; 3.104 ; 3.104 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50   ; 3.094 ; 3.094 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50   ; 3.094 ; 3.094 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50   ; 2.599 ; 2.599 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ; 1.473 ;       ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 2.770 ; 2.770 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 2.896 ; 2.896 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 2.896 ; 2.896 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 2.770 ; 2.770 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 2.770 ; 2.770 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50   ; 2.795 ; 2.795 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50   ; 2.795 ; 2.795 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50   ; 2.867 ; 2.867 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50   ; 2.887 ; 2.887 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50   ; 2.899 ; 2.899 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50   ; 2.899 ; 2.899 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 2.511 ; 2.511 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 2.872 ; 2.872 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 3.023 ; 3.023 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 3.003 ; 3.003 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 3.003 ; 3.003 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 3.044 ; 3.044 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50   ; 3.044 ; 3.044 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50   ; 2.892 ; 2.892 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50   ; 2.872 ; 2.872 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50   ; 2.882 ; 2.882 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50   ; 2.953 ; 2.953 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50   ; 2.953 ; 2.953 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 2.469 ; 2.469 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ;       ; 1.473 ; Fall       ; VGA|mypll|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                           ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
; From Clock                            ; To Clock                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
; CLOCK_50                              ; CLOCK_50                              ; 233635   ; 0        ; 0        ; 0        ;
; prev_num_of_boxes.101                 ; CLOCK_50                              ; 754      ; 0        ; 0        ; 0        ;
; reached_bottom                        ; CLOCK_50                              ; 860      ; 63       ; 0        ; 0        ;
; CLOCK_50                              ; prev_num_of_boxes.101                 ; 9        ; 0        ; 0        ; 0        ;
; CLOCK_50                              ; reached_bottom                        ; 12       ; 0        ; 0        ; 0        ;
; prev_num_of_boxes.101                 ; reached_bottom                        ; 1        ; 1        ; 0        ; 0        ;
; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 33618    ; 0        ; 0        ; 0        ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                            ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
; From Clock                            ; To Clock                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
; CLOCK_50                              ; CLOCK_50                              ; 233635   ; 0        ; 0        ; 0        ;
; prev_num_of_boxes.101                 ; CLOCK_50                              ; 754      ; 0        ; 0        ; 0        ;
; reached_bottom                        ; CLOCK_50                              ; 860      ; 63       ; 0        ; 0        ;
; CLOCK_50                              ; prev_num_of_boxes.101                 ; 9        ; 0        ; 0        ; 0        ;
; CLOCK_50                              ; reached_bottom                        ; 12       ; 0        ; 0        ; 0        ;
; prev_num_of_boxes.101                 ; reached_bottom                        ; 1        ; 1        ; 0        ; 0        ;
; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 33618    ; 0        ; 0        ; 0        ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 9     ; 9    ;
; Unconstrained Input Port Paths  ; 114   ; 114  ;
; Unconstrained Output Ports      ; 64    ; 64   ;
; Unconstrained Output Port Paths ; 274   ; 274  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Warning (125092): Tcl Script File //SRVA/Homes$/guptakr2/Desktop/Project Testing/part3/mif files/one.qip not found
    Info (125063): set_global_assignment -name QIP_FILE "//SRVA/Homes\$/guptakr2/Desktop/Project Testing/part3/mif files/one.qip"
Warning (125092): Tcl Script File //SRVA/Homes$/guptakr2/Desktop/Project Testing/part3/mif files/two.qip not found
    Info (125063): set_global_assignment -name QIP_FILE "//SRVA/Homes\$/guptakr2/Desktop/Project Testing/part3/mif files/two.qip"
Warning (125092): Tcl Script File //SRVA/Homes$/guptakr2/Desktop/Project Testing/part3/mif files/three.qip not found
    Info (125063): set_global_assignment -name QIP_FILE "//SRVA/Homes\$/guptakr2/Desktop/Project Testing/part3/mif files/three.qip"
Warning (125092): Tcl Script File //SRVA/Homes$/guptakr2/Desktop/Project Testing/part3/mif files/four.qip not found
    Info (125063): set_global_assignment -name QIP_FILE "//SRVA/Homes\$/guptakr2/Desktop/Project Testing/part3/mif files/four.qip"
Warning (125092): Tcl Script File //SRVA/Homes$/guptakr2/Desktop/Project Testing/part3/mif files/five.qip not found
    Info (125063): set_global_assignment -name QIP_FILE "//SRVA/Homes\$/guptakr2/Desktop/Project Testing/part3/mif files/five.qip"
Warning (125092): Tcl Script File //SRVA/Homes$/guptakr2/Desktop/Project Testing/part3/mif files/six.qip not found
    Info (125063): set_global_assignment -name QIP_FILE "//SRVA/Homes\$/guptakr2/Desktop/Project Testing/part3/mif files/six.qip"
Warning (125092): Tcl Script File //SRVA/Homes$/guptakr2/Desktop/Project Testing/part3/mif files/seven.qip not found
    Info (125063): set_global_assignment -name QIP_FILE "//SRVA/Homes\$/guptakr2/Desktop/Project Testing/part3/mif files/seven.qip"
Warning (125092): Tcl Script File //SRVA/Homes$/guptakr2/Desktop/Project Testing/part3/mif files/eight.qip not found
    Info (125063): set_global_assignment -name QIP_FILE "//SRVA/Homes\$/guptakr2/Desktop/Project Testing/part3/mif files/eight.qip"
Warning (125092): Tcl Script File //SRVA/Homes$/guptakr2/Desktop/Project Testing/part3/mif files/nine.qip not found
    Info (125063): set_global_assignment -name QIP_FILE "//SRVA/Homes\$/guptakr2/Desktop/Project Testing/part3/mif files/nine.qip"
Warning (125092): Tcl Script File //SRVA/Homes$/guptakr2/Desktop/Project Testing/part3/mif files/ten.qip not found
    Info (125063): set_global_assignment -name QIP_FILE "//SRVA/Homes\$/guptakr2/Desktop/Project Testing/part3/mif files/ten.qip"
Warning (125092): Tcl Script File //SRVA/Homes$/guptakr2/Desktop/Project Testing/part3/mif files/eleven.qip not found
    Info (125063): set_global_assignment -name QIP_FILE "//SRVA/Homes\$/guptakr2/Desktop/Project Testing/part3/mif files/eleven.qip"
Warning (125092): Tcl Script File //SRVA/Homes$/guptakr2/Desktop/Project Testing/part3/mif files/twelve.qip not found
    Info (125063): set_global_assignment -name QIP_FILE "//SRVA/Homes\$/guptakr2/Desktop/Project Testing/part3/mif files/twelve.qip"
Warning (125092): Tcl Script File //SRVA/Homes$/guptakr2/Desktop/Project Testing/part3/mif files/thirteen.qip not found
    Info (125063): set_global_assignment -name QIP_FILE "//SRVA/Homes\$/guptakr2/Desktop/Project Testing/part3/mif files/thirteen.qip"
Warning (125092): Tcl Script File //SRVA/Homes$/guptakr2/Desktop/Project Testing/part3/mif files/fifteen.qip not found
    Info (125063): set_global_assignment -name QIP_FILE "//SRVA/Homes\$/guptakr2/Desktop/Project Testing/part3/mif files/fifteen.qip"
Warning (125092): Tcl Script File //SRVA/Homes$/guptakr2/Desktop/Project Testing/part3/mif files/fourteen.qip not found
    Info (125063): set_global_assignment -name QIP_FILE "//SRVA/Homes\$/guptakr2/Desktop/Project Testing/part3/mif files/fourteen.qip"
Warning (125092): Tcl Script File //SRVA/Homes$/guptakr2/Desktop/Project Testing/part3/mif files/gameover.qip not found
    Info (125063): set_global_assignment -name QIP_FILE "//SRVA/Homes\$/guptakr2/Desktop/Project Testing/part3/mif files/gameover.qip"
Warning (125092): Tcl Script File //SRVA/Homes$/guptakr2/Desktop/Project Testing/part3/sixteen.qip not found
    Info (125063): set_global_assignment -name QIP_FILE "//SRVA/Homes\$/guptakr2/Desktop/Project Testing/part3/sixteen.qip"
Warning (125092): Tcl Script File //SRVA/Homes$/guptakr2/Desktop/Project Testing/part3/seventeen.qip not found
    Info (125063): set_global_assignment -name QIP_FILE "//SRVA/Homes\$/guptakr2/Desktop/Project Testing/part3/seventeen.qip"
Warning (125092): Tcl Script File //SRVA/Homes$/guptakr2/Desktop/Project Testing/part3/eighteen.qip not found
    Info (125063): set_global_assignment -name QIP_FILE "//SRVA/Homes\$/guptakr2/Desktop/Project Testing/part3/eighteen.qip"
Warning (125092): Tcl Script File //SRVA/Homes$/guptakr2/Desktop/Project Testing/part3/nineteen.qip not found
    Info (125063): set_global_assignment -name QIP_FILE "//SRVA/Homes\$/guptakr2/Desktop/Project Testing/part3/nineteen.qip"
Warning (125092): Tcl Script File //SRVA/Homes$/guptakr2/Desktop/Project Testing/part3/twenty.qip not found
    Info (125063): set_global_assignment -name QIP_FILE "//SRVA/Homes\$/guptakr2/Desktop/Project Testing/part3/twenty.qip"
Warning (125092): Tcl Script File //SRVA/Homes$/guptakr2/Desktop/Project Testing/part3/twentyone.qip not found
    Info (125063): set_global_assignment -name QIP_FILE "//SRVA/Homes\$/guptakr2/Desktop/Project Testing/part3/twentyone.qip"
Warning (125092): Tcl Script File //SRVA/Homes$/guptakr2/Desktop/Project Testing/part3/twentytwo.qip not found
    Info (125063): set_global_assignment -name QIP_FILE "//SRVA/Homes\$/guptakr2/Desktop/Project Testing/part3/twentytwo.qip"
Warning (125092): Tcl Script File //SRVA/Homes$/guptakr2/Desktop/Project Testing/part3/twentythree.qip not found
    Info (125063): set_global_assignment -name QIP_FILE "//SRVA/Homes\$/guptakr2/Desktop/Project Testing/part3/twentythree.qip"
Warning (125092): Tcl Script File //SRVA/Homes$/guptakr2/Desktop/Project Testing/part3/twentyfour.qip not found
    Info (125063): set_global_assignment -name QIP_FILE "//SRVA/Homes\$/guptakr2/Desktop/Project Testing/part3/twentyfour.qip"
Warning (125092): Tcl Script File //SRVA/Homes$/guptakr2/Desktop/Project Testing/part3/twentyfive.qip not found
    Info (125063): set_global_assignment -name QIP_FILE "//SRVA/Homes\$/guptakr2/Desktop/Project Testing/part3/twentyfive.qip"
Warning (125092): Tcl Script File //SRVA/Homes$/guptakr2/Desktop/Project Testing/part3/twentysix.qip not found
    Info (125063): set_global_assignment -name QIP_FILE "//SRVA/Homes\$/guptakr2/Desktop/Project Testing/part3/twentysix.qip"
Warning (125092): Tcl Script File //SRVA/Homes$/guptakr2/Desktop/Project Testing/part3/twentyseven.qip not found
    Info (125063): set_global_assignment -name QIP_FILE "//SRVA/Homes\$/guptakr2/Desktop/Project Testing/part3/twentyseven.qip"
Warning (125092): Tcl Script File //SRVA/Homes$/guptakr2/Desktop/Project Testing/part3/twentyeight.qip not found
    Info (125063): set_global_assignment -name QIP_FILE "//SRVA/Homes\$/guptakr2/Desktop/Project Testing/part3/twentyeight.qip"
Warning (125092): Tcl Script File //SRVA/Homes$/guptakr2/Desktop/Project Testing/part3/twentynine.qip not found
    Info (125063): set_global_assignment -name QIP_FILE "//SRVA/Homes\$/guptakr2/Desktop/Project Testing/part3/twentynine.qip"
Warning (125092): Tcl Script File //SRVA/Homes$/guptakr2/Desktop/Project Testing/part3/thirty.qip not found
    Info (125063): set_global_assignment -name QIP_FILE "//SRVA/Homes\$/guptakr2/Desktop/Project Testing/part3/thirty.qip"
Warning (125092): Tcl Script File //SRVA/Homes$/guptakr2/Desktop/Project Testing/part3/thirtyone.qip not found
    Info (125063): set_global_assignment -name QIP_FILE "//SRVA/Homes\$/guptakr2/Desktop/Project Testing/part3/thirtyone.qip"
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition
    Info: Processing started: Sun Nov 30 20:50:24 2014
Info: Command: quartus_sta animation -c animation
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Warning (335093): Timing Analysis is analyzing one or more combinational loops as latches
    Warning (335094): Node "compare_number[1]|combout" is a latch
    Warning (335094): Node "compare_number[3]|combout" is a latch
    Warning (335094): Node "compare_number[6]|combout" is a latch
    Warning (335094): Node "compare_number[5]|combout" is a latch
    Warning (335094): Node "compare_number[2]|combout" is a latch
Critical Warning (332012): Synopsys Design Constraints File file not found: 'animation.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL Clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {VGA|mypll|altpll_component|pll|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {VGA|mypll|altpll_component|pll|clk[0]} {VGA|mypll|altpll_component|pll|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name reached_bottom reached_bottom
    Info (332105): create_clock -period 1.000 -name prev_num_of_boxes.101 prev_num_of_boxes.101
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -4.971
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.971      -362.265 CLOCK_50 
    Info (332119):    -0.432        -0.720 prev_num_of_boxes.101 
    Info (332119):    -0.142        -0.142 reached_bottom 
    Info (332119):    33.144         0.000 VGA|mypll|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is -2.355
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.355        -2.355 reached_bottom 
    Info (332119):    -1.302       -25.188 CLOCK_50 
    Info (332119):    -0.137        -0.137 prev_num_of_boxes.101 
    Info (332119):     0.516         0.000 VGA|mypll|altpll_component|pll|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -0.500
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.500        -8.000 reached_bottom 
    Info (332119):     0.500         0.000 prev_num_of_boxes.101 
    Info (332119):     7.620         0.000 CLOCK_50 
    Info (332119):    17.873         0.000 VGA|mypll|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (306004): Started post-fitting delay annotation
Warning (306006): Found 82 output pins without output pin load capacitance assignment
    Info (306007): Pin "HEX0[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX4[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX4[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX4[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX4[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX4[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX4[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX4[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX5[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX5[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX5[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX5[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX5[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX5[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX5[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_CLK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_HS" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_VS" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_BLANK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_SYNC" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info (306005): Delay annotation completed successfully
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.569
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.569      -100.632 CLOCK_50 
    Info (332119):     0.244         0.000 prev_num_of_boxes.101 
    Info (332119):     0.566         0.000 reached_bottom 
    Info (332119):    36.912         0.000 VGA|mypll|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is -1.507
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.507        -1.507 reached_bottom 
    Info (332119):    -1.071       -34.838 CLOCK_50 
    Info (332119):     0.112         0.000 prev_num_of_boxes.101 
    Info (332119):     0.237         0.000 VGA|mypll|altpll_component|pll|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -0.500
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.500        -8.000 reached_bottom 
    Info (332119):     0.500         0.000 prev_num_of_boxes.101 
    Info (332119):     7.620         0.000 CLOCK_50 
    Info (332119):    17.873         0.000 VGA|mypll|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 43 warnings
    Info: Peak virtual memory: 316 megabytes
    Info: Processing ended: Sun Nov 30 20:50:36 2014
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:07


