// Seed: 933538537
module module_0 (
    output uwire id_0,
    output supply1 id_1,
    input tri0 id_2,
    input tri1 id_3,
    input supply1 id_4,
    output tri1 id_5
);
  assign id_1 = 1;
  wire id_7, id_8;
  wire id_9, id_10;
endmodule
module module_1 (
    output tri0 id_0,
    input wire id_1,
    input tri id_2,
    output supply1 id_3,
    output logic id_4
);
  initial begin : LABEL_0
    assert (1 && 1 == !(""));
    id_4 <= id_2 < id_2;
  end
  wire  id_6;
  uwire id_7;
  wire  id_8 = id_8;
  module_0 modCall_1 (
      id_7,
      id_0,
      id_7,
      id_1,
      id_7,
      id_7
  );
  assign modCall_1.type_1 = 0;
endmodule
