//! Deluge-BSP SD card driver.
//!
//! Exposes an async interface for reading and writing 512-byte sectors on the
//! Deluge's SD card (SDHI port 1).
//!
//! ## SD protocol overview
//!
//! [`init`] runs the full SD v2 initialization sequence:
//!   CMD0  → reset card to idle
//!   CMD8  → check host voltage (determines SDHC/SDXC support)
//!   ACMD41 (loop) → wait for card ready, learn high-capacity flag
//!   CMD2  → get CID (ignored here)
//!   CMD3  → get RCA
//!   CMD9  → get CSD (card capacity — requires RCA, card in Stand-by state)
//!   CMD7  → select card
//!   ACMD6 → switch to 4-bit bus
//!   CMD16 → set block length to 512 (needed for SDSC cards)
//!   Switch clock from ~130 kHz (P1/512) to ~16.7 MHz (P1/4)
//!
//! Sector addressing:
//!   - SDHC/SDXC cards: block address (LBA directly)
//!   - SDSC cards: byte address (LBA × 512)
//!
//! ## Usage
//!
//! ```ignore
//! sd::init().await.expect("SD init failed");
//! let mut buf = [0u8; 512];
//! sd::read_sector(0, &mut buf).await.expect("read failed");
//! ```

use core::sync::atomic::{AtomicBool, AtomicU16, Ordering};

use rza1l_hal::UNCACHED_MIRROR_OFFSET;
use rza1l_hal::cache;
use rza1l_hal::dmac;
use rza1l_hal::sdhi::{self, SdhiError};

// The Deluge SD card is on SDHI port 1.
const SD_PORT: u8 = 1;

use crate::system::{SD_DMA_MAX_SECTORS, SD_DMA_RX_CH, SD_DMA_TX_CH};

// ---------------------------------------------------------------------------
// Well-known SD command register values (written to SD_CMD register).
//
// Most commands: lower 6 bits = command index.  The SDHI hardware infers the
// response type from the command index internally.
// CMD8 has bits [10:8] set (= 0x0408) to select the R7 response path.
// ---------------------------------------------------------------------------

const CMD0: u16 = 0; // GO_IDLE_STATE — no response
const CMD2: u16 = 2; // ALL_SEND_CID — R2
const CMD3: u16 = 3; // SEND_RELATIVE_ADDR — R6
const CMD7: u16 = 7; // SELECT_CARD — R1b
const CMD8: u16 = 0x0408; // SEND_IF_COND — R7 (special encoding)
const CMD12: u16 = 12; // STOP_TRANSMISSION — R1b
const CMD16: u16 = 16; // SET_BLOCKLEN — R1
const CMD17: u16 = 17; // READ_SINGLE_BLOCK — R1 + data
const CMD18: u16 = 18; // READ_MULTIPLE_BLOCK — R1 + data
const CMD24: u16 = 24; // WRITE_BLOCK — R1 + data
const CMD25: u16 = 25; // WRITE_MULTIPLE_BLOCK — R1 + data
const CMD55: u16 = 55; // APP_CMD (prefix for ACMD) — R1

/// ACMD6 (0x40 | 6): SET_BUS_WIDTH — R1
const ACMD6: u16 = 0x40 | 6;
/// ACMD41 (0x40 | 41): SD_SEND_OP_COND — R3
const ACMD41: u16 = 0x40 | 41;

// Multiple-block READ uses the SDHI's *extended* transfer mode (SD_CMD[15:8]):
// bit 13 = multiple block, bit 12 = read, bit 11 = with-data, [10:8]=100 = R1,
// [15:14]=01 = CMD12 not auto-issued. This is the Renesas driver's
// `CMD18 | 0x7c00`.
//
// Single-block reads and *all* writes use *normal* mode — the plain command
// index — exactly as the vendor HAL does (`_sd_send_mcmd(hndl, CMD17/24/25)`):
// the SDHI derives the response and transfer type from the command index.
//
// IMPORTANT: high-capacity vs standard cards differ only in the command
// *argument* (block- vs byte-address, handled by `lba_to_addr`), NOT in the
// command encoding. The old `CMDxx | 0x7C00` "SDHC" constants were a bug:
// 0x7C00 forces *multiple-block read* mode, so a single-block CMD17 made the
// controller wait for a second block until the data-timeout (~1s), and the
// write commands additionally got the read-direction bit set.
const CMD18_MULTI: u16 = CMD18 | 0x7C00;

// ---------------------------------------------------------------------------
// Voltage / capacity constants
// ---------------------------------------------------------------------------

/// OCR voltage window: 3.2–3.4 V (matches Deluge hardware, SD_VOLT_3_3).
const OCR_VDD_32_33: u32 = 0x0010_0000;
/// OCR host capacity support: HCS bit (high-capacity) for SDHC/SDXC.
const OCR_HCS: u32 = 0x4000_0000;
/// OCR power-up status bit: set when card is ready.
const OCR_BUSY: u32 = 0x8000_0000;

/// CMD8 argument: VHS=1 (2.7–3.6 V) | check pattern 0xAA.
const CMD8_ARG: u32 = 0x0000_01AA;

/// ACMD41 argument: HCS + voltage window.
const ACMD41_ARG: u32 = OCR_HCS | OCR_VDD_32_33;

// ---------------------------------------------------------------------------
// Global card state
// ---------------------------------------------------------------------------

/// RCA (Relative Card Address) — set during CMD3, used for CMD7 etc.
static CARD_RCA: AtomicU16 = AtomicU16::new(0);
/// `true` if the card is SDHC/SDXC (uses block addressing).
static CARD_HC: AtomicBool = AtomicBool::new(false);
/// `true` once `init()` has completed successfully.
static CARD_READY: AtomicBool = AtomicBool::new(false);

// ---------------------------------------------------------------------------
// DMA bounce buffer
// ---------------------------------------------------------------------------
//
// DMA requires uncached memory.  Callers pass arbitrary (possibly cached)
// buffers, so we maintain a statically-allocated bounce buffer and access it
// through its uncached alias (physical address | 0x4000_0000).
//
// Access is serialised by the single-task async design: only one SD operation
// runs at a time, so no locking is needed.

#[repr(align(32))]
struct SdDmaBuf([u8; SD_DMA_MAX_SECTORS * 512]);
// Safety: access is serialised by the async executor (single SD task).
static mut SD_DMA_BUF: SdDmaBuf = SdDmaBuf([0u8; SD_DMA_MAX_SECTORS * 512]);

// ---------------------------------------------------------------------------
// Error type
// ---------------------------------------------------------------------------

#[derive(Debug, Clone, Copy, PartialEq, Eq)]
pub enum SdError {
    /// Low-level SDHI hardware error.
    Hardware(SdhiError),
    /// Card not present.
    NoCard,
    /// Unsupported card type (e.g. MMC, old SD v1 without sane CMD8 response).
    UnsupportedCard,
    /// Protocol violation — unexpected response.
    Protocol,
    /// Driver not initialized; call [`init`] first.
    NotInitialized,
}

impl From<SdhiError> for SdError {
    fn from(e: SdhiError) -> Self {
        SdError::Hardware(e)
    }
}

// ---------------------------------------------------------------------------
// Internal helpers
// ---------------------------------------------------------------------------

/// Issue CMD55 (APP_CMD prefix) with the current RCA, then issue `acmd`.
async unsafe fn send_acmd(acmd: u16, arg: u32) -> Result<(), SdError> {
    unsafe {
        let rca = CARD_RCA.load(Ordering::Relaxed);
        sdhi::set_arg(SD_PORT, (rca as u32) << 16);
        sdhi::send_cmd(SD_PORT, CMD55).await?;
        sdhi::set_arg(SD_PORT, arg);
        sdhi::send_cmd(SD_PORT, acmd).await?;
        Ok(())
    }
}

// ---------------------------------------------------------------------------
// Public API
// ---------------------------------------------------------------------------

/// Initialize the SD card (hardware + protocol).
///
/// Must be called once, with the GIC initialized and SDHI IRQs registered.
/// Safe to call again after a card-swap event.
///
/// # Returns
/// `Ok(())` on success; `Err(SdError)` on any failure.
pub async fn init() -> Result<(), SdError> {
    log::debug!("sd: init port {}", SD_PORT);
    CARD_READY.store(false, Ordering::Release);
    // Reset the cached RCA to 0 *before* re-identifying.  During identification
    // the card sits in idle/ready state with RCA = 0, so the CMD55 that prefixes
    // ACMD41 must be addressed to RCA 0 (see `send_acmd`).  On a cold boot the
    // static is already 0, but on a re-init (e.g. returning from USB mass-storage
    // mode) it still holds the *previous* session's RCA from CMD3 — CMD55 would
    // then address a card that no longer answers to it, so every attempt returns
    // ResponseTimeout and the card looks dead.  Clearing it here makes re-init
    // behave exactly like the first boot.
    CARD_RCA.store(0, Ordering::Release);

    // ---- Bring up the SDHI controller + pins (once) ----
    unsafe {
        // ---- SD pin mux: P7_0–7 → SDHI1 (function 3) ----
        rza1l_hal::gpio::set_pin_mux(7, 0, 3); // SD_CD1  — card detect
        rza1l_hal::gpio::set_pin_mux(7, 1, 3); // SD_WP1  — write protect
        rza1l_hal::gpio::set_pin_mux(7, 2, 3); // SD_D11  — data bit 1
        rza1l_hal::gpio::set_pin_mux(7, 3, 3); // SD_D01  — data bit 0
        rza1l_hal::gpio::set_pin_mux(7, 4, 3); // SD_CLK1 — clock
        rza1l_hal::gpio::set_pin_mux(7, 5, 3); // SD_CMD1 — command
        rza1l_hal::gpio::set_pin_mux(7, 6, 3); // SD_D31  — data bit 3
        rza1l_hal::gpio::set_pin_mux(7, 7, 3); // SD_D21  — data bit 2

        sdhi::init(SD_PORT, crate::system::SD_OPTION);
        sdhi::register_irqs(SD_PORT);

        // Register the DMAC completion IRQ for the RX channel so that
        // read_blocks_dma can await DMAC TC after DATA_TRNS (M7 fix).
        dmac::register_completion_irq(SD_DMA_RX_CH);

        // Clean-invalidate the DMA bounce buffer's cacheable alias.  BSS
        // zeroing wrote dirty lines there; if those lines were later evicted
        // after a DMA fill via the uncached mirror, they would corrupt the
        // received data (M8 fix).
        let buf_start = core::ptr::addr_of!(SD_DMA_BUF) as usize;
        let buf_end = buf_start + core::mem::size_of::<SdDmaBuf>();
        cache::dma_clean_inv_range(buf_start, buf_end);
    }

    // ---- Wait for the card to wake up, then run the protocol ----
    //
    // On a *cold* power-up the card only starts its internal power-on once the
    // pins are muxed and the clock starts (above).  Critically, the SDHI
    // card-detect status also only reports "present" after `Ncycle` SD_CLK
    // cycles elapse with SD_CD held low (SD_OPTION[3:0]); until the card has
    // woken up it won't answer, so CMD55 returns ResponseTimeout (or the OCR
    // busy bit never clears → UnsupportedCard).  The stock Renesas driver simply
    // blind-waits ~1 s here.  Instead we retry the protocol over a ~1 s budget
    // and return the instant it succeeds: a *warm* card (already awake from a
    // previous session) is ready on the first try, while a *cold* card is given
    // the full second it needs — no manual reload required.
    const INIT_ATTEMPTS: u32 = 16;
    const RETRY_DELAY_MS: u64 = 75; // 16 × ~(protocol + 75 ms) ≈ 1.3 s budget

    // Minimum supply/clock settle (SD spec: ≥1 ms + 74 clocks) before CMD0.
    embassy_time::Timer::after_millis(15).await;

    let mut last_err = SdError::NotInitialized;
    for attempt in 1..=INIT_ATTEMPTS {
        match run_protocol().await {
            Ok(()) => {
                CARD_READY.store(true, Ordering::Release);
                log::debug!(
                    "sd: card ready on attempt {}/{} (HC={})",
                    attempt,
                    INIT_ATTEMPTS,
                    CARD_HC.load(Ordering::Relaxed)
                );
                return Ok(());
            }
            Err(e) => {
                last_err = e;
                log::debug!("sd: init attempt {}/{}: {:?}", attempt, INIT_ATTEMPTS, e);
                if attempt < INIT_ATTEMPTS {
                    embassy_time::Timer::after_millis(RETRY_DELAY_MS).await;
                }
            }
        }
    }
    log::warn!(
        "sd: init failed after {} attempts: {:?}",
        INIT_ATTEMPTS,
        last_err
    );
    Err(last_err)
}

/// Run the SD v2 card bring-up protocol (CMD0 … high-speed clock) once against
/// an already-initialised controller.  [`init`] retries this until the card —
/// which may still be waking up after a cold power-on — responds.
async fn run_protocol() -> Result<(), SdError> {
    unsafe {
        // ---- CMD0: reset to IDLE ----
        // No response expected; ignore timeout.
        sdhi::set_arg(SD_PORT, 0);
        let _ = sdhi::send_cmd(SD_PORT, CMD0).await;

        embassy_time::Timer::after_millis(1).await;

        // ---- CMD8: check voltage — determines SD v2 / SDHC capability ----
        sdhi::set_arg(SD_PORT, CMD8_ARG);
        let cmd8_ok = sdhi::send_cmd(SD_PORT, CMD8).await.is_ok();

        // ---- ACMD41: initialize card ----
        // Loop until the card clears the busy bit in OCR (card-power-up done).
        let hcs_arg = if cmd8_ok { ACMD41_ARG } else { OCR_VDD_32_33 };
        let mut retries = 0u32;
        let ocr = loop {
            send_acmd(ACMD41, hcs_arg).await?;
            let ocr = sdhi::read_r1(SD_PORT); // R3 OCR comes via same regs

            // Bit 31 set → card no longer busy (initialization complete)
            if ocr & OCR_BUSY != 0 {
                break ocr;
            }
            retries += 1;
            if retries > 1000 {
                return Err(SdError::UnsupportedCard);
            }
            embassy_time::Timer::after_millis(1).await;
        };

        // Determine high-capacity flag
        let hc = cmd8_ok && (ocr & OCR_HCS != 0);
        CARD_HC.store(hc, Ordering::Release);
        log::debug!(
            "sd: cmd8_ok={} ocr={:#010x} hcs={} -> hc={}",
            cmd8_ok,
            ocr,
            ocr & OCR_HCS != 0,
            hc
        );

        // ---- CMD2: get CID (ignore content, just consume response) ----
        sdhi::set_arg(SD_PORT, 0);
        sdhi::send_cmd(SD_PORT, CMD2).await?;
        let _ = sdhi::read_r2(SD_PORT); // CID — discard

        // ---- CMD3: get RCA ----
        sdhi::set_arg(SD_PORT, 0);
        sdhi::send_cmd(SD_PORT, CMD3).await?;
        let r6 = sdhi::read_r1(SD_PORT);
        // R6 = [31:16] new RCA, [15:0] card status
        let rca = (r6 >> 16) as u16;
        CARD_RCA.store(rca, Ordering::Release);

        // ---- CMD9: get CSD (decode capacity for BlockDevice) ----
        // CMD9 requires the card to be in Stand-by state (post CMD3) with its RCA.
        // Per TRM/SD spec: argument = RCA in bits [31:16], lower 16 bits = 0.
        sdhi::set_arg(SD_PORT, (rca as u32) << 16);
        if sdhi::send_cmd(SD_PORT, 9u16).await.is_ok() {
            // The RZ/A1 SDHI returns R2 (CID/CSD) as the 120-bit content
            // CSD[127:8] right-justified — i.e. the array holds (full_CSD >> 8)
            // with the trailing CRC byte stripped.  Shift the four words left by
            // 8 bits to restore the canonical 128-bit CSD layout that
            // `decode_csd_capacity` (which uses spec bit positions) expects.
            let raw = sdhi::read_r2(SD_PORT);
            let csd = [
                (raw[0] << 8) | (raw[1] >> 24),
                (raw[1] << 8) | (raw[2] >> 24),
                (raw[2] << 8) | (raw[3] >> 24),
                raw[3] << 8,
            ];
            let total = decode_csd_capacity(csd, hc);
            log::debug!(
                "sd: CSD={:08x} {:08x} {:08x} {:08x} struct={} -> {} sectors",
                csd[0],
                csd[1],
                csd[2],
                csd[3],
                csd[0] >> 30,
                total
            );
            sdhi::set_card_blocks(SD_PORT, total);
        }

        // ---- CMD7: select card (transition to Transfer state) ----
        sdhi::set_arg(SD_PORT, (rca as u32) << 16);
        sdhi::send_cmd(SD_PORT, CMD7).await?;

        // ---- ACMD6: set 4-bit bus ----
        // Argument 0x2 = 4-bit, 0x0 = 1-bit.
        send_acmd(ACMD6, 0x2).await?;

        // ---- CMD16: set block length to 512 bytes (SDSC cards) ----
        if !hc {
            sdhi::set_arg(SD_PORT, 512);
            sdhi::send_cmd(SD_PORT, CMD16).await?;
        }

        // ---- Switch to high-speed clock ----
        sdhi::set_clock_fast(SD_PORT);
    }

    Ok(())
}

/// Read a single 512-byte sector at logical block address `lba`.
///
/// # Arguments
/// * `lba`  — sector number (0-based).
/// * `buf`  — destination buffer; must be exactly 512 bytes.
pub async fn read_sector(lba: u32, buf: &mut [u8; 512]) -> Result<(), SdError> {
    if !CARD_READY.load(Ordering::Acquire) {
        return Err(SdError::NotInitialized);
    }

    let addr = lba_to_addr(lba);
    let cmd = CMD17;

    unsafe {
        let dma_ptr =
            (core::ptr::addr_of!(SD_DMA_BUF.0[0]) as usize + UNCACHED_MIRROR_OFFSET) as *mut u8;
        sdhi::set_block_count(SD_PORT, 1);
        sdhi::set_arg(SD_PORT, addr);
        sdhi::read_blocks_dma(SD_PORT, cmd, dma_ptr, 1, SD_DMA_RX_CH).await?;
        buf.copy_from_slice(core::slice::from_raw_parts(dma_ptr, 512));
    }
    Ok(())
}

/// Write a single 512-byte sector at logical block address `lba`.
///
/// # Arguments
/// * `lba`  — sector number (0-based).
/// * `buf`  — source data; must be exactly 512 bytes.
pub async fn write_sector(lba: u32, buf: &[u8; 512]) -> Result<(), SdError> {
    if !CARD_READY.load(Ordering::Acquire) {
        return Err(SdError::NotInitialized);
    }

    let addr = lba_to_addr(lba);
    let cmd = CMD24;

    unsafe {
        let dma_ptr =
            (core::ptr::addr_of!(SD_DMA_BUF.0[0]) as usize + UNCACHED_MIRROR_OFFSET) as *mut u8;
        core::ptr::copy_nonoverlapping(buf.as_ptr(), dma_ptr, 512);
        sdhi::set_block_count(SD_PORT, 1);
        sdhi::set_arg(SD_PORT, addr);
        sdhi::write_blocks_dma(SD_PORT, cmd, dma_ptr as *const u8, 1, SD_DMA_TX_CH).await?;
    }
    Ok(())
}

/// Read `count` consecutive sectors starting at `lba`.
///
/// Uses CMD18 (READ_MULTIPLE_BLOCK) when `count > 1`, CMD17 otherwise.
///
/// # Arguments
/// * `lba`   — first sector (0-based).
/// * `count` — number of sectors.
/// * `buf`   — destination; must hold exactly `count * 512` bytes.
pub async fn read_sectors(lba: u32, count: u32, buf: &mut [u8]) -> Result<(), SdError> {
    if !CARD_READY.load(Ordering::Acquire) {
        return Err(SdError::NotInitialized);
    }
    if buf.len() < (count as usize) * 512 {
        return Err(SdError::Protocol);
    }
    if count == 0 {
        return Ok(());
    }
    if count == 1 {
        let arr = buf[..512].as_mut_ptr() as *mut [u8; 512];
        return read_sector(lba, unsafe { &mut *arr }).await;
    }

    unsafe {
        let dma_ptr =
            (core::ptr::addr_of!(SD_DMA_BUF.0[0]) as usize + UNCACHED_MIRROR_OFFSET) as *mut u8;
        let mut remaining = count;
        let mut cur_lba = lba;
        let mut buf_offset = 0usize;
        while remaining > 0 {
            let chunk = remaining.min(SD_DMA_MAX_SECTORS as u32);
            let chunk_addr = lba_to_addr(cur_lba);
            let cmd = if chunk > 1 { CMD18_MULTI } else { CMD17 };
            sdhi::set_block_count(SD_PORT, chunk);
            sdhi::set_arg(SD_PORT, chunk_addr);
            let xfer = sdhi::read_blocks_dma(SD_PORT, cmd, dma_ptr, chunk, SD_DMA_RX_CH).await;
            // CMD18 (READ_MULTIPLE_BLOCK) runs in extended mode with auto-CMD12
            // disabled (CMD18 | 0x7C00, [15:14]=01), so the card keeps streaming
            // data until it receives STOP_TRANSMISSION.  The SD_STOP SEC bit only
            // bounds how many blocks the *controller* clocks in — it does not stop
            // the *card*.  Issue CMD12 manually (matching the vendor driver) —
            // and do it **even if the data phase failed**, or a bailed-out
            // multi-block read leaves the card streaming and the next command (or
            // the next sd::init) times out.  Propagate the transfer error first
            // since it's the more relevant failure, then any stop error.
            let stop = if chunk > 1 {
                sdhi::stop_transfer(SD_PORT).await
            } else {
                Ok(())
            };
            xfer?;
            stop?;
            let chunk_bytes = (chunk as usize) * 512;
            buf[buf_offset..buf_offset + chunk_bytes]
                .copy_from_slice(core::slice::from_raw_parts(dma_ptr, chunk_bytes));
            remaining -= chunk;
            cur_lba += chunk;
            buf_offset += chunk_bytes;
        }
    }
    Ok(())
}

/// Write `count` consecutive sectors starting at `lba`.
///
/// Uses CMD25 (WRITE_MULTIPLE_BLOCK) when `count > 1`, CMD24 otherwise.
pub async fn write_sectors(lba: u32, count: u32, buf: &[u8]) -> Result<(), SdError> {
    if !CARD_READY.load(Ordering::Acquire) {
        return Err(SdError::NotInitialized);
    }
    if buf.len() < (count as usize) * 512 {
        return Err(SdError::Protocol);
    }
    if count == 0 {
        return Ok(());
    }
    if count == 1 {
        let arr = buf[..512].as_ptr() as *const [u8; 512];
        return write_sector(lba, unsafe { &*arr }).await;
    }

    unsafe {
        let dma_ptr =
            (core::ptr::addr_of!(SD_DMA_BUF.0[0]) as usize + UNCACHED_MIRROR_OFFSET) as *mut u8;
        let mut remaining = count;
        let mut cur_lba = lba;
        let mut buf_offset = 0usize;
        while remaining > 0 {
            let chunk = remaining.min(SD_DMA_MAX_SECTORS as u32);
            let chunk_addr = lba_to_addr(cur_lba);
            let cmd = if chunk > 1 { CMD25 } else { CMD24 };
            let chunk_bytes = (chunk as usize) * 512;
            core::ptr::copy_nonoverlapping(buf.as_ptr().add(buf_offset), dma_ptr, chunk_bytes);
            sdhi::set_block_count(SD_PORT, chunk);
            sdhi::set_arg(SD_PORT, chunk_addr);
            sdhi::write_blocks_dma(SD_PORT, cmd, dma_ptr as *const u8, chunk, SD_DMA_TX_CH).await?;
            remaining -= chunk;
            cur_lba += chunk;
            buf_offset += chunk_bytes;
        }
    }
    Ok(())
}

/// Returns `true` if `init()` completed successfully and the card is ready.
pub fn is_ready() -> bool {
    CARD_READY.load(Ordering::Acquire)
}

/// Returns `true` if the card is a High Capacity (SDHC/SDXC) card.
///
/// Only valid after [`init()`] has returned `Ok(())`.
pub fn is_hc() -> bool {
    CARD_HC.load(Ordering::Relaxed)
}

/// Returns `true` if a card is physically present (CD pin).
pub fn is_inserted() -> bool {
    unsafe { sdhi::card_inserted(SD_PORT) }
}

/// Returns `true` if the card's physical write-protect (lock) tab is engaged.
///
/// Reads the SDHI SD_WP signal.  Only meaningful once the controller is up
/// (after [`init`]); returns `false` when no card is ready.
pub fn is_write_protected() -> bool {
    if !CARD_READY.load(Ordering::Acquire) {
        return false;
    }
    unsafe { sdhi::card_write_protected(SD_PORT) }
}

/// Total number of 512-byte sectors on the card.
///
/// Only valid after [`init()`] has returned `Ok(())`.  Returns 0 if the card
/// is not ready.  Used to answer SCSI READ CAPACITY for USB mass storage.
pub fn total_sectors() -> u32 {
    if !CARD_READY.load(Ordering::Acquire) {
        return 0;
    }
    sdhi::card_size_blocks(SD_PORT)
}

// ---------------------------------------------------------------------------
// Internal: convert LBA to card address
// ---------------------------------------------------------------------------

fn lba_to_addr(lba: u32) -> u32 {
    if CARD_HC.load(Ordering::Relaxed) {
        lba // SDHC/SDXC: block addressing
    } else {
        // SDSC: byte addressing.  Saturate rather than panic on overflow — a
        // bogus high LBA (e.g. a host reading past a mis-decoded capacity)
        // would otherwise multiply-overflow u32.  A saturated address is out of
        // range for the card, which rejects it and surfaces a clean `SdError`
        // instead of crashing the firmware.
        lba.saturating_mul(512)
    }
}

// ---------------------------------------------------------------------------
// CSD capacity decode
// ---------------------------------------------------------------------------
//
// CSD v1 (SDSC): C_SIZE[73:62], C_SIZE_MULT[49:47], READ_BL_LEN[83:80].
//   capacity = (C_SIZE + 1) × 2^(C_SIZE_MULT + 2) × 2^READ_BL_LEN  bytes.
//   blocks (512B) = capacity / 512.
//
// CSD v2 (SDHC/SDXC): C_SIZE[69:48].
//   capacity = (C_SIZE + 1) × 512 KiB  →  (C_SIZE + 1) × 1024  blocks.
//
// The SDHI R2 response is packed into [word0, word1, word2, word3] where
// word0 = bits [127:96] of the 128-bit register.
// CSD_STRUCTURE is bits [127:126] of CSD.

fn decode_csd_capacity(csd: [u32; 4], hc: bool) -> u32 {
    if hc {
        // CSD v2: C_SIZE at bits [69:48] within the 128-bit CSD.
        // In our layout: word0=[127:96], word1=[95:64], word2=[63:32], word3=[31:0].
        // Bit 69 → word1 bit (69-64) = 5; bit 48 → word2 bit (48-32) = 16.
        // C_SIZE spans word1[5:0] and word2[31:16].
        let c_size_hi = csd[1] & 0x3F; // bits [69:64]
        let c_size_lo = (csd[2] >> 16) & 0xFFFF; // bits [63:48]
        let c_size = (c_size_hi << 16) | c_size_lo;
        (c_size + 1) * 1024 // blocks of 512 B
    } else {
        // CSD v1:
        // READ_BL_LEN at bits [83:80] → word1[19:16]
        // C_SIZE at bits [73:62] → word1[9:0] (bits 73:64) ++ word2[31:30] (bits 63:62)
        // C_SIZE_MULT at bits [49:47] → word2[17:15]
        let read_bl_len = (csd[1] >> 16) & 0xF;
        let c_size = ((csd[1] & 0x3FF) << 2) | ((csd[2] >> 30) & 0x3);
        let c_size_mult = (csd[2] >> 15) & 0x7;
        let block_len = 1u32 << read_bl_len;
        let mult = 1u32 << (c_size_mult + 2);
        let capacity_bytes = (c_size as u64 + 1) * mult as u64 * block_len as u64;
        (capacity_bytes / 512) as u32
    }
}

// ---------------------------------------------------------------------------
// embedded-sdmmc BlockDevice + TimeSource
// ---------------------------------------------------------------------------

/// A synchronous `embedded_sdmmc::BlockDevice` backed by the SDHI hardware.
///
/// Uses polling register reads (no Embassy executor needed).  [`init`] must
/// have completed successfully before any method is called.
///
/// Construct with `DelugeBlockDevice` (it is a ZST).
pub struct DelugeBlockDevice;

impl embedded_sdmmc::BlockDevice for DelugeBlockDevice {
    type Error = SdError;

    fn read(
        &self,
        blocks: &mut [embedded_sdmmc::Block],
        start_block_idx: embedded_sdmmc::BlockIdx,
    ) -> Result<(), SdError> {
        if !CARD_READY.load(Ordering::Acquire) {
            return Err(SdError::NotInitialized);
        }
        let count = blocks.len() as u32;
        if count == 0 {
            return Ok(());
        }
        let lba = start_block_idx.0;
        let addr = lba_to_addr(lba);
        // Single-block read = plain CMD17 (normal mode); multi-block read adds
        // the extended multiple-block bits. HC vs SC addressing is in `addr`.
        let cmd = if count > 1 { CMD18_MULTI } else { CMD17 };
        let ptr = blocks.as_mut_ptr() as *mut u8;
        // Interrupt-driven PIO transfer, mirroring the vendor HAL's
        // `_sd_software_trans`. embedded-sdmmc's `BlockDevice` is synchronous,
        // so run the async transfer to completion with block_on (fine for the
        // bootloader — nothing else runs). The real firmware uses the async DMA
        // path, [`read_sectors`], directly so the executor keeps running during
        // transfers.
        embassy_futures::block_on(async {
            unsafe {
                sdhi::set_block_count(SD_PORT, count);
                sdhi::set_arg(SD_PORT, addr);
                sdhi::send_cmd(SD_PORT, cmd).await?;
                let xfer = sdhi::read_blocks_sw(SD_PORT, ptr, count).await;
                // CMD18 multi-block read leaves auto-CMD12 disabled (see
                // `read_sectors`); stop the card explicitly — even if the data
                // phase failed — so a bailed-out read never leaves the card
                // streaming into the next command or the next sd::init.
                let stop = if count > 1 {
                    sdhi::stop_transfer(SD_PORT).await
                } else {
                    Ok(())
                };
                xfer?;
                stop?;
                Ok::<(), SdhiError>(())
            }
        })
        .map_err(SdError::from)
    }

    fn write(
        &self,
        blocks: &[embedded_sdmmc::Block],
        start_block_idx: embedded_sdmmc::BlockIdx,
    ) -> Result<(), SdError> {
        if !CARD_READY.load(Ordering::Acquire) {
            return Err(SdError::NotInitialized);
        }
        let count = blocks.len() as u32;
        if count == 0 {
            return Ok(());
        }
        let lba = start_block_idx.0;
        let addr = lba_to_addr(lba);
        // Single/multi-block write both use normal mode (plain command index).
        let cmd = if count > 1 { CMD25 } else { CMD24 };

        let ptr = blocks.as_ptr() as *const u8;
        // Interrupt-driven PIO transfer (see `read` above).
        embassy_futures::block_on(async {
            unsafe {
                sdhi::set_block_count(SD_PORT, count);
                sdhi::set_arg(SD_PORT, addr);
                sdhi::send_cmd(SD_PORT, cmd).await?;
                sdhi::write_blocks_sw(SD_PORT, ptr, count).await
            }
        })
        .map_err(SdError::from)
    }

    fn num_blocks(&self) -> Result<embedded_sdmmc::BlockCount, SdError> {
        if !CARD_READY.load(Ordering::Acquire) {
            return Err(SdError::NotInitialized);
        }
        let n = sdhi::card_size_blocks(SD_PORT);
        Ok(embedded_sdmmc::BlockCount(n))
    }
}

// ---------------------------------------------------------------------------
// Superfloppy (no-MBR) compatibility shim
// ---------------------------------------------------------------------------

/// Internal mode for [`PartitionShim`], decided once at construction time.
#[derive(Clone, Copy)]
enum ShimMode {
    /// The card has a real MBR (or we couldn't probe it): forward every
    /// request to [`DelugeBlockDevice`] unchanged.
    Passthrough,
    /// The card is a "superfloppy" — a FAT volume boot record sits directly at
    /// LBA 0 with no partition table. We present a one-block-shifted virtual
    /// address space: virtual LBA 0 returns a synthesized MBR, and virtual LBA
    /// `n` (n >= 1) maps to physical LBA `n - 1`. `total` is the physical card
    /// size in blocks.
    Superfloppy { total: u32 },
}

/// A [`BlockDevice`](embedded_sdmmc::BlockDevice) wrapper that transparently
/// supports both MBR-partitioned and "superfloppy" (no-partition-table) SD
/// cards.
///
/// [`embedded_sdmmc`] only understands MBR-partitioned cards: it reads LBA 0,
/// requires the `0x55AA` signature, then validates byte 446 as a partition
/// status byte. A superfloppy card has a FAT VBR at LBA 0 — which also ends in
/// `0x55AA` — so the signature check passes but the "partition status" check
/// reads FAT boot code and fails with `FormatError("Invalid partition status")`.
///
/// This shim detects that case at construction (by probing LBA 0) and, for
/// superfloppy cards, synthesizes a single-partition MBR pointing at the real
/// VBR. MBR-partitioned cards are passed straight through with no shift.
///
/// [`init`] must have completed successfully before this is constructed.
pub struct PartitionShim {
    inner: DelugeBlockDevice,
    mode: ShimMode,
}

impl PartitionShim {
    /// Probe LBA 0 and pick a [`ShimMode`]. Any read error or ambiguous layout
    /// falls back to [`ShimMode::Passthrough`] (the previous behaviour).
    pub fn new() -> Self {
        let inner = DelugeBlockDevice;
        let mode = Self::detect(&inner);
        Self { inner, mode }
    }

    fn detect(inner: &DelugeBlockDevice) -> ShimMode {
        use embedded_sdmmc::{BlockDevice, BlockIdx};

        let mut block = [embedded_sdmmc::Block::new()];
        if let Err(e) = inner.read(&mut block, BlockIdx(0)) {
            log::warn!("sd: shim probe read failed: {:?} -> passthrough", e);
            return ShimMode::Passthrough;
        }
        let b = &block[0].contents;

        // No boot signature at all: not FAT and not an MBR — let the normal
        // path surface the error.
        if b[510] != 0x55 || b[511] != 0xAA {
            log::warn!("sd: shim no 0x55AA signature -> passthrough");
            return ShimMode::Passthrough;
        }

        // embedded-sdmmc accepts the card as MBR-partitioned when the
        // partition-0 status byte is 0x00 or 0x80.
        let looks_like_mbr = (b[446] & 0x7F) == 0x00;

        // A FAT VBR begins with a short/near jump (0xEB .. 0x90 or 0xE9) and
        // declares 512 bytes per logical sector in its BPB. To avoid a false
        // positive on an MBR whose boot code happens to start with a jump, also
        // require a couple of always-present FAT BPB invariants: a non-zero
        // reserved-sector count (offset 14) and 1 or 2 FATs (offset 16). These
        // hold for every FAT12/16/32 volume but are vanishingly unlikely to all
        // line up in MBR boot code.
        let jump_ok = b[0] == 0xEB || b[0] == 0xE9;
        let bytes_per_sector = u16::from_le_bytes([b[11], b[12]]);
        let reserved_sectors = u16::from_le_bytes([b[14], b[15]]);
        let num_fats = b[16];
        let looks_like_vbr = jump_ok
            && bytes_per_sector == 512
            && reserved_sectors != 0
            && (num_fats == 1 || num_fats == 2);

        // An unambiguous VBR wins even if byte 446 happens to read as a valid
        // MBR status byte (it falls inside the VBR's boot-code region and can be
        // anything): a real FAT VBR at LBA 0 is always a superfloppy.
        if looks_like_vbr {
            let total = inner.num_blocks().map(|c| c.0).unwrap_or(0);
            log::info!("sd: shim -> superfloppy (synthetic MBR, {} blocks)", total);
            ShimMode::Superfloppy { total }
        } else {
            log::info!(
                "sd: shim -> passthrough (mbr={} vbr={})",
                looks_like_mbr,
                looks_like_vbr
            );
            ShimMode::Passthrough
        }
    }
}

impl Default for PartitionShim {
    fn default() -> Self {
        Self::new()
    }
}

/// Fill `buf` with a minimal MBR describing one FAT32 (LBA) partition that
/// starts at LBA 1 and spans `total` blocks.
fn synthesize_mbr(buf: &mut [u8; 512], total: u32) {
    buf.fill(0);
    // Partition entry 0 lives at offset 446 and is 16 bytes long.
    let p = &mut buf[446..462];
    p[0] = 0x00; // status: non-bootable (passes embedded-sdmmc's check)
    // p[1..4]  CHS of first sector  — ignored for LBA parsing, leave zero.
    p[4] = 0x0C; // partition type: FAT32 with LBA
    // p[5..8]  CHS of last sector   — ignored, leave zero.
    p[8..12].copy_from_slice(&1u32.to_le_bytes()); // LBA of first sector
    p[12..16].copy_from_slice(&total.to_le_bytes()); // number of sectors
    buf[510] = 0x55;
    buf[511] = 0xAA;
}

impl embedded_sdmmc::BlockDevice for PartitionShim {
    type Error = SdError;

    fn read(
        &self,
        blocks: &mut [embedded_sdmmc::Block],
        start_block_idx: embedded_sdmmc::BlockIdx,
    ) -> Result<(), SdError> {
        match self.mode {
            ShimMode::Passthrough => self.inner.read(blocks, start_block_idx),
            ShimMode::Superfloppy { total } => {
                let start = start_block_idx.0;
                if start == 0 {
                    if let Some((first, rest)) = blocks.split_first_mut() {
                        synthesize_mbr(&mut first.contents, total);
                        // Virtual blocks 1.. map to physical 0..
                        if !rest.is_empty() {
                            self.inner.read(rest, embedded_sdmmc::BlockIdx(0))?;
                        }
                    }
                    Ok(())
                } else {
                    self.inner.read(blocks, embedded_sdmmc::BlockIdx(start - 1))
                }
            }
        }
    }

    fn write(
        &self,
        blocks: &[embedded_sdmmc::Block],
        start_block_idx: embedded_sdmmc::BlockIdx,
    ) -> Result<(), SdError> {
        match self.mode {
            ShimMode::Passthrough => self.inner.write(blocks, start_block_idx),
            ShimMode::Superfloppy { .. } => {
                let start = start_block_idx.0;
                if start == 0 {
                    // The synthetic MBR is virtual-only; never write it back.
                    // Forward any trailing real blocks to physical LBA 0..
                    if let Some((_, rest)) = blocks.split_first()
                        && !rest.is_empty()
                    {
                        self.inner.write(rest, embedded_sdmmc::BlockIdx(0))?;
                    }
                    Ok(())
                } else {
                    self.inner
                        .write(blocks, embedded_sdmmc::BlockIdx(start - 1))
                }
            }
        }
    }

    fn num_blocks(&self) -> Result<embedded_sdmmc::BlockCount, SdError> {
        match self.mode {
            ShimMode::Passthrough => self.inner.num_blocks(),
            // One extra block for the synthetic MBR at virtual LBA 0.
            ShimMode::Superfloppy { total } => {
                Ok(embedded_sdmmc::BlockCount(total.saturating_add(1)))
            }
        }
    }
}

/// An [`embedded_sdmmc::TimeSource`] that returns a fixed epoch-zero timestamp
/// (1970-01-01 00:00:00) for all FAT file operations.
///
/// File modification times will not be recorded accurately. No RTC peripheral
/// is currently available on this BSP.
pub struct DelugeTimeSource;

impl embedded_sdmmc::TimeSource for DelugeTimeSource {
    fn get_timestamp(&self) -> embedded_sdmmc::Timestamp {
        embedded_sdmmc::Timestamp {
            year_since_1970: 0,
            zero_indexed_month: 0,
            zero_indexed_day: 0,
            hours: 0,
            minutes: 0,
            seconds: 0,
        }
    }
}
