#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Dec 26 09:18:53 2024
# Process ID: 11640
# Current directory: C:/Users/sharjeel/Desktop/Viterbi/RX
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11476 C:\Users\sharjeel\Desktop\Viterbi\RX\RX.xpr
# Log file: C:/Users/sharjeel/Desktop/Viterbi/RX/vivado.log
# Journal file: C:/Users/sharjeel/Desktop/Viterbi/RX\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/sharjeel/Desktop/Viterbi/RX/RX.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/Users/sharjeel/Desktop/openofdm-master/openofdm-master/verilog/coregen/div_gen_new_ip_core_zynq'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/sharjeel/Desktop/openofdm-master/openofdm-master/verilog/coregen/div_gen_new_ip_core_zynq'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Installed/Xilinx/Vivado/2019.1/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'viterbi_v7_0' is locked:
* IP 'viterbi_v7_0' shares a common output directory with other IP. It is recommended that each IP be placed in its own directory. * IP definition 'Viterbi Decoder (7.0)' for IP 'viterbi_v7_0' has a newer major version in the IP Catalog. * Current project part 'xc7z020clg484-1' and the part 'xc3sd3400afg676-5' used to customize the IP 'viterbi_v7_0' do not match.
WARNING: [IP_Flow 19-2162] IP 'deinter_lut' is locked:
* IP 'deinter_lut' shares a common output directory with other IP. It is recommended that each IP be placed in its own directory. * IP definition 'Block Memory Generator (4.2)' for IP 'deinter_lut' has a newer major version in the IP Catalog. * Current project part 'xc7z020clg484-1' and the part 'xc3sd3400afg676-5' used to customize the IP 'deinter_lut' do not match.
WARNING: [IP_Flow 19-395] Problem validating against XML schema: : Unexpected end of message
CRITICAL WARNING: [IP_Flow 19-5097] Unable to determine VLNV from IP file; verify it has the correct syntax: C:/Users/sharjeel/Desktop/Viterbi/RX/RX.srcs/sources_1/ip/div_gen_xlslice_0_0/div_gen_xlslice_0_0.xci
WARNING: [IP_Flow 19-2162] IP 'complex_multiplier' is locked:
* IP 'complex_multiplier' shares a common output directory with other IP. It is recommended that each IP be placed in its own directory. * IP definition 'Complex Multiplier (3.1)' for IP 'complex_multiplier' has a newer major version in the IP Catalog. * Current project part 'xc7z020clg484-1' and the part 'xc3sd3400afg676-5' used to customize the IP 'complex_multiplier' do not match.
WARNING: [IP_Flow 19-2162] IP 'atan_lut' is locked:
* IP 'atan_lut' shares a common output directory with other IP. It is recommended that each IP be placed in its own directory. * IP definition 'Block Memory Generator (4.2)' for IP 'atan_lut' has a newer major version in the IP Catalog. * Current project part 'xc7z020clg484-1' and the part 'xc3sd3400afg676-5' used to customize the IP 'atan_lut' do not match.
WARNING: [IP_Flow 19-2162] IP 'rot_lut' is locked:
* IP 'rot_lut' shares a common output directory with other IP. It is recommended that each IP be placed in its own directory. * IP definition 'Block Memory Generator (4.2)' for IP 'rot_lut' has a newer major version in the IP Catalog. * Current project part 'xc7z020clg484-1' and the part 'xc3sd3400afg676-5' used to customize the IP 'rot_lut' do not match.
WARNING: [IP_Flow 19-395] Problem validating against XML schema: : Unexpected end of message
CRITICAL WARNING: [IP_Flow 19-5097] Unable to determine VLNV from IP file; verify it has the correct syntax: C:/Users/sharjeel/Desktop/Viterbi/RX/RX.srcs/sources_1/ip/complex_multiplier/complex_multiplier.xci
WARNING: [IP_Flow 19-395] Problem validating against XML schema: : Unexpected end of message
CRITICAL WARNING: [IP_Flow 19-5097] Unable to determine VLNV from IP file; verify it has the correct syntax: C:/Users/sharjeel/Desktop/Viterbi/RX/RX.srcs/sources_1/ip/atan_lut/atan_lut.xci
WARNING: [IP_Flow 19-2162] IP 'xfft_v7_1' is locked:
* IP 'xfft_v7_1' shares a common output directory with other IP. It is recommended that each IP be placed in its own directory. * IP definition 'Fast Fourier Transform (7.1)' for IP 'xfft_v7_1' has a newer major version in the IP Catalog. * Current project part 'xc7z020clg484-1' and the part 'xc3sd3400afg676-5' used to customize the IP 'xfft_v7_1' do not match.
WARNING: [IP_Flow 19-2162] IP 'div_gen_v3_0' is locked:
* IP 'div_gen_v3_0' shares a common output directory with other IP. It is recommended that each IP be placed in its own directory. * IP definition 'Divider Generator (3.0)' for IP 'div_gen_v3_0' has a newer major version in the IP Catalog. * Current project part 'xc7z020clg484-1' and the part 'xc3sd3400afg676-5' used to customize the IP 'div_gen_v3_0' do not match.
WARNING: [IP_Flow 19-395] Problem validating against XML schema: : Unexpected end of message
CRITICAL WARNING: [IP_Flow 19-5097] Unable to determine VLNV from IP file; verify it has the correct syntax: C:/Users/sharjeel/Desktop/Viterbi/RX/RX.srcs/deinter_lut/ip/deinter_lut/deinter_lut.xci
WARNING: [IP_Flow 19-395] Problem validating against XML schema: : Unexpected end of message
CRITICAL WARNING: [IP_Flow 19-5097] Unable to determine VLNV from IP file; verify it has the correct syntax: C:/Users/sharjeel/Desktop/Viterbi/RX/RX.srcs/div_gen_div_gen_0_0/ip/div_gen_div_gen_0_0/div_gen_div_gen_0_0.xci
WARNING: [IP_Flow 19-395] Problem validating against XML schema: : Unexpected end of message
CRITICAL WARNING: [IP_Flow 19-5097] Unable to determine VLNV from IP file; verify it has the correct syntax: C:/Users/sharjeel/Desktop/Viterbi/RX/RX.srcs/rot_lut/ip/rot_lut/rot_lut.xci
WARNING: [IP_Flow 19-395] Problem validating against XML schema: : Unexpected end of message
CRITICAL WARNING: [IP_Flow 19-5097] Unable to determine VLNV from IP file; verify it has the correct syntax: C:/Users/sharjeel/Desktop/Viterbi/RX/RX.srcs/viterbi_v7_0/ip/viterbi_v7_0/viterbi_v7_0.xci
WARNING: [IP_Flow 19-395] Problem validating against XML schema: : Unexpected end of message
CRITICAL WARNING: [IP_Flow 19-5097] Unable to determine VLNV from IP file; verify it has the correct syntax: C:/Users/sharjeel/Desktop/Viterbi/RX/RX.srcs/xfft_v9/ip/xfft_v9/xfft_v9.xci
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 820.812 ; gain = 138.633
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 10
WARNING: [HDL 9-3756] overwriting previous definition of module 'bits_to_bytes' [C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/bits_to_bytes.v:35]
WARNING: [HDL 9-3756] overwriting previous definition of module 'calc_mean' [C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/calc_mean.v:35]
WARNING: [HDL 9-3756] overwriting previous definition of module 'complex_mult' [C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/complex_mult.v:35]
WARNING: [HDL 9-3756] overwriting previous definition of module 'complex_to_mag' [C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/complex_to_mag.v:35]
WARNING: [HDL 9-3756] overwriting previous definition of module 'complex_to_mag_sq' [C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/complex_to_mag_sq.v:35]
WARNING: [HDL 9-3756] overwriting previous definition of module 'crc32' [C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/crc32.v:16]
WARNING: [HDL 9-3756] overwriting previous definition of module 'deinterleave' [C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/deinterleave.v:35]
WARNING: [HDL 9-3756] overwriting previous definition of module 'delayT' [C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/delayT.v:36]
WARNING: [HDL 9-3756] overwriting previous definition of module 'demodulate' [C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/demodulate.v:37]
WARNING: [HDL 9-3756] overwriting previous definition of module 'descramble' [C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/descramble.v:35]
WARNING: [HDL 9-3756] overwriting previous definition of module 'div_gen' [C:/Users/sharjeel/Desktop/Viterbi/RX/ip_repo/div_gen_new/src/div_gen.v:13]
WARNING: [HDL 9-3756] overwriting previous definition of module 'div_gen' [C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/div_gen.v:13]
WARNING: [HDL 9-3756] overwriting previous definition of module 'divider' [C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/divider.v:46]
WARNING: [HDL 9-3756] overwriting previous definition of module 'dot11' [C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/dot11.v:46]
CRITICAL WARNING: [HDL 9-806] Syntax error near "end". [C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/dot11_tb.v:531]
WARNING: [HDL 9-3756] overwriting previous definition of module 'equalizer' [C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/equalizer.v:37]
WARNING: [HDL 9-3756] overwriting previous definition of module 'fifo_sample_delay' [C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/fifo_sample_delay.v:5]
WARNING: [HDL 9-3756] overwriting previous definition of module 'ht_sig_crc' [C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/ht_sig_crc.v:35]
WARNING: [HDL 9-3756] overwriting previous definition of module 'moving_avg' [C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/moving_avg.v:1]
WARNING: [HDL 9-3756] overwriting previous definition of module 'mv_avg' [C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/mv_avg.v:3]
WARNING: [HDL 9-3756] overwriting previous definition of module 'mv_avg_dual_ch' [C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/mv_avg_dual_ch.v:35]
WARNING: [HDL 9-3756] overwriting previous definition of module 'ofdm_decoder' [C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/ofdm_decoder.v:35]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'OPENOFDM_RX_GIT_REV' [C:/Users/sharjeel/Desktop/Viterbi/RX/RX.srcs/sources_1/imports/openofdm-master/verilog/openofdm_rx.v:144]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [C:/Users/sharjeel/Desktop/Viterbi/RX/RX.srcs/sources_1/imports/openofdm-master/verilog/openofdm_rx.v:144]
WARNING: [HDL 9-3756] overwriting previous definition of module 'openofdm_rx' [C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/openofdm_rx.v:13]
WARNING: [HDL 9-3756] overwriting previous definition of module 'openofdm_rx_s_axi' [C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/openofdm_rx_s_axi.v:6]
WARNING: [HDL 9-3756] overwriting previous definition of module 'phase' [C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/phase.v:37]
WARNING: [HDL 9-3756] overwriting previous definition of module 'phy_len_calculation' [C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/phy_len_calculation.v:40]
WARNING: [HDL 9-3756] overwriting previous definition of module 'ram_2port' [C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/ram_2port.v:20]
WARNING: [HDL 9-3756] overwriting previous definition of module 'ram_2port' [C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/usrp2/ram_2port.v:20]
WARNING: [HDL 9-3756] overwriting previous definition of module 'rotate' [C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/rotate.v:37]
WARNING: [HDL 9-3756] overwriting previous definition of module 'running_sum_dual_ch' [C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/running_sum_dual_ch.v:35]
WARNING: [HDL 9-3756] overwriting previous definition of module 'signal_watchdog' [C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/signal_watchdog.v:43]
WARNING: [HDL 9-3756] overwriting previous definition of module 'stage_mult' [C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/stage_mult.v:35]
WARNING: [HDL 9-3756] overwriting previous definition of module 'sync_long' [C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/sync_long.v:35]
WARNING: [HDL 9-3756] overwriting previous definition of module 'sync_short' [C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/sync_short.v:37]
WARNING: [filemgmt 20-736] The current top specification, "openofdm_rx", does not uniquely identify a single design element. Using "openofdm_rx" (Library: xil_defaultlib, File: C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/openofdm_rx.v).
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'bits_to_bytes()' found in library 'xil_defaultlib'
Duplicate found at line 35 of file C:/Users/sharjeel/Desktop/Viterbi/RX/RX.srcs/sources_1/imports/openofdm-master/verilog/bits_to_bytes.v
	(Active) Duplicate found at line 35 of file C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/bits_to_bytes.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'calc_mean()' found in library 'xil_defaultlib'
Duplicate found at line 35 of file C:/Users/sharjeel/Desktop/Viterbi/RX/RX.srcs/sources_1/imports/openofdm-master/verilog/calc_mean.v
	(Active) Duplicate found at line 35 of file C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/calc_mean.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'complex_mult()' found in library 'xil_defaultlib'
Duplicate found at line 35 of file C:/Users/sharjeel/Desktop/Viterbi/RX/RX.srcs/sources_1/imports/openofdm-master/verilog/complex_mult.v
	(Active) Duplicate found at line 35 of file C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/complex_mult.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'complex_to_mag()' found in library 'xil_defaultlib'
Duplicate found at line 35 of file C:/Users/sharjeel/Desktop/Viterbi/RX/RX.srcs/sources_1/imports/openofdm-master/verilog/complex_to_mag.v
	(Active) Duplicate found at line 35 of file C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/complex_to_mag.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'complex_to_mag_sq()' found in library 'xil_defaultlib'
Duplicate found at line 35 of file C:/Users/sharjeel/Desktop/Viterbi/RX/RX.srcs/sources_1/imports/openofdm-master/verilog/complex_to_mag_sq.v
	(Active) Duplicate found at line 35 of file C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/complex_to_mag_sq.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'crc32()' found in library 'xil_defaultlib'
Duplicate found at line 16 of file C:/Users/sharjeel/Desktop/Viterbi/RX/RX.srcs/sources_1/imports/openofdm-master/verilog/crc32.v
	(Active) Duplicate found at line 16 of file C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/crc32.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'deinterleave()' found in library 'xil_defaultlib'
Duplicate found at line 35 of file C:/Users/sharjeel/Desktop/Viterbi/RX/RX.srcs/sources_1/imports/openofdm-master/verilog/deinterleave.v
	(Active) Duplicate found at line 35 of file C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/deinterleave.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'delayT()' found in library 'xil_defaultlib'
Duplicate found at line 36 of file C:/Users/sharjeel/Desktop/Viterbi/RX/RX.srcs/sources_1/imports/openofdm-master/verilog/delayT.v
	(Active) Duplicate found at line 36 of file C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/delayT.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'demodulate()' found in library 'xil_defaultlib'
Duplicate found at line 37 of file C:/Users/sharjeel/Desktop/Viterbi/RX/RX.srcs/sources_1/imports/openofdm-master/verilog/demodulate.v
	(Active) Duplicate found at line 37 of file C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/demodulate.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'descramble()' found in library 'xil_defaultlib'
Duplicate found at line 35 of file C:/Users/sharjeel/Desktop/Viterbi/RX/RX.srcs/sources_1/imports/openofdm-master/verilog/descramble.v
	(Active) Duplicate found at line 35 of file C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/descramble.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'div_gen()' found in library 'xil_defaultlib'
Duplicate found at line 12 of file C:/Users/sharjeel/Desktop/Viterbi/RX/RX.srcs/sources_1/imports/openofdm-master/ip_repo/div_gen_new/src/div_gen.v
Duplicate found at line 12 of file C:/Users/sharjeel/Desktop/Viterbi/RX/ip_repo/div_gen_new/src/div_gen.v
	(Active) Duplicate found at line 12 of file C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/div_gen.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'divider()' found in library 'xil_defaultlib'
Duplicate found at line 46 of file C:/Users/sharjeel/Desktop/Viterbi/RX/RX.srcs/sources_1/imports/openofdm-master/verilog/divider.v
	(Active) Duplicate found at line 46 of file C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/divider.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'dot11()' found in library 'xil_defaultlib'
Duplicate found at line 46 of file C:/Users/sharjeel/Desktop/Viterbi/RX/RX.srcs/sources_1/imports/openofdm-master/verilog/dot11.v
	(Active) Duplicate found at line 46 of file C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/dot11.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'equalizer()' found in library 'xil_defaultlib'
Duplicate found at line 37 of file C:/Users/sharjeel/Desktop/Viterbi/RX/RX.srcs/sources_1/imports/openofdm-master/verilog/equalizer.v
	(Active) Duplicate found at line 37 of file C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/equalizer.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'fifo_sample_delay()' found in library 'xil_defaultlib'
Duplicate found at line 5 of file C:/Users/sharjeel/Desktop/Viterbi/RX/RX.srcs/sources_1/imports/openofdm-master/verilog/fifo_sample_delay.v
	(Active) Duplicate found at line 5 of file C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/fifo_sample_delay.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'ht_sig_crc()' found in library 'xil_defaultlib'
Duplicate found at line 35 of file C:/Users/sharjeel/Desktop/Viterbi/RX/RX.srcs/sources_1/imports/openofdm-master/verilog/ht_sig_crc.v
	(Active) Duplicate found at line 35 of file C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/ht_sig_crc.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'moving_avg()' found in library 'xil_defaultlib'
Duplicate found at line 1 of file C:/Users/sharjeel/Desktop/Viterbi/RX/RX.srcs/sources_1/imports/openofdm-master/verilog/moving_avg.v
	(Active) Duplicate found at line 1 of file C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/moving_avg.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'mv_avg()' found in library 'xil_defaultlib'
Duplicate found at line 3 of file C:/Users/sharjeel/Desktop/Viterbi/RX/RX.srcs/sources_1/imports/openofdm-master/verilog/mv_avg.v
	(Active) Duplicate found at line 3 of file C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/mv_avg.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'mv_avg_dual_ch()' found in library 'xil_defaultlib'
Duplicate found at line 35 of file C:/Users/sharjeel/Desktop/Viterbi/RX/RX.srcs/sources_1/imports/openofdm-master/verilog/mv_avg_dual_ch.v
	(Active) Duplicate found at line 35 of file C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/mv_avg_dual_ch.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'ofdm_decoder()' found in library 'xil_defaultlib'
Duplicate found at line 35 of file C:/Users/sharjeel/Desktop/Viterbi/RX/RX.srcs/sources_1/imports/openofdm-master/verilog/ofdm_decoder.v
	(Active) Duplicate found at line 35 of file C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/ofdm_decoder.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'openofdm_rx()' found in library 'xil_defaultlib'
Duplicate found at line 13 of file C:/Users/sharjeel/Desktop/Viterbi/RX/RX.srcs/sources_1/imports/openofdm-master/verilog/openofdm_rx.v
	(Active) Duplicate found at line 13 of file C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/openofdm_rx.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'openofdm_rx_s_axi()' found in library 'xil_defaultlib'
Duplicate found at line 6 of file C:/Users/sharjeel/Desktop/Viterbi/RX/RX.srcs/sources_1/imports/openofdm-master/verilog/openofdm_rx_s_axi.v
	(Active) Duplicate found at line 6 of file C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/openofdm_rx_s_axi.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'phase()' found in library 'xil_defaultlib'
Duplicate found at line 37 of file C:/Users/sharjeel/Desktop/Viterbi/RX/RX.srcs/sources_1/imports/openofdm-master/verilog/phase.v
	(Active) Duplicate found at line 37 of file C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/phase.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'phy_len_calculation()' found in library 'xil_defaultlib'
Duplicate found at line 40 of file C:/Users/sharjeel/Desktop/Viterbi/RX/RX.srcs/sources_1/imports/openofdm-master/verilog/phy_len_calculation.v
	(Active) Duplicate found at line 40 of file C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/phy_len_calculation.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'ram_2port()' found in library 'xil_defaultlib'
Duplicate found at line 20 of file C:/Users/sharjeel/Desktop/Viterbi/RX/RX.srcs/sources_1/imports/openofdm-master/verilog/usrp2/ram_2port.v
Duplicate found at line 20 of file C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/ram_2port.v
	(Active) Duplicate found at line 20 of file C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/usrp2/ram_2port.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'rotate()' found in library 'xil_defaultlib'
Duplicate found at line 37 of file C:/Users/sharjeel/Desktop/Viterbi/RX/RX.srcs/sources_1/imports/openofdm-master/verilog/rotate.v
	(Active) Duplicate found at line 37 of file C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/rotate.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'running_sum_dual_ch()' found in library 'xil_defaultlib'
Duplicate found at line 35 of file C:/Users/sharjeel/Desktop/Viterbi/RX/RX.srcs/sources_1/imports/openofdm-master/verilog/running_sum_dual_ch.v
	(Active) Duplicate found at line 35 of file C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/running_sum_dual_ch.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'signal_watchdog()' found in library 'xil_defaultlib'
Duplicate found at line 43 of file C:/Users/sharjeel/Desktop/Viterbi/RX/RX.srcs/sources_1/imports/openofdm-master/verilog/signal_watchdog.v
	(Active) Duplicate found at line 43 of file C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/signal_watchdog.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'stage_mult()' found in library 'xil_defaultlib'
Duplicate found at line 35 of file C:/Users/sharjeel/Desktop/Viterbi/RX/RX.srcs/sources_1/imports/openofdm-master/verilog/stage_mult.v
	(Active) Duplicate found at line 35 of file C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/stage_mult.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'sync_long()' found in library 'xil_defaultlib'
Duplicate found at line 35 of file C:/Users/sharjeel/Desktop/Viterbi/RX/RX.srcs/sources_1/imports/openofdm-master/verilog/sync_long.v
	(Active) Duplicate found at line 35 of file C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/sync_long.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'sync_short()' found in library 'xil_defaultlib'
Duplicate found at line 37 of file C:/Users/sharjeel/Desktop/Viterbi/RX/RX.srcs/sources_1/imports/openofdm-master/verilog/sync_short.v
	(Active) Duplicate found at line 37 of file C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/sync_short.v
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/coregen/viterbi_v7_0.xco
C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/coregen/deinter_lut.xco
C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/coregen/complex_multiplier.xco
C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/coregen/atan_lut.xco

[Thu Dec 26 09:19:46 2024] Launched synth_1...
Run output will be captured here: C:/Users/sharjeel/Desktop/Viterbi/RX/RX.runs/synth_1/runme.log
export_ip_user_files -of_objects  [get_files C:/home/jinghaos/projects/jammer/uhd/fpga-src/usrp2/custom/atan_lut.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/home/jinghaos/projects/jammer/uhd/fpga-src/usrp2/custom/deinter_lut.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/home/jinghaos/projects/jammer/uhd/fpga-src/usrp2/custom/rot_lut.coe] -no_script -reset -force -quiet
remove_files  {C:/home/jinghaos/projects/jammer/uhd/fpga-src/usrp2/custom/atan_lut.coe C:/home/jinghaos/projects/jammer/uhd/fpga-src/usrp2/custom/deinter_lut.coe C:/home/jinghaos/projects/jammer/uhd/fpga-src/usrp2/custom/rot_lut.coe}
reset_run synth_1
launch_runs synth_1 -jobs 10
WARNING: [HDL 9-3756] overwriting previous definition of module 'bits_to_bytes' [C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/bits_to_bytes.v:35]
WARNING: [HDL 9-3756] overwriting previous definition of module 'calc_mean' [C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/calc_mean.v:35]
WARNING: [HDL 9-3756] overwriting previous definition of module 'complex_mult' [C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/complex_mult.v:35]
WARNING: [HDL 9-3756] overwriting previous definition of module 'complex_to_mag' [C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/complex_to_mag.v:35]
WARNING: [HDL 9-3756] overwriting previous definition of module 'complex_to_mag_sq' [C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/complex_to_mag_sq.v:35]
WARNING: [HDL 9-3756] overwriting previous definition of module 'crc32' [C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/crc32.v:16]
WARNING: [HDL 9-3756] overwriting previous definition of module 'deinterleave' [C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/deinterleave.v:35]
WARNING: [HDL 9-3756] overwriting previous definition of module 'delayT' [C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/delayT.v:36]
WARNING: [HDL 9-3756] overwriting previous definition of module 'demodulate' [C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/demodulate.v:37]
WARNING: [HDL 9-3756] overwriting previous definition of module 'descramble' [C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/descramble.v:35]
WARNING: [HDL 9-3756] overwriting previous definition of module 'div_gen' [C:/Users/sharjeel/Desktop/Viterbi/RX/ip_repo/div_gen_new/src/div_gen.v:13]
WARNING: [HDL 9-3756] overwriting previous definition of module 'div_gen' [C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/div_gen.v:13]
WARNING: [HDL 9-3756] overwriting previous definition of module 'divider' [C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/divider.v:46]
WARNING: [HDL 9-3756] overwriting previous definition of module 'dot11' [C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/dot11.v:46]
CRITICAL WARNING: [HDL 9-806] Syntax error near "end". [C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/dot11_tb.v:531]
WARNING: [HDL 9-3756] overwriting previous definition of module 'equalizer' [C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/equalizer.v:37]
WARNING: [HDL 9-3756] overwriting previous definition of module 'fifo_sample_delay' [C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/fifo_sample_delay.v:5]
WARNING: [HDL 9-3756] overwriting previous definition of module 'ht_sig_crc' [C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/ht_sig_crc.v:35]
WARNING: [HDL 9-3756] overwriting previous definition of module 'moving_avg' [C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/moving_avg.v:1]
WARNING: [HDL 9-3756] overwriting previous definition of module 'mv_avg' [C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/mv_avg.v:3]
WARNING: [HDL 9-3756] overwriting previous definition of module 'mv_avg_dual_ch' [C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/mv_avg_dual_ch.v:35]
WARNING: [HDL 9-3756] overwriting previous definition of module 'ofdm_decoder' [C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/ofdm_decoder.v:35]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'OPENOFDM_RX_GIT_REV' [C:/Users/sharjeel/Desktop/Viterbi/RX/RX.srcs/sources_1/imports/openofdm-master/verilog/openofdm_rx.v:144]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [C:/Users/sharjeel/Desktop/Viterbi/RX/RX.srcs/sources_1/imports/openofdm-master/verilog/openofdm_rx.v:144]
WARNING: [HDL 9-3756] overwriting previous definition of module 'openofdm_rx' [C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/openofdm_rx.v:13]
WARNING: [HDL 9-3756] overwriting previous definition of module 'openofdm_rx_s_axi' [C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/openofdm_rx_s_axi.v:6]
WARNING: [HDL 9-3756] overwriting previous definition of module 'phase' [C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/phase.v:37]
WARNING: [HDL 9-3756] overwriting previous definition of module 'phy_len_calculation' [C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/phy_len_calculation.v:40]
WARNING: [HDL 9-3756] overwriting previous definition of module 'ram_2port' [C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/ram_2port.v:20]
WARNING: [HDL 9-3756] overwriting previous definition of module 'ram_2port' [C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/usrp2/ram_2port.v:20]
WARNING: [HDL 9-3756] overwriting previous definition of module 'rotate' [C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/rotate.v:37]
WARNING: [HDL 9-3756] overwriting previous definition of module 'running_sum_dual_ch' [C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/running_sum_dual_ch.v:35]
WARNING: [HDL 9-3756] overwriting previous definition of module 'signal_watchdog' [C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/signal_watchdog.v:43]
WARNING: [HDL 9-3756] overwriting previous definition of module 'stage_mult' [C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/stage_mult.v:35]
WARNING: [HDL 9-3756] overwriting previous definition of module 'sync_long' [C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/sync_long.v:35]
WARNING: [HDL 9-3756] overwriting previous definition of module 'sync_short' [C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/sync_short.v:37]
WARNING: [filemgmt 20-736] The current top specification, "openofdm_rx", does not uniquely identify a single design element. Using "openofdm_rx" (Library: xil_defaultlib, File: C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/openofdm_rx.v).
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'bits_to_bytes()' found in library 'xil_defaultlib'
Duplicate found at line 35 of file C:/Users/sharjeel/Desktop/Viterbi/RX/RX.srcs/sources_1/imports/openofdm-master/verilog/bits_to_bytes.v
	(Active) Duplicate found at line 35 of file C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/bits_to_bytes.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'calc_mean()' found in library 'xil_defaultlib'
Duplicate found at line 35 of file C:/Users/sharjeel/Desktop/Viterbi/RX/RX.srcs/sources_1/imports/openofdm-master/verilog/calc_mean.v
	(Active) Duplicate found at line 35 of file C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/calc_mean.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'complex_mult()' found in library 'xil_defaultlib'
Duplicate found at line 35 of file C:/Users/sharjeel/Desktop/Viterbi/RX/RX.srcs/sources_1/imports/openofdm-master/verilog/complex_mult.v
	(Active) Duplicate found at line 35 of file C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/complex_mult.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'complex_to_mag()' found in library 'xil_defaultlib'
Duplicate found at line 35 of file C:/Users/sharjeel/Desktop/Viterbi/RX/RX.srcs/sources_1/imports/openofdm-master/verilog/complex_to_mag.v
	(Active) Duplicate found at line 35 of file C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/complex_to_mag.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'complex_to_mag_sq()' found in library 'xil_defaultlib'
Duplicate found at line 35 of file C:/Users/sharjeel/Desktop/Viterbi/RX/RX.srcs/sources_1/imports/openofdm-master/verilog/complex_to_mag_sq.v
	(Active) Duplicate found at line 35 of file C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/complex_to_mag_sq.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'crc32()' found in library 'xil_defaultlib'
Duplicate found at line 16 of file C:/Users/sharjeel/Desktop/Viterbi/RX/RX.srcs/sources_1/imports/openofdm-master/verilog/crc32.v
	(Active) Duplicate found at line 16 of file C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/crc32.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'deinterleave()' found in library 'xil_defaultlib'
Duplicate found at line 35 of file C:/Users/sharjeel/Desktop/Viterbi/RX/RX.srcs/sources_1/imports/openofdm-master/verilog/deinterleave.v
	(Active) Duplicate found at line 35 of file C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/deinterleave.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'delayT()' found in library 'xil_defaultlib'
Duplicate found at line 36 of file C:/Users/sharjeel/Desktop/Viterbi/RX/RX.srcs/sources_1/imports/openofdm-master/verilog/delayT.v
	(Active) Duplicate found at line 36 of file C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/delayT.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'demodulate()' found in library 'xil_defaultlib'
Duplicate found at line 37 of file C:/Users/sharjeel/Desktop/Viterbi/RX/RX.srcs/sources_1/imports/openofdm-master/verilog/demodulate.v
	(Active) Duplicate found at line 37 of file C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/demodulate.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'descramble()' found in library 'xil_defaultlib'
Duplicate found at line 35 of file C:/Users/sharjeel/Desktop/Viterbi/RX/RX.srcs/sources_1/imports/openofdm-master/verilog/descramble.v
	(Active) Duplicate found at line 35 of file C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/descramble.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'div_gen()' found in library 'xil_defaultlib'
Duplicate found at line 12 of file C:/Users/sharjeel/Desktop/Viterbi/RX/RX.srcs/sources_1/imports/openofdm-master/ip_repo/div_gen_new/src/div_gen.v
Duplicate found at line 12 of file C:/Users/sharjeel/Desktop/Viterbi/RX/ip_repo/div_gen_new/src/div_gen.v
	(Active) Duplicate found at line 12 of file C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/div_gen.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'divider()' found in library 'xil_defaultlib'
Duplicate found at line 46 of file C:/Users/sharjeel/Desktop/Viterbi/RX/RX.srcs/sources_1/imports/openofdm-master/verilog/divider.v
	(Active) Duplicate found at line 46 of file C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/divider.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'dot11()' found in library 'xil_defaultlib'
Duplicate found at line 46 of file C:/Users/sharjeel/Desktop/Viterbi/RX/RX.srcs/sources_1/imports/openofdm-master/verilog/dot11.v
	(Active) Duplicate found at line 46 of file C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/dot11.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'equalizer()' found in library 'xil_defaultlib'
Duplicate found at line 37 of file C:/Users/sharjeel/Desktop/Viterbi/RX/RX.srcs/sources_1/imports/openofdm-master/verilog/equalizer.v
	(Active) Duplicate found at line 37 of file C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/equalizer.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'fifo_sample_delay()' found in library 'xil_defaultlib'
Duplicate found at line 5 of file C:/Users/sharjeel/Desktop/Viterbi/RX/RX.srcs/sources_1/imports/openofdm-master/verilog/fifo_sample_delay.v
	(Active) Duplicate found at line 5 of file C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/fifo_sample_delay.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'ht_sig_crc()' found in library 'xil_defaultlib'
Duplicate found at line 35 of file C:/Users/sharjeel/Desktop/Viterbi/RX/RX.srcs/sources_1/imports/openofdm-master/verilog/ht_sig_crc.v
	(Active) Duplicate found at line 35 of file C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/ht_sig_crc.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'moving_avg()' found in library 'xil_defaultlib'
Duplicate found at line 1 of file C:/Users/sharjeel/Desktop/Viterbi/RX/RX.srcs/sources_1/imports/openofdm-master/verilog/moving_avg.v
	(Active) Duplicate found at line 1 of file C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/moving_avg.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'mv_avg()' found in library 'xil_defaultlib'
Duplicate found at line 3 of file C:/Users/sharjeel/Desktop/Viterbi/RX/RX.srcs/sources_1/imports/openofdm-master/verilog/mv_avg.v
	(Active) Duplicate found at line 3 of file C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/mv_avg.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'mv_avg_dual_ch()' found in library 'xil_defaultlib'
Duplicate found at line 35 of file C:/Users/sharjeel/Desktop/Viterbi/RX/RX.srcs/sources_1/imports/openofdm-master/verilog/mv_avg_dual_ch.v
	(Active) Duplicate found at line 35 of file C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/mv_avg_dual_ch.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'ofdm_decoder()' found in library 'xil_defaultlib'
Duplicate found at line 35 of file C:/Users/sharjeel/Desktop/Viterbi/RX/RX.srcs/sources_1/imports/openofdm-master/verilog/ofdm_decoder.v
	(Active) Duplicate found at line 35 of file C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/ofdm_decoder.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'openofdm_rx()' found in library 'xil_defaultlib'
Duplicate found at line 13 of file C:/Users/sharjeel/Desktop/Viterbi/RX/RX.srcs/sources_1/imports/openofdm-master/verilog/openofdm_rx.v
	(Active) Duplicate found at line 13 of file C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/openofdm_rx.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'openofdm_rx_s_axi()' found in library 'xil_defaultlib'
Duplicate found at line 6 of file C:/Users/sharjeel/Desktop/Viterbi/RX/RX.srcs/sources_1/imports/openofdm-master/verilog/openofdm_rx_s_axi.v
	(Active) Duplicate found at line 6 of file C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/openofdm_rx_s_axi.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'phase()' found in library 'xil_defaultlib'
Duplicate found at line 37 of file C:/Users/sharjeel/Desktop/Viterbi/RX/RX.srcs/sources_1/imports/openofdm-master/verilog/phase.v
	(Active) Duplicate found at line 37 of file C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/phase.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'phy_len_calculation()' found in library 'xil_defaultlib'
Duplicate found at line 40 of file C:/Users/sharjeel/Desktop/Viterbi/RX/RX.srcs/sources_1/imports/openofdm-master/verilog/phy_len_calculation.v
	(Active) Duplicate found at line 40 of file C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/phy_len_calculation.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'ram_2port()' found in library 'xil_defaultlib'
Duplicate found at line 20 of file C:/Users/sharjeel/Desktop/Viterbi/RX/RX.srcs/sources_1/imports/openofdm-master/verilog/usrp2/ram_2port.v
Duplicate found at line 20 of file C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/ram_2port.v
	(Active) Duplicate found at line 20 of file C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/usrp2/ram_2port.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'rotate()' found in library 'xil_defaultlib'
Duplicate found at line 37 of file C:/Users/sharjeel/Desktop/Viterbi/RX/RX.srcs/sources_1/imports/openofdm-master/verilog/rotate.v
	(Active) Duplicate found at line 37 of file C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/rotate.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'running_sum_dual_ch()' found in library 'xil_defaultlib'
Duplicate found at line 35 of file C:/Users/sharjeel/Desktop/Viterbi/RX/RX.srcs/sources_1/imports/openofdm-master/verilog/running_sum_dual_ch.v
	(Active) Duplicate found at line 35 of file C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/running_sum_dual_ch.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'signal_watchdog()' found in library 'xil_defaultlib'
Duplicate found at line 43 of file C:/Users/sharjeel/Desktop/Viterbi/RX/RX.srcs/sources_1/imports/openofdm-master/verilog/signal_watchdog.v
	(Active) Duplicate found at line 43 of file C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/signal_watchdog.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'stage_mult()' found in library 'xil_defaultlib'
Duplicate found at line 35 of file C:/Users/sharjeel/Desktop/Viterbi/RX/RX.srcs/sources_1/imports/openofdm-master/verilog/stage_mult.v
	(Active) Duplicate found at line 35 of file C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/stage_mult.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'sync_long()' found in library 'xil_defaultlib'
Duplicate found at line 35 of file C:/Users/sharjeel/Desktop/Viterbi/RX/RX.srcs/sources_1/imports/openofdm-master/verilog/sync_long.v
	(Active) Duplicate found at line 35 of file C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/sync_long.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'sync_short()' found in library 'xil_defaultlib'
Duplicate found at line 37 of file C:/Users/sharjeel/Desktop/Viterbi/RX/RX.srcs/sources_1/imports/openofdm-master/verilog/sync_short.v
	(Active) Duplicate found at line 37 of file C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/sync_short.v
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/coregen/viterbi_v7_0.xco
C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/coregen/deinter_lut.xco
C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/coregen/complex_multiplier.xco
C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/coregen/atan_lut.xco

[Thu Dec 26 09:20:35 2024] Launched synth_1...
Run output will be captured here: C:/Users/sharjeel/Desktop/Viterbi/RX/RX.runs/synth_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Thu Dec 26 09:21:18 2024...
