// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
// Version: 2022.1.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Bert_layer_Self_attention_Pipeline_l_update_i5 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        v95_address0,
        v95_ce0,
        v95_q0,
        v95_address1,
        v95_ce1,
        v95_q1,
        inp_sumRow_address0,
        inp_sumRow_ce0,
        inp_sumRow_q0,
        v96_V_0_address0,
        v96_V_0_ce0,
        v96_V_0_we0,
        v96_V_0_d0,
        v96_V_1_address0,
        v96_V_1_ce0,
        v96_V_1_we0,
        v96_V_1_d0,
        v96_V_2_address0,
        v96_V_2_ce0,
        v96_V_2_we0,
        v96_V_2_d0,
        v96_V_3_address0,
        v96_V_3_ce0,
        v96_V_3_we0,
        v96_V_3_d0,
        v96_V_4_address0,
        v96_V_4_ce0,
        v96_V_4_we0,
        v96_V_4_d0,
        v96_V_5_address0,
        v96_V_5_ce0,
        v96_V_5_we0,
        v96_V_5_d0,
        v96_V_6_address0,
        v96_V_6_ce0,
        v96_V_6_we0,
        v96_V_6_d0,
        v96_V_7_address0,
        v96_V_7_ce0,
        v96_V_7_we0,
        v96_V_7_d0,
        v96_V_8_address0,
        v96_V_8_ce0,
        v96_V_8_we0,
        v96_V_8_d0,
        v96_V_9_address0,
        v96_V_9_ce0,
        v96_V_9_we0,
        v96_V_9_d0,
        v96_V_10_address0,
        v96_V_10_ce0,
        v96_V_10_we0,
        v96_V_10_d0,
        v96_V_11_address0,
        v96_V_11_ce0,
        v96_V_11_we0,
        v96_V_11_d0,
        grp_fu_309_p_din0,
        grp_fu_309_p_din1,
        grp_fu_309_p_dout0,
        grp_fu_309_p_ce,
        grp_fu_313_p_din0,
        grp_fu_313_p_din1,
        grp_fu_313_p_dout0,
        grp_fu_313_p_ce,
        grp_fu_317_p_din0,
        grp_fu_317_p_dout0,
        grp_fu_317_p_ce,
        grp_fu_320_p_din0,
        grp_fu_320_p_dout0,
        grp_fu_320_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 6'd1;
parameter    ap_ST_fsm_pp0_stage1 = 6'd2;
parameter    ap_ST_fsm_pp0_stage2 = 6'd4;
parameter    ap_ST_fsm_pp0_stage3 = 6'd8;
parameter    ap_ST_fsm_pp0_stage4 = 6'd16;
parameter    ap_ST_fsm_pp0_stage5 = 6'd32;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [7:0] v95_address0;
output   v95_ce0;
input  [31:0] v95_q0;
output  [7:0] v95_address1;
output   v95_ce1;
input  [31:0] v95_q1;
output  [3:0] inp_sumRow_address0;
output   inp_sumRow_ce0;
input  [31:0] inp_sumRow_q0;
output  [3:0] v96_V_0_address0;
output   v96_V_0_ce0;
output   v96_V_0_we0;
output  [23:0] v96_V_0_d0;
output  [3:0] v96_V_1_address0;
output   v96_V_1_ce0;
output   v96_V_1_we0;
output  [23:0] v96_V_1_d0;
output  [3:0] v96_V_2_address0;
output   v96_V_2_ce0;
output   v96_V_2_we0;
output  [23:0] v96_V_2_d0;
output  [3:0] v96_V_3_address0;
output   v96_V_3_ce0;
output   v96_V_3_we0;
output  [23:0] v96_V_3_d0;
output  [3:0] v96_V_4_address0;
output   v96_V_4_ce0;
output   v96_V_4_we0;
output  [23:0] v96_V_4_d0;
output  [3:0] v96_V_5_address0;
output   v96_V_5_ce0;
output   v96_V_5_we0;
output  [23:0] v96_V_5_d0;
output  [3:0] v96_V_6_address0;
output   v96_V_6_ce0;
output   v96_V_6_we0;
output  [23:0] v96_V_6_d0;
output  [3:0] v96_V_7_address0;
output   v96_V_7_ce0;
output   v96_V_7_we0;
output  [23:0] v96_V_7_d0;
output  [3:0] v96_V_8_address0;
output   v96_V_8_ce0;
output   v96_V_8_we0;
output  [23:0] v96_V_8_d0;
output  [3:0] v96_V_9_address0;
output   v96_V_9_ce0;
output   v96_V_9_we0;
output  [23:0] v96_V_9_d0;
output  [3:0] v96_V_10_address0;
output   v96_V_10_ce0;
output   v96_V_10_we0;
output  [23:0] v96_V_10_d0;
output  [3:0] v96_V_11_address0;
output   v96_V_11_ce0;
output   v96_V_11_we0;
output  [23:0] v96_V_11_d0;
output  [31:0] grp_fu_309_p_din0;
output  [31:0] grp_fu_309_p_din1;
input  [31:0] grp_fu_309_p_dout0;
output   grp_fu_309_p_ce;
output  [31:0] grp_fu_313_p_din0;
output  [31:0] grp_fu_313_p_din1;
input  [31:0] grp_fu_313_p_dout0;
output   grp_fu_313_p_ce;
output  [31:0] grp_fu_317_p_din0;
input  [63:0] grp_fu_317_p_dout0;
output   grp_fu_317_p_ce;
output  [31:0] grp_fu_320_p_din0;
input  [63:0] grp_fu_320_p_dout0;
output   grp_fu_320_p_ce;

reg ap_idle;
reg[7:0] v95_address0;
reg v95_ce0;
reg[7:0] v95_address1;
reg v95_ce1;
reg inp_sumRow_ce0;
reg v96_V_0_ce0;
reg v96_V_0_we0;
reg v96_V_1_ce0;
reg v96_V_1_we0;
reg v96_V_2_ce0;
reg v96_V_2_we0;
reg v96_V_3_ce0;
reg v96_V_3_we0;
reg v96_V_4_ce0;
reg v96_V_4_we0;
reg v96_V_5_ce0;
reg v96_V_5_we0;
reg v96_V_6_ce0;
reg v96_V_6_we0;
reg v96_V_7_ce0;
reg v96_V_7_we0;
reg v96_V_8_ce0;
reg v96_V_8_we0;
reg v96_V_9_ce0;
reg v96_V_9_we0;
reg v96_V_10_ce0;
reg v96_V_10_we0;
reg v96_V_11_ce0;
reg v96_V_11_we0;

(* fsm_encoding = "none" *) reg   [5:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_state6_pp0_stage5_iter0;
wire    ap_block_state12_pp0_stage5_iter1;
wire    ap_block_state18_pp0_stage5_iter2;
wire    ap_block_state24_pp0_stage5_iter3;
wire    ap_block_pp0_stage5_subdone;
reg   [0:0] icmp_ln114_reg_3221;
reg    ap_condition_exit_pp0_iter0_stage5;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [0:0] icmp_ln114_fu_418_p2;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state7_pp0_stage0_iter1;
wire    ap_block_state13_pp0_stage0_iter2;
wire    ap_block_state19_pp0_stage0_iter3;
wire    ap_block_state25_pp0_stage0_iter4;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln114_reg_3221_pp0_iter1_reg;
reg   [0:0] icmp_ln114_reg_3221_pp0_iter2_reg;
reg   [0:0] icmp_ln114_reg_3221_pp0_iter3_reg;
wire   [63:0] i5_cast_fu_430_p1;
reg   [63:0] i5_cast_reg_3225;
reg   [63:0] i5_cast_reg_3225_pp0_iter1_reg;
reg   [63:0] i5_cast_reg_3225_pp0_iter2_reg;
reg   [63:0] i5_cast_reg_3225_pp0_iter3_reg;
reg   [63:0] i5_cast_reg_3225_pp0_iter4_reg;
wire   [7:0] sub_ln116_fu_455_p2;
reg   [7:0] sub_ln116_reg_3241;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state8_pp0_stage1_iter1;
wire    ap_block_state14_pp0_stage1_iter2;
wire    ap_block_state20_pp0_stage1_iter3;
wire    ap_block_state26_pp0_stage1_iter4;
wire    ap_block_pp0_stage1_11001;
reg   [31:0] v62_reg_3280;
reg   [31:0] v95_load_reg_3286;
reg   [31:0] v95_load_1_reg_3291;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state9_pp0_stage2_iter1;
wire    ap_block_state15_pp0_stage2_iter2;
wire    ap_block_state21_pp0_stage2_iter3;
wire    ap_block_state27_pp0_stage2_iter4;
wire    ap_block_pp0_stage2_11001;
reg   [31:0] v95_load_2_reg_3306;
reg   [31:0] v95_load_3_reg_3311;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_state10_pp0_stage3_iter1;
wire    ap_block_state16_pp0_stage3_iter2;
wire    ap_block_state22_pp0_stage3_iter3;
wire    ap_block_state28_pp0_stage3_iter4;
wire    ap_block_pp0_stage3_11001;
reg   [31:0] v95_load_4_reg_3326;
reg   [31:0] v95_load_5_reg_3331;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state5_pp0_stage4_iter0;
wire    ap_block_state11_pp0_stage4_iter1;
wire    ap_block_state17_pp0_stage4_iter2;
wire    ap_block_state23_pp0_stage4_iter3;
wire    ap_block_state29_pp0_stage4_iter4;
wire    ap_block_pp0_stage4_11001;
reg   [31:0] v95_load_6_reg_3346;
reg   [31:0] v95_load_7_reg_3351;
wire    ap_block_pp0_stage5_11001;
reg   [31:0] v95_load_8_reg_3366;
reg   [31:0] v95_load_9_reg_3371;
reg   [31:0] v95_load_10_reg_3376;
reg   [31:0] v95_load_11_reg_3381;
reg   [31:0] v2_reg_3386;
reg   [31:0] v63_1_reg_3392;
reg   [31:0] v63_2_reg_3398;
reg   [31:0] v63_3_reg_3404;
reg   [0:0] tmp_reg_3410;
reg   [10:0] exp_tmp_reg_3415;
wire   [51:0] trunc_ln600_fu_608_p1;
reg   [51:0] trunc_ln600_reg_3420;
wire   [0:0] icmp_ln606_fu_612_p2;
reg   [0:0] icmp_ln606_reg_3425;
reg   [0:0] tmp_28_reg_3432;
reg   [10:0] exp_tmp_s_reg_3437;
wire   [51:0] trunc_ln600_1_fu_644_p1;
reg   [51:0] trunc_ln600_1_reg_3442;
wire   [0:0] icmp_ln606_1_fu_648_p2;
reg   [0:0] icmp_ln606_1_reg_3447;
reg   [31:0] v63_4_reg_3454;
reg   [31:0] v63_5_reg_3460;
wire   [53:0] select_ln605_fu_674_p3;
reg   [53:0] select_ln605_reg_3466;
wire   [0:0] icmp_ln616_fu_687_p2;
reg   [0:0] icmp_ln616_reg_3471;
wire  signed [11:0] select_ln616_fu_705_p3;
reg  signed [11:0] select_ln616_reg_3476;
wire   [0:0] icmp_ln617_fu_713_p2;
reg   [0:0] icmp_ln617_reg_3483;
wire   [23:0] trunc_ln618_fu_719_p1;
reg   [23:0] trunc_ln618_reg_3489;
wire   [53:0] select_ln605_1_fu_743_p3;
reg   [53:0] select_ln605_1_reg_3495;
wire   [0:0] icmp_ln616_1_fu_756_p2;
reg   [0:0] icmp_ln616_1_reg_3500;
wire  signed [11:0] select_ln616_1_fu_774_p3;
reg  signed [11:0] select_ln616_1_reg_3505;
wire   [0:0] icmp_ln617_1_fu_782_p2;
reg   [0:0] icmp_ln617_1_reg_3512;
wire   [23:0] trunc_ln618_1_fu_788_p1;
reg   [23:0] trunc_ln618_1_reg_3518;
reg   [0:0] tmp_30_reg_3524;
reg   [10:0] exp_tmp_1_reg_3529;
wire   [51:0] trunc_ln600_2_fu_818_p1;
reg   [51:0] trunc_ln600_2_reg_3534;
wire   [0:0] icmp_ln606_2_fu_822_p2;
reg   [0:0] icmp_ln606_2_reg_3539;
reg   [0:0] tmp_32_reg_3546;
reg   [10:0] exp_tmp_2_reg_3551;
wire   [51:0] trunc_ln600_3_fu_854_p1;
reg   [51:0] trunc_ln600_3_reg_3556;
wire   [0:0] icmp_ln606_3_fu_858_p2;
reg   [0:0] icmp_ln606_3_reg_3561;
reg   [31:0] v63_6_reg_3568;
reg   [31:0] v63_7_reg_3574;
wire  signed [31:0] sext_ln617_fu_864_p1;
reg  signed [31:0] sext_ln617_reg_3580;
wire   [0:0] icmp_ln620_fu_867_p2;
reg   [0:0] icmp_ln620_reg_3585;
wire   [23:0] select_ln617_fu_904_p3;
reg   [23:0] select_ln617_reg_3590;
wire   [0:0] and_ln616_fu_921_p2;
reg   [0:0] and_ln616_reg_3595;
wire  signed [31:0] sext_ln617_1_fu_926_p1;
reg  signed [31:0] sext_ln617_1_reg_3600;
wire   [0:0] icmp_ln620_1_fu_929_p2;
reg   [0:0] icmp_ln620_1_reg_3605;
wire   [23:0] select_ln617_1_fu_966_p3;
reg   [23:0] select_ln617_1_reg_3610;
wire   [0:0] and_ln616_1_fu_983_p2;
reg   [0:0] and_ln616_1_reg_3615;
wire   [53:0] select_ln605_2_fu_1008_p3;
reg   [53:0] select_ln605_2_reg_3620;
wire   [0:0] icmp_ln616_2_fu_1021_p2;
reg   [0:0] icmp_ln616_2_reg_3625;
wire  signed [11:0] select_ln616_2_fu_1039_p3;
reg  signed [11:0] select_ln616_2_reg_3630;
wire   [0:0] icmp_ln617_2_fu_1047_p2;
reg   [0:0] icmp_ln617_2_reg_3637;
wire   [23:0] trunc_ln618_2_fu_1053_p1;
reg   [23:0] trunc_ln618_2_reg_3643;
wire   [53:0] select_ln605_3_fu_1077_p3;
reg   [53:0] select_ln605_3_reg_3649;
wire   [0:0] icmp_ln616_3_fu_1090_p2;
reg   [0:0] icmp_ln616_3_reg_3654;
wire  signed [11:0] select_ln616_3_fu_1108_p3;
reg  signed [11:0] select_ln616_3_reg_3659;
wire   [0:0] icmp_ln617_3_fu_1116_p2;
reg   [0:0] icmp_ln617_3_reg_3666;
wire   [23:0] trunc_ln618_3_fu_1122_p1;
reg   [23:0] trunc_ln618_3_reg_3672;
reg   [0:0] tmp_34_reg_3678;
reg   [10:0] exp_tmp_3_reg_3683;
wire   [51:0] trunc_ln600_4_fu_1152_p1;
reg   [51:0] trunc_ln600_4_reg_3688;
wire   [0:0] icmp_ln606_4_fu_1156_p2;
reg   [0:0] icmp_ln606_4_reg_3693;
reg   [0:0] tmp_36_reg_3700;
reg   [10:0] exp_tmp_4_reg_3705;
wire   [51:0] trunc_ln600_5_fu_1188_p1;
reg   [51:0] trunc_ln600_5_reg_3710;
wire   [0:0] icmp_ln606_5_fu_1192_p2;
reg   [0:0] icmp_ln606_5_reg_3715;
reg   [31:0] v63_8_reg_3722;
reg   [31:0] v63_9_reg_3728;
wire   [23:0] select_ln606_fu_1242_p3;
reg   [23:0] select_ln606_reg_3734;
wire   [23:0] select_ln606_1_fu_1293_p3;
reg   [23:0] select_ln606_1_reg_3739;
wire  signed [31:0] sext_ln617_2_fu_1300_p1;
reg  signed [31:0] sext_ln617_2_reg_3744;
wire   [0:0] icmp_ln620_2_fu_1303_p2;
reg   [0:0] icmp_ln620_2_reg_3749;
wire   [23:0] select_ln617_2_fu_1340_p3;
reg   [23:0] select_ln617_2_reg_3754;
wire   [0:0] and_ln616_2_fu_1357_p2;
reg   [0:0] and_ln616_2_reg_3759;
wire  signed [31:0] sext_ln617_3_fu_1362_p1;
reg  signed [31:0] sext_ln617_3_reg_3764;
wire   [0:0] icmp_ln620_3_fu_1365_p2;
reg   [0:0] icmp_ln620_3_reg_3769;
wire   [23:0] select_ln617_3_fu_1402_p3;
reg   [23:0] select_ln617_3_reg_3774;
wire   [0:0] and_ln616_3_fu_1419_p2;
reg   [0:0] and_ln616_3_reg_3779;
wire   [53:0] select_ln605_4_fu_1444_p3;
reg   [53:0] select_ln605_4_reg_3784;
wire  signed [11:0] select_ln616_4_fu_1475_p3;
reg  signed [11:0] select_ln616_4_reg_3789;
wire   [0:0] icmp_ln617_4_fu_1483_p2;
reg   [0:0] icmp_ln617_4_reg_3796;
wire   [23:0] trunc_ln618_4_fu_1489_p1;
reg   [23:0] trunc_ln618_4_reg_3801;
wire   [0:0] and_ln616_4_fu_1504_p2;
reg   [0:0] and_ln616_4_reg_3807;
wire   [53:0] select_ln605_5_fu_1530_p3;
reg   [53:0] select_ln605_5_reg_3812;
wire  signed [11:0] select_ln616_5_fu_1561_p3;
reg  signed [11:0] select_ln616_5_reg_3817;
wire   [0:0] icmp_ln617_5_fu_1569_p2;
reg   [0:0] icmp_ln617_5_reg_3824;
wire   [23:0] trunc_ln618_5_fu_1575_p1;
reg   [23:0] trunc_ln618_5_reg_3829;
wire   [0:0] and_ln616_5_fu_1590_p2;
reg   [0:0] and_ln616_5_reg_3835;
reg   [0:0] tmp_38_reg_3840;
reg   [10:0] exp_tmp_5_reg_3845;
wire   [51:0] trunc_ln600_6_fu_1622_p1;
reg   [51:0] trunc_ln600_6_reg_3850;
wire   [0:0] icmp_ln606_6_fu_1626_p2;
reg   [0:0] icmp_ln606_6_reg_3855;
reg   [0:0] tmp_40_reg_3862;
reg   [10:0] exp_tmp_6_reg_3867;
wire   [51:0] trunc_ln600_7_fu_1658_p1;
reg   [51:0] trunc_ln600_7_reg_3872;
wire   [0:0] icmp_ln606_7_fu_1662_p2;
reg   [0:0] icmp_ln606_7_reg_3877;
reg   [31:0] v63_s_reg_3884;
reg   [31:0] v63_10_reg_3890;
wire   [23:0] select_ln606_2_fu_1712_p3;
reg   [23:0] select_ln606_2_reg_3896;
wire   [23:0] select_ln606_3_fu_1763_p3;
reg   [23:0] select_ln606_3_reg_3901;
wire  signed [31:0] sext_ln617_4_fu_1770_p1;
reg  signed [31:0] sext_ln617_4_reg_3906;
wire   [0:0] icmp_ln620_4_fu_1773_p2;
reg   [0:0] icmp_ln620_4_reg_3911;
wire   [23:0] select_ln617_4_fu_1810_p3;
reg   [23:0] select_ln617_4_reg_3916;
wire  signed [31:0] sext_ln617_5_fu_1817_p1;
reg  signed [31:0] sext_ln617_5_reg_3921;
wire   [0:0] icmp_ln620_5_fu_1820_p2;
reg   [0:0] icmp_ln620_5_reg_3926;
wire   [23:0] select_ln617_5_fu_1857_p3;
reg   [23:0] select_ln617_5_reg_3931;
wire   [53:0] select_ln605_6_fu_1884_p3;
reg   [53:0] select_ln605_6_reg_3936;
wire  signed [11:0] select_ln616_6_fu_1915_p3;
reg  signed [11:0] select_ln616_6_reg_3941;
wire   [0:0] icmp_ln617_6_fu_1923_p2;
reg   [0:0] icmp_ln617_6_reg_3948;
wire   [23:0] trunc_ln618_6_fu_1929_p1;
reg   [23:0] trunc_ln618_6_reg_3953;
wire   [0:0] and_ln616_6_fu_1944_p2;
reg   [0:0] and_ln616_6_reg_3959;
wire   [53:0] select_ln605_7_fu_1970_p3;
reg   [53:0] select_ln605_7_reg_3964;
wire  signed [11:0] select_ln616_7_fu_2001_p3;
reg  signed [11:0] select_ln616_7_reg_3969;
wire   [0:0] icmp_ln617_7_fu_2009_p2;
reg   [0:0] icmp_ln617_7_reg_3976;
wire   [23:0] trunc_ln618_7_fu_2015_p1;
reg   [23:0] trunc_ln618_7_reg_3981;
wire   [0:0] and_ln616_7_fu_2030_p2;
reg   [0:0] and_ln616_7_reg_3987;
reg   [0:0] tmp_42_reg_3992;
reg   [10:0] exp_tmp_7_reg_3997;
wire   [51:0] trunc_ln600_8_fu_2062_p1;
reg   [51:0] trunc_ln600_8_reg_4002;
wire   [0:0] icmp_ln606_8_fu_2066_p2;
reg   [0:0] icmp_ln606_8_reg_4007;
reg   [0:0] tmp_44_reg_4014;
reg   [10:0] exp_tmp_8_reg_4019;
wire   [51:0] trunc_ln600_9_fu_2098_p1;
reg   [51:0] trunc_ln600_9_reg_4024;
wire   [0:0] icmp_ln606_9_fu_2102_p2;
reg   [0:0] icmp_ln606_9_reg_4029;
wire   [23:0] select_ln606_4_fu_2152_p3;
reg   [23:0] select_ln606_4_reg_4036;
wire   [23:0] select_ln606_5_fu_2203_p3;
reg   [23:0] select_ln606_5_reg_4041;
wire  signed [31:0] sext_ln617_6_fu_2210_p1;
reg  signed [31:0] sext_ln617_6_reg_4046;
wire   [0:0] icmp_ln620_6_fu_2213_p2;
reg   [0:0] icmp_ln620_6_reg_4051;
wire   [23:0] select_ln617_6_fu_2250_p3;
reg   [23:0] select_ln617_6_reg_4056;
wire  signed [31:0] sext_ln617_7_fu_2257_p1;
reg  signed [31:0] sext_ln617_7_reg_4061;
wire   [0:0] icmp_ln620_7_fu_2260_p2;
reg   [0:0] icmp_ln620_7_reg_4066;
wire   [23:0] select_ln617_7_fu_2297_p3;
reg   [23:0] select_ln617_7_reg_4071;
wire   [53:0] select_ln605_8_fu_2324_p3;
reg   [53:0] select_ln605_8_reg_4076;
wire  signed [11:0] select_ln616_8_fu_2355_p3;
reg  signed [11:0] select_ln616_8_reg_4081;
wire   [0:0] icmp_ln617_8_fu_2363_p2;
reg   [0:0] icmp_ln617_8_reg_4088;
wire   [23:0] trunc_ln618_8_fu_2369_p1;
reg   [23:0] trunc_ln618_8_reg_4093;
wire   [0:0] and_ln616_8_fu_2384_p2;
reg   [0:0] and_ln616_8_reg_4099;
wire   [53:0] select_ln605_9_fu_2410_p3;
reg   [53:0] select_ln605_9_reg_4104;
wire  signed [11:0] select_ln616_9_fu_2441_p3;
reg  signed [11:0] select_ln616_9_reg_4109;
wire   [0:0] icmp_ln617_9_fu_2449_p2;
reg   [0:0] icmp_ln617_9_reg_4116;
wire   [23:0] trunc_ln618_9_fu_2455_p1;
reg   [23:0] trunc_ln618_9_reg_4121;
wire   [0:0] and_ln616_9_fu_2470_p2;
reg   [0:0] and_ln616_9_reg_4127;
reg   [0:0] tmp_46_reg_4132;
reg   [10:0] exp_tmp_9_reg_4137;
wire   [51:0] trunc_ln600_10_fu_2502_p1;
reg   [51:0] trunc_ln600_10_reg_4142;
wire   [0:0] icmp_ln606_10_fu_2506_p2;
reg   [0:0] icmp_ln606_10_reg_4147;
reg   [0:0] tmp_48_reg_4154;
reg   [10:0] exp_tmp_10_reg_4159;
wire   [51:0] trunc_ln600_11_fu_2538_p1;
reg   [51:0] trunc_ln600_11_reg_4164;
wire   [0:0] icmp_ln606_11_fu_2542_p2;
reg   [0:0] icmp_ln606_11_reg_4169;
wire   [23:0] select_ln606_6_fu_2592_p3;
reg   [23:0] select_ln606_6_reg_4176;
wire   [23:0] select_ln606_7_fu_2643_p3;
reg   [23:0] select_ln606_7_reg_4181;
wire  signed [31:0] sext_ln617_8_fu_2650_p1;
reg  signed [31:0] sext_ln617_8_reg_4186;
wire   [0:0] icmp_ln620_8_fu_2653_p2;
reg   [0:0] icmp_ln620_8_reg_4191;
wire   [23:0] select_ln617_8_fu_2690_p3;
reg   [23:0] select_ln617_8_reg_4196;
wire  signed [31:0] sext_ln617_9_fu_2697_p1;
reg  signed [31:0] sext_ln617_9_reg_4201;
wire   [0:0] icmp_ln620_9_fu_2700_p2;
reg   [0:0] icmp_ln620_9_reg_4206;
wire   [23:0] select_ln617_9_fu_2737_p3;
reg   [23:0] select_ln617_9_reg_4211;
wire   [53:0] select_ln605_10_fu_2764_p3;
reg   [53:0] select_ln605_10_reg_4216;
wire  signed [11:0] select_ln616_10_fu_2795_p3;
reg  signed [11:0] select_ln616_10_reg_4221;
wire   [0:0] icmp_ln617_10_fu_2803_p2;
reg   [0:0] icmp_ln617_10_reg_4228;
wire   [23:0] trunc_ln618_10_fu_2809_p1;
reg   [23:0] trunc_ln618_10_reg_4233;
wire   [0:0] and_ln616_10_fu_2824_p2;
reg   [0:0] and_ln616_10_reg_4239;
wire   [53:0] select_ln605_11_fu_2850_p3;
reg   [53:0] select_ln605_11_reg_4244;
wire  signed [11:0] select_ln616_11_fu_2881_p3;
reg  signed [11:0] select_ln616_11_reg_4249;
wire   [0:0] icmp_ln617_11_fu_2889_p2;
reg   [0:0] icmp_ln617_11_reg_4256;
wire   [23:0] trunc_ln618_11_fu_2895_p1;
reg   [23:0] trunc_ln618_11_reg_4261;
wire   [0:0] and_ln616_11_fu_2910_p2;
reg   [0:0] and_ln616_11_reg_4267;
wire   [23:0] select_ln606_8_fu_2960_p3;
reg   [23:0] select_ln606_8_reg_4272;
wire   [23:0] select_ln606_9_fu_3011_p3;
reg   [23:0] select_ln606_9_reg_4277;
wire  signed [31:0] sext_ln617_10_fu_3018_p1;
reg  signed [31:0] sext_ln617_10_reg_4282;
wire   [0:0] icmp_ln620_10_fu_3021_p2;
reg   [0:0] icmp_ln620_10_reg_4287;
wire   [23:0] select_ln617_10_fu_3058_p3;
reg   [23:0] select_ln617_10_reg_4292;
wire  signed [31:0] sext_ln617_11_fu_3065_p1;
reg  signed [31:0] sext_ln617_11_reg_4297;
wire   [0:0] icmp_ln620_11_fu_3068_p2;
reg   [0:0] icmp_ln620_11_reg_4302;
wire   [23:0] select_ln617_11_fu_3105_p3;
reg   [23:0] select_ln617_11_reg_4307;
wire   [23:0] select_ln606_10_fu_3156_p3;
reg   [23:0] select_ln606_10_reg_4312;
wire   [23:0] select_ln606_11_fu_3207_p3;
reg   [23:0] select_ln606_11_reg_4317;
reg    ap_enable_reg_pp0_iter0_reg;
wire    ap_block_pp0_stage4_subdone;
wire   [63:0] zext_ln116_1_fu_461_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln116_2_fu_472_p1;
wire   [63:0] zext_ln116_3_fu_487_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln116_4_fu_497_p1;
wire   [63:0] zext_ln116_5_fu_507_p1;
wire    ap_block_pp0_stage2;
wire   [63:0] zext_ln116_6_fu_517_p1;
wire   [63:0] zext_ln116_7_fu_527_p1;
wire    ap_block_pp0_stage3;
wire   [63:0] zext_ln116_8_fu_537_p1;
wire   [63:0] zext_ln116_9_fu_547_p1;
wire    ap_block_pp0_stage4;
wire   [63:0] zext_ln116_10_fu_557_p1;
wire   [63:0] zext_ln116_11_fu_567_p1;
wire    ap_block_pp0_stage5;
wire   [63:0] zext_ln116_12_fu_577_p1;
reg   [3:0] i5_fu_118;
wire   [3:0] add_ln114_fu_424_p2;
wire    ap_loop_init;
reg   [3:0] ap_sig_allocacmp_i5_1;
reg   [31:0] grp_fu_396_p0;
reg   [31:0] grp_fu_400_p0;
reg   [31:0] grp_fu_404_p0;
reg   [31:0] grp_fu_407_p0;
wire   [5:0] tmp_19_fu_443_p3;
wire   [7:0] tmp_s_fu_435_p3;
wire   [7:0] zext_ln116_fu_451_p1;
wire   [7:0] or_ln116_fu_466_p2;
wire   [7:0] or_ln116_1_fu_482_p2;
wire   [7:0] or_ln116_2_fu_492_p2;
wire   [7:0] add_ln116_fu_502_p2;
wire   [7:0] add_ln116_1_fu_512_p2;
wire   [7:0] add_ln116_2_fu_522_p2;
wire   [7:0] add_ln116_3_fu_532_p2;
wire   [7:0] add_ln116_4_fu_542_p2;
wire   [7:0] add_ln116_5_fu_552_p2;
wire   [7:0] add_ln116_6_fu_562_p2;
wire   [7:0] add_ln116_7_fu_572_p2;
wire   [63:0] bitcast_ln768_fu_582_p1;
wire   [62:0] trunc_ln592_fu_586_p1;
wire   [63:0] bitcast_ln768_2_fu_618_p1;
wire   [62:0] trunc_ln592_1_fu_622_p1;
wire   [52:0] zext_ln604_cast_fu_657_p3;
wire   [53:0] zext_ln604_fu_664_p1;
wire   [53:0] sub_ln501_fu_668_p2;
wire   [11:0] zext_ln501_fu_654_p1;
wire   [11:0] sub_ln610_fu_681_p2;
wire   [11:0] add_ln616_fu_693_p2;
wire   [11:0] sub_ln616_fu_699_p2;
wire   [52:0] zext_ln604_1_cast_fu_726_p3;
wire   [53:0] zext_ln604_1_fu_733_p1;
wire   [53:0] sub_ln501_1_fu_737_p2;
wire   [11:0] zext_ln501_1_fu_723_p1;
wire   [11:0] sub_ln610_1_fu_750_p2;
wire   [11:0] add_ln616_1_fu_762_p2;
wire   [11:0] sub_ln616_1_fu_768_p2;
wire   [63:0] bitcast_ln768_4_fu_792_p1;
wire   [62:0] trunc_ln592_2_fu_796_p1;
wire   [63:0] bitcast_ln768_6_fu_828_p1;
wire   [62:0] trunc_ln592_3_fu_832_p1;
wire   [23:0] sext_ln617cast_fu_877_p1;
wire   [0:0] icmp_ln638_fu_872_p2;
wire   [23:0] shl_ln639_fu_881_p2;
wire   [0:0] xor_ln606_fu_894_p2;
wire   [0:0] and_ln617_fu_899_p2;
wire   [23:0] select_ln638_fu_886_p3;
wire   [0:0] or_ln617_fu_911_p2;
wire   [0:0] xor_ln617_fu_915_p2;
wire   [23:0] sext_ln617_1cast_fu_939_p1;
wire   [0:0] icmp_ln638_1_fu_934_p2;
wire   [23:0] shl_ln639_1_fu_943_p2;
wire   [0:0] xor_ln606_1_fu_956_p2;
wire   [0:0] and_ln617_1_fu_961_p2;
wire   [23:0] select_ln638_1_fu_948_p3;
wire   [0:0] or_ln617_1_fu_973_p2;
wire   [0:0] xor_ln617_1_fu_977_p2;
wire   [52:0] zext_ln604_2_cast_fu_991_p3;
wire   [53:0] zext_ln604_2_fu_998_p1;
wire   [53:0] sub_ln501_2_fu_1002_p2;
wire   [11:0] zext_ln501_2_fu_988_p1;
wire   [11:0] sub_ln610_2_fu_1015_p2;
wire   [11:0] add_ln616_2_fu_1027_p2;
wire   [11:0] sub_ln616_2_fu_1033_p2;
wire   [52:0] zext_ln604_3_cast_fu_1060_p3;
wire   [53:0] zext_ln604_3_fu_1067_p1;
wire   [53:0] sub_ln501_3_fu_1071_p2;
wire   [11:0] zext_ln501_3_fu_1057_p1;
wire   [11:0] sub_ln610_3_fu_1084_p2;
wire   [11:0] add_ln616_3_fu_1096_p2;
wire   [11:0] sub_ln616_3_fu_1102_p2;
wire   [63:0] bitcast_ln768_8_fu_1126_p1;
wire   [62:0] trunc_ln592_4_fu_1130_p1;
wire   [63:0] bitcast_ln768_10_fu_1162_p1;
wire   [62:0] trunc_ln592_5_fu_1166_p1;
wire   [53:0] zext_ln621_fu_1198_p1;
wire   [53:0] ashr_ln621_fu_1201_p2;
wire   [31:0] bitcast_ln768_1_fu_1210_p1;
wire   [0:0] tmp_27_fu_1213_p3;
wire   [23:0] trunc_ln621_fu_1206_p1;
wire   [23:0] select_ln623_fu_1221_p3;
wire   [23:0] select_ln620_fu_1229_p3;
wire   [23:0] select_ln616_12_fu_1236_p3;
wire   [53:0] zext_ln621_1_fu_1249_p1;
wire   [53:0] ashr_ln621_1_fu_1252_p2;
wire   [31:0] bitcast_ln768_3_fu_1261_p1;
wire   [0:0] tmp_29_fu_1264_p3;
wire   [23:0] trunc_ln621_1_fu_1257_p1;
wire   [23:0] select_ln623_1_fu_1272_p3;
wire   [23:0] select_ln620_1_fu_1280_p3;
wire   [23:0] select_ln616_13_fu_1287_p3;
wire   [23:0] sext_ln617_2cast_fu_1313_p1;
wire   [0:0] icmp_ln638_2_fu_1308_p2;
wire   [23:0] shl_ln639_2_fu_1317_p2;
wire   [0:0] xor_ln606_2_fu_1330_p2;
wire   [0:0] and_ln617_2_fu_1335_p2;
wire   [23:0] select_ln638_2_fu_1322_p3;
wire   [0:0] or_ln617_2_fu_1347_p2;
wire   [0:0] xor_ln617_2_fu_1351_p2;
wire   [23:0] sext_ln617_3cast_fu_1375_p1;
wire   [0:0] icmp_ln638_3_fu_1370_p2;
wire   [23:0] shl_ln639_3_fu_1379_p2;
wire   [0:0] xor_ln606_3_fu_1392_p2;
wire   [0:0] and_ln617_3_fu_1397_p2;
wire   [23:0] select_ln638_3_fu_1384_p3;
wire   [0:0] or_ln617_3_fu_1409_p2;
wire   [0:0] xor_ln617_3_fu_1413_p2;
wire   [52:0] zext_ln604_4_cast_fu_1427_p3;
wire   [53:0] zext_ln604_4_fu_1434_p1;
wire   [53:0] sub_ln501_4_fu_1438_p2;
wire   [11:0] zext_ln501_4_fu_1424_p1;
wire   [11:0] sub_ln610_4_fu_1451_p2;
wire   [0:0] icmp_ln616_4_fu_1457_p2;
wire   [11:0] add_ln616_4_fu_1463_p2;
wire   [11:0] sub_ln616_4_fu_1469_p2;
wire   [0:0] or_ln617_4_fu_1493_p2;
wire   [0:0] xor_ln617_4_fu_1498_p2;
wire   [52:0] zext_ln604_5_cast_fu_1513_p3;
wire   [53:0] zext_ln604_5_fu_1520_p1;
wire   [53:0] sub_ln501_5_fu_1524_p2;
wire   [11:0] zext_ln501_5_fu_1510_p1;
wire   [11:0] sub_ln610_5_fu_1537_p2;
wire   [0:0] icmp_ln616_5_fu_1543_p2;
wire   [11:0] add_ln616_5_fu_1549_p2;
wire   [11:0] sub_ln616_5_fu_1555_p2;
wire   [0:0] or_ln617_5_fu_1579_p2;
wire   [0:0] xor_ln617_5_fu_1584_p2;
wire   [63:0] bitcast_ln768_12_fu_1596_p1;
wire   [62:0] trunc_ln592_6_fu_1600_p1;
wire   [63:0] bitcast_ln768_14_fu_1632_p1;
wire   [62:0] trunc_ln592_7_fu_1636_p1;
wire   [53:0] zext_ln621_2_fu_1668_p1;
wire   [53:0] ashr_ln621_2_fu_1671_p2;
wire   [31:0] bitcast_ln768_5_fu_1680_p1;
wire   [0:0] tmp_31_fu_1683_p3;
wire   [23:0] trunc_ln621_2_fu_1676_p1;
wire   [23:0] select_ln623_2_fu_1691_p3;
wire   [23:0] select_ln620_2_fu_1699_p3;
wire   [23:0] select_ln616_14_fu_1706_p3;
wire   [53:0] zext_ln621_3_fu_1719_p1;
wire   [53:0] ashr_ln621_3_fu_1722_p2;
wire   [31:0] bitcast_ln768_7_fu_1731_p1;
wire   [0:0] tmp_33_fu_1734_p3;
wire   [23:0] trunc_ln621_3_fu_1727_p1;
wire   [23:0] select_ln623_3_fu_1742_p3;
wire   [23:0] select_ln620_3_fu_1750_p3;
wire   [23:0] select_ln616_15_fu_1757_p3;
wire   [23:0] sext_ln617_4cast_fu_1783_p1;
wire   [0:0] icmp_ln638_4_fu_1778_p2;
wire   [23:0] shl_ln639_4_fu_1787_p2;
wire   [0:0] xor_ln606_4_fu_1800_p2;
wire   [0:0] and_ln617_4_fu_1805_p2;
wire   [23:0] select_ln638_4_fu_1792_p3;
wire   [23:0] sext_ln617_5cast_fu_1830_p1;
wire   [0:0] icmp_ln638_5_fu_1825_p2;
wire   [23:0] shl_ln639_5_fu_1834_p2;
wire   [0:0] xor_ln606_5_fu_1847_p2;
wire   [0:0] and_ln617_5_fu_1852_p2;
wire   [23:0] select_ln638_5_fu_1839_p3;
wire   [52:0] zext_ln604_6_cast_fu_1867_p3;
wire   [53:0] zext_ln604_6_fu_1874_p1;
wire   [53:0] sub_ln501_6_fu_1878_p2;
wire   [11:0] zext_ln501_6_fu_1864_p1;
wire   [11:0] sub_ln610_6_fu_1891_p2;
wire   [0:0] icmp_ln616_6_fu_1897_p2;
wire   [11:0] add_ln616_6_fu_1903_p2;
wire   [11:0] sub_ln616_6_fu_1909_p2;
wire   [0:0] or_ln617_6_fu_1933_p2;
wire   [0:0] xor_ln617_6_fu_1938_p2;
wire   [52:0] zext_ln604_7_cast_fu_1953_p3;
wire   [53:0] zext_ln604_7_fu_1960_p1;
wire   [53:0] sub_ln501_7_fu_1964_p2;
wire   [11:0] zext_ln501_7_fu_1950_p1;
wire   [11:0] sub_ln610_7_fu_1977_p2;
wire   [0:0] icmp_ln616_7_fu_1983_p2;
wire   [11:0] add_ln616_7_fu_1989_p2;
wire   [11:0] sub_ln616_7_fu_1995_p2;
wire   [0:0] or_ln617_7_fu_2019_p2;
wire   [0:0] xor_ln617_7_fu_2024_p2;
wire   [63:0] bitcast_ln768_16_fu_2036_p1;
wire   [62:0] trunc_ln592_8_fu_2040_p1;
wire   [63:0] bitcast_ln768_18_fu_2072_p1;
wire   [62:0] trunc_ln592_9_fu_2076_p1;
wire   [53:0] zext_ln621_4_fu_2108_p1;
wire   [53:0] ashr_ln621_4_fu_2111_p2;
wire   [31:0] bitcast_ln768_9_fu_2120_p1;
wire   [0:0] tmp_35_fu_2123_p3;
wire   [23:0] trunc_ln621_4_fu_2116_p1;
wire   [23:0] select_ln623_4_fu_2131_p3;
wire   [23:0] select_ln620_4_fu_2139_p3;
wire   [23:0] select_ln616_16_fu_2146_p3;
wire   [53:0] zext_ln621_5_fu_2159_p1;
wire   [53:0] ashr_ln621_5_fu_2162_p2;
wire   [31:0] bitcast_ln768_11_fu_2171_p1;
wire   [0:0] tmp_37_fu_2174_p3;
wire   [23:0] trunc_ln621_5_fu_2167_p1;
wire   [23:0] select_ln623_5_fu_2182_p3;
wire   [23:0] select_ln620_5_fu_2190_p3;
wire   [23:0] select_ln616_17_fu_2197_p3;
wire   [23:0] sext_ln617_6cast_fu_2223_p1;
wire   [0:0] icmp_ln638_6_fu_2218_p2;
wire   [23:0] shl_ln639_6_fu_2227_p2;
wire   [0:0] xor_ln606_6_fu_2240_p2;
wire   [0:0] and_ln617_6_fu_2245_p2;
wire   [23:0] select_ln638_6_fu_2232_p3;
wire   [23:0] sext_ln617_7cast_fu_2270_p1;
wire   [0:0] icmp_ln638_7_fu_2265_p2;
wire   [23:0] shl_ln639_7_fu_2274_p2;
wire   [0:0] xor_ln606_7_fu_2287_p2;
wire   [0:0] and_ln617_7_fu_2292_p2;
wire   [23:0] select_ln638_7_fu_2279_p3;
wire   [52:0] zext_ln604_8_cast_fu_2307_p3;
wire   [53:0] zext_ln604_8_fu_2314_p1;
wire   [53:0] sub_ln501_8_fu_2318_p2;
wire   [11:0] zext_ln501_8_fu_2304_p1;
wire   [11:0] sub_ln610_8_fu_2331_p2;
wire   [0:0] icmp_ln616_8_fu_2337_p2;
wire   [11:0] add_ln616_8_fu_2343_p2;
wire   [11:0] sub_ln616_8_fu_2349_p2;
wire   [0:0] or_ln617_8_fu_2373_p2;
wire   [0:0] xor_ln617_8_fu_2378_p2;
wire   [52:0] zext_ln604_9_cast_fu_2393_p3;
wire   [53:0] zext_ln604_9_fu_2400_p1;
wire   [53:0] sub_ln501_9_fu_2404_p2;
wire   [11:0] zext_ln501_9_fu_2390_p1;
wire   [11:0] sub_ln610_9_fu_2417_p2;
wire   [0:0] icmp_ln616_9_fu_2423_p2;
wire   [11:0] add_ln616_9_fu_2429_p2;
wire   [11:0] sub_ln616_9_fu_2435_p2;
wire   [0:0] or_ln617_9_fu_2459_p2;
wire   [0:0] xor_ln617_9_fu_2464_p2;
wire   [63:0] bitcast_ln768_20_fu_2476_p1;
wire   [62:0] trunc_ln592_10_fu_2480_p1;
wire   [63:0] bitcast_ln768_22_fu_2512_p1;
wire   [62:0] trunc_ln592_11_fu_2516_p1;
wire   [53:0] zext_ln621_6_fu_2548_p1;
wire   [53:0] ashr_ln621_6_fu_2551_p2;
wire   [31:0] bitcast_ln768_13_fu_2560_p1;
wire   [0:0] tmp_39_fu_2563_p3;
wire   [23:0] trunc_ln621_6_fu_2556_p1;
wire   [23:0] select_ln623_6_fu_2571_p3;
wire   [23:0] select_ln620_6_fu_2579_p3;
wire   [23:0] select_ln616_18_fu_2586_p3;
wire   [53:0] zext_ln621_7_fu_2599_p1;
wire   [53:0] ashr_ln621_7_fu_2602_p2;
wire   [31:0] bitcast_ln768_15_fu_2611_p1;
wire   [0:0] tmp_41_fu_2614_p3;
wire   [23:0] trunc_ln621_7_fu_2607_p1;
wire   [23:0] select_ln623_7_fu_2622_p3;
wire   [23:0] select_ln620_7_fu_2630_p3;
wire   [23:0] select_ln616_19_fu_2637_p3;
wire   [23:0] sext_ln617_8cast_fu_2663_p1;
wire   [0:0] icmp_ln638_8_fu_2658_p2;
wire   [23:0] shl_ln639_8_fu_2667_p2;
wire   [0:0] xor_ln606_8_fu_2680_p2;
wire   [0:0] and_ln617_8_fu_2685_p2;
wire   [23:0] select_ln638_8_fu_2672_p3;
wire   [23:0] sext_ln617_9cast_fu_2710_p1;
wire   [0:0] icmp_ln638_9_fu_2705_p2;
wire   [23:0] shl_ln639_9_fu_2714_p2;
wire   [0:0] xor_ln606_9_fu_2727_p2;
wire   [0:0] and_ln617_9_fu_2732_p2;
wire   [23:0] select_ln638_9_fu_2719_p3;
wire   [52:0] zext_ln604_10_cast_fu_2747_p3;
wire   [53:0] zext_ln604_10_fu_2754_p1;
wire   [53:0] sub_ln501_10_fu_2758_p2;
wire   [11:0] zext_ln501_10_fu_2744_p1;
wire   [11:0] sub_ln610_10_fu_2771_p2;
wire   [0:0] icmp_ln616_10_fu_2777_p2;
wire   [11:0] add_ln616_10_fu_2783_p2;
wire   [11:0] sub_ln616_10_fu_2789_p2;
wire   [0:0] or_ln617_10_fu_2813_p2;
wire   [0:0] xor_ln617_10_fu_2818_p2;
wire   [52:0] zext_ln604_11_cast_fu_2833_p3;
wire   [53:0] zext_ln604_11_fu_2840_p1;
wire   [53:0] sub_ln501_11_fu_2844_p2;
wire   [11:0] zext_ln501_11_fu_2830_p1;
wire   [11:0] sub_ln610_11_fu_2857_p2;
wire   [0:0] icmp_ln616_11_fu_2863_p2;
wire   [11:0] add_ln616_11_fu_2869_p2;
wire   [11:0] sub_ln616_11_fu_2875_p2;
wire   [0:0] or_ln617_11_fu_2899_p2;
wire   [0:0] xor_ln617_11_fu_2904_p2;
wire   [53:0] zext_ln621_8_fu_2916_p1;
wire   [53:0] ashr_ln621_8_fu_2919_p2;
wire   [31:0] bitcast_ln768_17_fu_2928_p1;
wire   [0:0] tmp_43_fu_2931_p3;
wire   [23:0] trunc_ln621_8_fu_2924_p1;
wire   [23:0] select_ln623_8_fu_2939_p3;
wire   [23:0] select_ln620_8_fu_2947_p3;
wire   [23:0] select_ln616_20_fu_2954_p3;
wire   [53:0] zext_ln621_9_fu_2967_p1;
wire   [53:0] ashr_ln621_9_fu_2970_p2;
wire   [31:0] bitcast_ln768_19_fu_2979_p1;
wire   [0:0] tmp_45_fu_2982_p3;
wire   [23:0] trunc_ln621_9_fu_2975_p1;
wire   [23:0] select_ln623_9_fu_2990_p3;
wire   [23:0] select_ln620_9_fu_2998_p3;
wire   [23:0] select_ln616_21_fu_3005_p3;
wire   [23:0] sext_ln617_10cast_fu_3031_p1;
wire   [0:0] icmp_ln638_10_fu_3026_p2;
wire   [23:0] shl_ln639_10_fu_3035_p2;
wire   [0:0] xor_ln606_10_fu_3048_p2;
wire   [0:0] and_ln617_10_fu_3053_p2;
wire   [23:0] select_ln638_10_fu_3040_p3;
wire   [23:0] sext_ln617_11cast_fu_3078_p1;
wire   [0:0] icmp_ln638_11_fu_3073_p2;
wire   [23:0] shl_ln639_11_fu_3082_p2;
wire   [0:0] xor_ln606_11_fu_3095_p2;
wire   [0:0] and_ln617_11_fu_3100_p2;
wire   [23:0] select_ln638_11_fu_3087_p3;
wire   [53:0] zext_ln621_10_fu_3112_p1;
wire   [53:0] ashr_ln621_10_fu_3115_p2;
wire   [31:0] bitcast_ln768_21_fu_3124_p1;
wire   [0:0] tmp_47_fu_3127_p3;
wire   [23:0] trunc_ln621_10_fu_3120_p1;
wire   [23:0] select_ln623_10_fu_3135_p3;
wire   [23:0] select_ln620_10_fu_3143_p3;
wire   [23:0] select_ln616_22_fu_3150_p3;
wire   [53:0] zext_ln621_11_fu_3163_p1;
wire   [53:0] ashr_ln621_11_fu_3166_p2;
wire   [31:0] bitcast_ln768_23_fu_3175_p1;
wire   [0:0] tmp_49_fu_3178_p3;
wire   [23:0] trunc_ln621_11_fu_3171_p1;
wire   [23:0] select_ln623_11_fu_3186_p3;
wire   [23:0] select_ln620_11_fu_3194_p3;
wire   [23:0] select_ln616_23_fu_3201_p3;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_condition_exit_pp0_iter3_stage4;
reg    ap_idle_pp0_0to2;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg   [5:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to4;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 6'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

Bert_layer_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage5),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage4_subdone) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage5)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage5_subdone) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage5_subdone) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage5_subdone) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage4_subdone) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            ap_enable_reg_pp0_iter4 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage5_subdone) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to2 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter3_stage4))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to2 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter3_stage4))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to2 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter3_stage4))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln114_fu_418_p2 == 1'd0))) begin
            i5_fu_118 <= add_ln114_fu_424_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i5_fu_118 <= 4'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln606_10_reg_4147 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        and_ln616_10_reg_4239 <= and_ln616_10_fu_2824_p2;
        icmp_ln617_10_reg_4228 <= icmp_ln617_10_fu_2803_p2;
        select_ln605_10_reg_4216 <= select_ln605_10_fu_2764_p3;
        select_ln616_10_reg_4221 <= select_ln616_10_fu_2795_p3;
        trunc_ln618_10_reg_4233 <= trunc_ln618_10_fu_2809_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln606_11_reg_4169 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        and_ln616_11_reg_4267 <= and_ln616_11_fu_2910_p2;
        icmp_ln617_11_reg_4256 <= icmp_ln617_11_fu_2889_p2;
        select_ln605_11_reg_4244 <= select_ln605_11_fu_2850_p3;
        select_ln616_11_reg_4249 <= select_ln616_11_fu_2881_p3;
        trunc_ln618_11_reg_4261 <= trunc_ln618_11_fu_2895_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln606_1_reg_3447 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        and_ln616_1_reg_3615 <= and_ln616_1_fu_983_p2;
        icmp_ln620_1_reg_3605 <= icmp_ln620_1_fu_929_p2;
        select_ln617_1_reg_3610 <= select_ln617_1_fu_966_p3;
        sext_ln617_1_reg_3600 <= sext_ln617_1_fu_926_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln606_2_reg_3539 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        and_ln616_2_reg_3759 <= and_ln616_2_fu_1357_p2;
        icmp_ln620_2_reg_3749 <= icmp_ln620_2_fu_1303_p2;
        select_ln617_2_reg_3754 <= select_ln617_2_fu_1340_p3;
        sext_ln617_2_reg_3744 <= sext_ln617_2_fu_1300_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln606_3_reg_3561 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        and_ln616_3_reg_3779 <= and_ln616_3_fu_1419_p2;
        icmp_ln620_3_reg_3769 <= icmp_ln620_3_fu_1365_p2;
        select_ln617_3_reg_3774 <= select_ln617_3_fu_1402_p3;
        sext_ln617_3_reg_3764 <= sext_ln617_3_fu_1362_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln606_4_reg_3693 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        and_ln616_4_reg_3807 <= and_ln616_4_fu_1504_p2;
        icmp_ln617_4_reg_3796 <= icmp_ln617_4_fu_1483_p2;
        select_ln605_4_reg_3784 <= select_ln605_4_fu_1444_p3;
        select_ln616_4_reg_3789 <= select_ln616_4_fu_1475_p3;
        trunc_ln618_4_reg_3801 <= trunc_ln618_4_fu_1489_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln606_5_reg_3715 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        and_ln616_5_reg_3835 <= and_ln616_5_fu_1590_p2;
        icmp_ln617_5_reg_3824 <= icmp_ln617_5_fu_1569_p2;
        select_ln605_5_reg_3812 <= select_ln605_5_fu_1530_p3;
        select_ln616_5_reg_3817 <= select_ln616_5_fu_1561_p3;
        trunc_ln618_5_reg_3829 <= trunc_ln618_5_fu_1575_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln606_6_reg_3855 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        and_ln616_6_reg_3959 <= and_ln616_6_fu_1944_p2;
        icmp_ln617_6_reg_3948 <= icmp_ln617_6_fu_1923_p2;
        select_ln605_6_reg_3936 <= select_ln605_6_fu_1884_p3;
        select_ln616_6_reg_3941 <= select_ln616_6_fu_1915_p3;
        trunc_ln618_6_reg_3953 <= trunc_ln618_6_fu_1929_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln606_7_reg_3877 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        and_ln616_7_reg_3987 <= and_ln616_7_fu_2030_p2;
        icmp_ln617_7_reg_3976 <= icmp_ln617_7_fu_2009_p2;
        select_ln605_7_reg_3964 <= select_ln605_7_fu_1970_p3;
        select_ln616_7_reg_3969 <= select_ln616_7_fu_2001_p3;
        trunc_ln618_7_reg_3981 <= trunc_ln618_7_fu_2015_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln606_8_reg_4007 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        and_ln616_8_reg_4099 <= and_ln616_8_fu_2384_p2;
        icmp_ln617_8_reg_4088 <= icmp_ln617_8_fu_2363_p2;
        select_ln605_8_reg_4076 <= select_ln605_8_fu_2324_p3;
        select_ln616_8_reg_4081 <= select_ln616_8_fu_2355_p3;
        trunc_ln618_8_reg_4093 <= trunc_ln618_8_fu_2369_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln606_9_reg_4029 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        and_ln616_9_reg_4127 <= and_ln616_9_fu_2470_p2;
        icmp_ln617_9_reg_4116 <= icmp_ln617_9_fu_2449_p2;
        select_ln605_9_reg_4104 <= select_ln605_9_fu_2410_p3;
        select_ln616_9_reg_4109 <= select_ln616_9_fu_2441_p3;
        trunc_ln618_9_reg_4121 <= trunc_ln618_9_fu_2455_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln606_reg_3425 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        and_ln616_reg_3595 <= and_ln616_fu_921_p2;
        icmp_ln620_reg_3585 <= icmp_ln620_fu_867_p2;
        select_ln617_reg_3590 <= select_ln617_fu_904_p3;
        sext_ln617_reg_3580 <= sext_ln617_fu_864_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_tmp_10_reg_4159 <= {{bitcast_ln768_22_fu_2512_p1[62:52]}};
        exp_tmp_9_reg_4137 <= {{bitcast_ln768_20_fu_2476_p1[62:52]}};
        i5_cast_reg_3225_pp0_iter1_reg[3 : 0] <= i5_cast_reg_3225[3 : 0];
        i5_cast_reg_3225_pp0_iter2_reg[3 : 0] <= i5_cast_reg_3225_pp0_iter1_reg[3 : 0];
        i5_cast_reg_3225_pp0_iter3_reg[3 : 0] <= i5_cast_reg_3225_pp0_iter2_reg[3 : 0];
        i5_cast_reg_3225_pp0_iter4_reg[3 : 0] <= i5_cast_reg_3225_pp0_iter3_reg[3 : 0];
        icmp_ln114_reg_3221 <= icmp_ln114_fu_418_p2;
        icmp_ln114_reg_3221_pp0_iter1_reg <= icmp_ln114_reg_3221;
        icmp_ln114_reg_3221_pp0_iter2_reg <= icmp_ln114_reg_3221_pp0_iter1_reg;
        icmp_ln114_reg_3221_pp0_iter3_reg <= icmp_ln114_reg_3221_pp0_iter2_reg;
        icmp_ln606_10_reg_4147 <= icmp_ln606_10_fu_2506_p2;
        icmp_ln606_11_reg_4169 <= icmp_ln606_11_fu_2542_p2;
        select_ln606_4_reg_4036 <= select_ln606_4_fu_2152_p3;
        select_ln606_5_reg_4041 <= select_ln606_5_fu_2203_p3;
        tmp_46_reg_4132 <= bitcast_ln768_20_fu_2476_p1[32'd63];
        tmp_48_reg_4154 <= bitcast_ln768_22_fu_2512_p1[32'd63];
        trunc_ln600_10_reg_4142 <= trunc_ln600_10_fu_2502_p1;
        trunc_ln600_11_reg_4164 <= trunc_ln600_11_fu_2538_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        exp_tmp_1_reg_3529 <= {{bitcast_ln768_4_fu_792_p1[62:52]}};
        exp_tmp_2_reg_3551 <= {{bitcast_ln768_6_fu_828_p1[62:52]}};
        icmp_ln606_2_reg_3539 <= icmp_ln606_2_fu_822_p2;
        icmp_ln606_3_reg_3561 <= icmp_ln606_3_fu_858_p2;
        select_ln606_8_reg_4272 <= select_ln606_8_fu_2960_p3;
        select_ln606_9_reg_4277 <= select_ln606_9_fu_3011_p3;
        tmp_30_reg_3524 <= bitcast_ln768_4_fu_792_p1[32'd63];
        tmp_32_reg_3546 <= bitcast_ln768_6_fu_828_p1[32'd63];
        trunc_ln600_2_reg_3534 <= trunc_ln600_2_fu_818_p1;
        trunc_ln600_3_reg_3556 <= trunc_ln600_3_fu_854_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        exp_tmp_3_reg_3683 <= {{bitcast_ln768_8_fu_1126_p1[62:52]}};
        exp_tmp_4_reg_3705 <= {{bitcast_ln768_10_fu_1162_p1[62:52]}};
        icmp_ln606_4_reg_3693 <= icmp_ln606_4_fu_1156_p2;
        icmp_ln606_5_reg_3715 <= icmp_ln606_5_fu_1192_p2;
        select_ln606_10_reg_4312 <= select_ln606_10_fu_3156_p3;
        select_ln606_11_reg_4317 <= select_ln606_11_fu_3207_p3;
        tmp_34_reg_3678 <= bitcast_ln768_8_fu_1126_p1[32'd63];
        tmp_36_reg_3700 <= bitcast_ln768_10_fu_1162_p1[32'd63];
        trunc_ln600_4_reg_3688 <= trunc_ln600_4_fu_1152_p1;
        trunc_ln600_5_reg_3710 <= trunc_ln600_5_fu_1188_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        exp_tmp_5_reg_3845 <= {{bitcast_ln768_12_fu_1596_p1[62:52]}};
        exp_tmp_6_reg_3867 <= {{bitcast_ln768_14_fu_1632_p1[62:52]}};
        icmp_ln606_6_reg_3855 <= icmp_ln606_6_fu_1626_p2;
        icmp_ln606_7_reg_3877 <= icmp_ln606_7_fu_1662_p2;
        select_ln606_1_reg_3739 <= select_ln606_1_fu_1293_p3;
        select_ln606_reg_3734 <= select_ln606_fu_1242_p3;
        tmp_38_reg_3840 <= bitcast_ln768_12_fu_1596_p1[32'd63];
        tmp_40_reg_3862 <= bitcast_ln768_14_fu_1632_p1[32'd63];
        trunc_ln600_6_reg_3850 <= trunc_ln600_6_fu_1622_p1;
        trunc_ln600_7_reg_3872 <= trunc_ln600_7_fu_1658_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        exp_tmp_7_reg_3997 <= {{bitcast_ln768_16_fu_2036_p1[62:52]}};
        exp_tmp_8_reg_4019 <= {{bitcast_ln768_18_fu_2072_p1[62:52]}};
        icmp_ln606_8_reg_4007 <= icmp_ln606_8_fu_2066_p2;
        icmp_ln606_9_reg_4029 <= icmp_ln606_9_fu_2102_p2;
        select_ln606_2_reg_3896 <= select_ln606_2_fu_1712_p3;
        select_ln606_3_reg_3901 <= select_ln606_3_fu_1763_p3;
        tmp_42_reg_3992 <= bitcast_ln768_16_fu_2036_p1[32'd63];
        tmp_44_reg_4014 <= bitcast_ln768_18_fu_2072_p1[32'd63];
        trunc_ln600_8_reg_4002 <= trunc_ln600_8_fu_2062_p1;
        trunc_ln600_9_reg_4024 <= trunc_ln600_9_fu_2098_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        exp_tmp_reg_3415 <= {{bitcast_ln768_fu_582_p1[62:52]}};
        exp_tmp_s_reg_3437 <= {{bitcast_ln768_2_fu_618_p1[62:52]}};
        icmp_ln606_1_reg_3447 <= icmp_ln606_1_fu_648_p2;
        icmp_ln606_reg_3425 <= icmp_ln606_fu_612_p2;
        select_ln606_6_reg_4176 <= select_ln606_6_fu_2592_p3;
        select_ln606_7_reg_4181 <= select_ln606_7_fu_2643_p3;
        tmp_28_reg_3432 <= bitcast_ln768_2_fu_618_p1[32'd63];
        tmp_reg_3410 <= bitcast_ln768_fu_582_p1[32'd63];
        trunc_ln600_1_reg_3442 <= trunc_ln600_1_fu_644_p1;
        trunc_ln600_reg_3420 <= trunc_ln600_fu_608_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln114_fu_418_p2 == 1'd0))) begin
        i5_cast_reg_3225[3 : 0] <= i5_cast_fu_430_p1[3 : 0];
        sub_ln116_reg_3241[7 : 2] <= sub_ln116_fu_455_p2[7 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln606_1_reg_3447 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        icmp_ln616_1_reg_3500 <= icmp_ln616_1_fu_756_p2;
        icmp_ln617_1_reg_3512 <= icmp_ln617_1_fu_782_p2;
        select_ln605_1_reg_3495 <= select_ln605_1_fu_743_p3;
        select_ln616_1_reg_3505 <= select_ln616_1_fu_774_p3;
        trunc_ln618_1_reg_3518 <= trunc_ln618_1_fu_788_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln606_2_reg_3539 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        icmp_ln616_2_reg_3625 <= icmp_ln616_2_fu_1021_p2;
        icmp_ln617_2_reg_3637 <= icmp_ln617_2_fu_1047_p2;
        select_ln605_2_reg_3620 <= select_ln605_2_fu_1008_p3;
        select_ln616_2_reg_3630 <= select_ln616_2_fu_1039_p3;
        trunc_ln618_2_reg_3643 <= trunc_ln618_2_fu_1053_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln606_3_reg_3561 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        icmp_ln616_3_reg_3654 <= icmp_ln616_3_fu_1090_p2;
        icmp_ln617_3_reg_3666 <= icmp_ln617_3_fu_1116_p2;
        select_ln605_3_reg_3649 <= select_ln605_3_fu_1077_p3;
        select_ln616_3_reg_3659 <= select_ln616_3_fu_1108_p3;
        trunc_ln618_3_reg_3672 <= trunc_ln618_3_fu_1122_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln606_reg_3425 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        icmp_ln616_reg_3471 <= icmp_ln616_fu_687_p2;
        icmp_ln617_reg_3483 <= icmp_ln617_fu_713_p2;
        select_ln605_reg_3466 <= select_ln605_fu_674_p3;
        select_ln616_reg_3476 <= select_ln616_fu_705_p3;
        trunc_ln618_reg_3489 <= trunc_ln618_fu_719_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln606_10_reg_4147 == 1'd0) & (1'd1 == and_ln616_10_reg_4239) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        icmp_ln620_10_reg_4287 <= icmp_ln620_10_fu_3021_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln606_11_reg_4169 == 1'd0) & (1'd1 == and_ln616_11_reg_4267) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        icmp_ln620_11_reg_4302 <= icmp_ln620_11_fu_3068_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln616_4_reg_3807) & (1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln606_4_reg_3693 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        icmp_ln620_4_reg_3911 <= icmp_ln620_4_fu_1773_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln616_5_reg_3835) & (1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln606_5_reg_3715 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        icmp_ln620_5_reg_3926 <= icmp_ln620_5_fu_1820_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln616_6_reg_3959) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln606_6_reg_3855 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln620_6_reg_4051 <= icmp_ln620_6_fu_2213_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln616_7_reg_3987) & (icmp_ln606_7_reg_3877 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln620_7_reg_4066 <= icmp_ln620_7_fu_2260_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln606_8_reg_4007 == 1'd0) & (1'd1 == and_ln616_8_reg_4099) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        icmp_ln620_8_reg_4191 <= icmp_ln620_8_fu_2653_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln606_9_reg_4029 == 1'd0) & (1'd1 == and_ln616_9_reg_4127) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        icmp_ln620_9_reg_4206 <= icmp_ln620_9_fu_2700_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln606_10_reg_4147 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'd0 == and_ln616_10_reg_4239))) begin
        select_ln617_10_reg_4292 <= select_ln617_10_fu_3058_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln606_11_reg_4169 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'd0 == and_ln616_11_reg_4267))) begin
        select_ln617_11_reg_4307 <= select_ln617_11_fu_3105_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln606_4_reg_3693 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'd0 == and_ln616_4_reg_3807))) begin
        select_ln617_4_reg_3916 <= select_ln617_4_fu_1810_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln606_5_reg_3715 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'd0 == and_ln616_5_reg_3835))) begin
        select_ln617_5_reg_3931 <= select_ln617_5_fu_1857_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln606_6_reg_3855 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln616_6_reg_3959))) begin
        select_ln617_6_reg_4056 <= select_ln617_6_fu_2250_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln606_7_reg_3877 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln616_7_reg_3987))) begin
        select_ln617_7_reg_4071 <= select_ln617_7_fu_2297_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln606_8_reg_4007 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln616_8_reg_4099))) begin
        select_ln617_8_reg_4196 <= select_ln617_8_fu_2690_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln606_9_reg_4029 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln616_9_reg_4127))) begin
        select_ln617_9_reg_4211 <= select_ln617_9_fu_2737_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln606_10_reg_4147 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        sext_ln617_10_reg_4282 <= sext_ln617_10_fu_3018_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln606_11_reg_4169 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        sext_ln617_11_reg_4297 <= sext_ln617_11_fu_3065_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln606_4_reg_3693 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        sext_ln617_4_reg_3906 <= sext_ln617_4_fu_1770_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln606_5_reg_3715 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        sext_ln617_5_reg_3921 <= sext_ln617_5_fu_1817_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln606_6_reg_3855 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sext_ln617_6_reg_4046 <= sext_ln617_6_fu_2210_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln606_7_reg_3877 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sext_ln617_7_reg_4061 <= sext_ln617_7_fu_2257_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln606_8_reg_4007 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        sext_ln617_8_reg_4186 <= sext_ln617_8_fu_2650_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln606_9_reg_4029 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        sext_ln617_9_reg_4201 <= sext_ln617_9_fu_2697_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        v2_reg_3386 <= grp_fu_309_p_dout0;
        v63_1_reg_3392 <= grp_fu_313_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln114_reg_3221 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        v62_reg_3280 <= inp_sumRow_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        v63_10_reg_3890 <= grp_fu_313_p_dout0;
        v63_s_reg_3884 <= grp_fu_309_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v63_2_reg_3398 <= grp_fu_309_p_dout0;
        v63_3_reg_3404 <= grp_fu_313_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        v63_4_reg_3454 <= grp_fu_309_p_dout0;
        v63_5_reg_3460 <= grp_fu_313_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        v63_6_reg_3568 <= grp_fu_309_p_dout0;
        v63_7_reg_3574 <= grp_fu_313_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        v63_8_reg_3722 <= grp_fu_309_p_dout0;
        v63_9_reg_3728 <= grp_fu_313_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v95_load_10_reg_3376 <= v95_q1;
        v95_load_11_reg_3381 <= v95_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln114_reg_3221 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        v95_load_1_reg_3291 <= v95_q0;
        v95_load_reg_3286 <= v95_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln114_reg_3221 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        v95_load_2_reg_3306 <= v95_q1;
        v95_load_3_reg_3311 <= v95_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln114_reg_3221 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        v95_load_4_reg_3326 <= v95_q1;
        v95_load_5_reg_3331 <= v95_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln114_reg_3221 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        v95_load_6_reg_3346 <= v95_q1;
        v95_load_7_reg_3351 <= v95_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln114_reg_3221 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        v95_load_8_reg_3366 <= v95_q1;
        v95_load_9_reg_3371 <= v95_q0;
    end
end

always @ (*) begin
    if (((icmp_ln114_reg_3221 == 1'd1) & (1'b0 == ap_block_pp0_stage5_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        ap_condition_exit_pp0_iter0_stage5 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage5 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4_subdone) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln114_reg_3221_pp0_iter3_reg == 1'd1))) begin
        ap_condition_exit_pp0_iter3_stage4 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter3_stage4 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4_subdone) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to2 = 1'b1;
    end else begin
        ap_idle_pp0_0to2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to4 = 1'b1;
    end else begin
        ap_idle_pp0_1to4 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i5_1 = 4'd0;
    end else begin
        ap_sig_allocacmp_i5_1 = i5_fu_118;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_396_p0 = v95_load_10_reg_3376;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_396_p0 = v95_load_8_reg_3366;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_396_p0 = v95_load_6_reg_3346;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_396_p0 = v95_load_4_reg_3326;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_396_p0 = v95_load_2_reg_3306;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_396_p0 = v95_load_reg_3286;
    end else begin
        grp_fu_396_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_400_p0 = v95_load_11_reg_3381;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_400_p0 = v95_load_9_reg_3371;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_400_p0 = v95_load_7_reg_3351;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_400_p0 = v95_load_5_reg_3331;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_400_p0 = v95_load_3_reg_3311;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_400_p0 = v95_load_1_reg_3291;
    end else begin
        grp_fu_400_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            grp_fu_404_p0 = v63_s_reg_3884;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_fu_404_p0 = v63_8_reg_3722;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_404_p0 = v63_6_reg_3568;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_404_p0 = v63_4_reg_3454;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_404_p0 = v63_2_reg_3398;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_404_p0 = v2_reg_3386;
        end else begin
            grp_fu_404_p0 = 'bx;
        end
    end else begin
        grp_fu_404_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            grp_fu_407_p0 = v63_10_reg_3890;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_fu_407_p0 = v63_9_reg_3728;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_407_p0 = v63_7_reg_3574;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_407_p0 = v63_5_reg_3460;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_407_p0 = v63_3_reg_3404;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_407_p0 = v63_1_reg_3392;
        end else begin
            grp_fu_407_p0 = 'bx;
        end
    end else begin
        grp_fu_407_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inp_sumRow_ce0 = 1'b1;
    end else begin
        inp_sumRow_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            v95_address0 = zext_ln116_12_fu_577_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            v95_address0 = zext_ln116_10_fu_557_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            v95_address0 = zext_ln116_8_fu_537_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            v95_address0 = zext_ln116_6_fu_517_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            v95_address0 = zext_ln116_4_fu_497_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            v95_address0 = zext_ln116_2_fu_472_p1;
        end else begin
            v95_address0 = 'bx;
        end
    end else begin
        v95_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            v95_address1 = zext_ln116_11_fu_567_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            v95_address1 = zext_ln116_9_fu_547_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            v95_address1 = zext_ln116_7_fu_527_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            v95_address1 = zext_ln116_5_fu_507_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            v95_address1 = zext_ln116_3_fu_487_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            v95_address1 = zext_ln116_1_fu_461_p1;
        end else begin
            v95_address1 = 'bx;
        end
    end else begin
        v95_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        v95_ce0 = 1'b1;
    end else begin
        v95_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        v95_ce1 = 1'b1;
    end else begin
        v95_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        v96_V_0_ce0 = 1'b1;
    end else begin
        v96_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        v96_V_0_we0 = 1'b1;
    end else begin
        v96_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        v96_V_10_ce0 = 1'b1;
    end else begin
        v96_V_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        v96_V_10_we0 = 1'b1;
    end else begin
        v96_V_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        v96_V_11_ce0 = 1'b1;
    end else begin
        v96_V_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        v96_V_11_we0 = 1'b1;
    end else begin
        v96_V_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        v96_V_1_ce0 = 1'b1;
    end else begin
        v96_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        v96_V_1_we0 = 1'b1;
    end else begin
        v96_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v96_V_2_ce0 = 1'b1;
    end else begin
        v96_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v96_V_2_we0 = 1'b1;
    end else begin
        v96_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v96_V_3_ce0 = 1'b1;
    end else begin
        v96_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v96_V_3_we0 = 1'b1;
    end else begin
        v96_V_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        v96_V_4_ce0 = 1'b1;
    end else begin
        v96_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        v96_V_4_we0 = 1'b1;
    end else begin
        v96_V_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        v96_V_5_ce0 = 1'b1;
    end else begin
        v96_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        v96_V_5_we0 = 1'b1;
    end else begin
        v96_V_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        v96_V_6_ce0 = 1'b1;
    end else begin
        v96_V_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        v96_V_6_we0 = 1'b1;
    end else begin
        v96_V_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        v96_V_7_ce0 = 1'b1;
    end else begin
        v96_V_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        v96_V_7_we0 = 1'b1;
    end else begin
        v96_V_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        v96_V_8_ce0 = 1'b1;
    end else begin
        v96_V_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        v96_V_8_we0 = 1'b1;
    end else begin
        v96_V_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        v96_V_9_ce0 = 1'b1;
    end else begin
        v96_V_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        v96_V_9_we0 = 1'b1;
    end else begin
        v96_V_9_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to4 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if (((ap_idle_pp0_0to2 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter3_stage4))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln114_fu_424_p2 = (ap_sig_allocacmp_i5_1 + 4'd1);

assign add_ln116_1_fu_512_p2 = (sub_ln116_reg_3241 + 8'd5);

assign add_ln116_2_fu_522_p2 = (sub_ln116_reg_3241 + 8'd6);

assign add_ln116_3_fu_532_p2 = (sub_ln116_reg_3241 + 8'd7);

assign add_ln116_4_fu_542_p2 = (sub_ln116_reg_3241 + 8'd8);

assign add_ln116_5_fu_552_p2 = (sub_ln116_reg_3241 + 8'd9);

assign add_ln116_6_fu_562_p2 = (sub_ln116_reg_3241 + 8'd10);

assign add_ln116_7_fu_572_p2 = (sub_ln116_reg_3241 + 8'd11);

assign add_ln116_fu_502_p2 = (sub_ln116_reg_3241 + 8'd4);

assign add_ln616_10_fu_2783_p2 = ($signed(sub_ln610_10_fu_2771_p2) + $signed(12'd4080));

assign add_ln616_11_fu_2869_p2 = ($signed(sub_ln610_11_fu_2857_p2) + $signed(12'd4080));

assign add_ln616_1_fu_762_p2 = ($signed(sub_ln610_1_fu_750_p2) + $signed(12'd4080));

assign add_ln616_2_fu_1027_p2 = ($signed(sub_ln610_2_fu_1015_p2) + $signed(12'd4080));

assign add_ln616_3_fu_1096_p2 = ($signed(sub_ln610_3_fu_1084_p2) + $signed(12'd4080));

assign add_ln616_4_fu_1463_p2 = ($signed(sub_ln610_4_fu_1451_p2) + $signed(12'd4080));

assign add_ln616_5_fu_1549_p2 = ($signed(sub_ln610_5_fu_1537_p2) + $signed(12'd4080));

assign add_ln616_6_fu_1903_p2 = ($signed(sub_ln610_6_fu_1891_p2) + $signed(12'd4080));

assign add_ln616_7_fu_1989_p2 = ($signed(sub_ln610_7_fu_1977_p2) + $signed(12'd4080));

assign add_ln616_8_fu_2343_p2 = ($signed(sub_ln610_8_fu_2331_p2) + $signed(12'd4080));

assign add_ln616_9_fu_2429_p2 = ($signed(sub_ln610_9_fu_2417_p2) + $signed(12'd4080));

assign add_ln616_fu_693_p2 = ($signed(sub_ln610_fu_681_p2) + $signed(12'd4080));

assign and_ln616_10_fu_2824_p2 = (xor_ln617_10_fu_2818_p2 & icmp_ln616_10_fu_2777_p2);

assign and_ln616_11_fu_2910_p2 = (xor_ln617_11_fu_2904_p2 & icmp_ln616_11_fu_2863_p2);

assign and_ln616_1_fu_983_p2 = (xor_ln617_1_fu_977_p2 & icmp_ln616_1_reg_3500);

assign and_ln616_2_fu_1357_p2 = (xor_ln617_2_fu_1351_p2 & icmp_ln616_2_reg_3625);

assign and_ln616_3_fu_1419_p2 = (xor_ln617_3_fu_1413_p2 & icmp_ln616_3_reg_3654);

assign and_ln616_4_fu_1504_p2 = (xor_ln617_4_fu_1498_p2 & icmp_ln616_4_fu_1457_p2);

assign and_ln616_5_fu_1590_p2 = (xor_ln617_5_fu_1584_p2 & icmp_ln616_5_fu_1543_p2);

assign and_ln616_6_fu_1944_p2 = (xor_ln617_6_fu_1938_p2 & icmp_ln616_6_fu_1897_p2);

assign and_ln616_7_fu_2030_p2 = (xor_ln617_7_fu_2024_p2 & icmp_ln616_7_fu_1983_p2);

assign and_ln616_8_fu_2384_p2 = (xor_ln617_8_fu_2378_p2 & icmp_ln616_8_fu_2337_p2);

assign and_ln616_9_fu_2470_p2 = (xor_ln617_9_fu_2464_p2 & icmp_ln616_9_fu_2423_p2);

assign and_ln616_fu_921_p2 = (xor_ln617_fu_915_p2 & icmp_ln616_reg_3471);

assign and_ln617_10_fu_3053_p2 = (xor_ln606_10_fu_3048_p2 & icmp_ln617_10_reg_4228);

assign and_ln617_11_fu_3100_p2 = (xor_ln606_11_fu_3095_p2 & icmp_ln617_11_reg_4256);

assign and_ln617_1_fu_961_p2 = (xor_ln606_1_fu_956_p2 & icmp_ln617_1_reg_3512);

assign and_ln617_2_fu_1335_p2 = (xor_ln606_2_fu_1330_p2 & icmp_ln617_2_reg_3637);

assign and_ln617_3_fu_1397_p2 = (xor_ln606_3_fu_1392_p2 & icmp_ln617_3_reg_3666);

assign and_ln617_4_fu_1805_p2 = (xor_ln606_4_fu_1800_p2 & icmp_ln617_4_reg_3796);

assign and_ln617_5_fu_1852_p2 = (xor_ln606_5_fu_1847_p2 & icmp_ln617_5_reg_3824);

assign and_ln617_6_fu_2245_p2 = (xor_ln606_6_fu_2240_p2 & icmp_ln617_6_reg_3948);

assign and_ln617_7_fu_2292_p2 = (xor_ln606_7_fu_2287_p2 & icmp_ln617_7_reg_3976);

assign and_ln617_8_fu_2685_p2 = (xor_ln606_8_fu_2680_p2 & icmp_ln617_8_reg_4088);

assign and_ln617_9_fu_2732_p2 = (xor_ln606_9_fu_2727_p2 & icmp_ln617_9_reg_4116);

assign and_ln617_fu_899_p2 = (xor_ln606_fu_894_p2 & icmp_ln617_reg_3483);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage5_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage3_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage4_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage5_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage2_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage3_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage4_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage5_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage1_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage2_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage3_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage4_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage5;

assign ashr_ln621_10_fu_3115_p2 = $signed(select_ln605_10_reg_4216) >>> zext_ln621_10_fu_3112_p1;

assign ashr_ln621_11_fu_3166_p2 = $signed(select_ln605_11_reg_4244) >>> zext_ln621_11_fu_3163_p1;

assign ashr_ln621_1_fu_1252_p2 = $signed(select_ln605_1_reg_3495) >>> zext_ln621_1_fu_1249_p1;

assign ashr_ln621_2_fu_1671_p2 = $signed(select_ln605_2_reg_3620) >>> zext_ln621_2_fu_1668_p1;

assign ashr_ln621_3_fu_1722_p2 = $signed(select_ln605_3_reg_3649) >>> zext_ln621_3_fu_1719_p1;

assign ashr_ln621_4_fu_2111_p2 = $signed(select_ln605_4_reg_3784) >>> zext_ln621_4_fu_2108_p1;

assign ashr_ln621_5_fu_2162_p2 = $signed(select_ln605_5_reg_3812) >>> zext_ln621_5_fu_2159_p1;

assign ashr_ln621_6_fu_2551_p2 = $signed(select_ln605_6_reg_3936) >>> zext_ln621_6_fu_2548_p1;

assign ashr_ln621_7_fu_2602_p2 = $signed(select_ln605_7_reg_3964) >>> zext_ln621_7_fu_2599_p1;

assign ashr_ln621_8_fu_2919_p2 = $signed(select_ln605_8_reg_4076) >>> zext_ln621_8_fu_2916_p1;

assign ashr_ln621_9_fu_2970_p2 = $signed(select_ln605_9_reg_4104) >>> zext_ln621_9_fu_2967_p1;

assign ashr_ln621_fu_1201_p2 = $signed(select_ln605_reg_3466) >>> zext_ln621_fu_1198_p1;

assign bitcast_ln768_10_fu_1162_p1 = grp_fu_320_p_dout0;

assign bitcast_ln768_11_fu_2171_p1 = v63_5_reg_3460;

assign bitcast_ln768_12_fu_1596_p1 = grp_fu_317_p_dout0;

assign bitcast_ln768_13_fu_2560_p1 = v63_6_reg_3568;

assign bitcast_ln768_14_fu_1632_p1 = grp_fu_320_p_dout0;

assign bitcast_ln768_15_fu_2611_p1 = v63_7_reg_3574;

assign bitcast_ln768_16_fu_2036_p1 = grp_fu_317_p_dout0;

assign bitcast_ln768_17_fu_2928_p1 = v63_8_reg_3722;

assign bitcast_ln768_18_fu_2072_p1 = grp_fu_320_p_dout0;

assign bitcast_ln768_19_fu_2979_p1 = v63_9_reg_3728;

assign bitcast_ln768_1_fu_1210_p1 = v2_reg_3386;

assign bitcast_ln768_20_fu_2476_p1 = grp_fu_317_p_dout0;

assign bitcast_ln768_21_fu_3124_p1 = v63_s_reg_3884;

assign bitcast_ln768_22_fu_2512_p1 = grp_fu_320_p_dout0;

assign bitcast_ln768_23_fu_3175_p1 = v63_10_reg_3890;

assign bitcast_ln768_2_fu_618_p1 = grp_fu_320_p_dout0;

assign bitcast_ln768_3_fu_1261_p1 = v63_1_reg_3392;

assign bitcast_ln768_4_fu_792_p1 = grp_fu_317_p_dout0;

assign bitcast_ln768_5_fu_1680_p1 = v63_2_reg_3398;

assign bitcast_ln768_6_fu_828_p1 = grp_fu_320_p_dout0;

assign bitcast_ln768_7_fu_1731_p1 = v63_3_reg_3404;

assign bitcast_ln768_8_fu_1126_p1 = grp_fu_317_p_dout0;

assign bitcast_ln768_9_fu_2120_p1 = v63_4_reg_3454;

assign bitcast_ln768_fu_582_p1 = grp_fu_317_p_dout0;

assign grp_fu_309_p_ce = 1'b1;

assign grp_fu_309_p_din0 = grp_fu_396_p0;

assign grp_fu_309_p_din1 = v62_reg_3280;

assign grp_fu_313_p_ce = 1'b1;

assign grp_fu_313_p_din0 = grp_fu_400_p0;

assign grp_fu_313_p_din1 = v62_reg_3280;

assign grp_fu_317_p_ce = 1'b1;

assign grp_fu_317_p_din0 = grp_fu_404_p0;

assign grp_fu_320_p_ce = 1'b1;

assign grp_fu_320_p_din0 = grp_fu_407_p0;

assign i5_cast_fu_430_p1 = ap_sig_allocacmp_i5_1;

assign icmp_ln114_fu_418_p2 = ((ap_sig_allocacmp_i5_1 == 4'd12) ? 1'b1 : 1'b0);

assign icmp_ln606_10_fu_2506_p2 = ((trunc_ln592_10_fu_2480_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln606_11_fu_2542_p2 = ((trunc_ln592_11_fu_2516_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln606_1_fu_648_p2 = ((trunc_ln592_1_fu_622_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln606_2_fu_822_p2 = ((trunc_ln592_2_fu_796_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln606_3_fu_858_p2 = ((trunc_ln592_3_fu_832_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln606_4_fu_1156_p2 = ((trunc_ln592_4_fu_1130_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln606_5_fu_1192_p2 = ((trunc_ln592_5_fu_1166_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln606_6_fu_1626_p2 = ((trunc_ln592_6_fu_1600_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln606_7_fu_1662_p2 = ((trunc_ln592_7_fu_1636_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln606_8_fu_2066_p2 = ((trunc_ln592_8_fu_2040_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln606_9_fu_2102_p2 = ((trunc_ln592_9_fu_2076_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln606_fu_612_p2 = ((trunc_ln592_fu_586_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln616_10_fu_2777_p2 = (($signed(sub_ln610_10_fu_2771_p2) > $signed(12'd16)) ? 1'b1 : 1'b0);

assign icmp_ln616_11_fu_2863_p2 = (($signed(sub_ln610_11_fu_2857_p2) > $signed(12'd16)) ? 1'b1 : 1'b0);

assign icmp_ln616_1_fu_756_p2 = (($signed(sub_ln610_1_fu_750_p2) > $signed(12'd16)) ? 1'b1 : 1'b0);

assign icmp_ln616_2_fu_1021_p2 = (($signed(sub_ln610_2_fu_1015_p2) > $signed(12'd16)) ? 1'b1 : 1'b0);

assign icmp_ln616_3_fu_1090_p2 = (($signed(sub_ln610_3_fu_1084_p2) > $signed(12'd16)) ? 1'b1 : 1'b0);

assign icmp_ln616_4_fu_1457_p2 = (($signed(sub_ln610_4_fu_1451_p2) > $signed(12'd16)) ? 1'b1 : 1'b0);

assign icmp_ln616_5_fu_1543_p2 = (($signed(sub_ln610_5_fu_1537_p2) > $signed(12'd16)) ? 1'b1 : 1'b0);

assign icmp_ln616_6_fu_1897_p2 = (($signed(sub_ln610_6_fu_1891_p2) > $signed(12'd16)) ? 1'b1 : 1'b0);

assign icmp_ln616_7_fu_1983_p2 = (($signed(sub_ln610_7_fu_1977_p2) > $signed(12'd16)) ? 1'b1 : 1'b0);

assign icmp_ln616_8_fu_2337_p2 = (($signed(sub_ln610_8_fu_2331_p2) > $signed(12'd16)) ? 1'b1 : 1'b0);

assign icmp_ln616_9_fu_2423_p2 = (($signed(sub_ln610_9_fu_2417_p2) > $signed(12'd16)) ? 1'b1 : 1'b0);

assign icmp_ln616_fu_687_p2 = (($signed(sub_ln610_fu_681_p2) > $signed(12'd16)) ? 1'b1 : 1'b0);

assign icmp_ln617_10_fu_2803_p2 = ((sub_ln610_10_fu_2771_p2 == 12'd16) ? 1'b1 : 1'b0);

assign icmp_ln617_11_fu_2889_p2 = ((sub_ln610_11_fu_2857_p2 == 12'd16) ? 1'b1 : 1'b0);

assign icmp_ln617_1_fu_782_p2 = ((sub_ln610_1_fu_750_p2 == 12'd16) ? 1'b1 : 1'b0);

assign icmp_ln617_2_fu_1047_p2 = ((sub_ln610_2_fu_1015_p2 == 12'd16) ? 1'b1 : 1'b0);

assign icmp_ln617_3_fu_1116_p2 = ((sub_ln610_3_fu_1084_p2 == 12'd16) ? 1'b1 : 1'b0);

assign icmp_ln617_4_fu_1483_p2 = ((sub_ln610_4_fu_1451_p2 == 12'd16) ? 1'b1 : 1'b0);

assign icmp_ln617_5_fu_1569_p2 = ((sub_ln610_5_fu_1537_p2 == 12'd16) ? 1'b1 : 1'b0);

assign icmp_ln617_6_fu_1923_p2 = ((sub_ln610_6_fu_1891_p2 == 12'd16) ? 1'b1 : 1'b0);

assign icmp_ln617_7_fu_2009_p2 = ((sub_ln610_7_fu_1977_p2 == 12'd16) ? 1'b1 : 1'b0);

assign icmp_ln617_8_fu_2363_p2 = ((sub_ln610_8_fu_2331_p2 == 12'd16) ? 1'b1 : 1'b0);

assign icmp_ln617_9_fu_2449_p2 = ((sub_ln610_9_fu_2417_p2 == 12'd16) ? 1'b1 : 1'b0);

assign icmp_ln617_fu_713_p2 = ((sub_ln610_fu_681_p2 == 12'd16) ? 1'b1 : 1'b0);

assign icmp_ln620_10_fu_3021_p2 = ((select_ln616_10_reg_4221 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln620_11_fu_3068_p2 = ((select_ln616_11_reg_4249 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln620_1_fu_929_p2 = ((select_ln616_1_reg_3505 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln620_2_fu_1303_p2 = ((select_ln616_2_reg_3630 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln620_3_fu_1365_p2 = ((select_ln616_3_reg_3659 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln620_4_fu_1773_p2 = ((select_ln616_4_reg_3789 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln620_5_fu_1820_p2 = ((select_ln616_5_reg_3817 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln620_6_fu_2213_p2 = ((select_ln616_6_reg_3941 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln620_7_fu_2260_p2 = ((select_ln616_7_reg_3969 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln620_8_fu_2653_p2 = ((select_ln616_8_reg_4081 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln620_9_fu_2700_p2 = ((select_ln616_9_reg_4109 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln620_fu_867_p2 = ((select_ln616_reg_3476 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln638_10_fu_3026_p2 = ((select_ln616_10_reg_4221 < 12'd24) ? 1'b1 : 1'b0);

assign icmp_ln638_11_fu_3073_p2 = ((select_ln616_11_reg_4249 < 12'd24) ? 1'b1 : 1'b0);

assign icmp_ln638_1_fu_934_p2 = ((select_ln616_1_reg_3505 < 12'd24) ? 1'b1 : 1'b0);

assign icmp_ln638_2_fu_1308_p2 = ((select_ln616_2_reg_3630 < 12'd24) ? 1'b1 : 1'b0);

assign icmp_ln638_3_fu_1370_p2 = ((select_ln616_3_reg_3659 < 12'd24) ? 1'b1 : 1'b0);

assign icmp_ln638_4_fu_1778_p2 = ((select_ln616_4_reg_3789 < 12'd24) ? 1'b1 : 1'b0);

assign icmp_ln638_5_fu_1825_p2 = ((select_ln616_5_reg_3817 < 12'd24) ? 1'b1 : 1'b0);

assign icmp_ln638_6_fu_2218_p2 = ((select_ln616_6_reg_3941 < 12'd24) ? 1'b1 : 1'b0);

assign icmp_ln638_7_fu_2265_p2 = ((select_ln616_7_reg_3969 < 12'd24) ? 1'b1 : 1'b0);

assign icmp_ln638_8_fu_2658_p2 = ((select_ln616_8_reg_4081 < 12'd24) ? 1'b1 : 1'b0);

assign icmp_ln638_9_fu_2705_p2 = ((select_ln616_9_reg_4109 < 12'd24) ? 1'b1 : 1'b0);

assign icmp_ln638_fu_872_p2 = ((select_ln616_reg_3476 < 12'd24) ? 1'b1 : 1'b0);

assign inp_sumRow_address0 = i5_cast_fu_430_p1;

assign or_ln116_1_fu_482_p2 = (sub_ln116_reg_3241 | 8'd2);

assign or_ln116_2_fu_492_p2 = (sub_ln116_reg_3241 | 8'd3);

assign or_ln116_fu_466_p2 = (sub_ln116_fu_455_p2 | 8'd1);

assign or_ln617_10_fu_2813_p2 = (icmp_ln617_10_fu_2803_p2 | icmp_ln606_10_reg_4147);

assign or_ln617_11_fu_2899_p2 = (icmp_ln617_11_fu_2889_p2 | icmp_ln606_11_reg_4169);

assign or_ln617_1_fu_973_p2 = (icmp_ln617_1_reg_3512 | icmp_ln606_1_reg_3447);

assign or_ln617_2_fu_1347_p2 = (icmp_ln617_2_reg_3637 | icmp_ln606_2_reg_3539);

assign or_ln617_3_fu_1409_p2 = (icmp_ln617_3_reg_3666 | icmp_ln606_3_reg_3561);

assign or_ln617_4_fu_1493_p2 = (icmp_ln617_4_fu_1483_p2 | icmp_ln606_4_reg_3693);

assign or_ln617_5_fu_1579_p2 = (icmp_ln617_5_fu_1569_p2 | icmp_ln606_5_reg_3715);

assign or_ln617_6_fu_1933_p2 = (icmp_ln617_6_fu_1923_p2 | icmp_ln606_6_reg_3855);

assign or_ln617_7_fu_2019_p2 = (icmp_ln617_7_fu_2009_p2 | icmp_ln606_7_reg_3877);

assign or_ln617_8_fu_2373_p2 = (icmp_ln617_8_fu_2363_p2 | icmp_ln606_8_reg_4007);

assign or_ln617_9_fu_2459_p2 = (icmp_ln617_9_fu_2449_p2 | icmp_ln606_9_reg_4029);

assign or_ln617_fu_911_p2 = (icmp_ln617_reg_3483 | icmp_ln606_reg_3425);

assign select_ln605_10_fu_2764_p3 = ((tmp_46_reg_4132[0:0] == 1'b1) ? sub_ln501_10_fu_2758_p2 : zext_ln604_10_fu_2754_p1);

assign select_ln605_11_fu_2850_p3 = ((tmp_48_reg_4154[0:0] == 1'b1) ? sub_ln501_11_fu_2844_p2 : zext_ln604_11_fu_2840_p1);

assign select_ln605_1_fu_743_p3 = ((tmp_28_reg_3432[0:0] == 1'b1) ? sub_ln501_1_fu_737_p2 : zext_ln604_1_fu_733_p1);

assign select_ln605_2_fu_1008_p3 = ((tmp_30_reg_3524[0:0] == 1'b1) ? sub_ln501_2_fu_1002_p2 : zext_ln604_2_fu_998_p1);

assign select_ln605_3_fu_1077_p3 = ((tmp_32_reg_3546[0:0] == 1'b1) ? sub_ln501_3_fu_1071_p2 : zext_ln604_3_fu_1067_p1);

assign select_ln605_4_fu_1444_p3 = ((tmp_34_reg_3678[0:0] == 1'b1) ? sub_ln501_4_fu_1438_p2 : zext_ln604_4_fu_1434_p1);

assign select_ln605_5_fu_1530_p3 = ((tmp_36_reg_3700[0:0] == 1'b1) ? sub_ln501_5_fu_1524_p2 : zext_ln604_5_fu_1520_p1);

assign select_ln605_6_fu_1884_p3 = ((tmp_38_reg_3840[0:0] == 1'b1) ? sub_ln501_6_fu_1878_p2 : zext_ln604_6_fu_1874_p1);

assign select_ln605_7_fu_1970_p3 = ((tmp_40_reg_3862[0:0] == 1'b1) ? sub_ln501_7_fu_1964_p2 : zext_ln604_7_fu_1960_p1);

assign select_ln605_8_fu_2324_p3 = ((tmp_42_reg_3992[0:0] == 1'b1) ? sub_ln501_8_fu_2318_p2 : zext_ln604_8_fu_2314_p1);

assign select_ln605_9_fu_2410_p3 = ((tmp_44_reg_4014[0:0] == 1'b1) ? sub_ln501_9_fu_2404_p2 : zext_ln604_9_fu_2400_p1);

assign select_ln605_fu_674_p3 = ((tmp_reg_3410[0:0] == 1'b1) ? sub_ln501_fu_668_p2 : zext_ln604_fu_664_p1);

assign select_ln606_10_fu_3156_p3 = ((icmp_ln606_10_reg_4147[0:0] == 1'b1) ? 24'd0 : select_ln616_22_fu_3150_p3);

assign select_ln606_11_fu_3207_p3 = ((icmp_ln606_11_reg_4169[0:0] == 1'b1) ? 24'd0 : select_ln616_23_fu_3201_p3);

assign select_ln606_1_fu_1293_p3 = ((icmp_ln606_1_reg_3447[0:0] == 1'b1) ? 24'd0 : select_ln616_13_fu_1287_p3);

assign select_ln606_2_fu_1712_p3 = ((icmp_ln606_2_reg_3539[0:0] == 1'b1) ? 24'd0 : select_ln616_14_fu_1706_p3);

assign select_ln606_3_fu_1763_p3 = ((icmp_ln606_3_reg_3561[0:0] == 1'b1) ? 24'd0 : select_ln616_15_fu_1757_p3);

assign select_ln606_4_fu_2152_p3 = ((icmp_ln606_4_reg_3693[0:0] == 1'b1) ? 24'd0 : select_ln616_16_fu_2146_p3);

assign select_ln606_5_fu_2203_p3 = ((icmp_ln606_5_reg_3715[0:0] == 1'b1) ? 24'd0 : select_ln616_17_fu_2197_p3);

assign select_ln606_6_fu_2592_p3 = ((icmp_ln606_6_reg_3855[0:0] == 1'b1) ? 24'd0 : select_ln616_18_fu_2586_p3);

assign select_ln606_7_fu_2643_p3 = ((icmp_ln606_7_reg_3877[0:0] == 1'b1) ? 24'd0 : select_ln616_19_fu_2637_p3);

assign select_ln606_8_fu_2960_p3 = ((icmp_ln606_8_reg_4007[0:0] == 1'b1) ? 24'd0 : select_ln616_20_fu_2954_p3);

assign select_ln606_9_fu_3011_p3 = ((icmp_ln606_9_reg_4029[0:0] == 1'b1) ? 24'd0 : select_ln616_21_fu_3005_p3);

assign select_ln606_fu_1242_p3 = ((icmp_ln606_reg_3425[0:0] == 1'b1) ? 24'd0 : select_ln616_12_fu_1236_p3);

assign select_ln616_10_fu_2795_p3 = ((icmp_ln616_10_fu_2777_p2[0:0] == 1'b1) ? add_ln616_10_fu_2783_p2 : sub_ln616_10_fu_2789_p2);

assign select_ln616_11_fu_2881_p3 = ((icmp_ln616_11_fu_2863_p2[0:0] == 1'b1) ? add_ln616_11_fu_2869_p2 : sub_ln616_11_fu_2875_p2);

assign select_ln616_12_fu_1236_p3 = ((and_ln616_reg_3595[0:0] == 1'b1) ? select_ln620_fu_1229_p3 : select_ln617_reg_3590);

assign select_ln616_13_fu_1287_p3 = ((and_ln616_1_reg_3615[0:0] == 1'b1) ? select_ln620_1_fu_1280_p3 : select_ln617_1_reg_3610);

assign select_ln616_14_fu_1706_p3 = ((and_ln616_2_reg_3759[0:0] == 1'b1) ? select_ln620_2_fu_1699_p3 : select_ln617_2_reg_3754);

assign select_ln616_15_fu_1757_p3 = ((and_ln616_3_reg_3779[0:0] == 1'b1) ? select_ln620_3_fu_1750_p3 : select_ln617_3_reg_3774);

assign select_ln616_16_fu_2146_p3 = ((and_ln616_4_reg_3807[0:0] == 1'b1) ? select_ln620_4_fu_2139_p3 : select_ln617_4_reg_3916);

assign select_ln616_17_fu_2197_p3 = ((and_ln616_5_reg_3835[0:0] == 1'b1) ? select_ln620_5_fu_2190_p3 : select_ln617_5_reg_3931);

assign select_ln616_18_fu_2586_p3 = ((and_ln616_6_reg_3959[0:0] == 1'b1) ? select_ln620_6_fu_2579_p3 : select_ln617_6_reg_4056);

assign select_ln616_19_fu_2637_p3 = ((and_ln616_7_reg_3987[0:0] == 1'b1) ? select_ln620_7_fu_2630_p3 : select_ln617_7_reg_4071);

assign select_ln616_1_fu_774_p3 = ((icmp_ln616_1_fu_756_p2[0:0] == 1'b1) ? add_ln616_1_fu_762_p2 : sub_ln616_1_fu_768_p2);

assign select_ln616_20_fu_2954_p3 = ((and_ln616_8_reg_4099[0:0] == 1'b1) ? select_ln620_8_fu_2947_p3 : select_ln617_8_reg_4196);

assign select_ln616_21_fu_3005_p3 = ((and_ln616_9_reg_4127[0:0] == 1'b1) ? select_ln620_9_fu_2998_p3 : select_ln617_9_reg_4211);

assign select_ln616_22_fu_3150_p3 = ((and_ln616_10_reg_4239[0:0] == 1'b1) ? select_ln620_10_fu_3143_p3 : select_ln617_10_reg_4292);

assign select_ln616_23_fu_3201_p3 = ((and_ln616_11_reg_4267[0:0] == 1'b1) ? select_ln620_11_fu_3194_p3 : select_ln617_11_reg_4307);

assign select_ln616_2_fu_1039_p3 = ((icmp_ln616_2_fu_1021_p2[0:0] == 1'b1) ? add_ln616_2_fu_1027_p2 : sub_ln616_2_fu_1033_p2);

assign select_ln616_3_fu_1108_p3 = ((icmp_ln616_3_fu_1090_p2[0:0] == 1'b1) ? add_ln616_3_fu_1096_p2 : sub_ln616_3_fu_1102_p2);

assign select_ln616_4_fu_1475_p3 = ((icmp_ln616_4_fu_1457_p2[0:0] == 1'b1) ? add_ln616_4_fu_1463_p2 : sub_ln616_4_fu_1469_p2);

assign select_ln616_5_fu_1561_p3 = ((icmp_ln616_5_fu_1543_p2[0:0] == 1'b1) ? add_ln616_5_fu_1549_p2 : sub_ln616_5_fu_1555_p2);

assign select_ln616_6_fu_1915_p3 = ((icmp_ln616_6_fu_1897_p2[0:0] == 1'b1) ? add_ln616_6_fu_1903_p2 : sub_ln616_6_fu_1909_p2);

assign select_ln616_7_fu_2001_p3 = ((icmp_ln616_7_fu_1983_p2[0:0] == 1'b1) ? add_ln616_7_fu_1989_p2 : sub_ln616_7_fu_1995_p2);

assign select_ln616_8_fu_2355_p3 = ((icmp_ln616_8_fu_2337_p2[0:0] == 1'b1) ? add_ln616_8_fu_2343_p2 : sub_ln616_8_fu_2349_p2);

assign select_ln616_9_fu_2441_p3 = ((icmp_ln616_9_fu_2423_p2[0:0] == 1'b1) ? add_ln616_9_fu_2429_p2 : sub_ln616_9_fu_2435_p2);

assign select_ln616_fu_705_p3 = ((icmp_ln616_fu_687_p2[0:0] == 1'b1) ? add_ln616_fu_693_p2 : sub_ln616_fu_699_p2);

assign select_ln617_10_fu_3058_p3 = ((and_ln617_10_fu_3053_p2[0:0] == 1'b1) ? trunc_ln618_10_reg_4233 : select_ln638_10_fu_3040_p3);

assign select_ln617_11_fu_3105_p3 = ((and_ln617_11_fu_3100_p2[0:0] == 1'b1) ? trunc_ln618_11_reg_4261 : select_ln638_11_fu_3087_p3);

assign select_ln617_1_fu_966_p3 = ((and_ln617_1_fu_961_p2[0:0] == 1'b1) ? trunc_ln618_1_reg_3518 : select_ln638_1_fu_948_p3);

assign select_ln617_2_fu_1340_p3 = ((and_ln617_2_fu_1335_p2[0:0] == 1'b1) ? trunc_ln618_2_reg_3643 : select_ln638_2_fu_1322_p3);

assign select_ln617_3_fu_1402_p3 = ((and_ln617_3_fu_1397_p2[0:0] == 1'b1) ? trunc_ln618_3_reg_3672 : select_ln638_3_fu_1384_p3);

assign select_ln617_4_fu_1810_p3 = ((and_ln617_4_fu_1805_p2[0:0] == 1'b1) ? trunc_ln618_4_reg_3801 : select_ln638_4_fu_1792_p3);

assign select_ln617_5_fu_1857_p3 = ((and_ln617_5_fu_1852_p2[0:0] == 1'b1) ? trunc_ln618_5_reg_3829 : select_ln638_5_fu_1839_p3);

assign select_ln617_6_fu_2250_p3 = ((and_ln617_6_fu_2245_p2[0:0] == 1'b1) ? trunc_ln618_6_reg_3953 : select_ln638_6_fu_2232_p3);

assign select_ln617_7_fu_2297_p3 = ((and_ln617_7_fu_2292_p2[0:0] == 1'b1) ? trunc_ln618_7_reg_3981 : select_ln638_7_fu_2279_p3);

assign select_ln617_8_fu_2690_p3 = ((and_ln617_8_fu_2685_p2[0:0] == 1'b1) ? trunc_ln618_8_reg_4093 : select_ln638_8_fu_2672_p3);

assign select_ln617_9_fu_2737_p3 = ((and_ln617_9_fu_2732_p2[0:0] == 1'b1) ? trunc_ln618_9_reg_4121 : select_ln638_9_fu_2719_p3);

assign select_ln617_fu_904_p3 = ((and_ln617_fu_899_p2[0:0] == 1'b1) ? trunc_ln618_reg_3489 : select_ln638_fu_886_p3);

assign select_ln620_10_fu_3143_p3 = ((icmp_ln620_10_reg_4287[0:0] == 1'b1) ? trunc_ln621_10_fu_3120_p1 : select_ln623_10_fu_3135_p3);

assign select_ln620_11_fu_3194_p3 = ((icmp_ln620_11_reg_4302[0:0] == 1'b1) ? trunc_ln621_11_fu_3171_p1 : select_ln623_11_fu_3186_p3);

assign select_ln620_1_fu_1280_p3 = ((icmp_ln620_1_reg_3605[0:0] == 1'b1) ? trunc_ln621_1_fu_1257_p1 : select_ln623_1_fu_1272_p3);

assign select_ln620_2_fu_1699_p3 = ((icmp_ln620_2_reg_3749[0:0] == 1'b1) ? trunc_ln621_2_fu_1676_p1 : select_ln623_2_fu_1691_p3);

assign select_ln620_3_fu_1750_p3 = ((icmp_ln620_3_reg_3769[0:0] == 1'b1) ? trunc_ln621_3_fu_1727_p1 : select_ln623_3_fu_1742_p3);

assign select_ln620_4_fu_2139_p3 = ((icmp_ln620_4_reg_3911[0:0] == 1'b1) ? trunc_ln621_4_fu_2116_p1 : select_ln623_4_fu_2131_p3);

assign select_ln620_5_fu_2190_p3 = ((icmp_ln620_5_reg_3926[0:0] == 1'b1) ? trunc_ln621_5_fu_2167_p1 : select_ln623_5_fu_2182_p3);

assign select_ln620_6_fu_2579_p3 = ((icmp_ln620_6_reg_4051[0:0] == 1'b1) ? trunc_ln621_6_fu_2556_p1 : select_ln623_6_fu_2571_p3);

assign select_ln620_7_fu_2630_p3 = ((icmp_ln620_7_reg_4066[0:0] == 1'b1) ? trunc_ln621_7_fu_2607_p1 : select_ln623_7_fu_2622_p3);

assign select_ln620_8_fu_2947_p3 = ((icmp_ln620_8_reg_4191[0:0] == 1'b1) ? trunc_ln621_8_fu_2924_p1 : select_ln623_8_fu_2939_p3);

assign select_ln620_9_fu_2998_p3 = ((icmp_ln620_9_reg_4206[0:0] == 1'b1) ? trunc_ln621_9_fu_2975_p1 : select_ln623_9_fu_2990_p3);

assign select_ln620_fu_1229_p3 = ((icmp_ln620_reg_3585[0:0] == 1'b1) ? trunc_ln621_fu_1206_p1 : select_ln623_fu_1221_p3);

assign select_ln623_10_fu_3135_p3 = ((tmp_47_fu_3127_p3[0:0] == 1'b1) ? 24'd16777215 : 24'd0);

assign select_ln623_11_fu_3186_p3 = ((tmp_49_fu_3178_p3[0:0] == 1'b1) ? 24'd16777215 : 24'd0);

assign select_ln623_1_fu_1272_p3 = ((tmp_29_fu_1264_p3[0:0] == 1'b1) ? 24'd16777215 : 24'd0);

assign select_ln623_2_fu_1691_p3 = ((tmp_31_fu_1683_p3[0:0] == 1'b1) ? 24'd16777215 : 24'd0);

assign select_ln623_3_fu_1742_p3 = ((tmp_33_fu_1734_p3[0:0] == 1'b1) ? 24'd16777215 : 24'd0);

assign select_ln623_4_fu_2131_p3 = ((tmp_35_fu_2123_p3[0:0] == 1'b1) ? 24'd16777215 : 24'd0);

assign select_ln623_5_fu_2182_p3 = ((tmp_37_fu_2174_p3[0:0] == 1'b1) ? 24'd16777215 : 24'd0);

assign select_ln623_6_fu_2571_p3 = ((tmp_39_fu_2563_p3[0:0] == 1'b1) ? 24'd16777215 : 24'd0);

assign select_ln623_7_fu_2622_p3 = ((tmp_41_fu_2614_p3[0:0] == 1'b1) ? 24'd16777215 : 24'd0);

assign select_ln623_8_fu_2939_p3 = ((tmp_43_fu_2931_p3[0:0] == 1'b1) ? 24'd16777215 : 24'd0);

assign select_ln623_9_fu_2990_p3 = ((tmp_45_fu_2982_p3[0:0] == 1'b1) ? 24'd16777215 : 24'd0);

assign select_ln623_fu_1221_p3 = ((tmp_27_fu_1213_p3[0:0] == 1'b1) ? 24'd16777215 : 24'd0);

assign select_ln638_10_fu_3040_p3 = ((icmp_ln638_10_fu_3026_p2[0:0] == 1'b1) ? shl_ln639_10_fu_3035_p2 : 24'd0);

assign select_ln638_11_fu_3087_p3 = ((icmp_ln638_11_fu_3073_p2[0:0] == 1'b1) ? shl_ln639_11_fu_3082_p2 : 24'd0);

assign select_ln638_1_fu_948_p3 = ((icmp_ln638_1_fu_934_p2[0:0] == 1'b1) ? shl_ln639_1_fu_943_p2 : 24'd0);

assign select_ln638_2_fu_1322_p3 = ((icmp_ln638_2_fu_1308_p2[0:0] == 1'b1) ? shl_ln639_2_fu_1317_p2 : 24'd0);

assign select_ln638_3_fu_1384_p3 = ((icmp_ln638_3_fu_1370_p2[0:0] == 1'b1) ? shl_ln639_3_fu_1379_p2 : 24'd0);

assign select_ln638_4_fu_1792_p3 = ((icmp_ln638_4_fu_1778_p2[0:0] == 1'b1) ? shl_ln639_4_fu_1787_p2 : 24'd0);

assign select_ln638_5_fu_1839_p3 = ((icmp_ln638_5_fu_1825_p2[0:0] == 1'b1) ? shl_ln639_5_fu_1834_p2 : 24'd0);

assign select_ln638_6_fu_2232_p3 = ((icmp_ln638_6_fu_2218_p2[0:0] == 1'b1) ? shl_ln639_6_fu_2227_p2 : 24'd0);

assign select_ln638_7_fu_2279_p3 = ((icmp_ln638_7_fu_2265_p2[0:0] == 1'b1) ? shl_ln639_7_fu_2274_p2 : 24'd0);

assign select_ln638_8_fu_2672_p3 = ((icmp_ln638_8_fu_2658_p2[0:0] == 1'b1) ? shl_ln639_8_fu_2667_p2 : 24'd0);

assign select_ln638_9_fu_2719_p3 = ((icmp_ln638_9_fu_2705_p2[0:0] == 1'b1) ? shl_ln639_9_fu_2714_p2 : 24'd0);

assign select_ln638_fu_886_p3 = ((icmp_ln638_fu_872_p2[0:0] == 1'b1) ? shl_ln639_fu_881_p2 : 24'd0);

assign sext_ln617_10_fu_3018_p1 = select_ln616_10_reg_4221;

assign sext_ln617_10cast_fu_3031_p1 = sext_ln617_10_fu_3018_p1[23:0];

assign sext_ln617_11_fu_3065_p1 = select_ln616_11_reg_4249;

assign sext_ln617_11cast_fu_3078_p1 = sext_ln617_11_fu_3065_p1[23:0];

assign sext_ln617_1_fu_926_p1 = select_ln616_1_reg_3505;

assign sext_ln617_1cast_fu_939_p1 = sext_ln617_1_fu_926_p1[23:0];

assign sext_ln617_2_fu_1300_p1 = select_ln616_2_reg_3630;

assign sext_ln617_2cast_fu_1313_p1 = sext_ln617_2_fu_1300_p1[23:0];

assign sext_ln617_3_fu_1362_p1 = select_ln616_3_reg_3659;

assign sext_ln617_3cast_fu_1375_p1 = sext_ln617_3_fu_1362_p1[23:0];

assign sext_ln617_4_fu_1770_p1 = select_ln616_4_reg_3789;

assign sext_ln617_4cast_fu_1783_p1 = sext_ln617_4_fu_1770_p1[23:0];

assign sext_ln617_5_fu_1817_p1 = select_ln616_5_reg_3817;

assign sext_ln617_5cast_fu_1830_p1 = sext_ln617_5_fu_1817_p1[23:0];

assign sext_ln617_6_fu_2210_p1 = select_ln616_6_reg_3941;

assign sext_ln617_6cast_fu_2223_p1 = sext_ln617_6_fu_2210_p1[23:0];

assign sext_ln617_7_fu_2257_p1 = select_ln616_7_reg_3969;

assign sext_ln617_7cast_fu_2270_p1 = sext_ln617_7_fu_2257_p1[23:0];

assign sext_ln617_8_fu_2650_p1 = select_ln616_8_reg_4081;

assign sext_ln617_8cast_fu_2663_p1 = sext_ln617_8_fu_2650_p1[23:0];

assign sext_ln617_9_fu_2697_p1 = select_ln616_9_reg_4109;

assign sext_ln617_9cast_fu_2710_p1 = sext_ln617_9_fu_2697_p1[23:0];

assign sext_ln617_fu_864_p1 = select_ln616_reg_3476;

assign sext_ln617cast_fu_877_p1 = sext_ln617_fu_864_p1[23:0];

assign shl_ln639_10_fu_3035_p2 = trunc_ln618_10_reg_4233 << sext_ln617_10cast_fu_3031_p1;

assign shl_ln639_11_fu_3082_p2 = trunc_ln618_11_reg_4261 << sext_ln617_11cast_fu_3078_p1;

assign shl_ln639_1_fu_943_p2 = trunc_ln618_1_reg_3518 << sext_ln617_1cast_fu_939_p1;

assign shl_ln639_2_fu_1317_p2 = trunc_ln618_2_reg_3643 << sext_ln617_2cast_fu_1313_p1;

assign shl_ln639_3_fu_1379_p2 = trunc_ln618_3_reg_3672 << sext_ln617_3cast_fu_1375_p1;

assign shl_ln639_4_fu_1787_p2 = trunc_ln618_4_reg_3801 << sext_ln617_4cast_fu_1783_p1;

assign shl_ln639_5_fu_1834_p2 = trunc_ln618_5_reg_3829 << sext_ln617_5cast_fu_1830_p1;

assign shl_ln639_6_fu_2227_p2 = trunc_ln618_6_reg_3953 << sext_ln617_6cast_fu_2223_p1;

assign shl_ln639_7_fu_2274_p2 = trunc_ln618_7_reg_3981 << sext_ln617_7cast_fu_2270_p1;

assign shl_ln639_8_fu_2667_p2 = trunc_ln618_8_reg_4093 << sext_ln617_8cast_fu_2663_p1;

assign shl_ln639_9_fu_2714_p2 = trunc_ln618_9_reg_4121 << sext_ln617_9cast_fu_2710_p1;

assign shl_ln639_fu_881_p2 = trunc_ln618_reg_3489 << sext_ln617cast_fu_877_p1;

assign sub_ln116_fu_455_p2 = (tmp_s_fu_435_p3 - zext_ln116_fu_451_p1);

assign sub_ln501_10_fu_2758_p2 = (54'd0 - zext_ln604_10_fu_2754_p1);

assign sub_ln501_11_fu_2844_p2 = (54'd0 - zext_ln604_11_fu_2840_p1);

assign sub_ln501_1_fu_737_p2 = (54'd0 - zext_ln604_1_fu_733_p1);

assign sub_ln501_2_fu_1002_p2 = (54'd0 - zext_ln604_2_fu_998_p1);

assign sub_ln501_3_fu_1071_p2 = (54'd0 - zext_ln604_3_fu_1067_p1);

assign sub_ln501_4_fu_1438_p2 = (54'd0 - zext_ln604_4_fu_1434_p1);

assign sub_ln501_5_fu_1524_p2 = (54'd0 - zext_ln604_5_fu_1520_p1);

assign sub_ln501_6_fu_1878_p2 = (54'd0 - zext_ln604_6_fu_1874_p1);

assign sub_ln501_7_fu_1964_p2 = (54'd0 - zext_ln604_7_fu_1960_p1);

assign sub_ln501_8_fu_2318_p2 = (54'd0 - zext_ln604_8_fu_2314_p1);

assign sub_ln501_9_fu_2404_p2 = (54'd0 - zext_ln604_9_fu_2400_p1);

assign sub_ln501_fu_668_p2 = (54'd0 - zext_ln604_fu_664_p1);

assign sub_ln610_10_fu_2771_p2 = (12'd1075 - zext_ln501_10_fu_2744_p1);

assign sub_ln610_11_fu_2857_p2 = (12'd1075 - zext_ln501_11_fu_2830_p1);

assign sub_ln610_1_fu_750_p2 = (12'd1075 - zext_ln501_1_fu_723_p1);

assign sub_ln610_2_fu_1015_p2 = (12'd1075 - zext_ln501_2_fu_988_p1);

assign sub_ln610_3_fu_1084_p2 = (12'd1075 - zext_ln501_3_fu_1057_p1);

assign sub_ln610_4_fu_1451_p2 = (12'd1075 - zext_ln501_4_fu_1424_p1);

assign sub_ln610_5_fu_1537_p2 = (12'd1075 - zext_ln501_5_fu_1510_p1);

assign sub_ln610_6_fu_1891_p2 = (12'd1075 - zext_ln501_6_fu_1864_p1);

assign sub_ln610_7_fu_1977_p2 = (12'd1075 - zext_ln501_7_fu_1950_p1);

assign sub_ln610_8_fu_2331_p2 = (12'd1075 - zext_ln501_8_fu_2304_p1);

assign sub_ln610_9_fu_2417_p2 = (12'd1075 - zext_ln501_9_fu_2390_p1);

assign sub_ln610_fu_681_p2 = (12'd1075 - zext_ln501_fu_654_p1);

assign sub_ln616_10_fu_2789_p2 = (12'd16 - sub_ln610_10_fu_2771_p2);

assign sub_ln616_11_fu_2875_p2 = (12'd16 - sub_ln610_11_fu_2857_p2);

assign sub_ln616_1_fu_768_p2 = (12'd16 - sub_ln610_1_fu_750_p2);

assign sub_ln616_2_fu_1033_p2 = (12'd16 - sub_ln610_2_fu_1015_p2);

assign sub_ln616_3_fu_1102_p2 = (12'd16 - sub_ln610_3_fu_1084_p2);

assign sub_ln616_4_fu_1469_p2 = (12'd16 - sub_ln610_4_fu_1451_p2);

assign sub_ln616_5_fu_1555_p2 = (12'd16 - sub_ln610_5_fu_1537_p2);

assign sub_ln616_6_fu_1909_p2 = (12'd16 - sub_ln610_6_fu_1891_p2);

assign sub_ln616_7_fu_1995_p2 = (12'd16 - sub_ln610_7_fu_1977_p2);

assign sub_ln616_8_fu_2349_p2 = (12'd16 - sub_ln610_8_fu_2331_p2);

assign sub_ln616_9_fu_2435_p2 = (12'd16 - sub_ln610_9_fu_2417_p2);

assign sub_ln616_fu_699_p2 = (12'd16 - sub_ln610_fu_681_p2);

assign tmp_19_fu_443_p3 = {{ap_sig_allocacmp_i5_1}, {2'd0}};

assign tmp_27_fu_1213_p3 = bitcast_ln768_1_fu_1210_p1[32'd31];

assign tmp_29_fu_1264_p3 = bitcast_ln768_3_fu_1261_p1[32'd31];

assign tmp_31_fu_1683_p3 = bitcast_ln768_5_fu_1680_p1[32'd31];

assign tmp_33_fu_1734_p3 = bitcast_ln768_7_fu_1731_p1[32'd31];

assign tmp_35_fu_2123_p3 = bitcast_ln768_9_fu_2120_p1[32'd31];

assign tmp_37_fu_2174_p3 = bitcast_ln768_11_fu_2171_p1[32'd31];

assign tmp_39_fu_2563_p3 = bitcast_ln768_13_fu_2560_p1[32'd31];

assign tmp_41_fu_2614_p3 = bitcast_ln768_15_fu_2611_p1[32'd31];

assign tmp_43_fu_2931_p3 = bitcast_ln768_17_fu_2928_p1[32'd31];

assign tmp_45_fu_2982_p3 = bitcast_ln768_19_fu_2979_p1[32'd31];

assign tmp_47_fu_3127_p3 = bitcast_ln768_21_fu_3124_p1[32'd31];

assign tmp_49_fu_3178_p3 = bitcast_ln768_23_fu_3175_p1[32'd31];

assign tmp_s_fu_435_p3 = {{ap_sig_allocacmp_i5_1}, {4'd0}};

assign trunc_ln592_10_fu_2480_p1 = bitcast_ln768_20_fu_2476_p1[62:0];

assign trunc_ln592_11_fu_2516_p1 = bitcast_ln768_22_fu_2512_p1[62:0];

assign trunc_ln592_1_fu_622_p1 = bitcast_ln768_2_fu_618_p1[62:0];

assign trunc_ln592_2_fu_796_p1 = bitcast_ln768_4_fu_792_p1[62:0];

assign trunc_ln592_3_fu_832_p1 = bitcast_ln768_6_fu_828_p1[62:0];

assign trunc_ln592_4_fu_1130_p1 = bitcast_ln768_8_fu_1126_p1[62:0];

assign trunc_ln592_5_fu_1166_p1 = bitcast_ln768_10_fu_1162_p1[62:0];

assign trunc_ln592_6_fu_1600_p1 = bitcast_ln768_12_fu_1596_p1[62:0];

assign trunc_ln592_7_fu_1636_p1 = bitcast_ln768_14_fu_1632_p1[62:0];

assign trunc_ln592_8_fu_2040_p1 = bitcast_ln768_16_fu_2036_p1[62:0];

assign trunc_ln592_9_fu_2076_p1 = bitcast_ln768_18_fu_2072_p1[62:0];

assign trunc_ln592_fu_586_p1 = bitcast_ln768_fu_582_p1[62:0];

assign trunc_ln600_10_fu_2502_p1 = bitcast_ln768_20_fu_2476_p1[51:0];

assign trunc_ln600_11_fu_2538_p1 = bitcast_ln768_22_fu_2512_p1[51:0];

assign trunc_ln600_1_fu_644_p1 = bitcast_ln768_2_fu_618_p1[51:0];

assign trunc_ln600_2_fu_818_p1 = bitcast_ln768_4_fu_792_p1[51:0];

assign trunc_ln600_3_fu_854_p1 = bitcast_ln768_6_fu_828_p1[51:0];

assign trunc_ln600_4_fu_1152_p1 = bitcast_ln768_8_fu_1126_p1[51:0];

assign trunc_ln600_5_fu_1188_p1 = bitcast_ln768_10_fu_1162_p1[51:0];

assign trunc_ln600_6_fu_1622_p1 = bitcast_ln768_12_fu_1596_p1[51:0];

assign trunc_ln600_7_fu_1658_p1 = bitcast_ln768_14_fu_1632_p1[51:0];

assign trunc_ln600_8_fu_2062_p1 = bitcast_ln768_16_fu_2036_p1[51:0];

assign trunc_ln600_9_fu_2098_p1 = bitcast_ln768_18_fu_2072_p1[51:0];

assign trunc_ln600_fu_608_p1 = bitcast_ln768_fu_582_p1[51:0];

assign trunc_ln618_10_fu_2809_p1 = select_ln605_10_fu_2764_p3[23:0];

assign trunc_ln618_11_fu_2895_p1 = select_ln605_11_fu_2850_p3[23:0];

assign trunc_ln618_1_fu_788_p1 = select_ln605_1_fu_743_p3[23:0];

assign trunc_ln618_2_fu_1053_p1 = select_ln605_2_fu_1008_p3[23:0];

assign trunc_ln618_3_fu_1122_p1 = select_ln605_3_fu_1077_p3[23:0];

assign trunc_ln618_4_fu_1489_p1 = select_ln605_4_fu_1444_p3[23:0];

assign trunc_ln618_5_fu_1575_p1 = select_ln605_5_fu_1530_p3[23:0];

assign trunc_ln618_6_fu_1929_p1 = select_ln605_6_fu_1884_p3[23:0];

assign trunc_ln618_7_fu_2015_p1 = select_ln605_7_fu_1970_p3[23:0];

assign trunc_ln618_8_fu_2369_p1 = select_ln605_8_fu_2324_p3[23:0];

assign trunc_ln618_9_fu_2455_p1 = select_ln605_9_fu_2410_p3[23:0];

assign trunc_ln618_fu_719_p1 = select_ln605_fu_674_p3[23:0];

assign trunc_ln621_10_fu_3120_p1 = ashr_ln621_10_fu_3115_p2[23:0];

assign trunc_ln621_11_fu_3171_p1 = ashr_ln621_11_fu_3166_p2[23:0];

assign trunc_ln621_1_fu_1257_p1 = ashr_ln621_1_fu_1252_p2[23:0];

assign trunc_ln621_2_fu_1676_p1 = ashr_ln621_2_fu_1671_p2[23:0];

assign trunc_ln621_3_fu_1727_p1 = ashr_ln621_3_fu_1722_p2[23:0];

assign trunc_ln621_4_fu_2116_p1 = ashr_ln621_4_fu_2111_p2[23:0];

assign trunc_ln621_5_fu_2167_p1 = ashr_ln621_5_fu_2162_p2[23:0];

assign trunc_ln621_6_fu_2556_p1 = ashr_ln621_6_fu_2551_p2[23:0];

assign trunc_ln621_7_fu_2607_p1 = ashr_ln621_7_fu_2602_p2[23:0];

assign trunc_ln621_8_fu_2924_p1 = ashr_ln621_8_fu_2919_p2[23:0];

assign trunc_ln621_9_fu_2975_p1 = ashr_ln621_9_fu_2970_p2[23:0];

assign trunc_ln621_fu_1206_p1 = ashr_ln621_fu_1201_p2[23:0];

assign v96_V_0_address0 = i5_cast_reg_3225_pp0_iter3_reg;

assign v96_V_0_d0 = select_ln606_reg_3734;

assign v96_V_10_address0 = i5_cast_reg_3225_pp0_iter4_reg;

assign v96_V_10_d0 = select_ln606_10_reg_4312;

assign v96_V_11_address0 = i5_cast_reg_3225_pp0_iter4_reg;

assign v96_V_11_d0 = select_ln606_11_reg_4317;

assign v96_V_1_address0 = i5_cast_reg_3225_pp0_iter3_reg;

assign v96_V_1_d0 = select_ln606_1_reg_3739;

assign v96_V_2_address0 = i5_cast_reg_3225_pp0_iter3_reg;

assign v96_V_2_d0 = select_ln606_2_reg_3896;

assign v96_V_3_address0 = i5_cast_reg_3225_pp0_iter3_reg;

assign v96_V_3_d0 = select_ln606_3_reg_3901;

assign v96_V_4_address0 = i5_cast_reg_3225_pp0_iter4_reg;

assign v96_V_4_d0 = select_ln606_4_reg_4036;

assign v96_V_5_address0 = i5_cast_reg_3225_pp0_iter4_reg;

assign v96_V_5_d0 = select_ln606_5_reg_4041;

assign v96_V_6_address0 = i5_cast_reg_3225_pp0_iter4_reg;

assign v96_V_6_d0 = select_ln606_6_reg_4176;

assign v96_V_7_address0 = i5_cast_reg_3225_pp0_iter4_reg;

assign v96_V_7_d0 = select_ln606_7_reg_4181;

assign v96_V_8_address0 = i5_cast_reg_3225_pp0_iter4_reg;

assign v96_V_8_d0 = select_ln606_8_reg_4272;

assign v96_V_9_address0 = i5_cast_reg_3225_pp0_iter4_reg;

assign v96_V_9_d0 = select_ln606_9_reg_4277;

assign xor_ln606_10_fu_3048_p2 = (icmp_ln606_10_reg_4147 ^ 1'd1);

assign xor_ln606_11_fu_3095_p2 = (icmp_ln606_11_reg_4169 ^ 1'd1);

assign xor_ln606_1_fu_956_p2 = (icmp_ln606_1_reg_3447 ^ 1'd1);

assign xor_ln606_2_fu_1330_p2 = (icmp_ln606_2_reg_3539 ^ 1'd1);

assign xor_ln606_3_fu_1392_p2 = (icmp_ln606_3_reg_3561 ^ 1'd1);

assign xor_ln606_4_fu_1800_p2 = (icmp_ln606_4_reg_3693 ^ 1'd1);

assign xor_ln606_5_fu_1847_p2 = (icmp_ln606_5_reg_3715 ^ 1'd1);

assign xor_ln606_6_fu_2240_p2 = (icmp_ln606_6_reg_3855 ^ 1'd1);

assign xor_ln606_7_fu_2287_p2 = (icmp_ln606_7_reg_3877 ^ 1'd1);

assign xor_ln606_8_fu_2680_p2 = (icmp_ln606_8_reg_4007 ^ 1'd1);

assign xor_ln606_9_fu_2727_p2 = (icmp_ln606_9_reg_4029 ^ 1'd1);

assign xor_ln606_fu_894_p2 = (icmp_ln606_reg_3425 ^ 1'd1);

assign xor_ln617_10_fu_2818_p2 = (or_ln617_10_fu_2813_p2 ^ 1'd1);

assign xor_ln617_11_fu_2904_p2 = (or_ln617_11_fu_2899_p2 ^ 1'd1);

assign xor_ln617_1_fu_977_p2 = (or_ln617_1_fu_973_p2 ^ 1'd1);

assign xor_ln617_2_fu_1351_p2 = (or_ln617_2_fu_1347_p2 ^ 1'd1);

assign xor_ln617_3_fu_1413_p2 = (or_ln617_3_fu_1409_p2 ^ 1'd1);

assign xor_ln617_4_fu_1498_p2 = (or_ln617_4_fu_1493_p2 ^ 1'd1);

assign xor_ln617_5_fu_1584_p2 = (or_ln617_5_fu_1579_p2 ^ 1'd1);

assign xor_ln617_6_fu_1938_p2 = (or_ln617_6_fu_1933_p2 ^ 1'd1);

assign xor_ln617_7_fu_2024_p2 = (or_ln617_7_fu_2019_p2 ^ 1'd1);

assign xor_ln617_8_fu_2378_p2 = (or_ln617_8_fu_2373_p2 ^ 1'd1);

assign xor_ln617_9_fu_2464_p2 = (or_ln617_9_fu_2459_p2 ^ 1'd1);

assign xor_ln617_fu_915_p2 = (or_ln617_fu_911_p2 ^ 1'd1);

assign zext_ln116_10_fu_557_p1 = add_ln116_5_fu_552_p2;

assign zext_ln116_11_fu_567_p1 = add_ln116_6_fu_562_p2;

assign zext_ln116_12_fu_577_p1 = add_ln116_7_fu_572_p2;

assign zext_ln116_1_fu_461_p1 = sub_ln116_fu_455_p2;

assign zext_ln116_2_fu_472_p1 = or_ln116_fu_466_p2;

assign zext_ln116_3_fu_487_p1 = or_ln116_1_fu_482_p2;

assign zext_ln116_4_fu_497_p1 = or_ln116_2_fu_492_p2;

assign zext_ln116_5_fu_507_p1 = add_ln116_fu_502_p2;

assign zext_ln116_6_fu_517_p1 = add_ln116_1_fu_512_p2;

assign zext_ln116_7_fu_527_p1 = add_ln116_2_fu_522_p2;

assign zext_ln116_8_fu_537_p1 = add_ln116_3_fu_532_p2;

assign zext_ln116_9_fu_547_p1 = add_ln116_4_fu_542_p2;

assign zext_ln116_fu_451_p1 = tmp_19_fu_443_p3;

assign zext_ln501_10_fu_2744_p1 = exp_tmp_9_reg_4137;

assign zext_ln501_11_fu_2830_p1 = exp_tmp_10_reg_4159;

assign zext_ln501_1_fu_723_p1 = exp_tmp_s_reg_3437;

assign zext_ln501_2_fu_988_p1 = exp_tmp_1_reg_3529;

assign zext_ln501_3_fu_1057_p1 = exp_tmp_2_reg_3551;

assign zext_ln501_4_fu_1424_p1 = exp_tmp_3_reg_3683;

assign zext_ln501_5_fu_1510_p1 = exp_tmp_4_reg_3705;

assign zext_ln501_6_fu_1864_p1 = exp_tmp_5_reg_3845;

assign zext_ln501_7_fu_1950_p1 = exp_tmp_6_reg_3867;

assign zext_ln501_8_fu_2304_p1 = exp_tmp_7_reg_3997;

assign zext_ln501_9_fu_2390_p1 = exp_tmp_8_reg_4019;

assign zext_ln501_fu_654_p1 = exp_tmp_reg_3415;

assign zext_ln604_10_cast_fu_2747_p3 = {{1'd1}, {trunc_ln600_10_reg_4142}};

assign zext_ln604_10_fu_2754_p1 = zext_ln604_10_cast_fu_2747_p3;

assign zext_ln604_11_cast_fu_2833_p3 = {{1'd1}, {trunc_ln600_11_reg_4164}};

assign zext_ln604_11_fu_2840_p1 = zext_ln604_11_cast_fu_2833_p3;

assign zext_ln604_1_cast_fu_726_p3 = {{1'd1}, {trunc_ln600_1_reg_3442}};

assign zext_ln604_1_fu_733_p1 = zext_ln604_1_cast_fu_726_p3;

assign zext_ln604_2_cast_fu_991_p3 = {{1'd1}, {trunc_ln600_2_reg_3534}};

assign zext_ln604_2_fu_998_p1 = zext_ln604_2_cast_fu_991_p3;

assign zext_ln604_3_cast_fu_1060_p3 = {{1'd1}, {trunc_ln600_3_reg_3556}};

assign zext_ln604_3_fu_1067_p1 = zext_ln604_3_cast_fu_1060_p3;

assign zext_ln604_4_cast_fu_1427_p3 = {{1'd1}, {trunc_ln600_4_reg_3688}};

assign zext_ln604_4_fu_1434_p1 = zext_ln604_4_cast_fu_1427_p3;

assign zext_ln604_5_cast_fu_1513_p3 = {{1'd1}, {trunc_ln600_5_reg_3710}};

assign zext_ln604_5_fu_1520_p1 = zext_ln604_5_cast_fu_1513_p3;

assign zext_ln604_6_cast_fu_1867_p3 = {{1'd1}, {trunc_ln600_6_reg_3850}};

assign zext_ln604_6_fu_1874_p1 = zext_ln604_6_cast_fu_1867_p3;

assign zext_ln604_7_cast_fu_1953_p3 = {{1'd1}, {trunc_ln600_7_reg_3872}};

assign zext_ln604_7_fu_1960_p1 = zext_ln604_7_cast_fu_1953_p3;

assign zext_ln604_8_cast_fu_2307_p3 = {{1'd1}, {trunc_ln600_8_reg_4002}};

assign zext_ln604_8_fu_2314_p1 = zext_ln604_8_cast_fu_2307_p3;

assign zext_ln604_9_cast_fu_2393_p3 = {{1'd1}, {trunc_ln600_9_reg_4024}};

assign zext_ln604_9_fu_2400_p1 = zext_ln604_9_cast_fu_2393_p3;

assign zext_ln604_cast_fu_657_p3 = {{1'd1}, {trunc_ln600_reg_3420}};

assign zext_ln604_fu_664_p1 = zext_ln604_cast_fu_657_p3;

assign zext_ln621_10_fu_3112_p1 = $unsigned(sext_ln617_10_reg_4282);

assign zext_ln621_11_fu_3163_p1 = $unsigned(sext_ln617_11_reg_4297);

assign zext_ln621_1_fu_1249_p1 = $unsigned(sext_ln617_1_reg_3600);

assign zext_ln621_2_fu_1668_p1 = $unsigned(sext_ln617_2_reg_3744);

assign zext_ln621_3_fu_1719_p1 = $unsigned(sext_ln617_3_reg_3764);

assign zext_ln621_4_fu_2108_p1 = $unsigned(sext_ln617_4_reg_3906);

assign zext_ln621_5_fu_2159_p1 = $unsigned(sext_ln617_5_reg_3921);

assign zext_ln621_6_fu_2548_p1 = $unsigned(sext_ln617_6_reg_4046);

assign zext_ln621_7_fu_2599_p1 = $unsigned(sext_ln617_7_reg_4061);

assign zext_ln621_8_fu_2916_p1 = $unsigned(sext_ln617_8_reg_4186);

assign zext_ln621_9_fu_2967_p1 = $unsigned(sext_ln617_9_reg_4201);

assign zext_ln621_fu_1198_p1 = $unsigned(sext_ln617_reg_3580);

always @ (posedge ap_clk) begin
    i5_cast_reg_3225[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    i5_cast_reg_3225_pp0_iter1_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    i5_cast_reg_3225_pp0_iter2_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    i5_cast_reg_3225_pp0_iter3_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    i5_cast_reg_3225_pp0_iter4_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    sub_ln116_reg_3241[1:0] <= 2'b00;
end

endmodule //Bert_layer_Self_attention_Pipeline_l_update_i5
