counter: 
muxpart: 
reg__5: 
reg__1: 
logic__4: 
reg: 
logic__2: 
logic: 
reg__7: 
reg__3: 
case: 
reg__4: 
reg__6: 
data_align: 
case__1: 
reg__2: 
datapath: 
logic__3: 
