{

    "meta": {

        "version": 3,

        "flow": "Classic",

        "substituting_steps": {

            "KLayout.DRC": null,

            "Magic.DRC": null,

            "Checker.XOR": null

        }

    },



    "DESIGN_NAME": "fpga",

    "VERILOG_FILES": "dir::src/*.v",



    "CLOCK_PORT": "clk_i",

    "CLOCK_PERIOD": 10,



    "FP_SIZING": "absolute",

    "DIE_AREA": [0, 0, 300, 150],

    "PL_TARGET_DENSITY": 0.60

}
