Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1_AR70908 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Sun Aug 12 21:40:56 2018
| Host         : ANDREWPC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file aes_encryption_wrapper_control_sets_placed.rpt
| Design       : aes_encryption_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     3 |
| Unused register locations in slices containing registers |    16 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      3 |            1 |
|      4 |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               4 |            1 |
| Yes          | No                    | No                     |               1 |            1 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+-------------------------------------------------+------------------+------------------+----------------+
|   Clock Signal   |                  Enable Signal                  | Set/Reset Signal | Slice Load Count | Bel Load Count |
+------------------+-------------------------------------------------+------------------+------------------+----------------+
|  clock_IBUF_BUFG | aes_encryption_implementation_1/o_valid_i_1_n_0 |                  |                1 |              1 |
|  clock_IBUF_BUFG |                                                 |                  |                1 |              3 |
|  clock_IBUF_BUFG |                                                 | reset_IBUF       |                1 |              4 |
+------------------+-------------------------------------------------+------------------+------------------+----------------+


