Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Fri Aug 31 18:31:03 2018
| Host         : DESKTOP-6F3MM83 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file vga_control_sets_placed.rpt
| Design       : vga
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    26 |
| Unused register locations in slices containing registers |    87 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            2 |
|      6 |            1 |
|      8 |            4 |
|      9 |            1 |
|     10 |            6 |
|     11 |            4 |
|     12 |            1 |
|     13 |            1 |
|    16+ |            6 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              88 |           43 |
| No           | No                    | Yes                    |             201 |           95 |
| No           | Yes                   | No                     |              61 |           23 |
| Yes          | No                    | No                     |              70 |           26 |
| Yes          | No                    | Yes                    |              89 |           35 |
| Yes          | Yes                   | No                     |              20 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------+----------------------------------------------------+-----------------------------------------+------------------+----------------+
|              Clock Signal             |                    Enable Signal                   |             Set/Reset Signal            | Slice Load Count | Bel Load Count |
+---------------------------------------+----------------------------------------------------+-----------------------------------------+------------------+----------------+
|  myClk/inst/clk_out2                  | my_collisions/my_headstones/vcount_char[4]_i_1_n_0 |                                         |                2 |              4 |
|  vga_bus[-1][35]                      |                                                    | rst_IBUF                                |                4 |              4 |
|  myClk/inst/clk_out2                  | Game_bg/en_reg_n_0                                 | rst_IBUF                                |                2 |              6 |
|  myClk/inst/clk_out2                  | Game_bg/Timer                                      | rst_IBUF                                |                2 |              8 |
|  myClk/inst/clk_out2_clk_wiz_0_en_clk |                                                    | rst_IBUF                                |                1 |              8 |
|  vga_bus[-1][35]                      | my_gremlins/my_gremlin1/points1_reg[0][0]          | rst_IBUF                                |                2 |              8 |
|  vga_bus[-1][35]                      | my_gremlins/my_gremlin0/points0_reg[7][0]          | rst_IBUF                                |                2 |              8 |
|  myClk/inst/clk_out2                  |                                                    | my_collisions/my_headstones/SS[0]       |                3 |              9 |
|  myClk/inst/clk_out2                  |                                                    | my_gremlins/my_gremlin0/n[9]_i_1_n_0    |                3 |             10 |
|  myClk/inst/clk_out2                  |                                                    | my_gremlins/my_gremlin0/m[9]_i_1_n_0    |                3 |             10 |
|  myClk/inst/clk_out2                  |                                                    | my_gremlins/my_gremlin1/n[9]_i_1__0_n_0 |                4 |             10 |
|  myClk/inst/clk_out2                  |                                                    | my_gremlins/my_gremlin1/m[9]_i_1__0_n_0 |                3 |             10 |
|  vga_bus[-2][35]                      | my_collisions/gremlin0_enable                      | my_gremlins/my_gremlin0/i[9]_i_1_n_0    |                4 |             10 |
|  vga_bus[-2][35]                      | my_collisions/gremlin1_enable                      | my_gremlins/my_gremlin1/i[9]_i_1__0_n_0 |                4 |             10 |
|  vga_bus[-2][35]                      | my_gremlins/my_gremlin0/xpos_nxt                   |                                         |                3 |             11 |
|  vga_bus[-2][35]                      | my_gremlins/my_gremlin0/ypos_nxt[10]_i_1_n_0       |                                         |                3 |             11 |
|  vga_bus[-2][35]                      | my_gremlins/my_gremlin1/xpos_nxt                   |                                         |                3 |             11 |
|  vga_bus[-2][35]                      | my_gremlins/my_gremlin1/ypos_nxt[10]_i_1__0_n_0    |                                         |                3 |             11 |
|  myClk/inst/clk_out2                  |                                                    | my_collisions/r_reg[3]_3                |                7 |             12 |
|  myClk/inst/clk_out2                  | my_timing/vcount_out                               | rst_IBUF                                |                6 |             13 |
|  vga_bus[-2][35]                      |                                                    |                                         |                8 |             16 |
|  vga_bus[-1][35]                      | my_gremlins/my_gremlin1/E[0]                       |                                         |               12 |             22 |
|  myClk/inst/clk_out2                  | MyCar/xpos0                                        | rst_IBUF                                |               11 |             23 |
|  myClk/inst/clk_out2                  | MyCar2/xpos0                                       | rst_IBUF                                |               10 |             23 |
|  myClk/inst/clk_out2                  |                                                    |                                         |               36 |             73 |
|  myClk/inst/clk_out2                  |                                                    | rst_IBUF                                |               90 |            189 |
+---------------------------------------+----------------------------------------------------+-----------------------------------------+------------------+----------------+


