$date
	Thu Oct 25 18:39:34 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_CU $end
$var wire 4 ! Op [3:0] $end
$var reg 2 " ALU_Op [1:0] $end
$var reg 3 # funct3 [2:0] $end
$var reg 7 $ funct7 [6:0] $end
$var integer 32 % i [31:0] $end
$scope module inst $end
$var wire 2 & ALU_Op [1:0] $end
$var wire 3 ' funct3 [2:0] $end
$var wire 7 ( funct7 [6:0] $end
$var wire 4 ) Op [3:0] $end
$var wire 1 * F3 $end
$var wire 1 + F2 $end
$var wire 1 , F1 $end
$var wire 1 - F0 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x-
x,
x+
x*
b0xxx )
bx (
bx '
bx &
b0 %
bx $
bx #
bx "
b0xxx !
$end
#20
b10 !
b10 )
1-
1,
1+
1*
b111 #
b111 '
b100111 $
b100111 (
b0 "
b0 &
#21
b1 %
#40
b110 !
b110 )
0*
b0 $
b0 (
b1 "
b1 &
#42
b10 %
#60
b10 !
b10 )
0-
0,
0+
b0 #
b0 '
b10 "
b10 &
#63
b11 %
#80
b110 !
b110 )
1*
b100000 $
b100000 (
#84
b100 %
#100
b0 !
b0 )
1-
1,
1+
0*
b111 #
b111 '
b0 $
b0 (
#105
b101 %
#120
b1 !
b1 )
0-
b110 #
b110 '
#126
b110 %
#140
