// Seed: 1206858855
module module_0 (
    input wire id_0,
    input wire id_1,
    input tri1 id_2,
    input supply1 id_3
);
endmodule
module module_1 (
    output uwire id_0,
    output uwire id_1,
    input uwire id_2,
    input tri id_3,
    input supply1 id_4,
    input tri id_5,
    output tri1 id_6,
    input tri id_7,
    input wor id_8,
    output tri id_9,
    output tri id_10,
    input supply0 id_11,
    input uwire id_12,
    input wor id_13,
    output wand id_14,
    input supply0 id_15,
    output supply0 id_16,
    input supply1 id_17,
    input wire id_18,
    input tri1 id_19,
    input uwire id_20,
    input tri0 id_21,
    output tri1 id_22,
    input tri0 id_23,
    input tri0 id_24,
    input supply1 id_25,
    output tri0 id_26,
    input tri0 id_27,
    input wand id_28,
    input wand id_29,
    input tri0 id_30
);
  module_0(
      id_8, id_24, id_5, id_11
  );
  wire id_32;
  assign id_1 = id_24;
endmodule
