Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Mar  4 17:33:12 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Upcounter_timing_summary_routed.rpt -pb Top_Upcounter_timing_summary_routed.pb -rpx Top_Upcounter_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Upcounter
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (16)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (32)
5. checking no_input_delay (1)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (16)
-------------------------
 There are 14 register/latch pins with no clock driven by root clock pin: U_Clk_Divi/r_clk_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U_fnd_cntl/U_Clk_Divider/r_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (32)
-------------------------------------------------
 There are 32 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.065        0.000                      0                   43        0.246        0.000                      0                   43        4.500        0.000                       0                    44  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.065        0.000                      0                   43        0.246        0.000                      0                   43        4.500        0.000                       0                    44  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.065ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.246ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.065ns  (required time - arrival time)
  Source:                 U_Clk_Divi/r_counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clk_Divi/r_counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.907ns  (logic 1.211ns (24.681%)  route 3.696ns (75.319%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.559     5.080    U_Clk_Divi/r_clk_reg_0
    SLICE_X57Y19         FDCE                                         r  U_Clk_Divi/r_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y19         FDCE (Prop_fdce_C_Q)         0.419     5.499 f  U_Clk_Divi/r_counter_reg[20]/Q
                         net (fo=2, routed)           0.659     6.158    U_Clk_Divi/r_counter[20]
    SLICE_X57Y20         LUT4 (Prop_lut4_I0_O)        0.296     6.454 r  U_Clk_Divi/r_counter[23]_i_7/O
                         net (fo=1, routed)           0.431     6.885    U_Clk_Divi/r_counter[23]_i_7_n_0
    SLICE_X57Y19         LUT5 (Prop_lut5_I4_O)        0.124     7.009 r  U_Clk_Divi/r_counter[23]_i_6/O
                         net (fo=1, routed)           0.572     7.581    U_Clk_Divi/r_counter[23]_i_6_n_0
    SLICE_X57Y17         LUT6 (Prop_lut6_I5_O)        0.124     7.705 r  U_Clk_Divi/r_counter[23]_i_3/O
                         net (fo=1, routed)           0.575     8.279    U_Clk_Divi/r_counter[23]_i_3_n_0
    SLICE_X57Y15         LUT6 (Prop_lut6_I0_O)        0.124     8.403 r  U_Clk_Divi/r_counter[23]_i_2/O
                         net (fo=24, routed)          1.460     9.863    U_Clk_Divi/r_counter[23]_i_2_n_0
    SLICE_X57Y20         LUT2 (Prop_lut2_I0_O)        0.124     9.987 r  U_Clk_Divi/r_counter[22]_i_1/O
                         net (fo=1, routed)           0.000     9.987    U_Clk_Divi/r_counter_0[22]
    SLICE_X57Y20         FDCE                                         r  U_Clk_Divi/r_counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.442    14.783    U_Clk_Divi/r_clk_reg_0
    SLICE_X57Y20         FDCE                                         r  U_Clk_Divi/r_counter_reg[22]/C
                         clock pessimism              0.273    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X57Y20         FDCE (Setup_fdce_C_D)        0.031    15.052    U_Clk_Divi/r_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.052    
                         arrival time                          -9.987    
  -------------------------------------------------------------------
                         slack                                  5.065    

Slack (MET) :             5.081ns  (required time - arrival time)
  Source:                 U_Clk_Divi/r_counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clk_Divi/r_counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.935ns  (logic 1.239ns (25.108%)  route 3.696ns (74.892%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.559     5.080    U_Clk_Divi/r_clk_reg_0
    SLICE_X57Y19         FDCE                                         r  U_Clk_Divi/r_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y19         FDCE (Prop_fdce_C_Q)         0.419     5.499 f  U_Clk_Divi/r_counter_reg[20]/Q
                         net (fo=2, routed)           0.659     6.158    U_Clk_Divi/r_counter[20]
    SLICE_X57Y20         LUT4 (Prop_lut4_I0_O)        0.296     6.454 r  U_Clk_Divi/r_counter[23]_i_7/O
                         net (fo=1, routed)           0.431     6.885    U_Clk_Divi/r_counter[23]_i_7_n_0
    SLICE_X57Y19         LUT5 (Prop_lut5_I4_O)        0.124     7.009 r  U_Clk_Divi/r_counter[23]_i_6/O
                         net (fo=1, routed)           0.572     7.581    U_Clk_Divi/r_counter[23]_i_6_n_0
    SLICE_X57Y17         LUT6 (Prop_lut6_I5_O)        0.124     7.705 r  U_Clk_Divi/r_counter[23]_i_3/O
                         net (fo=1, routed)           0.575     8.279    U_Clk_Divi/r_counter[23]_i_3_n_0
    SLICE_X57Y15         LUT6 (Prop_lut6_I0_O)        0.124     8.403 r  U_Clk_Divi/r_counter[23]_i_2/O
                         net (fo=24, routed)          1.460     9.863    U_Clk_Divi/r_counter[23]_i_2_n_0
    SLICE_X57Y20         LUT2 (Prop_lut2_I0_O)        0.152    10.015 r  U_Clk_Divi/r_counter[23]_i_1/O
                         net (fo=1, routed)           0.000    10.015    U_Clk_Divi/r_counter_0[23]
    SLICE_X57Y20         FDCE                                         r  U_Clk_Divi/r_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.442    14.783    U_Clk_Divi/r_clk_reg_0
    SLICE_X57Y20         FDCE                                         r  U_Clk_Divi/r_counter_reg[23]/C
                         clock pessimism              0.273    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X57Y20         FDCE (Setup_fdce_C_D)        0.075    15.096    U_Clk_Divi/r_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.096    
                         arrival time                         -10.015    
  -------------------------------------------------------------------
                         slack                                  5.081    

Slack (MET) :             5.285ns  (required time - arrival time)
  Source:                 U_Clk_Divi/r_counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clk_Divi/r_counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.685ns  (logic 1.211ns (25.851%)  route 3.474ns (74.149%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.559     5.080    U_Clk_Divi/r_clk_reg_0
    SLICE_X57Y19         FDCE                                         r  U_Clk_Divi/r_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y19         FDCE (Prop_fdce_C_Q)         0.419     5.499 f  U_Clk_Divi/r_counter_reg[20]/Q
                         net (fo=2, routed)           0.659     6.158    U_Clk_Divi/r_counter[20]
    SLICE_X57Y20         LUT4 (Prop_lut4_I0_O)        0.296     6.454 r  U_Clk_Divi/r_counter[23]_i_7/O
                         net (fo=1, routed)           0.431     6.885    U_Clk_Divi/r_counter[23]_i_7_n_0
    SLICE_X57Y19         LUT5 (Prop_lut5_I4_O)        0.124     7.009 r  U_Clk_Divi/r_counter[23]_i_6/O
                         net (fo=1, routed)           0.572     7.581    U_Clk_Divi/r_counter[23]_i_6_n_0
    SLICE_X57Y17         LUT6 (Prop_lut6_I5_O)        0.124     7.705 r  U_Clk_Divi/r_counter[23]_i_3/O
                         net (fo=1, routed)           0.575     8.279    U_Clk_Divi/r_counter[23]_i_3_n_0
    SLICE_X57Y15         LUT6 (Prop_lut6_I0_O)        0.124     8.403 r  U_Clk_Divi/r_counter[23]_i_2/O
                         net (fo=24, routed)          1.238     9.641    U_Clk_Divi/r_counter[23]_i_2_n_0
    SLICE_X57Y20         LUT2 (Prop_lut2_I0_O)        0.124     9.765 r  U_Clk_Divi/r_counter[18]_i_1/O
                         net (fo=1, routed)           0.000     9.765    U_Clk_Divi/r_counter_0[18]
    SLICE_X57Y20         FDCE                                         r  U_Clk_Divi/r_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.442    14.783    U_Clk_Divi/r_clk_reg_0
    SLICE_X57Y20         FDCE                                         r  U_Clk_Divi/r_counter_reg[18]/C
                         clock pessimism              0.273    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X57Y20         FDCE (Setup_fdce_C_D)        0.029    15.050    U_Clk_Divi/r_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.050    
                         arrival time                          -9.765    
  -------------------------------------------------------------------
                         slack                                  5.285    

Slack (MET) :             5.305ns  (required time - arrival time)
  Source:                 U_Clk_Divi/r_counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clk_Divi/r_counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.711ns  (logic 1.237ns (26.260%)  route 3.474ns (73.740%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.559     5.080    U_Clk_Divi/r_clk_reg_0
    SLICE_X57Y19         FDCE                                         r  U_Clk_Divi/r_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y19         FDCE (Prop_fdce_C_Q)         0.419     5.499 f  U_Clk_Divi/r_counter_reg[20]/Q
                         net (fo=2, routed)           0.659     6.158    U_Clk_Divi/r_counter[20]
    SLICE_X57Y20         LUT4 (Prop_lut4_I0_O)        0.296     6.454 r  U_Clk_Divi/r_counter[23]_i_7/O
                         net (fo=1, routed)           0.431     6.885    U_Clk_Divi/r_counter[23]_i_7_n_0
    SLICE_X57Y19         LUT5 (Prop_lut5_I4_O)        0.124     7.009 r  U_Clk_Divi/r_counter[23]_i_6/O
                         net (fo=1, routed)           0.572     7.581    U_Clk_Divi/r_counter[23]_i_6_n_0
    SLICE_X57Y17         LUT6 (Prop_lut6_I5_O)        0.124     7.705 r  U_Clk_Divi/r_counter[23]_i_3/O
                         net (fo=1, routed)           0.575     8.279    U_Clk_Divi/r_counter[23]_i_3_n_0
    SLICE_X57Y15         LUT6 (Prop_lut6_I0_O)        0.124     8.403 r  U_Clk_Divi/r_counter[23]_i_2/O
                         net (fo=24, routed)          1.238     9.641    U_Clk_Divi/r_counter[23]_i_2_n_0
    SLICE_X57Y20         LUT2 (Prop_lut2_I0_O)        0.150     9.791 r  U_Clk_Divi/r_counter[21]_i_1/O
                         net (fo=1, routed)           0.000     9.791    U_Clk_Divi/r_counter_0[21]
    SLICE_X57Y20         FDCE                                         r  U_Clk_Divi/r_counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.442    14.783    U_Clk_Divi/r_clk_reg_0
    SLICE_X57Y20         FDCE                                         r  U_Clk_Divi/r_counter_reg[21]/C
                         clock pessimism              0.273    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X57Y20         FDCE (Setup_fdce_C_D)        0.075    15.096    U_Clk_Divi/r_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.096    
                         arrival time                          -9.791    
  -------------------------------------------------------------------
                         slack                                  5.305    

Slack (MET) :             5.459ns  (required time - arrival time)
  Source:                 U_Clk_Divi/r_counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clk_Divi/r_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.535ns  (logic 1.211ns (26.706%)  route 3.324ns (73.294%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.559     5.080    U_Clk_Divi/r_clk_reg_0
    SLICE_X57Y19         FDCE                                         r  U_Clk_Divi/r_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y19         FDCE (Prop_fdce_C_Q)         0.419     5.499 f  U_Clk_Divi/r_counter_reg[20]/Q
                         net (fo=2, routed)           0.659     6.158    U_Clk_Divi/r_counter[20]
    SLICE_X57Y20         LUT4 (Prop_lut4_I0_O)        0.296     6.454 r  U_Clk_Divi/r_counter[23]_i_7/O
                         net (fo=1, routed)           0.431     6.885    U_Clk_Divi/r_counter[23]_i_7_n_0
    SLICE_X57Y19         LUT5 (Prop_lut5_I4_O)        0.124     7.009 r  U_Clk_Divi/r_counter[23]_i_6/O
                         net (fo=1, routed)           0.572     7.581    U_Clk_Divi/r_counter[23]_i_6_n_0
    SLICE_X57Y17         LUT6 (Prop_lut6_I5_O)        0.124     7.705 r  U_Clk_Divi/r_counter[23]_i_3/O
                         net (fo=1, routed)           0.575     8.279    U_Clk_Divi/r_counter[23]_i_3_n_0
    SLICE_X57Y15         LUT6 (Prop_lut6_I0_O)        0.124     8.403 r  U_Clk_Divi/r_counter[23]_i_2/O
                         net (fo=24, routed)          1.088     9.491    U_Clk_Divi/r_counter[23]_i_2_n_0
    SLICE_X57Y19         LUT2 (Prop_lut2_I0_O)        0.124     9.615 r  U_Clk_Divi/r_counter[14]_i_1__0/O
                         net (fo=1, routed)           0.000     9.615    U_Clk_Divi/r_counter_0[14]
    SLICE_X57Y19         FDCE                                         r  U_Clk_Divi/r_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.442    14.783    U_Clk_Divi/r_clk_reg_0
    SLICE_X57Y19         FDCE                                         r  U_Clk_Divi/r_counter_reg[14]/C
                         clock pessimism              0.297    15.080    
                         clock uncertainty           -0.035    15.045    
    SLICE_X57Y19         FDCE (Setup_fdce_C_D)        0.029    15.074    U_Clk_Divi/r_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.074    
                         arrival time                          -9.615    
  -------------------------------------------------------------------
                         slack                                  5.459    

Slack (MET) :             5.463ns  (required time - arrival time)
  Source:                 U_Clk_Divi/r_counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clk_Divi/r_counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.533ns  (logic 1.211ns (26.718%)  route 3.322ns (73.282%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.559     5.080    U_Clk_Divi/r_clk_reg_0
    SLICE_X57Y19         FDCE                                         r  U_Clk_Divi/r_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y19         FDCE (Prop_fdce_C_Q)         0.419     5.499 f  U_Clk_Divi/r_counter_reg[20]/Q
                         net (fo=2, routed)           0.659     6.158    U_Clk_Divi/r_counter[20]
    SLICE_X57Y20         LUT4 (Prop_lut4_I0_O)        0.296     6.454 r  U_Clk_Divi/r_counter[23]_i_7/O
                         net (fo=1, routed)           0.431     6.885    U_Clk_Divi/r_counter[23]_i_7_n_0
    SLICE_X57Y19         LUT5 (Prop_lut5_I4_O)        0.124     7.009 r  U_Clk_Divi/r_counter[23]_i_6/O
                         net (fo=1, routed)           0.572     7.581    U_Clk_Divi/r_counter[23]_i_6_n_0
    SLICE_X57Y17         LUT6 (Prop_lut6_I5_O)        0.124     7.705 r  U_Clk_Divi/r_counter[23]_i_3/O
                         net (fo=1, routed)           0.575     8.279    U_Clk_Divi/r_counter[23]_i_3_n_0
    SLICE_X57Y15         LUT6 (Prop_lut6_I0_O)        0.124     8.403 r  U_Clk_Divi/r_counter[23]_i_2/O
                         net (fo=24, routed)          1.086     9.489    U_Clk_Divi/r_counter[23]_i_2_n_0
    SLICE_X57Y19         LUT2 (Prop_lut2_I0_O)        0.124     9.613 r  U_Clk_Divi/r_counter[19]_i_1/O
                         net (fo=1, routed)           0.000     9.613    U_Clk_Divi/r_counter_0[19]
    SLICE_X57Y19         FDCE                                         r  U_Clk_Divi/r_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.442    14.783    U_Clk_Divi/r_clk_reg_0
    SLICE_X57Y19         FDCE                                         r  U_Clk_Divi/r_counter_reg[19]/C
                         clock pessimism              0.297    15.080    
                         clock uncertainty           -0.035    15.045    
    SLICE_X57Y19         FDCE (Setup_fdce_C_D)        0.031    15.076    U_Clk_Divi/r_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.076    
                         arrival time                          -9.613    
  -------------------------------------------------------------------
                         slack                                  5.463    

Slack (MET) :             5.479ns  (required time - arrival time)
  Source:                 U_Clk_Divi/r_counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clk_Divi/r_counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.561ns  (logic 1.237ns (27.124%)  route 3.324ns (72.876%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.559     5.080    U_Clk_Divi/r_clk_reg_0
    SLICE_X57Y19         FDCE                                         r  U_Clk_Divi/r_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y19         FDCE (Prop_fdce_C_Q)         0.419     5.499 f  U_Clk_Divi/r_counter_reg[20]/Q
                         net (fo=2, routed)           0.659     6.158    U_Clk_Divi/r_counter[20]
    SLICE_X57Y20         LUT4 (Prop_lut4_I0_O)        0.296     6.454 r  U_Clk_Divi/r_counter[23]_i_7/O
                         net (fo=1, routed)           0.431     6.885    U_Clk_Divi/r_counter[23]_i_7_n_0
    SLICE_X57Y19         LUT5 (Prop_lut5_I4_O)        0.124     7.009 r  U_Clk_Divi/r_counter[23]_i_6/O
                         net (fo=1, routed)           0.572     7.581    U_Clk_Divi/r_counter[23]_i_6_n_0
    SLICE_X57Y17         LUT6 (Prop_lut6_I5_O)        0.124     7.705 r  U_Clk_Divi/r_counter[23]_i_3/O
                         net (fo=1, routed)           0.575     8.279    U_Clk_Divi/r_counter[23]_i_3_n_0
    SLICE_X57Y15         LUT6 (Prop_lut6_I0_O)        0.124     8.403 r  U_Clk_Divi/r_counter[23]_i_2/O
                         net (fo=24, routed)          1.088     9.491    U_Clk_Divi/r_counter[23]_i_2_n_0
    SLICE_X57Y19         LUT2 (Prop_lut2_I0_O)        0.150     9.641 r  U_Clk_Divi/r_counter[17]_i_1/O
                         net (fo=1, routed)           0.000     9.641    U_Clk_Divi/r_counter_0[17]
    SLICE_X57Y19         FDCE                                         r  U_Clk_Divi/r_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.442    14.783    U_Clk_Divi/r_clk_reg_0
    SLICE_X57Y19         FDCE                                         r  U_Clk_Divi/r_counter_reg[17]/C
                         clock pessimism              0.297    15.080    
                         clock uncertainty           -0.035    15.045    
    SLICE_X57Y19         FDCE (Setup_fdce_C_D)        0.075    15.120    U_Clk_Divi/r_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.120    
                         arrival time                          -9.641    
  -------------------------------------------------------------------
                         slack                                  5.479    

Slack (MET) :             5.481ns  (required time - arrival time)
  Source:                 U_Clk_Divi/r_counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clk_Divi/r_counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.559ns  (logic 1.237ns (27.136%)  route 3.322ns (72.864%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.559     5.080    U_Clk_Divi/r_clk_reg_0
    SLICE_X57Y19         FDCE                                         r  U_Clk_Divi/r_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y19         FDCE (Prop_fdce_C_Q)         0.419     5.499 f  U_Clk_Divi/r_counter_reg[20]/Q
                         net (fo=2, routed)           0.659     6.158    U_Clk_Divi/r_counter[20]
    SLICE_X57Y20         LUT4 (Prop_lut4_I0_O)        0.296     6.454 r  U_Clk_Divi/r_counter[23]_i_7/O
                         net (fo=1, routed)           0.431     6.885    U_Clk_Divi/r_counter[23]_i_7_n_0
    SLICE_X57Y19         LUT5 (Prop_lut5_I4_O)        0.124     7.009 r  U_Clk_Divi/r_counter[23]_i_6/O
                         net (fo=1, routed)           0.572     7.581    U_Clk_Divi/r_counter[23]_i_6_n_0
    SLICE_X57Y17         LUT6 (Prop_lut6_I5_O)        0.124     7.705 r  U_Clk_Divi/r_counter[23]_i_3/O
                         net (fo=1, routed)           0.575     8.279    U_Clk_Divi/r_counter[23]_i_3_n_0
    SLICE_X57Y15         LUT6 (Prop_lut6_I0_O)        0.124     8.403 r  U_Clk_Divi/r_counter[23]_i_2/O
                         net (fo=24, routed)          1.086     9.489    U_Clk_Divi/r_counter[23]_i_2_n_0
    SLICE_X57Y19         LUT2 (Prop_lut2_I0_O)        0.150     9.639 r  U_Clk_Divi/r_counter[20]_i_1/O
                         net (fo=1, routed)           0.000     9.639    U_Clk_Divi/r_counter_0[20]
    SLICE_X57Y19         FDCE                                         r  U_Clk_Divi/r_counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.442    14.783    U_Clk_Divi/r_clk_reg_0
    SLICE_X57Y19         FDCE                                         r  U_Clk_Divi/r_counter_reg[20]/C
                         clock pessimism              0.297    15.080    
                         clock uncertainty           -0.035    15.045    
    SLICE_X57Y19         FDCE (Setup_fdce_C_D)        0.075    15.120    U_Clk_Divi/r_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.120    
                         arrival time                          -9.639    
  -------------------------------------------------------------------
                         slack                                  5.481    

Slack (MET) :             5.596ns  (required time - arrival time)
  Source:                 U_Clk_Divi/r_counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clk_Divi/r_counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.375ns  (logic 1.211ns (27.683%)  route 3.164ns (72.317%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.559     5.080    U_Clk_Divi/r_clk_reg_0
    SLICE_X57Y19         FDCE                                         r  U_Clk_Divi/r_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y19         FDCE (Prop_fdce_C_Q)         0.419     5.499 f  U_Clk_Divi/r_counter_reg[20]/Q
                         net (fo=2, routed)           0.659     6.158    U_Clk_Divi/r_counter[20]
    SLICE_X57Y20         LUT4 (Prop_lut4_I0_O)        0.296     6.454 r  U_Clk_Divi/r_counter[23]_i_7/O
                         net (fo=1, routed)           0.431     6.885    U_Clk_Divi/r_counter[23]_i_7_n_0
    SLICE_X57Y19         LUT5 (Prop_lut5_I4_O)        0.124     7.009 r  U_Clk_Divi/r_counter[23]_i_6/O
                         net (fo=1, routed)           0.572     7.581    U_Clk_Divi/r_counter[23]_i_6_n_0
    SLICE_X57Y17         LUT6 (Prop_lut6_I5_O)        0.124     7.705 r  U_Clk_Divi/r_counter[23]_i_3/O
                         net (fo=1, routed)           0.575     8.279    U_Clk_Divi/r_counter[23]_i_3_n_0
    SLICE_X57Y15         LUT6 (Prop_lut6_I0_O)        0.124     8.403 r  U_Clk_Divi/r_counter[23]_i_2/O
                         net (fo=24, routed)          0.928     9.331    U_Clk_Divi/r_counter[23]_i_2_n_0
    SLICE_X57Y18         LUT2 (Prop_lut2_I0_O)        0.124     9.455 r  U_Clk_Divi/r_counter[10]_i_1__1/O
                         net (fo=1, routed)           0.000     9.455    U_Clk_Divi/r_counter_0[10]
    SLICE_X57Y18         FDCE                                         r  U_Clk_Divi/r_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.443    14.784    U_Clk_Divi/r_clk_reg_0
    SLICE_X57Y18         FDCE                                         r  U_Clk_Divi/r_counter_reg[10]/C
                         clock pessimism              0.273    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X57Y18         FDCE (Setup_fdce_C_D)        0.029    15.051    U_Clk_Divi/r_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.051    
                         arrival time                          -9.455    
  -------------------------------------------------------------------
                         slack                                  5.596    

Slack (MET) :             5.600ns  (required time - arrival time)
  Source:                 U_Clk_Divi/r_counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clk_Divi/r_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.373ns  (logic 1.211ns (27.695%)  route 3.162ns (72.305%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.559     5.080    U_Clk_Divi/r_clk_reg_0
    SLICE_X57Y19         FDCE                                         r  U_Clk_Divi/r_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y19         FDCE (Prop_fdce_C_Q)         0.419     5.499 f  U_Clk_Divi/r_counter_reg[20]/Q
                         net (fo=2, routed)           0.659     6.158    U_Clk_Divi/r_counter[20]
    SLICE_X57Y20         LUT4 (Prop_lut4_I0_O)        0.296     6.454 r  U_Clk_Divi/r_counter[23]_i_7/O
                         net (fo=1, routed)           0.431     6.885    U_Clk_Divi/r_counter[23]_i_7_n_0
    SLICE_X57Y19         LUT5 (Prop_lut5_I4_O)        0.124     7.009 r  U_Clk_Divi/r_counter[23]_i_6/O
                         net (fo=1, routed)           0.572     7.581    U_Clk_Divi/r_counter[23]_i_6_n_0
    SLICE_X57Y17         LUT6 (Prop_lut6_I5_O)        0.124     7.705 r  U_Clk_Divi/r_counter[23]_i_3/O
                         net (fo=1, routed)           0.575     8.279    U_Clk_Divi/r_counter[23]_i_3_n_0
    SLICE_X57Y15         LUT6 (Prop_lut6_I0_O)        0.124     8.403 r  U_Clk_Divi/r_counter[23]_i_2/O
                         net (fo=24, routed)          0.926     9.329    U_Clk_Divi/r_counter[23]_i_2_n_0
    SLICE_X57Y18         LUT2 (Prop_lut2_I0_O)        0.124     9.453 r  U_Clk_Divi/r_counter[15]_i_1__0/O
                         net (fo=1, routed)           0.000     9.453    U_Clk_Divi/r_counter_0[15]
    SLICE_X57Y18         FDCE                                         r  U_Clk_Divi/r_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.443    14.784    U_Clk_Divi/r_clk_reg_0
    SLICE_X57Y18         FDCE                                         r  U_Clk_Divi/r_counter_reg[15]/C
                         clock pessimism              0.273    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X57Y18         FDCE (Setup_fdce_C_D)        0.031    15.053    U_Clk_Divi/r_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.053    
                         arrival time                          -9.453    
  -------------------------------------------------------------------
                         slack                                  5.600    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 U_fnd_cntl/U_Clk_Divider/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_cntl/U_Clk_Divider/r_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.564     1.447    U_fnd_cntl/U_Clk_Divider/r_counter_reg[16]_0
    SLICE_X49Y11         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y11         FDCE (Prop_fdce_C_Q)         0.141     1.588 f  U_fnd_cntl/U_Clk_Divider/r_counter_reg[0]/Q
                         net (fo=3, routed)           0.168     1.756    U_fnd_cntl/U_Clk_Divider/r_counter_reg_n_0_[0]
    SLICE_X49Y11         LUT1 (Prop_lut1_I0_O)        0.042     1.798 r  U_fnd_cntl/U_Clk_Divider/r_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.798    U_fnd_cntl/U_Clk_Divider/r_counter[0]
    SLICE_X49Y11         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.834     1.961    U_fnd_cntl/U_Clk_Divider/r_counter_reg[16]_0
    SLICE_X49Y11         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[0]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X49Y11         FDCE (Hold_fdce_C_D)         0.105     1.552    U_fnd_cntl/U_Clk_Divider/r_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 U_Clk_Divi/r_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clk_Divi/r_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.452%)  route 0.183ns (49.548%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.564     1.447    U_Clk_Divi/r_clk_reg_0
    SLICE_X57Y15         FDCE                                         r  U_Clk_Divi/r_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y15         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  U_Clk_Divi/r_clk_reg/Q
                         net (fo=15, routed)          0.183     1.771    U_Clk_Divi/CLK
    SLICE_X57Y15         LUT2 (Prop_lut2_I1_O)        0.045     1.816 r  U_Clk_Divi/r_clk_i_1__0/O
                         net (fo=1, routed)           0.000     1.816    U_Clk_Divi/r_clk_i_1__0_n_0
    SLICE_X57Y15         FDCE                                         r  U_Clk_Divi/r_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.831     1.958    U_Clk_Divi/r_clk_reg_0
    SLICE_X57Y15         FDCE                                         r  U_Clk_Divi/r_clk_reg/C
                         clock pessimism             -0.511     1.447    
    SLICE_X57Y15         FDCE (Hold_fdce_C_D)         0.091     1.538    U_Clk_Divi/r_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 U_Clk_Divi/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clk_Divi/r_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.579%)  route 0.231ns (55.421%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.563     1.446    U_Clk_Divi/r_clk_reg_0
    SLICE_X57Y16         FDCE                                         r  U_Clk_Divi/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y16         FDCE (Prop_fdce_C_Q)         0.141     1.587 f  U_Clk_Divi/r_counter_reg[0]/Q
                         net (fo=3, routed)           0.231     1.818    U_Clk_Divi/r_counter[0]
    SLICE_X57Y16         LUT1 (Prop_lut1_I0_O)        0.045     1.863 r  U_Clk_Divi/r_counter[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.863    U_Clk_Divi/r_counter_0[0]
    SLICE_X57Y16         FDCE                                         r  U_Clk_Divi/r_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.830     1.957    U_Clk_Divi/r_clk_reg_0
    SLICE_X57Y16         FDCE                                         r  U_Clk_Divi/r_counter_reg[0]/C
                         clock pessimism             -0.511     1.446    
    SLICE_X57Y16         FDCE (Hold_fdce_C_D)         0.092     1.538    U_Clk_Divi/r_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 U_fnd_cntl/U_Clk_Divider/r_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_cntl/U_Clk_Divider/r_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.237ns (48.962%)  route 0.247ns (51.038%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.564     1.447    U_fnd_cntl/U_Clk_Divider/r_counter_reg[16]_0
    SLICE_X51Y10         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y10         FDCE (Prop_fdce_C_Q)         0.141     1.588 f  U_fnd_cntl/U_Clk_Divider/r_counter_reg[3]/Q
                         net (fo=2, routed)           0.119     1.707    U_fnd_cntl/U_Clk_Divider/r_counter_reg_n_0_[3]
    SLICE_X51Y11         LUT6 (Prop_lut6_I1_O)        0.045     1.752 f  U_fnd_cntl/U_Clk_Divider/r_counter[16]_i_2/O
                         net (fo=17, routed)          0.128     1.880    U_fnd_cntl/U_Clk_Divider/r_clk
    SLICE_X51Y11         LUT2 (Prop_lut2_I0_O)        0.051     1.931 r  U_fnd_cntl/U_Clk_Divider/r_counter[8]_i_1/O
                         net (fo=1, routed)           0.000     1.931    U_fnd_cntl/U_Clk_Divider/r_counter[8]
    SLICE_X51Y11         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.835     1.962    U_fnd_cntl/U_Clk_Divider/r_counter_reg[16]_0
    SLICE_X51Y11         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[8]/C
                         clock pessimism             -0.499     1.463    
    SLICE_X51Y11         FDCE (Hold_fdce_C_D)         0.107     1.570    U_fnd_cntl/U_Clk_Divider/r_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 U_fnd_cntl/U_Clk_Divider/r_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_cntl/U_Clk_Divider/r_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.231ns (48.321%)  route 0.247ns (51.679%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.564     1.447    U_fnd_cntl/U_Clk_Divider/r_counter_reg[16]_0
    SLICE_X51Y10         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y10         FDCE (Prop_fdce_C_Q)         0.141     1.588 f  U_fnd_cntl/U_Clk_Divider/r_counter_reg[3]/Q
                         net (fo=2, routed)           0.119     1.707    U_fnd_cntl/U_Clk_Divider/r_counter_reg_n_0_[3]
    SLICE_X51Y11         LUT6 (Prop_lut6_I1_O)        0.045     1.752 f  U_fnd_cntl/U_Clk_Divider/r_counter[16]_i_2/O
                         net (fo=17, routed)          0.128     1.880    U_fnd_cntl/U_Clk_Divider/r_clk
    SLICE_X51Y11         LUT2 (Prop_lut2_I0_O)        0.045     1.925 r  U_fnd_cntl/U_Clk_Divider/r_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     1.925    U_fnd_cntl/U_Clk_Divider/r_counter[6]
    SLICE_X51Y11         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.835     1.962    U_fnd_cntl/U_Clk_Divider/r_counter_reg[16]_0
    SLICE_X51Y11         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[6]/C
                         clock pessimism             -0.499     1.463    
    SLICE_X51Y11         FDCE (Hold_fdce_C_D)         0.092     1.555    U_fnd_cntl/U_Clk_Divider/r_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 U_Clk_Divi/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clk_Divi/r_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.237ns (46.110%)  route 0.277ns (53.890%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.563     1.446    U_Clk_Divi/r_clk_reg_0
    SLICE_X57Y16         FDCE                                         r  U_Clk_Divi/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y16         FDCE (Prop_fdce_C_Q)         0.141     1.587 f  U_Clk_Divi/r_counter_reg[0]/Q
                         net (fo=3, routed)           0.159     1.746    U_Clk_Divi/r_counter[0]
    SLICE_X57Y15         LUT6 (Prop_lut6_I3_O)        0.045     1.791 r  U_Clk_Divi/r_counter[23]_i_2/O
                         net (fo=24, routed)          0.118     1.909    U_Clk_Divi/r_counter[23]_i_2_n_0
    SLICE_X57Y15         LUT2 (Prop_lut2_I0_O)        0.051     1.960 r  U_Clk_Divi/r_counter[4]_i_1__1/O
                         net (fo=1, routed)           0.000     1.960    U_Clk_Divi/r_counter_0[4]
    SLICE_X57Y15         FDCE                                         r  U_Clk_Divi/r_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.831     1.958    U_Clk_Divi/r_clk_reg_0
    SLICE_X57Y15         FDCE                                         r  U_Clk_Divi/r_counter_reg[4]/C
                         clock pessimism             -0.497     1.461    
    SLICE_X57Y15         FDCE (Hold_fdce_C_D)         0.107     1.568    U_Clk_Divi/r_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 U_Clk_Divi/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clk_Divi/r_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.231ns (45.473%)  route 0.277ns (54.527%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.563     1.446    U_Clk_Divi/r_clk_reg_0
    SLICE_X57Y16         FDCE                                         r  U_Clk_Divi/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y16         FDCE (Prop_fdce_C_Q)         0.141     1.587 f  U_Clk_Divi/r_counter_reg[0]/Q
                         net (fo=3, routed)           0.159     1.746    U_Clk_Divi/r_counter[0]
    SLICE_X57Y15         LUT6 (Prop_lut6_I3_O)        0.045     1.791 r  U_Clk_Divi/r_counter[23]_i_2/O
                         net (fo=24, routed)          0.118     1.909    U_Clk_Divi/r_counter[23]_i_2_n_0
    SLICE_X57Y15         LUT2 (Prop_lut2_I0_O)        0.045     1.954 r  U_Clk_Divi/r_counter[3]_i_1__1/O
                         net (fo=1, routed)           0.000     1.954    U_Clk_Divi/r_counter_0[3]
    SLICE_X57Y15         FDCE                                         r  U_Clk_Divi/r_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.831     1.958    U_Clk_Divi/r_clk_reg_0
    SLICE_X57Y15         FDCE                                         r  U_Clk_Divi/r_counter_reg[3]/C
                         clock pessimism             -0.497     1.461    
    SLICE_X57Y15         FDCE (Hold_fdce_C_D)         0.092     1.553    U_Clk_Divi/r_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 U_Clk_Divi/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clk_Divi/r_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.234ns (40.691%)  route 0.341ns (59.309%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.563     1.446    U_Clk_Divi/r_clk_reg_0
    SLICE_X57Y16         FDCE                                         r  U_Clk_Divi/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y16         FDCE (Prop_fdce_C_Q)         0.141     1.587 f  U_Clk_Divi/r_counter_reg[0]/Q
                         net (fo=3, routed)           0.159     1.746    U_Clk_Divi/r_counter[0]
    SLICE_X57Y15         LUT6 (Prop_lut6_I3_O)        0.045     1.791 r  U_Clk_Divi/r_counter[23]_i_2/O
                         net (fo=24, routed)          0.182     1.973    U_Clk_Divi/r_counter[23]_i_2_n_0
    SLICE_X57Y15         LUT2 (Prop_lut2_I0_O)        0.048     2.021 r  U_Clk_Divi/r_counter[5]_i_1__1/O
                         net (fo=1, routed)           0.000     2.021    U_Clk_Divi/r_counter_0[5]
    SLICE_X57Y15         FDCE                                         r  U_Clk_Divi/r_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.831     1.958    U_Clk_Divi/r_clk_reg_0
    SLICE_X57Y15         FDCE                                         r  U_Clk_Divi/r_counter_reg[5]/C
                         clock pessimism             -0.497     1.461    
    SLICE_X57Y15         FDCE (Hold_fdce_C_D)         0.107     1.568    U_Clk_Divi/r_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 U_Clk_Divi/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clk_Divi/r_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.235ns (40.723%)  route 0.342ns (59.277%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.563     1.446    U_Clk_Divi/r_clk_reg_0
    SLICE_X57Y16         FDCE                                         r  U_Clk_Divi/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y16         FDCE (Prop_fdce_C_Q)         0.141     1.587 f  U_Clk_Divi/r_counter_reg[0]/Q
                         net (fo=3, routed)           0.159     1.746    U_Clk_Divi/r_counter[0]
    SLICE_X57Y15         LUT6 (Prop_lut6_I3_O)        0.045     1.791 r  U_Clk_Divi/r_counter[23]_i_2/O
                         net (fo=24, routed)          0.183     1.974    U_Clk_Divi/r_counter[23]_i_2_n_0
    SLICE_X57Y15         LUT2 (Prop_lut2_I0_O)        0.049     2.023 r  U_Clk_Divi/r_counter[2]_i_1__1/O
                         net (fo=1, routed)           0.000     2.023    U_Clk_Divi/r_counter_0[2]
    SLICE_X57Y15         FDCE                                         r  U_Clk_Divi/r_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.831     1.958    U_Clk_Divi/r_clk_reg_0
    SLICE_X57Y15         FDCE                                         r  U_Clk_Divi/r_counter_reg[2]/C
                         clock pessimism             -0.497     1.461    
    SLICE_X57Y15         FDCE (Hold_fdce_C_D)         0.107     1.568    U_Clk_Divi/r_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 U_Clk_Divi/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clk_Divi/r_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.231ns (40.309%)  route 0.342ns (59.691%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.563     1.446    U_Clk_Divi/r_clk_reg_0
    SLICE_X57Y16         FDCE                                         r  U_Clk_Divi/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y16         FDCE (Prop_fdce_C_Q)         0.141     1.587 f  U_Clk_Divi/r_counter_reg[0]/Q
                         net (fo=3, routed)           0.159     1.746    U_Clk_Divi/r_counter[0]
    SLICE_X57Y15         LUT6 (Prop_lut6_I3_O)        0.045     1.791 r  U_Clk_Divi/r_counter[23]_i_2/O
                         net (fo=24, routed)          0.183     1.974    U_Clk_Divi/r_counter[23]_i_2_n_0
    SLICE_X57Y15         LUT2 (Prop_lut2_I0_O)        0.045     2.019 r  U_Clk_Divi/r_counter[1]_i_1__2/O
                         net (fo=1, routed)           0.000     2.019    U_Clk_Divi/r_counter_0[1]
    SLICE_X57Y15         FDCE                                         r  U_Clk_Divi/r_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.831     1.958    U_Clk_Divi/r_clk_reg_0
    SLICE_X57Y15         FDCE                                         r  U_Clk_Divi/r_counter_reg[1]/C
                         clock pessimism             -0.497     1.461    
    SLICE_X57Y15         FDCE (Hold_fdce_C_D)         0.092     1.553    U_Clk_Divi/r_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.466    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y15   U_Clk_Divi/r_clk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y18   U_Clk_Divi/r_counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y19   U_Clk_Divi/r_counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y18   U_Clk_Divi/r_counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y18   U_Clk_Divi/r_counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y19   U_Clk_Divi/r_counter_reg[17]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y20   U_Clk_Divi/r_counter_reg[18]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y19   U_Clk_Divi/r_counter_reg[19]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y15   U_Clk_Divi/r_counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y15   U_Clk_Divi/r_clk_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y15   U_Clk_Divi/r_counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y15   U_Clk_Divi/r_counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y15   U_Clk_Divi/r_counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y15   U_Clk_Divi/r_counter_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y15   U_Clk_Divi/r_counter_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y16   U_Clk_Divi/r_counter_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y16   U_Clk_Divi/r_counter_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y11   U_fnd_cntl/U_Clk_Divider/r_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y13   U_fnd_cntl/U_Clk_Divider/r_counter_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y19   U_Clk_Divi/r_counter_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y19   U_Clk_Divi/r_counter_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y20   U_Clk_Divi/r_counter_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y19   U_Clk_Divi/r_counter_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y19   U_Clk_Divi/r_counter_reg[20]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y20   U_Clk_Divi/r_counter_reg[21]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y20   U_Clk_Divi/r_counter_reg[22]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y20   U_Clk_Divi/r_counter_reg[23]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y17   U_Clk_Divi/r_counter_reg[6]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y17   U_Clk_Divi/r_counter_reg[9]/C



