#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Aug 19 15:18:39 2023
# Process ID: 54674
# Current directory: /home/ICer/my_ic/uart_demo_prj/fpga/vivado_work
# Command line: vivado
# Log file: /home/ICer/my_ic/uart_demo_prj/fpga/vivado_work/vivado.log
# Journal file: /home/ICer/my_ic/uart_demo_prj/fpga/vivado_work/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/ICer/my_ic/uart_demo_prj/fpga/k325t/k325t.xpr
update_compile_order -fileset sources_1
set_property compxlib.modelsim_compiled_library_dir /home/ICer/my_ic/k7_modelsim_libs [current_project]
compile_simlib -simulator modelsim -simulator_exec_path {/home/mentor/questasim/linux_x86_64} -family kintex7 -language all -library all -dir {/home/ICer/my_ic/k7_modelsim_libs}
set_property compxlib.questa_compiled_library_dir /home/ICer/my_ic/k7_quesasim_libs [current_project]
compile_simlib -simulator questa -simulator_exec_path {/home/mentor/questasim/linux_x86_64} -family kintex7 -language all -library all -dir {/home/ICer/my_ic/k7_quesasim_libs}
add_files -norecurse {/home/ICer/my_ic/uart_demo_prj/src/rtl/uart_rx.v /home/ICer/my_ic/uart_demo_prj/src/rtl/uart_tx.v /home/ICer/my_ic/uart_demo_prj/src/rtl/uart_top.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse /home/ICer/my_ic/uart_demo_prj/src/tb/uart_top_tb.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
set_property target_simulator Questa [current_project]
set_property -name {questa.compile.vhdl_syntax} -value {2008} -objects [get_filesets sim_1]
update_compile_order -fileset sources_1
launch_simulation
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {200.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {5.000} CONFIG.CLKOUT1_JITTER {142.107}] [get_ips clk_wiz_0]
generate_target all [get_files  /home/ICer/my_ic/uart_demo_prj/fpga/k325t/k325t.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
export_ip_user_files -of_objects [get_files /home/ICer/my_ic/uart_demo_prj/fpga/k325t/k325t.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/ICer/my_ic/uart_demo_prj/fpga/k325t/k325t.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory /home/ICer/my_ic/uart_demo_prj/fpga/k325t/k325t.ip_user_files/sim_scripts -ip_user_files_dir /home/ICer/my_ic/uart_demo_prj/fpga/k325t/k325t.ip_user_files -ipstatic_source_dir /home/ICer/my_ic/uart_demo_prj/fpga/k325t/k325t.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/ICer/my_ic/k7_modelsim_libs} {questa=/home/ICer/my_ic/k7_quesasim_libs} {ies=/home/ICer/my_ic/uart_demo_prj/fpga/k325t/k325t.cache/compile_simlib/ies} {xcelium=/home/ICer/my_ic/uart_demo_prj/fpga/k325t/k325t.cache/compile_simlib/xcelium} {vcs=/home/ICer/Work_file/Vivadoprj/K7prj/my_project/my_project.cache/compile_simlib/vcs} {riviera=/home/ICer/my_ic/uart_demo_prj/fpga/k325t/k325t.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_simulation
launch_simulation
