
F411CE_USART_to_VCP.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002cc8  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000078  08002e68  08002e68  00003e68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002ee0  08002ee0  0000405c  2**0
                  CONTENTS
  4 .ARM          00000008  08002ee0  08002ee0  00003ee0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08002ee8  08002ee8  0000405c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002ee8  08002ee8  00003ee8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002eec  08002eec  00003eec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000005c  20000000  08002ef0  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001ac  2000005c  08002f4c  0000405c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000208  08002f4c  00004208  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000405c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00005446  00000000  00000000  0000408c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000012f9  00000000  00000000  000094d2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000005f8  00000000  00000000  0000a7d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000469  00000000  00000000  0000adc8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00015509  00000000  00000000  0000b231  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00006e54  00000000  00000000  0002073a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00084b51  00000000  00000000  0002758e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000ac0df  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001c40  00000000  00000000  000ac124  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000096  00000000  00000000  000add64  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000005c 	.word	0x2000005c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08002e50 	.word	0x08002e50

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000060 	.word	0x20000060
 80001dc:	08002e50 	.word	0x08002e50

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b96a 	b.w	800057c <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	460c      	mov	r4, r1
 80002c8:	2b00      	cmp	r3, #0
 80002ca:	d14e      	bne.n	800036a <__udivmoddi4+0xaa>
 80002cc:	4694      	mov	ip, r2
 80002ce:	458c      	cmp	ip, r1
 80002d0:	4686      	mov	lr, r0
 80002d2:	fab2 f282 	clz	r2, r2
 80002d6:	d962      	bls.n	800039e <__udivmoddi4+0xde>
 80002d8:	b14a      	cbz	r2, 80002ee <__udivmoddi4+0x2e>
 80002da:	f1c2 0320 	rsb	r3, r2, #32
 80002de:	4091      	lsls	r1, r2
 80002e0:	fa20 f303 	lsr.w	r3, r0, r3
 80002e4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002e8:	4319      	orrs	r1, r3
 80002ea:	fa00 fe02 	lsl.w	lr, r0, r2
 80002ee:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002f2:	fa1f f68c 	uxth.w	r6, ip
 80002f6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002fa:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002fe:	fb07 1114 	mls	r1, r7, r4, r1
 8000302:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000306:	fb04 f106 	mul.w	r1, r4, r6
 800030a:	4299      	cmp	r1, r3
 800030c:	d90a      	bls.n	8000324 <__udivmoddi4+0x64>
 800030e:	eb1c 0303 	adds.w	r3, ip, r3
 8000312:	f104 30ff 	add.w	r0, r4, #4294967295
 8000316:	f080 8112 	bcs.w	800053e <__udivmoddi4+0x27e>
 800031a:	4299      	cmp	r1, r3
 800031c:	f240 810f 	bls.w	800053e <__udivmoddi4+0x27e>
 8000320:	3c02      	subs	r4, #2
 8000322:	4463      	add	r3, ip
 8000324:	1a59      	subs	r1, r3, r1
 8000326:	fa1f f38e 	uxth.w	r3, lr
 800032a:	fbb1 f0f7 	udiv	r0, r1, r7
 800032e:	fb07 1110 	mls	r1, r7, r0, r1
 8000332:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000336:	fb00 f606 	mul.w	r6, r0, r6
 800033a:	429e      	cmp	r6, r3
 800033c:	d90a      	bls.n	8000354 <__udivmoddi4+0x94>
 800033e:	eb1c 0303 	adds.w	r3, ip, r3
 8000342:	f100 31ff 	add.w	r1, r0, #4294967295
 8000346:	f080 80fc 	bcs.w	8000542 <__udivmoddi4+0x282>
 800034a:	429e      	cmp	r6, r3
 800034c:	f240 80f9 	bls.w	8000542 <__udivmoddi4+0x282>
 8000350:	4463      	add	r3, ip
 8000352:	3802      	subs	r0, #2
 8000354:	1b9b      	subs	r3, r3, r6
 8000356:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800035a:	2100      	movs	r1, #0
 800035c:	b11d      	cbz	r5, 8000366 <__udivmoddi4+0xa6>
 800035e:	40d3      	lsrs	r3, r2
 8000360:	2200      	movs	r2, #0
 8000362:	e9c5 3200 	strd	r3, r2, [r5]
 8000366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036a:	428b      	cmp	r3, r1
 800036c:	d905      	bls.n	800037a <__udivmoddi4+0xba>
 800036e:	b10d      	cbz	r5, 8000374 <__udivmoddi4+0xb4>
 8000370:	e9c5 0100 	strd	r0, r1, [r5]
 8000374:	2100      	movs	r1, #0
 8000376:	4608      	mov	r0, r1
 8000378:	e7f5      	b.n	8000366 <__udivmoddi4+0xa6>
 800037a:	fab3 f183 	clz	r1, r3
 800037e:	2900      	cmp	r1, #0
 8000380:	d146      	bne.n	8000410 <__udivmoddi4+0x150>
 8000382:	42a3      	cmp	r3, r4
 8000384:	d302      	bcc.n	800038c <__udivmoddi4+0xcc>
 8000386:	4290      	cmp	r0, r2
 8000388:	f0c0 80f0 	bcc.w	800056c <__udivmoddi4+0x2ac>
 800038c:	1a86      	subs	r6, r0, r2
 800038e:	eb64 0303 	sbc.w	r3, r4, r3
 8000392:	2001      	movs	r0, #1
 8000394:	2d00      	cmp	r5, #0
 8000396:	d0e6      	beq.n	8000366 <__udivmoddi4+0xa6>
 8000398:	e9c5 6300 	strd	r6, r3, [r5]
 800039c:	e7e3      	b.n	8000366 <__udivmoddi4+0xa6>
 800039e:	2a00      	cmp	r2, #0
 80003a0:	f040 8090 	bne.w	80004c4 <__udivmoddi4+0x204>
 80003a4:	eba1 040c 	sub.w	r4, r1, ip
 80003a8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003ac:	fa1f f78c 	uxth.w	r7, ip
 80003b0:	2101      	movs	r1, #1
 80003b2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003b6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003ba:	fb08 4416 	mls	r4, r8, r6, r4
 80003be:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003c2:	fb07 f006 	mul.w	r0, r7, r6
 80003c6:	4298      	cmp	r0, r3
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0x11c>
 80003ca:	eb1c 0303 	adds.w	r3, ip, r3
 80003ce:	f106 34ff 	add.w	r4, r6, #4294967295
 80003d2:	d202      	bcs.n	80003da <__udivmoddi4+0x11a>
 80003d4:	4298      	cmp	r0, r3
 80003d6:	f200 80cd 	bhi.w	8000574 <__udivmoddi4+0x2b4>
 80003da:	4626      	mov	r6, r4
 80003dc:	1a1c      	subs	r4, r3, r0
 80003de:	fa1f f38e 	uxth.w	r3, lr
 80003e2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003e6:	fb08 4410 	mls	r4, r8, r0, r4
 80003ea:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003ee:	fb00 f707 	mul.w	r7, r0, r7
 80003f2:	429f      	cmp	r7, r3
 80003f4:	d908      	bls.n	8000408 <__udivmoddi4+0x148>
 80003f6:	eb1c 0303 	adds.w	r3, ip, r3
 80003fa:	f100 34ff 	add.w	r4, r0, #4294967295
 80003fe:	d202      	bcs.n	8000406 <__udivmoddi4+0x146>
 8000400:	429f      	cmp	r7, r3
 8000402:	f200 80b0 	bhi.w	8000566 <__udivmoddi4+0x2a6>
 8000406:	4620      	mov	r0, r4
 8000408:	1bdb      	subs	r3, r3, r7
 800040a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800040e:	e7a5      	b.n	800035c <__udivmoddi4+0x9c>
 8000410:	f1c1 0620 	rsb	r6, r1, #32
 8000414:	408b      	lsls	r3, r1
 8000416:	fa22 f706 	lsr.w	r7, r2, r6
 800041a:	431f      	orrs	r7, r3
 800041c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000420:	fa04 f301 	lsl.w	r3, r4, r1
 8000424:	ea43 030c 	orr.w	r3, r3, ip
 8000428:	40f4      	lsrs	r4, r6
 800042a:	fa00 f801 	lsl.w	r8, r0, r1
 800042e:	0c38      	lsrs	r0, r7, #16
 8000430:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000434:	fbb4 fef0 	udiv	lr, r4, r0
 8000438:	fa1f fc87 	uxth.w	ip, r7
 800043c:	fb00 441e 	mls	r4, r0, lr, r4
 8000440:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000444:	fb0e f90c 	mul.w	r9, lr, ip
 8000448:	45a1      	cmp	r9, r4
 800044a:	fa02 f201 	lsl.w	r2, r2, r1
 800044e:	d90a      	bls.n	8000466 <__udivmoddi4+0x1a6>
 8000450:	193c      	adds	r4, r7, r4
 8000452:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000456:	f080 8084 	bcs.w	8000562 <__udivmoddi4+0x2a2>
 800045a:	45a1      	cmp	r9, r4
 800045c:	f240 8081 	bls.w	8000562 <__udivmoddi4+0x2a2>
 8000460:	f1ae 0e02 	sub.w	lr, lr, #2
 8000464:	443c      	add	r4, r7
 8000466:	eba4 0409 	sub.w	r4, r4, r9
 800046a:	fa1f f983 	uxth.w	r9, r3
 800046e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000472:	fb00 4413 	mls	r4, r0, r3, r4
 8000476:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800047a:	fb03 fc0c 	mul.w	ip, r3, ip
 800047e:	45a4      	cmp	ip, r4
 8000480:	d907      	bls.n	8000492 <__udivmoddi4+0x1d2>
 8000482:	193c      	adds	r4, r7, r4
 8000484:	f103 30ff 	add.w	r0, r3, #4294967295
 8000488:	d267      	bcs.n	800055a <__udivmoddi4+0x29a>
 800048a:	45a4      	cmp	ip, r4
 800048c:	d965      	bls.n	800055a <__udivmoddi4+0x29a>
 800048e:	3b02      	subs	r3, #2
 8000490:	443c      	add	r4, r7
 8000492:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000496:	fba0 9302 	umull	r9, r3, r0, r2
 800049a:	eba4 040c 	sub.w	r4, r4, ip
 800049e:	429c      	cmp	r4, r3
 80004a0:	46ce      	mov	lr, r9
 80004a2:	469c      	mov	ip, r3
 80004a4:	d351      	bcc.n	800054a <__udivmoddi4+0x28a>
 80004a6:	d04e      	beq.n	8000546 <__udivmoddi4+0x286>
 80004a8:	b155      	cbz	r5, 80004c0 <__udivmoddi4+0x200>
 80004aa:	ebb8 030e 	subs.w	r3, r8, lr
 80004ae:	eb64 040c 	sbc.w	r4, r4, ip
 80004b2:	fa04 f606 	lsl.w	r6, r4, r6
 80004b6:	40cb      	lsrs	r3, r1
 80004b8:	431e      	orrs	r6, r3
 80004ba:	40cc      	lsrs	r4, r1
 80004bc:	e9c5 6400 	strd	r6, r4, [r5]
 80004c0:	2100      	movs	r1, #0
 80004c2:	e750      	b.n	8000366 <__udivmoddi4+0xa6>
 80004c4:	f1c2 0320 	rsb	r3, r2, #32
 80004c8:	fa20 f103 	lsr.w	r1, r0, r3
 80004cc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004d0:	fa24 f303 	lsr.w	r3, r4, r3
 80004d4:	4094      	lsls	r4, r2
 80004d6:	430c      	orrs	r4, r1
 80004d8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004dc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004e0:	fa1f f78c 	uxth.w	r7, ip
 80004e4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004e8:	fb08 3110 	mls	r1, r8, r0, r3
 80004ec:	0c23      	lsrs	r3, r4, #16
 80004ee:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004f2:	fb00 f107 	mul.w	r1, r0, r7
 80004f6:	4299      	cmp	r1, r3
 80004f8:	d908      	bls.n	800050c <__udivmoddi4+0x24c>
 80004fa:	eb1c 0303 	adds.w	r3, ip, r3
 80004fe:	f100 36ff 	add.w	r6, r0, #4294967295
 8000502:	d22c      	bcs.n	800055e <__udivmoddi4+0x29e>
 8000504:	4299      	cmp	r1, r3
 8000506:	d92a      	bls.n	800055e <__udivmoddi4+0x29e>
 8000508:	3802      	subs	r0, #2
 800050a:	4463      	add	r3, ip
 800050c:	1a5b      	subs	r3, r3, r1
 800050e:	b2a4      	uxth	r4, r4
 8000510:	fbb3 f1f8 	udiv	r1, r3, r8
 8000514:	fb08 3311 	mls	r3, r8, r1, r3
 8000518:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800051c:	fb01 f307 	mul.w	r3, r1, r7
 8000520:	42a3      	cmp	r3, r4
 8000522:	d908      	bls.n	8000536 <__udivmoddi4+0x276>
 8000524:	eb1c 0404 	adds.w	r4, ip, r4
 8000528:	f101 36ff 	add.w	r6, r1, #4294967295
 800052c:	d213      	bcs.n	8000556 <__udivmoddi4+0x296>
 800052e:	42a3      	cmp	r3, r4
 8000530:	d911      	bls.n	8000556 <__udivmoddi4+0x296>
 8000532:	3902      	subs	r1, #2
 8000534:	4464      	add	r4, ip
 8000536:	1ae4      	subs	r4, r4, r3
 8000538:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800053c:	e739      	b.n	80003b2 <__udivmoddi4+0xf2>
 800053e:	4604      	mov	r4, r0
 8000540:	e6f0      	b.n	8000324 <__udivmoddi4+0x64>
 8000542:	4608      	mov	r0, r1
 8000544:	e706      	b.n	8000354 <__udivmoddi4+0x94>
 8000546:	45c8      	cmp	r8, r9
 8000548:	d2ae      	bcs.n	80004a8 <__udivmoddi4+0x1e8>
 800054a:	ebb9 0e02 	subs.w	lr, r9, r2
 800054e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000552:	3801      	subs	r0, #1
 8000554:	e7a8      	b.n	80004a8 <__udivmoddi4+0x1e8>
 8000556:	4631      	mov	r1, r6
 8000558:	e7ed      	b.n	8000536 <__udivmoddi4+0x276>
 800055a:	4603      	mov	r3, r0
 800055c:	e799      	b.n	8000492 <__udivmoddi4+0x1d2>
 800055e:	4630      	mov	r0, r6
 8000560:	e7d4      	b.n	800050c <__udivmoddi4+0x24c>
 8000562:	46d6      	mov	lr, sl
 8000564:	e77f      	b.n	8000466 <__udivmoddi4+0x1a6>
 8000566:	4463      	add	r3, ip
 8000568:	3802      	subs	r0, #2
 800056a:	e74d      	b.n	8000408 <__udivmoddi4+0x148>
 800056c:	4606      	mov	r6, r0
 800056e:	4623      	mov	r3, r4
 8000570:	4608      	mov	r0, r1
 8000572:	e70f      	b.n	8000394 <__udivmoddi4+0xd4>
 8000574:	3e02      	subs	r6, #2
 8000576:	4463      	add	r3, ip
 8000578:	e730      	b.n	80003dc <__udivmoddi4+0x11c>
 800057a:	bf00      	nop

0800057c <__aeabi_idiv0>:
 800057c:	4770      	bx	lr
 800057e:	bf00      	nop

08000580 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000580:	b580      	push	{r7, lr}
 8000582:	b092      	sub	sp, #72	@ 0x48
 8000584:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000586:	f000 fa41 	bl	8000a0c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800058a:	f000 f83b 	bl	8000604 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800058e:	f000 f8cb 	bl	8000728 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000592:	f000 f89f 	bl	80006d4 <MX_USART1_UART_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
        for (int i=0;i<128;i++)
 8000596:	2300      	movs	r3, #0
 8000598:	647b      	str	r3, [r7, #68]	@ 0x44
 800059a:	e026      	b.n	80005ea <main+0x6a>
  {

        	char buffer[64]; //create a buffer, called buffer, of size 64, size not important as long as big enough to hold print data
        	HAL_UART_Transmit(&huart1, (uint8_t*)buffer, sprintf(buffer, "Number is %d OK \r\n", i), 500);
 800059c:	463b      	mov	r3, r7
 800059e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80005a0:	4914      	ldr	r1, [pc, #80]	@ (80005f4 <main+0x74>)
 80005a2:	4618      	mov	r0, r3
 80005a4:	f001 ffb4 	bl	8002510 <siprintf>
 80005a8:	4603      	mov	r3, r0
 80005aa:	b29a      	uxth	r2, r3
 80005ac:	4639      	mov	r1, r7
 80005ae:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 80005b2:	4811      	ldr	r0, [pc, #68]	@ (80005f8 <main+0x78>)
 80005b4:	f001 f9f9 	bl	80019aa <HAL_UART_Transmit>
        	//Transmit "Number is %d OK \r\n" via buffer to UART

	        char* msg = "Hello this is fun!\n\r";
 80005b8:	4b10      	ldr	r3, [pc, #64]	@ (80005fc <main+0x7c>)
 80005ba:	643b      	str	r3, [r7, #64]	@ 0x40
	        //char* is a pointer to the first char in the return "string" (char array).
	        //although the size of the array isn't given, in C "string"s are null terminated.
	        //meaning you can start reading the chars of the position the pointer is set to until you encounter a null char ('\0').
	        HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), 0xFFFF);
 80005bc:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 80005be:	f7ff fe0f 	bl	80001e0 <strlen>
 80005c2:	4603      	mov	r3, r0
 80005c4:	b29a      	uxth	r2, r3
 80005c6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80005ca:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80005cc:	480a      	ldr	r0, [pc, #40]	@ (80005f8 <main+0x78>)
 80005ce:	f001 f9ec 	bl	80019aa <HAL_UART_Transmit>

	        HAL_GPIO_TogglePin(Blue_LED_GPIO_Port, Blue_LED_Pin); //toggles state of PC13 Blue LED pin
 80005d2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80005d6:	480a      	ldr	r0, [pc, #40]	@ (8000600 <main+0x80>)
 80005d8:	f000 fd31 	bl	800103e <HAL_GPIO_TogglePin>

		    HAL_Delay(1000); //Delay 1 Seconds
 80005dc:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80005e0:	f000 fa86 	bl	8000af0 <HAL_Delay>
        for (int i=0;i<128;i++)
 80005e4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80005e6:	3301      	adds	r3, #1
 80005e8:	647b      	str	r3, [r7, #68]	@ 0x44
 80005ea:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80005ec:	2b7f      	cmp	r3, #127	@ 0x7f
 80005ee:	ddd5      	ble.n	800059c <main+0x1c>
 80005f0:	e7d1      	b.n	8000596 <main+0x16>
 80005f2:	bf00      	nop
 80005f4:	08002e68 	.word	0x08002e68
 80005f8:	20000078 	.word	0x20000078
 80005fc:	08002e7c 	.word	0x08002e7c
 8000600:	40020800 	.word	0x40020800

08000604 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000604:	b580      	push	{r7, lr}
 8000606:	b094      	sub	sp, #80	@ 0x50
 8000608:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800060a:	f107 0320 	add.w	r3, r7, #32
 800060e:	2230      	movs	r2, #48	@ 0x30
 8000610:	2100      	movs	r1, #0
 8000612:	4618      	mov	r0, r3
 8000614:	f001 ff9c 	bl	8002550 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000618:	f107 030c 	add.w	r3, r7, #12
 800061c:	2200      	movs	r2, #0
 800061e:	601a      	str	r2, [r3, #0]
 8000620:	605a      	str	r2, [r3, #4]
 8000622:	609a      	str	r2, [r3, #8]
 8000624:	60da      	str	r2, [r3, #12]
 8000626:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000628:	2300      	movs	r3, #0
 800062a:	60bb      	str	r3, [r7, #8]
 800062c:	4b27      	ldr	r3, [pc, #156]	@ (80006cc <SystemClock_Config+0xc8>)
 800062e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000630:	4a26      	ldr	r2, [pc, #152]	@ (80006cc <SystemClock_Config+0xc8>)
 8000632:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000636:	6413      	str	r3, [r2, #64]	@ 0x40
 8000638:	4b24      	ldr	r3, [pc, #144]	@ (80006cc <SystemClock_Config+0xc8>)
 800063a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800063c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000640:	60bb      	str	r3, [r7, #8]
 8000642:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000644:	2300      	movs	r3, #0
 8000646:	607b      	str	r3, [r7, #4]
 8000648:	4b21      	ldr	r3, [pc, #132]	@ (80006d0 <SystemClock_Config+0xcc>)
 800064a:	681b      	ldr	r3, [r3, #0]
 800064c:	4a20      	ldr	r2, [pc, #128]	@ (80006d0 <SystemClock_Config+0xcc>)
 800064e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000652:	6013      	str	r3, [r2, #0]
 8000654:	4b1e      	ldr	r3, [pc, #120]	@ (80006d0 <SystemClock_Config+0xcc>)
 8000656:	681b      	ldr	r3, [r3, #0]
 8000658:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800065c:	607b      	str	r3, [r7, #4]
 800065e:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000660:	2301      	movs	r3, #1
 8000662:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000664:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000668:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800066a:	2302      	movs	r3, #2
 800066c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800066e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000672:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 12;
 8000674:	230c      	movs	r3, #12
 8000676:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 96;
 8000678:	2360      	movs	r3, #96	@ 0x60
 800067a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800067c:	2302      	movs	r3, #2
 800067e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000680:	2304      	movs	r3, #4
 8000682:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000684:	f107 0320 	add.w	r3, r7, #32
 8000688:	4618      	mov	r0, r3
 800068a:	f000 fcf3 	bl	8001074 <HAL_RCC_OscConfig>
 800068e:	4603      	mov	r3, r0
 8000690:	2b00      	cmp	r3, #0
 8000692:	d001      	beq.n	8000698 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000694:	f000 f89a 	bl	80007cc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000698:	230f      	movs	r3, #15
 800069a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800069c:	2302      	movs	r3, #2
 800069e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006a0:	2300      	movs	r3, #0
 80006a2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80006a4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80006a8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006aa:	2300      	movs	r3, #0
 80006ac:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80006ae:	f107 030c 	add.w	r3, r7, #12
 80006b2:	2103      	movs	r1, #3
 80006b4:	4618      	mov	r0, r3
 80006b6:	f000 ff4b 	bl	8001550 <HAL_RCC_ClockConfig>
 80006ba:	4603      	mov	r3, r0
 80006bc:	2b00      	cmp	r3, #0
 80006be:	d001      	beq.n	80006c4 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80006c0:	f000 f884 	bl	80007cc <Error_Handler>
  }
}
 80006c4:	bf00      	nop
 80006c6:	3750      	adds	r7, #80	@ 0x50
 80006c8:	46bd      	mov	sp, r7
 80006ca:	bd80      	pop	{r7, pc}
 80006cc:	40023800 	.word	0x40023800
 80006d0:	40007000 	.word	0x40007000

080006d4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80006d4:	b580      	push	{r7, lr}
 80006d6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80006d8:	4b11      	ldr	r3, [pc, #68]	@ (8000720 <MX_USART1_UART_Init+0x4c>)
 80006da:	4a12      	ldr	r2, [pc, #72]	@ (8000724 <MX_USART1_UART_Init+0x50>)
 80006dc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 80006de:	4b10      	ldr	r3, [pc, #64]	@ (8000720 <MX_USART1_UART_Init+0x4c>)
 80006e0:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 80006e4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80006e6:	4b0e      	ldr	r3, [pc, #56]	@ (8000720 <MX_USART1_UART_Init+0x4c>)
 80006e8:	2200      	movs	r2, #0
 80006ea:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80006ec:	4b0c      	ldr	r3, [pc, #48]	@ (8000720 <MX_USART1_UART_Init+0x4c>)
 80006ee:	2200      	movs	r2, #0
 80006f0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80006f2:	4b0b      	ldr	r3, [pc, #44]	@ (8000720 <MX_USART1_UART_Init+0x4c>)
 80006f4:	2200      	movs	r2, #0
 80006f6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80006f8:	4b09      	ldr	r3, [pc, #36]	@ (8000720 <MX_USART1_UART_Init+0x4c>)
 80006fa:	220c      	movs	r2, #12
 80006fc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80006fe:	4b08      	ldr	r3, [pc, #32]	@ (8000720 <MX_USART1_UART_Init+0x4c>)
 8000700:	2200      	movs	r2, #0
 8000702:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000704:	4b06      	ldr	r3, [pc, #24]	@ (8000720 <MX_USART1_UART_Init+0x4c>)
 8000706:	2200      	movs	r2, #0
 8000708:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800070a:	4805      	ldr	r0, [pc, #20]	@ (8000720 <MX_USART1_UART_Init+0x4c>)
 800070c:	f001 f900 	bl	8001910 <HAL_UART_Init>
 8000710:	4603      	mov	r3, r0
 8000712:	2b00      	cmp	r3, #0
 8000714:	d001      	beq.n	800071a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000716:	f000 f859 	bl	80007cc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800071a:	bf00      	nop
 800071c:	bd80      	pop	{r7, pc}
 800071e:	bf00      	nop
 8000720:	20000078 	.word	0x20000078
 8000724:	40011000 	.word	0x40011000

08000728 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000728:	b580      	push	{r7, lr}
 800072a:	b088      	sub	sp, #32
 800072c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800072e:	f107 030c 	add.w	r3, r7, #12
 8000732:	2200      	movs	r2, #0
 8000734:	601a      	str	r2, [r3, #0]
 8000736:	605a      	str	r2, [r3, #4]
 8000738:	609a      	str	r2, [r3, #8]
 800073a:	60da      	str	r2, [r3, #12]
 800073c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800073e:	2300      	movs	r3, #0
 8000740:	60bb      	str	r3, [r7, #8]
 8000742:	4b20      	ldr	r3, [pc, #128]	@ (80007c4 <MX_GPIO_Init+0x9c>)
 8000744:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000746:	4a1f      	ldr	r2, [pc, #124]	@ (80007c4 <MX_GPIO_Init+0x9c>)
 8000748:	f043 0304 	orr.w	r3, r3, #4
 800074c:	6313      	str	r3, [r2, #48]	@ 0x30
 800074e:	4b1d      	ldr	r3, [pc, #116]	@ (80007c4 <MX_GPIO_Init+0x9c>)
 8000750:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000752:	f003 0304 	and.w	r3, r3, #4
 8000756:	60bb      	str	r3, [r7, #8]
 8000758:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800075a:	2300      	movs	r3, #0
 800075c:	607b      	str	r3, [r7, #4]
 800075e:	4b19      	ldr	r3, [pc, #100]	@ (80007c4 <MX_GPIO_Init+0x9c>)
 8000760:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000762:	4a18      	ldr	r2, [pc, #96]	@ (80007c4 <MX_GPIO_Init+0x9c>)
 8000764:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000768:	6313      	str	r3, [r2, #48]	@ 0x30
 800076a:	4b16      	ldr	r3, [pc, #88]	@ (80007c4 <MX_GPIO_Init+0x9c>)
 800076c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800076e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000772:	607b      	str	r3, [r7, #4]
 8000774:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000776:	2300      	movs	r3, #0
 8000778:	603b      	str	r3, [r7, #0]
 800077a:	4b12      	ldr	r3, [pc, #72]	@ (80007c4 <MX_GPIO_Init+0x9c>)
 800077c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800077e:	4a11      	ldr	r2, [pc, #68]	@ (80007c4 <MX_GPIO_Init+0x9c>)
 8000780:	f043 0301 	orr.w	r3, r3, #1
 8000784:	6313      	str	r3, [r2, #48]	@ 0x30
 8000786:	4b0f      	ldr	r3, [pc, #60]	@ (80007c4 <MX_GPIO_Init+0x9c>)
 8000788:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800078a:	f003 0301 	and.w	r3, r3, #1
 800078e:	603b      	str	r3, [r7, #0]
 8000790:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Blue_LED_GPIO_Port, Blue_LED_Pin, GPIO_PIN_SET);
 8000792:	2201      	movs	r2, #1
 8000794:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000798:	480b      	ldr	r0, [pc, #44]	@ (80007c8 <MX_GPIO_Init+0xa0>)
 800079a:	f000 fc37 	bl	800100c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : Blue_LED_Pin */
  GPIO_InitStruct.Pin = Blue_LED_Pin;
 800079e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80007a2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 80007a4:	2311      	movs	r3, #17
 80007a6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007a8:	2300      	movs	r3, #0
 80007aa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007ac:	2300      	movs	r3, #0
 80007ae:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(Blue_LED_GPIO_Port, &GPIO_InitStruct);
 80007b0:	f107 030c 	add.w	r3, r7, #12
 80007b4:	4619      	mov	r1, r3
 80007b6:	4804      	ldr	r0, [pc, #16]	@ (80007c8 <MX_GPIO_Init+0xa0>)
 80007b8:	f000 faa4 	bl	8000d04 <HAL_GPIO_Init>

}
 80007bc:	bf00      	nop
 80007be:	3720      	adds	r7, #32
 80007c0:	46bd      	mov	sp, r7
 80007c2:	bd80      	pop	{r7, pc}
 80007c4:	40023800 	.word	0x40023800
 80007c8:	40020800 	.word	0x40020800

080007cc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80007cc:	b480      	push	{r7}
 80007ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80007d0:	bf00      	nop
 80007d2:	46bd      	mov	sp, r7
 80007d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007d8:	4770      	bx	lr
	...

080007dc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80007dc:	b480      	push	{r7}
 80007de:	b083      	sub	sp, #12
 80007e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80007e2:	2300      	movs	r3, #0
 80007e4:	607b      	str	r3, [r7, #4]
 80007e6:	4b10      	ldr	r3, [pc, #64]	@ (8000828 <HAL_MspInit+0x4c>)
 80007e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80007ea:	4a0f      	ldr	r2, [pc, #60]	@ (8000828 <HAL_MspInit+0x4c>)
 80007ec:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80007f0:	6453      	str	r3, [r2, #68]	@ 0x44
 80007f2:	4b0d      	ldr	r3, [pc, #52]	@ (8000828 <HAL_MspInit+0x4c>)
 80007f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80007f6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80007fa:	607b      	str	r3, [r7, #4]
 80007fc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80007fe:	2300      	movs	r3, #0
 8000800:	603b      	str	r3, [r7, #0]
 8000802:	4b09      	ldr	r3, [pc, #36]	@ (8000828 <HAL_MspInit+0x4c>)
 8000804:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000806:	4a08      	ldr	r2, [pc, #32]	@ (8000828 <HAL_MspInit+0x4c>)
 8000808:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800080c:	6413      	str	r3, [r2, #64]	@ 0x40
 800080e:	4b06      	ldr	r3, [pc, #24]	@ (8000828 <HAL_MspInit+0x4c>)
 8000810:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000812:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000816:	603b      	str	r3, [r7, #0]
 8000818:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800081a:	bf00      	nop
 800081c:	370c      	adds	r7, #12
 800081e:	46bd      	mov	sp, r7
 8000820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000824:	4770      	bx	lr
 8000826:	bf00      	nop
 8000828:	40023800 	.word	0x40023800

0800082c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800082c:	b580      	push	{r7, lr}
 800082e:	b08a      	sub	sp, #40	@ 0x28
 8000830:	af00      	add	r7, sp, #0
 8000832:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000834:	f107 0314 	add.w	r3, r7, #20
 8000838:	2200      	movs	r2, #0
 800083a:	601a      	str	r2, [r3, #0]
 800083c:	605a      	str	r2, [r3, #4]
 800083e:	609a      	str	r2, [r3, #8]
 8000840:	60da      	str	r2, [r3, #12]
 8000842:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8000844:	687b      	ldr	r3, [r7, #4]
 8000846:	681b      	ldr	r3, [r3, #0]
 8000848:	4a19      	ldr	r2, [pc, #100]	@ (80008b0 <HAL_UART_MspInit+0x84>)
 800084a:	4293      	cmp	r3, r2
 800084c:	d12c      	bne.n	80008a8 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800084e:	2300      	movs	r3, #0
 8000850:	613b      	str	r3, [r7, #16]
 8000852:	4b18      	ldr	r3, [pc, #96]	@ (80008b4 <HAL_UART_MspInit+0x88>)
 8000854:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000856:	4a17      	ldr	r2, [pc, #92]	@ (80008b4 <HAL_UART_MspInit+0x88>)
 8000858:	f043 0310 	orr.w	r3, r3, #16
 800085c:	6453      	str	r3, [r2, #68]	@ 0x44
 800085e:	4b15      	ldr	r3, [pc, #84]	@ (80008b4 <HAL_UART_MspInit+0x88>)
 8000860:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000862:	f003 0310 	and.w	r3, r3, #16
 8000866:	613b      	str	r3, [r7, #16]
 8000868:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800086a:	2300      	movs	r3, #0
 800086c:	60fb      	str	r3, [r7, #12]
 800086e:	4b11      	ldr	r3, [pc, #68]	@ (80008b4 <HAL_UART_MspInit+0x88>)
 8000870:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000872:	4a10      	ldr	r2, [pc, #64]	@ (80008b4 <HAL_UART_MspInit+0x88>)
 8000874:	f043 0301 	orr.w	r3, r3, #1
 8000878:	6313      	str	r3, [r2, #48]	@ 0x30
 800087a:	4b0e      	ldr	r3, [pc, #56]	@ (80008b4 <HAL_UART_MspInit+0x88>)
 800087c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800087e:	f003 0301 	and.w	r3, r3, #1
 8000882:	60fb      	str	r3, [r7, #12]
 8000884:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000886:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 800088a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800088c:	2302      	movs	r3, #2
 800088e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000890:	2300      	movs	r3, #0
 8000892:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000894:	2303      	movs	r3, #3
 8000896:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000898:	2307      	movs	r3, #7
 800089a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800089c:	f107 0314 	add.w	r3, r7, #20
 80008a0:	4619      	mov	r1, r3
 80008a2:	4805      	ldr	r0, [pc, #20]	@ (80008b8 <HAL_UART_MspInit+0x8c>)
 80008a4:	f000 fa2e 	bl	8000d04 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80008a8:	bf00      	nop
 80008aa:	3728      	adds	r7, #40	@ 0x28
 80008ac:	46bd      	mov	sp, r7
 80008ae:	bd80      	pop	{r7, pc}
 80008b0:	40011000 	.word	0x40011000
 80008b4:	40023800 	.word	0x40023800
 80008b8:	40020000 	.word	0x40020000

080008bc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80008bc:	b480      	push	{r7}
 80008be:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80008c0:	bf00      	nop
 80008c2:	46bd      	mov	sp, r7
 80008c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008c8:	4770      	bx	lr

080008ca <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80008ca:	b480      	push	{r7}
 80008cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80008ce:	bf00      	nop
 80008d0:	e7fd      	b.n	80008ce <HardFault_Handler+0x4>

080008d2 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80008d2:	b480      	push	{r7}
 80008d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80008d6:	bf00      	nop
 80008d8:	e7fd      	b.n	80008d6 <MemManage_Handler+0x4>

080008da <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80008da:	b480      	push	{r7}
 80008dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80008de:	bf00      	nop
 80008e0:	e7fd      	b.n	80008de <BusFault_Handler+0x4>

080008e2 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80008e2:	b480      	push	{r7}
 80008e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80008e6:	bf00      	nop
 80008e8:	e7fd      	b.n	80008e6 <UsageFault_Handler+0x4>

080008ea <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80008ea:	b480      	push	{r7}
 80008ec:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80008ee:	bf00      	nop
 80008f0:	46bd      	mov	sp, r7
 80008f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008f6:	4770      	bx	lr

080008f8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80008f8:	b480      	push	{r7}
 80008fa:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80008fc:	bf00      	nop
 80008fe:	46bd      	mov	sp, r7
 8000900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000904:	4770      	bx	lr

08000906 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000906:	b480      	push	{r7}
 8000908:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800090a:	bf00      	nop
 800090c:	46bd      	mov	sp, r7
 800090e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000912:	4770      	bx	lr

08000914 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000914:	b580      	push	{r7, lr}
 8000916:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000918:	f000 f8ca 	bl	8000ab0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800091c:	bf00      	nop
 800091e:	bd80      	pop	{r7, pc}

08000920 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000920:	b580      	push	{r7, lr}
 8000922:	b086      	sub	sp, #24
 8000924:	af00      	add	r7, sp, #0
 8000926:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000928:	4a14      	ldr	r2, [pc, #80]	@ (800097c <_sbrk+0x5c>)
 800092a:	4b15      	ldr	r3, [pc, #84]	@ (8000980 <_sbrk+0x60>)
 800092c:	1ad3      	subs	r3, r2, r3
 800092e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000930:	697b      	ldr	r3, [r7, #20]
 8000932:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000934:	4b13      	ldr	r3, [pc, #76]	@ (8000984 <_sbrk+0x64>)
 8000936:	681b      	ldr	r3, [r3, #0]
 8000938:	2b00      	cmp	r3, #0
 800093a:	d102      	bne.n	8000942 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800093c:	4b11      	ldr	r3, [pc, #68]	@ (8000984 <_sbrk+0x64>)
 800093e:	4a12      	ldr	r2, [pc, #72]	@ (8000988 <_sbrk+0x68>)
 8000940:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000942:	4b10      	ldr	r3, [pc, #64]	@ (8000984 <_sbrk+0x64>)
 8000944:	681a      	ldr	r2, [r3, #0]
 8000946:	687b      	ldr	r3, [r7, #4]
 8000948:	4413      	add	r3, r2
 800094a:	693a      	ldr	r2, [r7, #16]
 800094c:	429a      	cmp	r2, r3
 800094e:	d207      	bcs.n	8000960 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000950:	f001 fe06 	bl	8002560 <__errno>
 8000954:	4603      	mov	r3, r0
 8000956:	220c      	movs	r2, #12
 8000958:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800095a:	f04f 33ff 	mov.w	r3, #4294967295
 800095e:	e009      	b.n	8000974 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000960:	4b08      	ldr	r3, [pc, #32]	@ (8000984 <_sbrk+0x64>)
 8000962:	681b      	ldr	r3, [r3, #0]
 8000964:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000966:	4b07      	ldr	r3, [pc, #28]	@ (8000984 <_sbrk+0x64>)
 8000968:	681a      	ldr	r2, [r3, #0]
 800096a:	687b      	ldr	r3, [r7, #4]
 800096c:	4413      	add	r3, r2
 800096e:	4a05      	ldr	r2, [pc, #20]	@ (8000984 <_sbrk+0x64>)
 8000970:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000972:	68fb      	ldr	r3, [r7, #12]
}
 8000974:	4618      	mov	r0, r3
 8000976:	3718      	adds	r7, #24
 8000978:	46bd      	mov	sp, r7
 800097a:	bd80      	pop	{r7, pc}
 800097c:	20020000 	.word	0x20020000
 8000980:	00000400 	.word	0x00000400
 8000984:	200000b8 	.word	0x200000b8
 8000988:	20000208 	.word	0x20000208

0800098c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800098c:	b480      	push	{r7}
 800098e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000990:	4b08      	ldr	r3, [pc, #32]	@ (80009b4 <SystemInit+0x28>)
 8000992:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000996:	4a07      	ldr	r2, [pc, #28]	@ (80009b4 <SystemInit+0x28>)
 8000998:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800099c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80009a0:	4b04      	ldr	r3, [pc, #16]	@ (80009b4 <SystemInit+0x28>)
 80009a2:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80009a6:	609a      	str	r2, [r3, #8]
#endif
}
 80009a8:	bf00      	nop
 80009aa:	46bd      	mov	sp, r7
 80009ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009b0:	4770      	bx	lr
 80009b2:	bf00      	nop
 80009b4:	e000ed00 	.word	0xe000ed00

080009b8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80009b8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80009f0 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80009bc:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80009be:	e003      	b.n	80009c8 <LoopCopyDataInit>

080009c0 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80009c0:	4b0c      	ldr	r3, [pc, #48]	@ (80009f4 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80009c2:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80009c4:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80009c6:	3104      	adds	r1, #4

080009c8 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80009c8:	480b      	ldr	r0, [pc, #44]	@ (80009f8 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80009ca:	4b0c      	ldr	r3, [pc, #48]	@ (80009fc <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80009cc:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80009ce:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80009d0:	d3f6      	bcc.n	80009c0 <CopyDataInit>
  ldr  r2, =_sbss
 80009d2:	4a0b      	ldr	r2, [pc, #44]	@ (8000a00 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80009d4:	e002      	b.n	80009dc <LoopFillZerobss>

080009d6 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80009d6:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80009d8:	f842 3b04 	str.w	r3, [r2], #4

080009dc <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80009dc:	4b09      	ldr	r3, [pc, #36]	@ (8000a04 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80009de:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80009e0:	d3f9      	bcc.n	80009d6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80009e2:	f7ff ffd3 	bl	800098c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80009e6:	f001 fdc1 	bl	800256c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80009ea:	f7ff fdc9 	bl	8000580 <main>
  bx  lr    
 80009ee:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80009f0:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 80009f4:	08002ef0 	.word	0x08002ef0
  ldr  r0, =_sdata
 80009f8:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80009fc:	2000005c 	.word	0x2000005c
  ldr  r2, =_sbss
 8000a00:	2000005c 	.word	0x2000005c
  ldr  r3, = _ebss
 8000a04:	20000208 	.word	0x20000208

08000a08 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000a08:	e7fe      	b.n	8000a08 <ADC_IRQHandler>
	...

08000a0c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000a0c:	b580      	push	{r7, lr}
 8000a0e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000a10:	4b0e      	ldr	r3, [pc, #56]	@ (8000a4c <HAL_Init+0x40>)
 8000a12:	681b      	ldr	r3, [r3, #0]
 8000a14:	4a0d      	ldr	r2, [pc, #52]	@ (8000a4c <HAL_Init+0x40>)
 8000a16:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000a1a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000a1c:	4b0b      	ldr	r3, [pc, #44]	@ (8000a4c <HAL_Init+0x40>)
 8000a1e:	681b      	ldr	r3, [r3, #0]
 8000a20:	4a0a      	ldr	r2, [pc, #40]	@ (8000a4c <HAL_Init+0x40>)
 8000a22:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000a26:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000a28:	4b08      	ldr	r3, [pc, #32]	@ (8000a4c <HAL_Init+0x40>)
 8000a2a:	681b      	ldr	r3, [r3, #0]
 8000a2c:	4a07      	ldr	r2, [pc, #28]	@ (8000a4c <HAL_Init+0x40>)
 8000a2e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000a32:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000a34:	2003      	movs	r0, #3
 8000a36:	f000 f931 	bl	8000c9c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000a3a:	2000      	movs	r0, #0
 8000a3c:	f000 f808 	bl	8000a50 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000a40:	f7ff fecc 	bl	80007dc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000a44:	2300      	movs	r3, #0
}
 8000a46:	4618      	mov	r0, r3
 8000a48:	bd80      	pop	{r7, pc}
 8000a4a:	bf00      	nop
 8000a4c:	40023c00 	.word	0x40023c00

08000a50 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a50:	b580      	push	{r7, lr}
 8000a52:	b082      	sub	sp, #8
 8000a54:	af00      	add	r7, sp, #0
 8000a56:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000a58:	4b12      	ldr	r3, [pc, #72]	@ (8000aa4 <HAL_InitTick+0x54>)
 8000a5a:	681a      	ldr	r2, [r3, #0]
 8000a5c:	4b12      	ldr	r3, [pc, #72]	@ (8000aa8 <HAL_InitTick+0x58>)
 8000a5e:	781b      	ldrb	r3, [r3, #0]
 8000a60:	4619      	mov	r1, r3
 8000a62:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000a66:	fbb3 f3f1 	udiv	r3, r3, r1
 8000a6a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a6e:	4618      	mov	r0, r3
 8000a70:	f000 f93b 	bl	8000cea <HAL_SYSTICK_Config>
 8000a74:	4603      	mov	r3, r0
 8000a76:	2b00      	cmp	r3, #0
 8000a78:	d001      	beq.n	8000a7e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000a7a:	2301      	movs	r3, #1
 8000a7c:	e00e      	b.n	8000a9c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000a7e:	687b      	ldr	r3, [r7, #4]
 8000a80:	2b0f      	cmp	r3, #15
 8000a82:	d80a      	bhi.n	8000a9a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000a84:	2200      	movs	r2, #0
 8000a86:	6879      	ldr	r1, [r7, #4]
 8000a88:	f04f 30ff 	mov.w	r0, #4294967295
 8000a8c:	f000 f911 	bl	8000cb2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000a90:	4a06      	ldr	r2, [pc, #24]	@ (8000aac <HAL_InitTick+0x5c>)
 8000a92:	687b      	ldr	r3, [r7, #4]
 8000a94:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000a96:	2300      	movs	r3, #0
 8000a98:	e000      	b.n	8000a9c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000a9a:	2301      	movs	r3, #1
}
 8000a9c:	4618      	mov	r0, r3
 8000a9e:	3708      	adds	r7, #8
 8000aa0:	46bd      	mov	sp, r7
 8000aa2:	bd80      	pop	{r7, pc}
 8000aa4:	20000000 	.word	0x20000000
 8000aa8:	20000008 	.word	0x20000008
 8000aac:	20000004 	.word	0x20000004

08000ab0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ab0:	b480      	push	{r7}
 8000ab2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000ab4:	4b06      	ldr	r3, [pc, #24]	@ (8000ad0 <HAL_IncTick+0x20>)
 8000ab6:	781b      	ldrb	r3, [r3, #0]
 8000ab8:	461a      	mov	r2, r3
 8000aba:	4b06      	ldr	r3, [pc, #24]	@ (8000ad4 <HAL_IncTick+0x24>)
 8000abc:	681b      	ldr	r3, [r3, #0]
 8000abe:	4413      	add	r3, r2
 8000ac0:	4a04      	ldr	r2, [pc, #16]	@ (8000ad4 <HAL_IncTick+0x24>)
 8000ac2:	6013      	str	r3, [r2, #0]
}
 8000ac4:	bf00      	nop
 8000ac6:	46bd      	mov	sp, r7
 8000ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000acc:	4770      	bx	lr
 8000ace:	bf00      	nop
 8000ad0:	20000008 	.word	0x20000008
 8000ad4:	200000bc 	.word	0x200000bc

08000ad8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ad8:	b480      	push	{r7}
 8000ada:	af00      	add	r7, sp, #0
  return uwTick;
 8000adc:	4b03      	ldr	r3, [pc, #12]	@ (8000aec <HAL_GetTick+0x14>)
 8000ade:	681b      	ldr	r3, [r3, #0]
}
 8000ae0:	4618      	mov	r0, r3
 8000ae2:	46bd      	mov	sp, r7
 8000ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ae8:	4770      	bx	lr
 8000aea:	bf00      	nop
 8000aec:	200000bc 	.word	0x200000bc

08000af0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000af0:	b580      	push	{r7, lr}
 8000af2:	b084      	sub	sp, #16
 8000af4:	af00      	add	r7, sp, #0
 8000af6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000af8:	f7ff ffee 	bl	8000ad8 <HAL_GetTick>
 8000afc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000afe:	687b      	ldr	r3, [r7, #4]
 8000b00:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000b02:	68fb      	ldr	r3, [r7, #12]
 8000b04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000b08:	d005      	beq.n	8000b16 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000b0a:	4b0a      	ldr	r3, [pc, #40]	@ (8000b34 <HAL_Delay+0x44>)
 8000b0c:	781b      	ldrb	r3, [r3, #0]
 8000b0e:	461a      	mov	r2, r3
 8000b10:	68fb      	ldr	r3, [r7, #12]
 8000b12:	4413      	add	r3, r2
 8000b14:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000b16:	bf00      	nop
 8000b18:	f7ff ffde 	bl	8000ad8 <HAL_GetTick>
 8000b1c:	4602      	mov	r2, r0
 8000b1e:	68bb      	ldr	r3, [r7, #8]
 8000b20:	1ad3      	subs	r3, r2, r3
 8000b22:	68fa      	ldr	r2, [r7, #12]
 8000b24:	429a      	cmp	r2, r3
 8000b26:	d8f7      	bhi.n	8000b18 <HAL_Delay+0x28>
  {
  }
}
 8000b28:	bf00      	nop
 8000b2a:	bf00      	nop
 8000b2c:	3710      	adds	r7, #16
 8000b2e:	46bd      	mov	sp, r7
 8000b30:	bd80      	pop	{r7, pc}
 8000b32:	bf00      	nop
 8000b34:	20000008 	.word	0x20000008

08000b38 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b38:	b480      	push	{r7}
 8000b3a:	b085      	sub	sp, #20
 8000b3c:	af00      	add	r7, sp, #0
 8000b3e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	f003 0307 	and.w	r3, r3, #7
 8000b46:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000b48:	4b0c      	ldr	r3, [pc, #48]	@ (8000b7c <__NVIC_SetPriorityGrouping+0x44>)
 8000b4a:	68db      	ldr	r3, [r3, #12]
 8000b4c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000b4e:	68ba      	ldr	r2, [r7, #8]
 8000b50:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000b54:	4013      	ands	r3, r2
 8000b56:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000b58:	68fb      	ldr	r3, [r7, #12]
 8000b5a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000b5c:	68bb      	ldr	r3, [r7, #8]
 8000b5e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000b60:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000b64:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000b68:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000b6a:	4a04      	ldr	r2, [pc, #16]	@ (8000b7c <__NVIC_SetPriorityGrouping+0x44>)
 8000b6c:	68bb      	ldr	r3, [r7, #8]
 8000b6e:	60d3      	str	r3, [r2, #12]
}
 8000b70:	bf00      	nop
 8000b72:	3714      	adds	r7, #20
 8000b74:	46bd      	mov	sp, r7
 8000b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b7a:	4770      	bx	lr
 8000b7c:	e000ed00 	.word	0xe000ed00

08000b80 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000b80:	b480      	push	{r7}
 8000b82:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000b84:	4b04      	ldr	r3, [pc, #16]	@ (8000b98 <__NVIC_GetPriorityGrouping+0x18>)
 8000b86:	68db      	ldr	r3, [r3, #12]
 8000b88:	0a1b      	lsrs	r3, r3, #8
 8000b8a:	f003 0307 	and.w	r3, r3, #7
}
 8000b8e:	4618      	mov	r0, r3
 8000b90:	46bd      	mov	sp, r7
 8000b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b96:	4770      	bx	lr
 8000b98:	e000ed00 	.word	0xe000ed00

08000b9c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000b9c:	b480      	push	{r7}
 8000b9e:	b083      	sub	sp, #12
 8000ba0:	af00      	add	r7, sp, #0
 8000ba2:	4603      	mov	r3, r0
 8000ba4:	6039      	str	r1, [r7, #0]
 8000ba6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ba8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bac:	2b00      	cmp	r3, #0
 8000bae:	db0a      	blt.n	8000bc6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000bb0:	683b      	ldr	r3, [r7, #0]
 8000bb2:	b2da      	uxtb	r2, r3
 8000bb4:	490c      	ldr	r1, [pc, #48]	@ (8000be8 <__NVIC_SetPriority+0x4c>)
 8000bb6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bba:	0112      	lsls	r2, r2, #4
 8000bbc:	b2d2      	uxtb	r2, r2
 8000bbe:	440b      	add	r3, r1
 8000bc0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000bc4:	e00a      	b.n	8000bdc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000bc6:	683b      	ldr	r3, [r7, #0]
 8000bc8:	b2da      	uxtb	r2, r3
 8000bca:	4908      	ldr	r1, [pc, #32]	@ (8000bec <__NVIC_SetPriority+0x50>)
 8000bcc:	79fb      	ldrb	r3, [r7, #7]
 8000bce:	f003 030f 	and.w	r3, r3, #15
 8000bd2:	3b04      	subs	r3, #4
 8000bd4:	0112      	lsls	r2, r2, #4
 8000bd6:	b2d2      	uxtb	r2, r2
 8000bd8:	440b      	add	r3, r1
 8000bda:	761a      	strb	r2, [r3, #24]
}
 8000bdc:	bf00      	nop
 8000bde:	370c      	adds	r7, #12
 8000be0:	46bd      	mov	sp, r7
 8000be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000be6:	4770      	bx	lr
 8000be8:	e000e100 	.word	0xe000e100
 8000bec:	e000ed00 	.word	0xe000ed00

08000bf0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000bf0:	b480      	push	{r7}
 8000bf2:	b089      	sub	sp, #36	@ 0x24
 8000bf4:	af00      	add	r7, sp, #0
 8000bf6:	60f8      	str	r0, [r7, #12]
 8000bf8:	60b9      	str	r1, [r7, #8]
 8000bfa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000bfc:	68fb      	ldr	r3, [r7, #12]
 8000bfe:	f003 0307 	and.w	r3, r3, #7
 8000c02:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000c04:	69fb      	ldr	r3, [r7, #28]
 8000c06:	f1c3 0307 	rsb	r3, r3, #7
 8000c0a:	2b04      	cmp	r3, #4
 8000c0c:	bf28      	it	cs
 8000c0e:	2304      	movcs	r3, #4
 8000c10:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000c12:	69fb      	ldr	r3, [r7, #28]
 8000c14:	3304      	adds	r3, #4
 8000c16:	2b06      	cmp	r3, #6
 8000c18:	d902      	bls.n	8000c20 <NVIC_EncodePriority+0x30>
 8000c1a:	69fb      	ldr	r3, [r7, #28]
 8000c1c:	3b03      	subs	r3, #3
 8000c1e:	e000      	b.n	8000c22 <NVIC_EncodePriority+0x32>
 8000c20:	2300      	movs	r3, #0
 8000c22:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c24:	f04f 32ff 	mov.w	r2, #4294967295
 8000c28:	69bb      	ldr	r3, [r7, #24]
 8000c2a:	fa02 f303 	lsl.w	r3, r2, r3
 8000c2e:	43da      	mvns	r2, r3
 8000c30:	68bb      	ldr	r3, [r7, #8]
 8000c32:	401a      	ands	r2, r3
 8000c34:	697b      	ldr	r3, [r7, #20]
 8000c36:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000c38:	f04f 31ff 	mov.w	r1, #4294967295
 8000c3c:	697b      	ldr	r3, [r7, #20]
 8000c3e:	fa01 f303 	lsl.w	r3, r1, r3
 8000c42:	43d9      	mvns	r1, r3
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c48:	4313      	orrs	r3, r2
         );
}
 8000c4a:	4618      	mov	r0, r3
 8000c4c:	3724      	adds	r7, #36	@ 0x24
 8000c4e:	46bd      	mov	sp, r7
 8000c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c54:	4770      	bx	lr
	...

08000c58 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	b082      	sub	sp, #8
 8000c5c:	af00      	add	r7, sp, #0
 8000c5e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	3b01      	subs	r3, #1
 8000c64:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000c68:	d301      	bcc.n	8000c6e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000c6a:	2301      	movs	r3, #1
 8000c6c:	e00f      	b.n	8000c8e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000c6e:	4a0a      	ldr	r2, [pc, #40]	@ (8000c98 <SysTick_Config+0x40>)
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	3b01      	subs	r3, #1
 8000c74:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000c76:	210f      	movs	r1, #15
 8000c78:	f04f 30ff 	mov.w	r0, #4294967295
 8000c7c:	f7ff ff8e 	bl	8000b9c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000c80:	4b05      	ldr	r3, [pc, #20]	@ (8000c98 <SysTick_Config+0x40>)
 8000c82:	2200      	movs	r2, #0
 8000c84:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000c86:	4b04      	ldr	r3, [pc, #16]	@ (8000c98 <SysTick_Config+0x40>)
 8000c88:	2207      	movs	r2, #7
 8000c8a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000c8c:	2300      	movs	r3, #0
}
 8000c8e:	4618      	mov	r0, r3
 8000c90:	3708      	adds	r7, #8
 8000c92:	46bd      	mov	sp, r7
 8000c94:	bd80      	pop	{r7, pc}
 8000c96:	bf00      	nop
 8000c98:	e000e010 	.word	0xe000e010

08000c9c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c9c:	b580      	push	{r7, lr}
 8000c9e:	b082      	sub	sp, #8
 8000ca0:	af00      	add	r7, sp, #0
 8000ca2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000ca4:	6878      	ldr	r0, [r7, #4]
 8000ca6:	f7ff ff47 	bl	8000b38 <__NVIC_SetPriorityGrouping>
}
 8000caa:	bf00      	nop
 8000cac:	3708      	adds	r7, #8
 8000cae:	46bd      	mov	sp, r7
 8000cb0:	bd80      	pop	{r7, pc}

08000cb2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000cb2:	b580      	push	{r7, lr}
 8000cb4:	b086      	sub	sp, #24
 8000cb6:	af00      	add	r7, sp, #0
 8000cb8:	4603      	mov	r3, r0
 8000cba:	60b9      	str	r1, [r7, #8]
 8000cbc:	607a      	str	r2, [r7, #4]
 8000cbe:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000cc0:	2300      	movs	r3, #0
 8000cc2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000cc4:	f7ff ff5c 	bl	8000b80 <__NVIC_GetPriorityGrouping>
 8000cc8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000cca:	687a      	ldr	r2, [r7, #4]
 8000ccc:	68b9      	ldr	r1, [r7, #8]
 8000cce:	6978      	ldr	r0, [r7, #20]
 8000cd0:	f7ff ff8e 	bl	8000bf0 <NVIC_EncodePriority>
 8000cd4:	4602      	mov	r2, r0
 8000cd6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000cda:	4611      	mov	r1, r2
 8000cdc:	4618      	mov	r0, r3
 8000cde:	f7ff ff5d 	bl	8000b9c <__NVIC_SetPriority>
}
 8000ce2:	bf00      	nop
 8000ce4:	3718      	adds	r7, #24
 8000ce6:	46bd      	mov	sp, r7
 8000ce8:	bd80      	pop	{r7, pc}

08000cea <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000cea:	b580      	push	{r7, lr}
 8000cec:	b082      	sub	sp, #8
 8000cee:	af00      	add	r7, sp, #0
 8000cf0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000cf2:	6878      	ldr	r0, [r7, #4]
 8000cf4:	f7ff ffb0 	bl	8000c58 <SysTick_Config>
 8000cf8:	4603      	mov	r3, r0
}
 8000cfa:	4618      	mov	r0, r3
 8000cfc:	3708      	adds	r7, #8
 8000cfe:	46bd      	mov	sp, r7
 8000d00:	bd80      	pop	{r7, pc}
	...

08000d04 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000d04:	b480      	push	{r7}
 8000d06:	b089      	sub	sp, #36	@ 0x24
 8000d08:	af00      	add	r7, sp, #0
 8000d0a:	6078      	str	r0, [r7, #4]
 8000d0c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000d0e:	2300      	movs	r3, #0
 8000d10:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000d12:	2300      	movs	r3, #0
 8000d14:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000d16:	2300      	movs	r3, #0
 8000d18:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000d1a:	2300      	movs	r3, #0
 8000d1c:	61fb      	str	r3, [r7, #28]
 8000d1e:	e159      	b.n	8000fd4 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000d20:	2201      	movs	r2, #1
 8000d22:	69fb      	ldr	r3, [r7, #28]
 8000d24:	fa02 f303 	lsl.w	r3, r2, r3
 8000d28:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000d2a:	683b      	ldr	r3, [r7, #0]
 8000d2c:	681b      	ldr	r3, [r3, #0]
 8000d2e:	697a      	ldr	r2, [r7, #20]
 8000d30:	4013      	ands	r3, r2
 8000d32:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000d34:	693a      	ldr	r2, [r7, #16]
 8000d36:	697b      	ldr	r3, [r7, #20]
 8000d38:	429a      	cmp	r2, r3
 8000d3a:	f040 8148 	bne.w	8000fce <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000d3e:	683b      	ldr	r3, [r7, #0]
 8000d40:	685b      	ldr	r3, [r3, #4]
 8000d42:	2b01      	cmp	r3, #1
 8000d44:	d00b      	beq.n	8000d5e <HAL_GPIO_Init+0x5a>
 8000d46:	683b      	ldr	r3, [r7, #0]
 8000d48:	685b      	ldr	r3, [r3, #4]
 8000d4a:	2b02      	cmp	r3, #2
 8000d4c:	d007      	beq.n	8000d5e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000d4e:	683b      	ldr	r3, [r7, #0]
 8000d50:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000d52:	2b11      	cmp	r3, #17
 8000d54:	d003      	beq.n	8000d5e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000d56:	683b      	ldr	r3, [r7, #0]
 8000d58:	685b      	ldr	r3, [r3, #4]
 8000d5a:	2b12      	cmp	r3, #18
 8000d5c:	d130      	bne.n	8000dc0 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	689b      	ldr	r3, [r3, #8]
 8000d62:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000d64:	69fb      	ldr	r3, [r7, #28]
 8000d66:	005b      	lsls	r3, r3, #1
 8000d68:	2203      	movs	r2, #3
 8000d6a:	fa02 f303 	lsl.w	r3, r2, r3
 8000d6e:	43db      	mvns	r3, r3
 8000d70:	69ba      	ldr	r2, [r7, #24]
 8000d72:	4013      	ands	r3, r2
 8000d74:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000d76:	683b      	ldr	r3, [r7, #0]
 8000d78:	68da      	ldr	r2, [r3, #12]
 8000d7a:	69fb      	ldr	r3, [r7, #28]
 8000d7c:	005b      	lsls	r3, r3, #1
 8000d7e:	fa02 f303 	lsl.w	r3, r2, r3
 8000d82:	69ba      	ldr	r2, [r7, #24]
 8000d84:	4313      	orrs	r3, r2
 8000d86:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	69ba      	ldr	r2, [r7, #24]
 8000d8c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	685b      	ldr	r3, [r3, #4]
 8000d92:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000d94:	2201      	movs	r2, #1
 8000d96:	69fb      	ldr	r3, [r7, #28]
 8000d98:	fa02 f303 	lsl.w	r3, r2, r3
 8000d9c:	43db      	mvns	r3, r3
 8000d9e:	69ba      	ldr	r2, [r7, #24]
 8000da0:	4013      	ands	r3, r2
 8000da2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000da4:	683b      	ldr	r3, [r7, #0]
 8000da6:	685b      	ldr	r3, [r3, #4]
 8000da8:	091b      	lsrs	r3, r3, #4
 8000daa:	f003 0201 	and.w	r2, r3, #1
 8000dae:	69fb      	ldr	r3, [r7, #28]
 8000db0:	fa02 f303 	lsl.w	r3, r2, r3
 8000db4:	69ba      	ldr	r2, [r7, #24]
 8000db6:	4313      	orrs	r3, r2
 8000db8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	69ba      	ldr	r2, [r7, #24]
 8000dbe:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	68db      	ldr	r3, [r3, #12]
 8000dc4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000dc6:	69fb      	ldr	r3, [r7, #28]
 8000dc8:	005b      	lsls	r3, r3, #1
 8000dca:	2203      	movs	r2, #3
 8000dcc:	fa02 f303 	lsl.w	r3, r2, r3
 8000dd0:	43db      	mvns	r3, r3
 8000dd2:	69ba      	ldr	r2, [r7, #24]
 8000dd4:	4013      	ands	r3, r2
 8000dd6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000dd8:	683b      	ldr	r3, [r7, #0]
 8000dda:	689a      	ldr	r2, [r3, #8]
 8000ddc:	69fb      	ldr	r3, [r7, #28]
 8000dde:	005b      	lsls	r3, r3, #1
 8000de0:	fa02 f303 	lsl.w	r3, r2, r3
 8000de4:	69ba      	ldr	r2, [r7, #24]
 8000de6:	4313      	orrs	r3, r2
 8000de8:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	69ba      	ldr	r2, [r7, #24]
 8000dee:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000df0:	683b      	ldr	r3, [r7, #0]
 8000df2:	685b      	ldr	r3, [r3, #4]
 8000df4:	2b02      	cmp	r3, #2
 8000df6:	d003      	beq.n	8000e00 <HAL_GPIO_Init+0xfc>
 8000df8:	683b      	ldr	r3, [r7, #0]
 8000dfa:	685b      	ldr	r3, [r3, #4]
 8000dfc:	2b12      	cmp	r3, #18
 8000dfe:	d123      	bne.n	8000e48 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000e00:	69fb      	ldr	r3, [r7, #28]
 8000e02:	08da      	lsrs	r2, r3, #3
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	3208      	adds	r2, #8
 8000e08:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000e0c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000e0e:	69fb      	ldr	r3, [r7, #28]
 8000e10:	f003 0307 	and.w	r3, r3, #7
 8000e14:	009b      	lsls	r3, r3, #2
 8000e16:	220f      	movs	r2, #15
 8000e18:	fa02 f303 	lsl.w	r3, r2, r3
 8000e1c:	43db      	mvns	r3, r3
 8000e1e:	69ba      	ldr	r2, [r7, #24]
 8000e20:	4013      	ands	r3, r2
 8000e22:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000e24:	683b      	ldr	r3, [r7, #0]
 8000e26:	691a      	ldr	r2, [r3, #16]
 8000e28:	69fb      	ldr	r3, [r7, #28]
 8000e2a:	f003 0307 	and.w	r3, r3, #7
 8000e2e:	009b      	lsls	r3, r3, #2
 8000e30:	fa02 f303 	lsl.w	r3, r2, r3
 8000e34:	69ba      	ldr	r2, [r7, #24]
 8000e36:	4313      	orrs	r3, r2
 8000e38:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000e3a:	69fb      	ldr	r3, [r7, #28]
 8000e3c:	08da      	lsrs	r2, r3, #3
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	3208      	adds	r2, #8
 8000e42:	69b9      	ldr	r1, [r7, #24]
 8000e44:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	681b      	ldr	r3, [r3, #0]
 8000e4c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000e4e:	69fb      	ldr	r3, [r7, #28]
 8000e50:	005b      	lsls	r3, r3, #1
 8000e52:	2203      	movs	r2, #3
 8000e54:	fa02 f303 	lsl.w	r3, r2, r3
 8000e58:	43db      	mvns	r3, r3
 8000e5a:	69ba      	ldr	r2, [r7, #24]
 8000e5c:	4013      	ands	r3, r2
 8000e5e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000e60:	683b      	ldr	r3, [r7, #0]
 8000e62:	685b      	ldr	r3, [r3, #4]
 8000e64:	f003 0203 	and.w	r2, r3, #3
 8000e68:	69fb      	ldr	r3, [r7, #28]
 8000e6a:	005b      	lsls	r3, r3, #1
 8000e6c:	fa02 f303 	lsl.w	r3, r2, r3
 8000e70:	69ba      	ldr	r2, [r7, #24]
 8000e72:	4313      	orrs	r3, r2
 8000e74:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	69ba      	ldr	r2, [r7, #24]
 8000e7a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000e7c:	683b      	ldr	r3, [r7, #0]
 8000e7e:	685b      	ldr	r3, [r3, #4]
 8000e80:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000e84:	2b00      	cmp	r3, #0
 8000e86:	f000 80a2 	beq.w	8000fce <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e8a:	2300      	movs	r3, #0
 8000e8c:	60fb      	str	r3, [r7, #12]
 8000e8e:	4b57      	ldr	r3, [pc, #348]	@ (8000fec <HAL_GPIO_Init+0x2e8>)
 8000e90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e92:	4a56      	ldr	r2, [pc, #344]	@ (8000fec <HAL_GPIO_Init+0x2e8>)
 8000e94:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000e98:	6453      	str	r3, [r2, #68]	@ 0x44
 8000e9a:	4b54      	ldr	r3, [pc, #336]	@ (8000fec <HAL_GPIO_Init+0x2e8>)
 8000e9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e9e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000ea2:	60fb      	str	r3, [r7, #12]
 8000ea4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000ea6:	4a52      	ldr	r2, [pc, #328]	@ (8000ff0 <HAL_GPIO_Init+0x2ec>)
 8000ea8:	69fb      	ldr	r3, [r7, #28]
 8000eaa:	089b      	lsrs	r3, r3, #2
 8000eac:	3302      	adds	r3, #2
 8000eae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000eb2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000eb4:	69fb      	ldr	r3, [r7, #28]
 8000eb6:	f003 0303 	and.w	r3, r3, #3
 8000eba:	009b      	lsls	r3, r3, #2
 8000ebc:	220f      	movs	r2, #15
 8000ebe:	fa02 f303 	lsl.w	r3, r2, r3
 8000ec2:	43db      	mvns	r3, r3
 8000ec4:	69ba      	ldr	r2, [r7, #24]
 8000ec6:	4013      	ands	r3, r2
 8000ec8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	4a49      	ldr	r2, [pc, #292]	@ (8000ff4 <HAL_GPIO_Init+0x2f0>)
 8000ece:	4293      	cmp	r3, r2
 8000ed0:	d019      	beq.n	8000f06 <HAL_GPIO_Init+0x202>
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	4a48      	ldr	r2, [pc, #288]	@ (8000ff8 <HAL_GPIO_Init+0x2f4>)
 8000ed6:	4293      	cmp	r3, r2
 8000ed8:	d013      	beq.n	8000f02 <HAL_GPIO_Init+0x1fe>
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	4a47      	ldr	r2, [pc, #284]	@ (8000ffc <HAL_GPIO_Init+0x2f8>)
 8000ede:	4293      	cmp	r3, r2
 8000ee0:	d00d      	beq.n	8000efe <HAL_GPIO_Init+0x1fa>
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	4a46      	ldr	r2, [pc, #280]	@ (8001000 <HAL_GPIO_Init+0x2fc>)
 8000ee6:	4293      	cmp	r3, r2
 8000ee8:	d007      	beq.n	8000efa <HAL_GPIO_Init+0x1f6>
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	4a45      	ldr	r2, [pc, #276]	@ (8001004 <HAL_GPIO_Init+0x300>)
 8000eee:	4293      	cmp	r3, r2
 8000ef0:	d101      	bne.n	8000ef6 <HAL_GPIO_Init+0x1f2>
 8000ef2:	2304      	movs	r3, #4
 8000ef4:	e008      	b.n	8000f08 <HAL_GPIO_Init+0x204>
 8000ef6:	2307      	movs	r3, #7
 8000ef8:	e006      	b.n	8000f08 <HAL_GPIO_Init+0x204>
 8000efa:	2303      	movs	r3, #3
 8000efc:	e004      	b.n	8000f08 <HAL_GPIO_Init+0x204>
 8000efe:	2302      	movs	r3, #2
 8000f00:	e002      	b.n	8000f08 <HAL_GPIO_Init+0x204>
 8000f02:	2301      	movs	r3, #1
 8000f04:	e000      	b.n	8000f08 <HAL_GPIO_Init+0x204>
 8000f06:	2300      	movs	r3, #0
 8000f08:	69fa      	ldr	r2, [r7, #28]
 8000f0a:	f002 0203 	and.w	r2, r2, #3
 8000f0e:	0092      	lsls	r2, r2, #2
 8000f10:	4093      	lsls	r3, r2
 8000f12:	69ba      	ldr	r2, [r7, #24]
 8000f14:	4313      	orrs	r3, r2
 8000f16:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000f18:	4935      	ldr	r1, [pc, #212]	@ (8000ff0 <HAL_GPIO_Init+0x2ec>)
 8000f1a:	69fb      	ldr	r3, [r7, #28]
 8000f1c:	089b      	lsrs	r3, r3, #2
 8000f1e:	3302      	adds	r3, #2
 8000f20:	69ba      	ldr	r2, [r7, #24]
 8000f22:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000f26:	4b38      	ldr	r3, [pc, #224]	@ (8001008 <HAL_GPIO_Init+0x304>)
 8000f28:	681b      	ldr	r3, [r3, #0]
 8000f2a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000f2c:	693b      	ldr	r3, [r7, #16]
 8000f2e:	43db      	mvns	r3, r3
 8000f30:	69ba      	ldr	r2, [r7, #24]
 8000f32:	4013      	ands	r3, r2
 8000f34:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000f36:	683b      	ldr	r3, [r7, #0]
 8000f38:	685b      	ldr	r3, [r3, #4]
 8000f3a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000f3e:	2b00      	cmp	r3, #0
 8000f40:	d003      	beq.n	8000f4a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8000f42:	69ba      	ldr	r2, [r7, #24]
 8000f44:	693b      	ldr	r3, [r7, #16]
 8000f46:	4313      	orrs	r3, r2
 8000f48:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8000f4a:	4a2f      	ldr	r2, [pc, #188]	@ (8001008 <HAL_GPIO_Init+0x304>)
 8000f4c:	69bb      	ldr	r3, [r7, #24]
 8000f4e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8000f50:	4b2d      	ldr	r3, [pc, #180]	@ (8001008 <HAL_GPIO_Init+0x304>)
 8000f52:	685b      	ldr	r3, [r3, #4]
 8000f54:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000f56:	693b      	ldr	r3, [r7, #16]
 8000f58:	43db      	mvns	r3, r3
 8000f5a:	69ba      	ldr	r2, [r7, #24]
 8000f5c:	4013      	ands	r3, r2
 8000f5e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000f60:	683b      	ldr	r3, [r7, #0]
 8000f62:	685b      	ldr	r3, [r3, #4]
 8000f64:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000f68:	2b00      	cmp	r3, #0
 8000f6a:	d003      	beq.n	8000f74 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8000f6c:	69ba      	ldr	r2, [r7, #24]
 8000f6e:	693b      	ldr	r3, [r7, #16]
 8000f70:	4313      	orrs	r3, r2
 8000f72:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8000f74:	4a24      	ldr	r2, [pc, #144]	@ (8001008 <HAL_GPIO_Init+0x304>)
 8000f76:	69bb      	ldr	r3, [r7, #24]
 8000f78:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000f7a:	4b23      	ldr	r3, [pc, #140]	@ (8001008 <HAL_GPIO_Init+0x304>)
 8000f7c:	689b      	ldr	r3, [r3, #8]
 8000f7e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000f80:	693b      	ldr	r3, [r7, #16]
 8000f82:	43db      	mvns	r3, r3
 8000f84:	69ba      	ldr	r2, [r7, #24]
 8000f86:	4013      	ands	r3, r2
 8000f88:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000f8a:	683b      	ldr	r3, [r7, #0]
 8000f8c:	685b      	ldr	r3, [r3, #4]
 8000f8e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	d003      	beq.n	8000f9e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8000f96:	69ba      	ldr	r2, [r7, #24]
 8000f98:	693b      	ldr	r3, [r7, #16]
 8000f9a:	4313      	orrs	r3, r2
 8000f9c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8000f9e:	4a1a      	ldr	r2, [pc, #104]	@ (8001008 <HAL_GPIO_Init+0x304>)
 8000fa0:	69bb      	ldr	r3, [r7, #24]
 8000fa2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000fa4:	4b18      	ldr	r3, [pc, #96]	@ (8001008 <HAL_GPIO_Init+0x304>)
 8000fa6:	68db      	ldr	r3, [r3, #12]
 8000fa8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000faa:	693b      	ldr	r3, [r7, #16]
 8000fac:	43db      	mvns	r3, r3
 8000fae:	69ba      	ldr	r2, [r7, #24]
 8000fb0:	4013      	ands	r3, r2
 8000fb2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000fb4:	683b      	ldr	r3, [r7, #0]
 8000fb6:	685b      	ldr	r3, [r3, #4]
 8000fb8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d003      	beq.n	8000fc8 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8000fc0:	69ba      	ldr	r2, [r7, #24]
 8000fc2:	693b      	ldr	r3, [r7, #16]
 8000fc4:	4313      	orrs	r3, r2
 8000fc6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8000fc8:	4a0f      	ldr	r2, [pc, #60]	@ (8001008 <HAL_GPIO_Init+0x304>)
 8000fca:	69bb      	ldr	r3, [r7, #24]
 8000fcc:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000fce:	69fb      	ldr	r3, [r7, #28]
 8000fd0:	3301      	adds	r3, #1
 8000fd2:	61fb      	str	r3, [r7, #28]
 8000fd4:	69fb      	ldr	r3, [r7, #28]
 8000fd6:	2b0f      	cmp	r3, #15
 8000fd8:	f67f aea2 	bls.w	8000d20 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8000fdc:	bf00      	nop
 8000fde:	bf00      	nop
 8000fe0:	3724      	adds	r7, #36	@ 0x24
 8000fe2:	46bd      	mov	sp, r7
 8000fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe8:	4770      	bx	lr
 8000fea:	bf00      	nop
 8000fec:	40023800 	.word	0x40023800
 8000ff0:	40013800 	.word	0x40013800
 8000ff4:	40020000 	.word	0x40020000
 8000ff8:	40020400 	.word	0x40020400
 8000ffc:	40020800 	.word	0x40020800
 8001000:	40020c00 	.word	0x40020c00
 8001004:	40021000 	.word	0x40021000
 8001008:	40013c00 	.word	0x40013c00

0800100c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800100c:	b480      	push	{r7}
 800100e:	b083      	sub	sp, #12
 8001010:	af00      	add	r7, sp, #0
 8001012:	6078      	str	r0, [r7, #4]
 8001014:	460b      	mov	r3, r1
 8001016:	807b      	strh	r3, [r7, #2]
 8001018:	4613      	mov	r3, r2
 800101a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800101c:	787b      	ldrb	r3, [r7, #1]
 800101e:	2b00      	cmp	r3, #0
 8001020:	d003      	beq.n	800102a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001022:	887a      	ldrh	r2, [r7, #2]
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001028:	e003      	b.n	8001032 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800102a:	887b      	ldrh	r3, [r7, #2]
 800102c:	041a      	lsls	r2, r3, #16
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	619a      	str	r2, [r3, #24]
}
 8001032:	bf00      	nop
 8001034:	370c      	adds	r7, #12
 8001036:	46bd      	mov	sp, r7
 8001038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800103c:	4770      	bx	lr

0800103e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800103e:	b480      	push	{r7}
 8001040:	b083      	sub	sp, #12
 8001042:	af00      	add	r7, sp, #0
 8001044:	6078      	str	r0, [r7, #4]
 8001046:	460b      	mov	r3, r1
 8001048:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	695a      	ldr	r2, [r3, #20]
 800104e:	887b      	ldrh	r3, [r7, #2]
 8001050:	401a      	ands	r2, r3
 8001052:	887b      	ldrh	r3, [r7, #2]
 8001054:	429a      	cmp	r2, r3
 8001056:	d104      	bne.n	8001062 <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8001058:	887b      	ldrh	r3, [r7, #2]
 800105a:	041a      	lsls	r2, r3, #16
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 8001060:	e002      	b.n	8001068 <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 8001062:	887a      	ldrh	r2, [r7, #2]
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	619a      	str	r2, [r3, #24]
}
 8001068:	bf00      	nop
 800106a:	370c      	adds	r7, #12
 800106c:	46bd      	mov	sp, r7
 800106e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001072:	4770      	bx	lr

08001074 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001074:	b580      	push	{r7, lr}
 8001076:	b086      	sub	sp, #24
 8001078:	af00      	add	r7, sp, #0
 800107a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	2b00      	cmp	r3, #0
 8001080:	d101      	bne.n	8001086 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001082:	2301      	movs	r3, #1
 8001084:	e25e      	b.n	8001544 <HAL_RCC_OscConfig+0x4d0>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	681b      	ldr	r3, [r3, #0]
 800108a:	f003 0301 	and.w	r3, r3, #1
 800108e:	2b00      	cmp	r3, #0
 8001090:	d075      	beq.n	800117e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001092:	4b88      	ldr	r3, [pc, #544]	@ (80012b4 <HAL_RCC_OscConfig+0x240>)
 8001094:	689b      	ldr	r3, [r3, #8]
 8001096:	f003 030c 	and.w	r3, r3, #12
 800109a:	2b04      	cmp	r3, #4
 800109c:	d00c      	beq.n	80010b8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800109e:	4b85      	ldr	r3, [pc, #532]	@ (80012b4 <HAL_RCC_OscConfig+0x240>)
 80010a0:	689b      	ldr	r3, [r3, #8]
 80010a2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80010a6:	2b08      	cmp	r3, #8
 80010a8:	d112      	bne.n	80010d0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80010aa:	4b82      	ldr	r3, [pc, #520]	@ (80012b4 <HAL_RCC_OscConfig+0x240>)
 80010ac:	685b      	ldr	r3, [r3, #4]
 80010ae:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80010b2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80010b6:	d10b      	bne.n	80010d0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80010b8:	4b7e      	ldr	r3, [pc, #504]	@ (80012b4 <HAL_RCC_OscConfig+0x240>)
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	d05b      	beq.n	800117c <HAL_RCC_OscConfig+0x108>
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	685b      	ldr	r3, [r3, #4]
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d157      	bne.n	800117c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80010cc:	2301      	movs	r3, #1
 80010ce:	e239      	b.n	8001544 <HAL_RCC_OscConfig+0x4d0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	685b      	ldr	r3, [r3, #4]
 80010d4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80010d8:	d106      	bne.n	80010e8 <HAL_RCC_OscConfig+0x74>
 80010da:	4b76      	ldr	r3, [pc, #472]	@ (80012b4 <HAL_RCC_OscConfig+0x240>)
 80010dc:	681b      	ldr	r3, [r3, #0]
 80010de:	4a75      	ldr	r2, [pc, #468]	@ (80012b4 <HAL_RCC_OscConfig+0x240>)
 80010e0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80010e4:	6013      	str	r3, [r2, #0]
 80010e6:	e01d      	b.n	8001124 <HAL_RCC_OscConfig+0xb0>
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	685b      	ldr	r3, [r3, #4]
 80010ec:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80010f0:	d10c      	bne.n	800110c <HAL_RCC_OscConfig+0x98>
 80010f2:	4b70      	ldr	r3, [pc, #448]	@ (80012b4 <HAL_RCC_OscConfig+0x240>)
 80010f4:	681b      	ldr	r3, [r3, #0]
 80010f6:	4a6f      	ldr	r2, [pc, #444]	@ (80012b4 <HAL_RCC_OscConfig+0x240>)
 80010f8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80010fc:	6013      	str	r3, [r2, #0]
 80010fe:	4b6d      	ldr	r3, [pc, #436]	@ (80012b4 <HAL_RCC_OscConfig+0x240>)
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	4a6c      	ldr	r2, [pc, #432]	@ (80012b4 <HAL_RCC_OscConfig+0x240>)
 8001104:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001108:	6013      	str	r3, [r2, #0]
 800110a:	e00b      	b.n	8001124 <HAL_RCC_OscConfig+0xb0>
 800110c:	4b69      	ldr	r3, [pc, #420]	@ (80012b4 <HAL_RCC_OscConfig+0x240>)
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	4a68      	ldr	r2, [pc, #416]	@ (80012b4 <HAL_RCC_OscConfig+0x240>)
 8001112:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001116:	6013      	str	r3, [r2, #0]
 8001118:	4b66      	ldr	r3, [pc, #408]	@ (80012b4 <HAL_RCC_OscConfig+0x240>)
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	4a65      	ldr	r2, [pc, #404]	@ (80012b4 <HAL_RCC_OscConfig+0x240>)
 800111e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001122:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	685b      	ldr	r3, [r3, #4]
 8001128:	2b00      	cmp	r3, #0
 800112a:	d013      	beq.n	8001154 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800112c:	f7ff fcd4 	bl	8000ad8 <HAL_GetTick>
 8001130:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001132:	e008      	b.n	8001146 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001134:	f7ff fcd0 	bl	8000ad8 <HAL_GetTick>
 8001138:	4602      	mov	r2, r0
 800113a:	693b      	ldr	r3, [r7, #16]
 800113c:	1ad3      	subs	r3, r2, r3
 800113e:	2b64      	cmp	r3, #100	@ 0x64
 8001140:	d901      	bls.n	8001146 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001142:	2303      	movs	r3, #3
 8001144:	e1fe      	b.n	8001544 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001146:	4b5b      	ldr	r3, [pc, #364]	@ (80012b4 <HAL_RCC_OscConfig+0x240>)
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800114e:	2b00      	cmp	r3, #0
 8001150:	d0f0      	beq.n	8001134 <HAL_RCC_OscConfig+0xc0>
 8001152:	e014      	b.n	800117e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001154:	f7ff fcc0 	bl	8000ad8 <HAL_GetTick>
 8001158:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800115a:	e008      	b.n	800116e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800115c:	f7ff fcbc 	bl	8000ad8 <HAL_GetTick>
 8001160:	4602      	mov	r2, r0
 8001162:	693b      	ldr	r3, [r7, #16]
 8001164:	1ad3      	subs	r3, r2, r3
 8001166:	2b64      	cmp	r3, #100	@ 0x64
 8001168:	d901      	bls.n	800116e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800116a:	2303      	movs	r3, #3
 800116c:	e1ea      	b.n	8001544 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800116e:	4b51      	ldr	r3, [pc, #324]	@ (80012b4 <HAL_RCC_OscConfig+0x240>)
 8001170:	681b      	ldr	r3, [r3, #0]
 8001172:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001176:	2b00      	cmp	r3, #0
 8001178:	d1f0      	bne.n	800115c <HAL_RCC_OscConfig+0xe8>
 800117a:	e000      	b.n	800117e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800117c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	f003 0302 	and.w	r3, r3, #2
 8001186:	2b00      	cmp	r3, #0
 8001188:	d063      	beq.n	8001252 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800118a:	4b4a      	ldr	r3, [pc, #296]	@ (80012b4 <HAL_RCC_OscConfig+0x240>)
 800118c:	689b      	ldr	r3, [r3, #8]
 800118e:	f003 030c 	and.w	r3, r3, #12
 8001192:	2b00      	cmp	r3, #0
 8001194:	d00b      	beq.n	80011ae <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001196:	4b47      	ldr	r3, [pc, #284]	@ (80012b4 <HAL_RCC_OscConfig+0x240>)
 8001198:	689b      	ldr	r3, [r3, #8]
 800119a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800119e:	2b08      	cmp	r3, #8
 80011a0:	d11c      	bne.n	80011dc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80011a2:	4b44      	ldr	r3, [pc, #272]	@ (80012b4 <HAL_RCC_OscConfig+0x240>)
 80011a4:	685b      	ldr	r3, [r3, #4]
 80011a6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d116      	bne.n	80011dc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80011ae:	4b41      	ldr	r3, [pc, #260]	@ (80012b4 <HAL_RCC_OscConfig+0x240>)
 80011b0:	681b      	ldr	r3, [r3, #0]
 80011b2:	f003 0302 	and.w	r3, r3, #2
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d005      	beq.n	80011c6 <HAL_RCC_OscConfig+0x152>
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	68db      	ldr	r3, [r3, #12]
 80011be:	2b01      	cmp	r3, #1
 80011c0:	d001      	beq.n	80011c6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80011c2:	2301      	movs	r3, #1
 80011c4:	e1be      	b.n	8001544 <HAL_RCC_OscConfig+0x4d0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80011c6:	4b3b      	ldr	r3, [pc, #236]	@ (80012b4 <HAL_RCC_OscConfig+0x240>)
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	691b      	ldr	r3, [r3, #16]
 80011d2:	00db      	lsls	r3, r3, #3
 80011d4:	4937      	ldr	r1, [pc, #220]	@ (80012b4 <HAL_RCC_OscConfig+0x240>)
 80011d6:	4313      	orrs	r3, r2
 80011d8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80011da:	e03a      	b.n	8001252 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	68db      	ldr	r3, [r3, #12]
 80011e0:	2b00      	cmp	r3, #0
 80011e2:	d020      	beq.n	8001226 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80011e4:	4b34      	ldr	r3, [pc, #208]	@ (80012b8 <HAL_RCC_OscConfig+0x244>)
 80011e6:	2201      	movs	r2, #1
 80011e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80011ea:	f7ff fc75 	bl	8000ad8 <HAL_GetTick>
 80011ee:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80011f0:	e008      	b.n	8001204 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80011f2:	f7ff fc71 	bl	8000ad8 <HAL_GetTick>
 80011f6:	4602      	mov	r2, r0
 80011f8:	693b      	ldr	r3, [r7, #16]
 80011fa:	1ad3      	subs	r3, r2, r3
 80011fc:	2b02      	cmp	r3, #2
 80011fe:	d901      	bls.n	8001204 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001200:	2303      	movs	r3, #3
 8001202:	e19f      	b.n	8001544 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001204:	4b2b      	ldr	r3, [pc, #172]	@ (80012b4 <HAL_RCC_OscConfig+0x240>)
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	f003 0302 	and.w	r3, r3, #2
 800120c:	2b00      	cmp	r3, #0
 800120e:	d0f0      	beq.n	80011f2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001210:	4b28      	ldr	r3, [pc, #160]	@ (80012b4 <HAL_RCC_OscConfig+0x240>)
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	691b      	ldr	r3, [r3, #16]
 800121c:	00db      	lsls	r3, r3, #3
 800121e:	4925      	ldr	r1, [pc, #148]	@ (80012b4 <HAL_RCC_OscConfig+0x240>)
 8001220:	4313      	orrs	r3, r2
 8001222:	600b      	str	r3, [r1, #0]
 8001224:	e015      	b.n	8001252 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001226:	4b24      	ldr	r3, [pc, #144]	@ (80012b8 <HAL_RCC_OscConfig+0x244>)
 8001228:	2200      	movs	r2, #0
 800122a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800122c:	f7ff fc54 	bl	8000ad8 <HAL_GetTick>
 8001230:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001232:	e008      	b.n	8001246 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001234:	f7ff fc50 	bl	8000ad8 <HAL_GetTick>
 8001238:	4602      	mov	r2, r0
 800123a:	693b      	ldr	r3, [r7, #16]
 800123c:	1ad3      	subs	r3, r2, r3
 800123e:	2b02      	cmp	r3, #2
 8001240:	d901      	bls.n	8001246 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001242:	2303      	movs	r3, #3
 8001244:	e17e      	b.n	8001544 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001246:	4b1b      	ldr	r3, [pc, #108]	@ (80012b4 <HAL_RCC_OscConfig+0x240>)
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	f003 0302 	and.w	r3, r3, #2
 800124e:	2b00      	cmp	r3, #0
 8001250:	d1f0      	bne.n	8001234 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	f003 0308 	and.w	r3, r3, #8
 800125a:	2b00      	cmp	r3, #0
 800125c:	d036      	beq.n	80012cc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	695b      	ldr	r3, [r3, #20]
 8001262:	2b00      	cmp	r3, #0
 8001264:	d016      	beq.n	8001294 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001266:	4b15      	ldr	r3, [pc, #84]	@ (80012bc <HAL_RCC_OscConfig+0x248>)
 8001268:	2201      	movs	r2, #1
 800126a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800126c:	f7ff fc34 	bl	8000ad8 <HAL_GetTick>
 8001270:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001272:	e008      	b.n	8001286 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001274:	f7ff fc30 	bl	8000ad8 <HAL_GetTick>
 8001278:	4602      	mov	r2, r0
 800127a:	693b      	ldr	r3, [r7, #16]
 800127c:	1ad3      	subs	r3, r2, r3
 800127e:	2b02      	cmp	r3, #2
 8001280:	d901      	bls.n	8001286 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001282:	2303      	movs	r3, #3
 8001284:	e15e      	b.n	8001544 <HAL_RCC_OscConfig+0x4d0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001286:	4b0b      	ldr	r3, [pc, #44]	@ (80012b4 <HAL_RCC_OscConfig+0x240>)
 8001288:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800128a:	f003 0302 	and.w	r3, r3, #2
 800128e:	2b00      	cmp	r3, #0
 8001290:	d0f0      	beq.n	8001274 <HAL_RCC_OscConfig+0x200>
 8001292:	e01b      	b.n	80012cc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001294:	4b09      	ldr	r3, [pc, #36]	@ (80012bc <HAL_RCC_OscConfig+0x248>)
 8001296:	2200      	movs	r2, #0
 8001298:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800129a:	f7ff fc1d 	bl	8000ad8 <HAL_GetTick>
 800129e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80012a0:	e00e      	b.n	80012c0 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80012a2:	f7ff fc19 	bl	8000ad8 <HAL_GetTick>
 80012a6:	4602      	mov	r2, r0
 80012a8:	693b      	ldr	r3, [r7, #16]
 80012aa:	1ad3      	subs	r3, r2, r3
 80012ac:	2b02      	cmp	r3, #2
 80012ae:	d907      	bls.n	80012c0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80012b0:	2303      	movs	r3, #3
 80012b2:	e147      	b.n	8001544 <HAL_RCC_OscConfig+0x4d0>
 80012b4:	40023800 	.word	0x40023800
 80012b8:	42470000 	.word	0x42470000
 80012bc:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80012c0:	4b88      	ldr	r3, [pc, #544]	@ (80014e4 <HAL_RCC_OscConfig+0x470>)
 80012c2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80012c4:	f003 0302 	and.w	r3, r3, #2
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	d1ea      	bne.n	80012a2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	f003 0304 	and.w	r3, r3, #4
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	f000 8097 	beq.w	8001408 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80012da:	2300      	movs	r3, #0
 80012dc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80012de:	4b81      	ldr	r3, [pc, #516]	@ (80014e4 <HAL_RCC_OscConfig+0x470>)
 80012e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012e2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d10f      	bne.n	800130a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80012ea:	2300      	movs	r3, #0
 80012ec:	60bb      	str	r3, [r7, #8]
 80012ee:	4b7d      	ldr	r3, [pc, #500]	@ (80014e4 <HAL_RCC_OscConfig+0x470>)
 80012f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012f2:	4a7c      	ldr	r2, [pc, #496]	@ (80014e4 <HAL_RCC_OscConfig+0x470>)
 80012f4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80012f8:	6413      	str	r3, [r2, #64]	@ 0x40
 80012fa:	4b7a      	ldr	r3, [pc, #488]	@ (80014e4 <HAL_RCC_OscConfig+0x470>)
 80012fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012fe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001302:	60bb      	str	r3, [r7, #8]
 8001304:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001306:	2301      	movs	r3, #1
 8001308:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800130a:	4b77      	ldr	r3, [pc, #476]	@ (80014e8 <HAL_RCC_OscConfig+0x474>)
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001312:	2b00      	cmp	r3, #0
 8001314:	d118      	bne.n	8001348 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001316:	4b74      	ldr	r3, [pc, #464]	@ (80014e8 <HAL_RCC_OscConfig+0x474>)
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	4a73      	ldr	r2, [pc, #460]	@ (80014e8 <HAL_RCC_OscConfig+0x474>)
 800131c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001320:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001322:	f7ff fbd9 	bl	8000ad8 <HAL_GetTick>
 8001326:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001328:	e008      	b.n	800133c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800132a:	f7ff fbd5 	bl	8000ad8 <HAL_GetTick>
 800132e:	4602      	mov	r2, r0
 8001330:	693b      	ldr	r3, [r7, #16]
 8001332:	1ad3      	subs	r3, r2, r3
 8001334:	2b02      	cmp	r3, #2
 8001336:	d901      	bls.n	800133c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001338:	2303      	movs	r3, #3
 800133a:	e103      	b.n	8001544 <HAL_RCC_OscConfig+0x4d0>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800133c:	4b6a      	ldr	r3, [pc, #424]	@ (80014e8 <HAL_RCC_OscConfig+0x474>)
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001344:	2b00      	cmp	r3, #0
 8001346:	d0f0      	beq.n	800132a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	689b      	ldr	r3, [r3, #8]
 800134c:	2b01      	cmp	r3, #1
 800134e:	d106      	bne.n	800135e <HAL_RCC_OscConfig+0x2ea>
 8001350:	4b64      	ldr	r3, [pc, #400]	@ (80014e4 <HAL_RCC_OscConfig+0x470>)
 8001352:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001354:	4a63      	ldr	r2, [pc, #396]	@ (80014e4 <HAL_RCC_OscConfig+0x470>)
 8001356:	f043 0301 	orr.w	r3, r3, #1
 800135a:	6713      	str	r3, [r2, #112]	@ 0x70
 800135c:	e01c      	b.n	8001398 <HAL_RCC_OscConfig+0x324>
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	689b      	ldr	r3, [r3, #8]
 8001362:	2b05      	cmp	r3, #5
 8001364:	d10c      	bne.n	8001380 <HAL_RCC_OscConfig+0x30c>
 8001366:	4b5f      	ldr	r3, [pc, #380]	@ (80014e4 <HAL_RCC_OscConfig+0x470>)
 8001368:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800136a:	4a5e      	ldr	r2, [pc, #376]	@ (80014e4 <HAL_RCC_OscConfig+0x470>)
 800136c:	f043 0304 	orr.w	r3, r3, #4
 8001370:	6713      	str	r3, [r2, #112]	@ 0x70
 8001372:	4b5c      	ldr	r3, [pc, #368]	@ (80014e4 <HAL_RCC_OscConfig+0x470>)
 8001374:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001376:	4a5b      	ldr	r2, [pc, #364]	@ (80014e4 <HAL_RCC_OscConfig+0x470>)
 8001378:	f043 0301 	orr.w	r3, r3, #1
 800137c:	6713      	str	r3, [r2, #112]	@ 0x70
 800137e:	e00b      	b.n	8001398 <HAL_RCC_OscConfig+0x324>
 8001380:	4b58      	ldr	r3, [pc, #352]	@ (80014e4 <HAL_RCC_OscConfig+0x470>)
 8001382:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001384:	4a57      	ldr	r2, [pc, #348]	@ (80014e4 <HAL_RCC_OscConfig+0x470>)
 8001386:	f023 0301 	bic.w	r3, r3, #1
 800138a:	6713      	str	r3, [r2, #112]	@ 0x70
 800138c:	4b55      	ldr	r3, [pc, #340]	@ (80014e4 <HAL_RCC_OscConfig+0x470>)
 800138e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001390:	4a54      	ldr	r2, [pc, #336]	@ (80014e4 <HAL_RCC_OscConfig+0x470>)
 8001392:	f023 0304 	bic.w	r3, r3, #4
 8001396:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	689b      	ldr	r3, [r3, #8]
 800139c:	2b00      	cmp	r3, #0
 800139e:	d015      	beq.n	80013cc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80013a0:	f7ff fb9a 	bl	8000ad8 <HAL_GetTick>
 80013a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80013a6:	e00a      	b.n	80013be <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80013a8:	f7ff fb96 	bl	8000ad8 <HAL_GetTick>
 80013ac:	4602      	mov	r2, r0
 80013ae:	693b      	ldr	r3, [r7, #16]
 80013b0:	1ad3      	subs	r3, r2, r3
 80013b2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80013b6:	4293      	cmp	r3, r2
 80013b8:	d901      	bls.n	80013be <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80013ba:	2303      	movs	r3, #3
 80013bc:	e0c2      	b.n	8001544 <HAL_RCC_OscConfig+0x4d0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80013be:	4b49      	ldr	r3, [pc, #292]	@ (80014e4 <HAL_RCC_OscConfig+0x470>)
 80013c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80013c2:	f003 0302 	and.w	r3, r3, #2
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d0ee      	beq.n	80013a8 <HAL_RCC_OscConfig+0x334>
 80013ca:	e014      	b.n	80013f6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80013cc:	f7ff fb84 	bl	8000ad8 <HAL_GetTick>
 80013d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80013d2:	e00a      	b.n	80013ea <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80013d4:	f7ff fb80 	bl	8000ad8 <HAL_GetTick>
 80013d8:	4602      	mov	r2, r0
 80013da:	693b      	ldr	r3, [r7, #16]
 80013dc:	1ad3      	subs	r3, r2, r3
 80013de:	f241 3288 	movw	r2, #5000	@ 0x1388
 80013e2:	4293      	cmp	r3, r2
 80013e4:	d901      	bls.n	80013ea <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80013e6:	2303      	movs	r3, #3
 80013e8:	e0ac      	b.n	8001544 <HAL_RCC_OscConfig+0x4d0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80013ea:	4b3e      	ldr	r3, [pc, #248]	@ (80014e4 <HAL_RCC_OscConfig+0x470>)
 80013ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80013ee:	f003 0302 	and.w	r3, r3, #2
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d1ee      	bne.n	80013d4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80013f6:	7dfb      	ldrb	r3, [r7, #23]
 80013f8:	2b01      	cmp	r3, #1
 80013fa:	d105      	bne.n	8001408 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80013fc:	4b39      	ldr	r3, [pc, #228]	@ (80014e4 <HAL_RCC_OscConfig+0x470>)
 80013fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001400:	4a38      	ldr	r2, [pc, #224]	@ (80014e4 <HAL_RCC_OscConfig+0x470>)
 8001402:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001406:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	699b      	ldr	r3, [r3, #24]
 800140c:	2b00      	cmp	r3, #0
 800140e:	f000 8098 	beq.w	8001542 <HAL_RCC_OscConfig+0x4ce>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001412:	4b34      	ldr	r3, [pc, #208]	@ (80014e4 <HAL_RCC_OscConfig+0x470>)
 8001414:	689b      	ldr	r3, [r3, #8]
 8001416:	f003 030c 	and.w	r3, r3, #12
 800141a:	2b08      	cmp	r3, #8
 800141c:	d05c      	beq.n	80014d8 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	699b      	ldr	r3, [r3, #24]
 8001422:	2b02      	cmp	r3, #2
 8001424:	d141      	bne.n	80014aa <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001426:	4b31      	ldr	r3, [pc, #196]	@ (80014ec <HAL_RCC_OscConfig+0x478>)
 8001428:	2200      	movs	r2, #0
 800142a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800142c:	f7ff fb54 	bl	8000ad8 <HAL_GetTick>
 8001430:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001432:	e008      	b.n	8001446 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001434:	f7ff fb50 	bl	8000ad8 <HAL_GetTick>
 8001438:	4602      	mov	r2, r0
 800143a:	693b      	ldr	r3, [r7, #16]
 800143c:	1ad3      	subs	r3, r2, r3
 800143e:	2b02      	cmp	r3, #2
 8001440:	d901      	bls.n	8001446 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001442:	2303      	movs	r3, #3
 8001444:	e07e      	b.n	8001544 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001446:	4b27      	ldr	r3, [pc, #156]	@ (80014e4 <HAL_RCC_OscConfig+0x470>)
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800144e:	2b00      	cmp	r3, #0
 8001450:	d1f0      	bne.n	8001434 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	69da      	ldr	r2, [r3, #28]
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	6a1b      	ldr	r3, [r3, #32]
 800145a:	431a      	orrs	r2, r3
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001460:	019b      	lsls	r3, r3, #6
 8001462:	431a      	orrs	r2, r3
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001468:	085b      	lsrs	r3, r3, #1
 800146a:	3b01      	subs	r3, #1
 800146c:	041b      	lsls	r3, r3, #16
 800146e:	431a      	orrs	r2, r3
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001474:	061b      	lsls	r3, r3, #24
 8001476:	491b      	ldr	r1, [pc, #108]	@ (80014e4 <HAL_RCC_OscConfig+0x470>)
 8001478:	4313      	orrs	r3, r2
 800147a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800147c:	4b1b      	ldr	r3, [pc, #108]	@ (80014ec <HAL_RCC_OscConfig+0x478>)
 800147e:	2201      	movs	r2, #1
 8001480:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001482:	f7ff fb29 	bl	8000ad8 <HAL_GetTick>
 8001486:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001488:	e008      	b.n	800149c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800148a:	f7ff fb25 	bl	8000ad8 <HAL_GetTick>
 800148e:	4602      	mov	r2, r0
 8001490:	693b      	ldr	r3, [r7, #16]
 8001492:	1ad3      	subs	r3, r2, r3
 8001494:	2b02      	cmp	r3, #2
 8001496:	d901      	bls.n	800149c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001498:	2303      	movs	r3, #3
 800149a:	e053      	b.n	8001544 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800149c:	4b11      	ldr	r3, [pc, #68]	@ (80014e4 <HAL_RCC_OscConfig+0x470>)
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d0f0      	beq.n	800148a <HAL_RCC_OscConfig+0x416>
 80014a8:	e04b      	b.n	8001542 <HAL_RCC_OscConfig+0x4ce>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80014aa:	4b10      	ldr	r3, [pc, #64]	@ (80014ec <HAL_RCC_OscConfig+0x478>)
 80014ac:	2200      	movs	r2, #0
 80014ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014b0:	f7ff fb12 	bl	8000ad8 <HAL_GetTick>
 80014b4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80014b6:	e008      	b.n	80014ca <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80014b8:	f7ff fb0e 	bl	8000ad8 <HAL_GetTick>
 80014bc:	4602      	mov	r2, r0
 80014be:	693b      	ldr	r3, [r7, #16]
 80014c0:	1ad3      	subs	r3, r2, r3
 80014c2:	2b02      	cmp	r3, #2
 80014c4:	d901      	bls.n	80014ca <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80014c6:	2303      	movs	r3, #3
 80014c8:	e03c      	b.n	8001544 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80014ca:	4b06      	ldr	r3, [pc, #24]	@ (80014e4 <HAL_RCC_OscConfig+0x470>)
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d1f0      	bne.n	80014b8 <HAL_RCC_OscConfig+0x444>
 80014d6:	e034      	b.n	8001542 <HAL_RCC_OscConfig+0x4ce>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	699b      	ldr	r3, [r3, #24]
 80014dc:	2b01      	cmp	r3, #1
 80014de:	d107      	bne.n	80014f0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80014e0:	2301      	movs	r3, #1
 80014e2:	e02f      	b.n	8001544 <HAL_RCC_OscConfig+0x4d0>
 80014e4:	40023800 	.word	0x40023800
 80014e8:	40007000 	.word	0x40007000
 80014ec:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80014f0:	4b16      	ldr	r3, [pc, #88]	@ (800154c <HAL_RCC_OscConfig+0x4d8>)
 80014f2:	685b      	ldr	r3, [r3, #4]
 80014f4:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80014f6:	68fb      	ldr	r3, [r7, #12]
 80014f8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	69db      	ldr	r3, [r3, #28]
 8001500:	429a      	cmp	r2, r3
 8001502:	d11c      	bne.n	800153e <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001504:	68fb      	ldr	r3, [r7, #12]
 8001506:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800150e:	429a      	cmp	r2, r3
 8001510:	d115      	bne.n	800153e <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8001512:	68fa      	ldr	r2, [r7, #12]
 8001514:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001518:	4013      	ands	r3, r2
 800151a:	687a      	ldr	r2, [r7, #4]
 800151c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800151e:	4293      	cmp	r3, r2
 8001520:	d10d      	bne.n	800153e <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001522:	68fb      	ldr	r3, [r7, #12]
 8001524:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800152c:	429a      	cmp	r2, r3
 800152e:	d106      	bne.n	800153e <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8001530:	68fb      	ldr	r3, [r7, #12]
 8001532:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800153a:	429a      	cmp	r2, r3
 800153c:	d001      	beq.n	8001542 <HAL_RCC_OscConfig+0x4ce>
        {
          return HAL_ERROR;
 800153e:	2301      	movs	r3, #1
 8001540:	e000      	b.n	8001544 <HAL_RCC_OscConfig+0x4d0>
        }
      }
    }
  }
  return HAL_OK;
 8001542:	2300      	movs	r3, #0
}
 8001544:	4618      	mov	r0, r3
 8001546:	3718      	adds	r7, #24
 8001548:	46bd      	mov	sp, r7
 800154a:	bd80      	pop	{r7, pc}
 800154c:	40023800 	.word	0x40023800

08001550 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001550:	b580      	push	{r7, lr}
 8001552:	b084      	sub	sp, #16
 8001554:	af00      	add	r7, sp, #0
 8001556:	6078      	str	r0, [r7, #4]
 8001558:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	2b00      	cmp	r3, #0
 800155e:	d101      	bne.n	8001564 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001560:	2301      	movs	r3, #1
 8001562:	e0cc      	b.n	80016fe <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001564:	4b68      	ldr	r3, [pc, #416]	@ (8001708 <HAL_RCC_ClockConfig+0x1b8>)
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	f003 030f 	and.w	r3, r3, #15
 800156c:	683a      	ldr	r2, [r7, #0]
 800156e:	429a      	cmp	r2, r3
 8001570:	d90c      	bls.n	800158c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001572:	4b65      	ldr	r3, [pc, #404]	@ (8001708 <HAL_RCC_ClockConfig+0x1b8>)
 8001574:	683a      	ldr	r2, [r7, #0]
 8001576:	b2d2      	uxtb	r2, r2
 8001578:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800157a:	4b63      	ldr	r3, [pc, #396]	@ (8001708 <HAL_RCC_ClockConfig+0x1b8>)
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	f003 030f 	and.w	r3, r3, #15
 8001582:	683a      	ldr	r2, [r7, #0]
 8001584:	429a      	cmp	r2, r3
 8001586:	d001      	beq.n	800158c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001588:	2301      	movs	r3, #1
 800158a:	e0b8      	b.n	80016fe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	f003 0302 	and.w	r3, r3, #2
 8001594:	2b00      	cmp	r3, #0
 8001596:	d020      	beq.n	80015da <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	f003 0304 	and.w	r3, r3, #4
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	d005      	beq.n	80015b0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80015a4:	4b59      	ldr	r3, [pc, #356]	@ (800170c <HAL_RCC_ClockConfig+0x1bc>)
 80015a6:	689b      	ldr	r3, [r3, #8]
 80015a8:	4a58      	ldr	r2, [pc, #352]	@ (800170c <HAL_RCC_ClockConfig+0x1bc>)
 80015aa:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80015ae:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	f003 0308 	and.w	r3, r3, #8
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d005      	beq.n	80015c8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80015bc:	4b53      	ldr	r3, [pc, #332]	@ (800170c <HAL_RCC_ClockConfig+0x1bc>)
 80015be:	689b      	ldr	r3, [r3, #8]
 80015c0:	4a52      	ldr	r2, [pc, #328]	@ (800170c <HAL_RCC_ClockConfig+0x1bc>)
 80015c2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80015c6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80015c8:	4b50      	ldr	r3, [pc, #320]	@ (800170c <HAL_RCC_ClockConfig+0x1bc>)
 80015ca:	689b      	ldr	r3, [r3, #8]
 80015cc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	689b      	ldr	r3, [r3, #8]
 80015d4:	494d      	ldr	r1, [pc, #308]	@ (800170c <HAL_RCC_ClockConfig+0x1bc>)
 80015d6:	4313      	orrs	r3, r2
 80015d8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	f003 0301 	and.w	r3, r3, #1
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d044      	beq.n	8001670 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	685b      	ldr	r3, [r3, #4]
 80015ea:	2b01      	cmp	r3, #1
 80015ec:	d107      	bne.n	80015fe <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80015ee:	4b47      	ldr	r3, [pc, #284]	@ (800170c <HAL_RCC_ClockConfig+0x1bc>)
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d119      	bne.n	800162e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80015fa:	2301      	movs	r3, #1
 80015fc:	e07f      	b.n	80016fe <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	685b      	ldr	r3, [r3, #4]
 8001602:	2b02      	cmp	r3, #2
 8001604:	d003      	beq.n	800160e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800160a:	2b03      	cmp	r3, #3
 800160c:	d107      	bne.n	800161e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800160e:	4b3f      	ldr	r3, [pc, #252]	@ (800170c <HAL_RCC_ClockConfig+0x1bc>)
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001616:	2b00      	cmp	r3, #0
 8001618:	d109      	bne.n	800162e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800161a:	2301      	movs	r3, #1
 800161c:	e06f      	b.n	80016fe <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800161e:	4b3b      	ldr	r3, [pc, #236]	@ (800170c <HAL_RCC_ClockConfig+0x1bc>)
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	f003 0302 	and.w	r3, r3, #2
 8001626:	2b00      	cmp	r3, #0
 8001628:	d101      	bne.n	800162e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800162a:	2301      	movs	r3, #1
 800162c:	e067      	b.n	80016fe <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800162e:	4b37      	ldr	r3, [pc, #220]	@ (800170c <HAL_RCC_ClockConfig+0x1bc>)
 8001630:	689b      	ldr	r3, [r3, #8]
 8001632:	f023 0203 	bic.w	r2, r3, #3
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	685b      	ldr	r3, [r3, #4]
 800163a:	4934      	ldr	r1, [pc, #208]	@ (800170c <HAL_RCC_ClockConfig+0x1bc>)
 800163c:	4313      	orrs	r3, r2
 800163e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001640:	f7ff fa4a 	bl	8000ad8 <HAL_GetTick>
 8001644:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001646:	e00a      	b.n	800165e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001648:	f7ff fa46 	bl	8000ad8 <HAL_GetTick>
 800164c:	4602      	mov	r2, r0
 800164e:	68fb      	ldr	r3, [r7, #12]
 8001650:	1ad3      	subs	r3, r2, r3
 8001652:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001656:	4293      	cmp	r3, r2
 8001658:	d901      	bls.n	800165e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800165a:	2303      	movs	r3, #3
 800165c:	e04f      	b.n	80016fe <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800165e:	4b2b      	ldr	r3, [pc, #172]	@ (800170c <HAL_RCC_ClockConfig+0x1bc>)
 8001660:	689b      	ldr	r3, [r3, #8]
 8001662:	f003 020c 	and.w	r2, r3, #12
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	685b      	ldr	r3, [r3, #4]
 800166a:	009b      	lsls	r3, r3, #2
 800166c:	429a      	cmp	r2, r3
 800166e:	d1eb      	bne.n	8001648 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001670:	4b25      	ldr	r3, [pc, #148]	@ (8001708 <HAL_RCC_ClockConfig+0x1b8>)
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	f003 030f 	and.w	r3, r3, #15
 8001678:	683a      	ldr	r2, [r7, #0]
 800167a:	429a      	cmp	r2, r3
 800167c:	d20c      	bcs.n	8001698 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800167e:	4b22      	ldr	r3, [pc, #136]	@ (8001708 <HAL_RCC_ClockConfig+0x1b8>)
 8001680:	683a      	ldr	r2, [r7, #0]
 8001682:	b2d2      	uxtb	r2, r2
 8001684:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001686:	4b20      	ldr	r3, [pc, #128]	@ (8001708 <HAL_RCC_ClockConfig+0x1b8>)
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	f003 030f 	and.w	r3, r3, #15
 800168e:	683a      	ldr	r2, [r7, #0]
 8001690:	429a      	cmp	r2, r3
 8001692:	d001      	beq.n	8001698 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001694:	2301      	movs	r3, #1
 8001696:	e032      	b.n	80016fe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	f003 0304 	and.w	r3, r3, #4
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d008      	beq.n	80016b6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80016a4:	4b19      	ldr	r3, [pc, #100]	@ (800170c <HAL_RCC_ClockConfig+0x1bc>)
 80016a6:	689b      	ldr	r3, [r3, #8]
 80016a8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	68db      	ldr	r3, [r3, #12]
 80016b0:	4916      	ldr	r1, [pc, #88]	@ (800170c <HAL_RCC_ClockConfig+0x1bc>)
 80016b2:	4313      	orrs	r3, r2
 80016b4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	f003 0308 	and.w	r3, r3, #8
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d009      	beq.n	80016d6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80016c2:	4b12      	ldr	r3, [pc, #72]	@ (800170c <HAL_RCC_ClockConfig+0x1bc>)
 80016c4:	689b      	ldr	r3, [r3, #8]
 80016c6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	691b      	ldr	r3, [r3, #16]
 80016ce:	00db      	lsls	r3, r3, #3
 80016d0:	490e      	ldr	r1, [pc, #56]	@ (800170c <HAL_RCC_ClockConfig+0x1bc>)
 80016d2:	4313      	orrs	r3, r2
 80016d4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80016d6:	f000 f821 	bl	800171c <HAL_RCC_GetSysClockFreq>
 80016da:	4602      	mov	r2, r0
 80016dc:	4b0b      	ldr	r3, [pc, #44]	@ (800170c <HAL_RCC_ClockConfig+0x1bc>)
 80016de:	689b      	ldr	r3, [r3, #8]
 80016e0:	091b      	lsrs	r3, r3, #4
 80016e2:	f003 030f 	and.w	r3, r3, #15
 80016e6:	490a      	ldr	r1, [pc, #40]	@ (8001710 <HAL_RCC_ClockConfig+0x1c0>)
 80016e8:	5ccb      	ldrb	r3, [r1, r3]
 80016ea:	fa22 f303 	lsr.w	r3, r2, r3
 80016ee:	4a09      	ldr	r2, [pc, #36]	@ (8001714 <HAL_RCC_ClockConfig+0x1c4>)
 80016f0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80016f2:	4b09      	ldr	r3, [pc, #36]	@ (8001718 <HAL_RCC_ClockConfig+0x1c8>)
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	4618      	mov	r0, r3
 80016f8:	f7ff f9aa 	bl	8000a50 <HAL_InitTick>

  return HAL_OK;
 80016fc:	2300      	movs	r3, #0
}
 80016fe:	4618      	mov	r0, r3
 8001700:	3710      	adds	r7, #16
 8001702:	46bd      	mov	sp, r7
 8001704:	bd80      	pop	{r7, pc}
 8001706:	bf00      	nop
 8001708:	40023c00 	.word	0x40023c00
 800170c:	40023800 	.word	0x40023800
 8001710:	08002e94 	.word	0x08002e94
 8001714:	20000000 	.word	0x20000000
 8001718:	20000004 	.word	0x20000004

0800171c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800171c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001720:	b090      	sub	sp, #64	@ 0x40
 8001722:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001724:	2300      	movs	r3, #0
 8001726:	637b      	str	r3, [r7, #52]	@ 0x34
 8001728:	2300      	movs	r3, #0
 800172a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800172c:	2300      	movs	r3, #0
 800172e:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8001730:	2300      	movs	r3, #0
 8001732:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001734:	4b59      	ldr	r3, [pc, #356]	@ (800189c <HAL_RCC_GetSysClockFreq+0x180>)
 8001736:	689b      	ldr	r3, [r3, #8]
 8001738:	f003 030c 	and.w	r3, r3, #12
 800173c:	2b08      	cmp	r3, #8
 800173e:	d00d      	beq.n	800175c <HAL_RCC_GetSysClockFreq+0x40>
 8001740:	2b08      	cmp	r3, #8
 8001742:	f200 80a1 	bhi.w	8001888 <HAL_RCC_GetSysClockFreq+0x16c>
 8001746:	2b00      	cmp	r3, #0
 8001748:	d002      	beq.n	8001750 <HAL_RCC_GetSysClockFreq+0x34>
 800174a:	2b04      	cmp	r3, #4
 800174c:	d003      	beq.n	8001756 <HAL_RCC_GetSysClockFreq+0x3a>
 800174e:	e09b      	b.n	8001888 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001750:	4b53      	ldr	r3, [pc, #332]	@ (80018a0 <HAL_RCC_GetSysClockFreq+0x184>)
 8001752:	63bb      	str	r3, [r7, #56]	@ 0x38
       break;
 8001754:	e09b      	b.n	800188e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001756:	4b53      	ldr	r3, [pc, #332]	@ (80018a4 <HAL_RCC_GetSysClockFreq+0x188>)
 8001758:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800175a:	e098      	b.n	800188e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800175c:	4b4f      	ldr	r3, [pc, #316]	@ (800189c <HAL_RCC_GetSysClockFreq+0x180>)
 800175e:	685b      	ldr	r3, [r3, #4]
 8001760:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001764:	637b      	str	r3, [r7, #52]	@ 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001766:	4b4d      	ldr	r3, [pc, #308]	@ (800189c <HAL_RCC_GetSysClockFreq+0x180>)
 8001768:	685b      	ldr	r3, [r3, #4]
 800176a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800176e:	2b00      	cmp	r3, #0
 8001770:	d028      	beq.n	80017c4 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001772:	4b4a      	ldr	r3, [pc, #296]	@ (800189c <HAL_RCC_GetSysClockFreq+0x180>)
 8001774:	685b      	ldr	r3, [r3, #4]
 8001776:	099b      	lsrs	r3, r3, #6
 8001778:	2200      	movs	r2, #0
 800177a:	623b      	str	r3, [r7, #32]
 800177c:	627a      	str	r2, [r7, #36]	@ 0x24
 800177e:	6a3b      	ldr	r3, [r7, #32]
 8001780:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8001784:	2100      	movs	r1, #0
 8001786:	4b47      	ldr	r3, [pc, #284]	@ (80018a4 <HAL_RCC_GetSysClockFreq+0x188>)
 8001788:	fb03 f201 	mul.w	r2, r3, r1
 800178c:	2300      	movs	r3, #0
 800178e:	fb00 f303 	mul.w	r3, r0, r3
 8001792:	4413      	add	r3, r2
 8001794:	4a43      	ldr	r2, [pc, #268]	@ (80018a4 <HAL_RCC_GetSysClockFreq+0x188>)
 8001796:	fba0 1202 	umull	r1, r2, r0, r2
 800179a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800179c:	460a      	mov	r2, r1
 800179e:	62ba      	str	r2, [r7, #40]	@ 0x28
 80017a0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80017a2:	4413      	add	r3, r2
 80017a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80017a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80017a8:	2200      	movs	r2, #0
 80017aa:	61bb      	str	r3, [r7, #24]
 80017ac:	61fa      	str	r2, [r7, #28]
 80017ae:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80017b2:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80017b6:	f7fe fd6b 	bl	8000290 <__aeabi_uldivmod>
 80017ba:	4602      	mov	r2, r0
 80017bc:	460b      	mov	r3, r1
 80017be:	4613      	mov	r3, r2
 80017c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80017c2:	e053      	b.n	800186c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80017c4:	4b35      	ldr	r3, [pc, #212]	@ (800189c <HAL_RCC_GetSysClockFreq+0x180>)
 80017c6:	685b      	ldr	r3, [r3, #4]
 80017c8:	099b      	lsrs	r3, r3, #6
 80017ca:	2200      	movs	r2, #0
 80017cc:	613b      	str	r3, [r7, #16]
 80017ce:	617a      	str	r2, [r7, #20]
 80017d0:	693b      	ldr	r3, [r7, #16]
 80017d2:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80017d6:	f04f 0b00 	mov.w	fp, #0
 80017da:	4652      	mov	r2, sl
 80017dc:	465b      	mov	r3, fp
 80017de:	f04f 0000 	mov.w	r0, #0
 80017e2:	f04f 0100 	mov.w	r1, #0
 80017e6:	0159      	lsls	r1, r3, #5
 80017e8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80017ec:	0150      	lsls	r0, r2, #5
 80017ee:	4602      	mov	r2, r0
 80017f0:	460b      	mov	r3, r1
 80017f2:	ebb2 080a 	subs.w	r8, r2, sl
 80017f6:	eb63 090b 	sbc.w	r9, r3, fp
 80017fa:	f04f 0200 	mov.w	r2, #0
 80017fe:	f04f 0300 	mov.w	r3, #0
 8001802:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8001806:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800180a:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800180e:	ebb2 0408 	subs.w	r4, r2, r8
 8001812:	eb63 0509 	sbc.w	r5, r3, r9
 8001816:	f04f 0200 	mov.w	r2, #0
 800181a:	f04f 0300 	mov.w	r3, #0
 800181e:	00eb      	lsls	r3, r5, #3
 8001820:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001824:	00e2      	lsls	r2, r4, #3
 8001826:	4614      	mov	r4, r2
 8001828:	461d      	mov	r5, r3
 800182a:	eb14 030a 	adds.w	r3, r4, sl
 800182e:	603b      	str	r3, [r7, #0]
 8001830:	eb45 030b 	adc.w	r3, r5, fp
 8001834:	607b      	str	r3, [r7, #4]
 8001836:	f04f 0200 	mov.w	r2, #0
 800183a:	f04f 0300 	mov.w	r3, #0
 800183e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001842:	4629      	mov	r1, r5
 8001844:	028b      	lsls	r3, r1, #10
 8001846:	4621      	mov	r1, r4
 8001848:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800184c:	4621      	mov	r1, r4
 800184e:	028a      	lsls	r2, r1, #10
 8001850:	4610      	mov	r0, r2
 8001852:	4619      	mov	r1, r3
 8001854:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001856:	2200      	movs	r2, #0
 8001858:	60bb      	str	r3, [r7, #8]
 800185a:	60fa      	str	r2, [r7, #12]
 800185c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001860:	f7fe fd16 	bl	8000290 <__aeabi_uldivmod>
 8001864:	4602      	mov	r2, r0
 8001866:	460b      	mov	r3, r1
 8001868:	4613      	mov	r3, r2
 800186a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800186c:	4b0b      	ldr	r3, [pc, #44]	@ (800189c <HAL_RCC_GetSysClockFreq+0x180>)
 800186e:	685b      	ldr	r3, [r3, #4]
 8001870:	0c1b      	lsrs	r3, r3, #16
 8001872:	f003 0303 	and.w	r3, r3, #3
 8001876:	3301      	adds	r3, #1
 8001878:	005b      	lsls	r3, r3, #1
 800187a:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco/pllp;
 800187c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800187e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001880:	fbb2 f3f3 	udiv	r3, r2, r3
 8001884:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8001886:	e002      	b.n	800188e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001888:	4b05      	ldr	r3, [pc, #20]	@ (80018a0 <HAL_RCC_GetSysClockFreq+0x184>)
 800188a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800188c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800188e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8001890:	4618      	mov	r0, r3
 8001892:	3740      	adds	r7, #64	@ 0x40
 8001894:	46bd      	mov	sp, r7
 8001896:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800189a:	bf00      	nop
 800189c:	40023800 	.word	0x40023800
 80018a0:	00f42400 	.word	0x00f42400
 80018a4:	017d7840 	.word	0x017d7840

080018a8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80018a8:	b480      	push	{r7}
 80018aa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80018ac:	4b03      	ldr	r3, [pc, #12]	@ (80018bc <HAL_RCC_GetHCLKFreq+0x14>)
 80018ae:	681b      	ldr	r3, [r3, #0]
}
 80018b0:	4618      	mov	r0, r3
 80018b2:	46bd      	mov	sp, r7
 80018b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b8:	4770      	bx	lr
 80018ba:	bf00      	nop
 80018bc:	20000000 	.word	0x20000000

080018c0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80018c0:	b580      	push	{r7, lr}
 80018c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80018c4:	f7ff fff0 	bl	80018a8 <HAL_RCC_GetHCLKFreq>
 80018c8:	4602      	mov	r2, r0
 80018ca:	4b05      	ldr	r3, [pc, #20]	@ (80018e0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80018cc:	689b      	ldr	r3, [r3, #8]
 80018ce:	0a9b      	lsrs	r3, r3, #10
 80018d0:	f003 0307 	and.w	r3, r3, #7
 80018d4:	4903      	ldr	r1, [pc, #12]	@ (80018e4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80018d6:	5ccb      	ldrb	r3, [r1, r3]
 80018d8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80018dc:	4618      	mov	r0, r3
 80018de:	bd80      	pop	{r7, pc}
 80018e0:	40023800 	.word	0x40023800
 80018e4:	08002ea4 	.word	0x08002ea4

080018e8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80018e8:	b580      	push	{r7, lr}
 80018ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80018ec:	f7ff ffdc 	bl	80018a8 <HAL_RCC_GetHCLKFreq>
 80018f0:	4602      	mov	r2, r0
 80018f2:	4b05      	ldr	r3, [pc, #20]	@ (8001908 <HAL_RCC_GetPCLK2Freq+0x20>)
 80018f4:	689b      	ldr	r3, [r3, #8]
 80018f6:	0b5b      	lsrs	r3, r3, #13
 80018f8:	f003 0307 	and.w	r3, r3, #7
 80018fc:	4903      	ldr	r1, [pc, #12]	@ (800190c <HAL_RCC_GetPCLK2Freq+0x24>)
 80018fe:	5ccb      	ldrb	r3, [r1, r3]
 8001900:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001904:	4618      	mov	r0, r3
 8001906:	bd80      	pop	{r7, pc}
 8001908:	40023800 	.word	0x40023800
 800190c:	08002ea4 	.word	0x08002ea4

08001910 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001910:	b580      	push	{r7, lr}
 8001912:	b082      	sub	sp, #8
 8001914:	af00      	add	r7, sp, #0
 8001916:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	2b00      	cmp	r3, #0
 800191c:	d101      	bne.n	8001922 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800191e:	2301      	movs	r3, #1
 8001920:	e03f      	b.n	80019a2 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8001928:	b2db      	uxtb	r3, r3
 800192a:	2b00      	cmp	r3, #0
 800192c:	d106      	bne.n	800193c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	2200      	movs	r2, #0
 8001932:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001936:	6878      	ldr	r0, [r7, #4]
 8001938:	f7fe ff78 	bl	800082c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	2224      	movs	r2, #36	@ 0x24
 8001940:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	68da      	ldr	r2, [r3, #12]
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8001952:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001954:	6878      	ldr	r0, [r7, #4]
 8001956:	f000 f90b 	bl	8001b70 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	691a      	ldr	r2, [r3, #16]
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8001968:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	695a      	ldr	r2, [r3, #20]
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8001978:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	68da      	ldr	r2, [r3, #12]
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8001988:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	2200      	movs	r2, #0
 800198e:	63da      	str	r2, [r3, #60]	@ 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	2220      	movs	r2, #32
 8001994:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	2220      	movs	r2, #32
 800199c:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a

  return HAL_OK;
 80019a0:	2300      	movs	r3, #0
}
 80019a2:	4618      	mov	r0, r3
 80019a4:	3708      	adds	r7, #8
 80019a6:	46bd      	mov	sp, r7
 80019a8:	bd80      	pop	{r7, pc}

080019aa <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80019aa:	b580      	push	{r7, lr}
 80019ac:	b088      	sub	sp, #32
 80019ae:	af02      	add	r7, sp, #8
 80019b0:	60f8      	str	r0, [r7, #12]
 80019b2:	60b9      	str	r1, [r7, #8]
 80019b4:	603b      	str	r3, [r7, #0]
 80019b6:	4613      	mov	r3, r2
 80019b8:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 80019ba:	2300      	movs	r3, #0
 80019bc:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80019be:	68fb      	ldr	r3, [r7, #12]
 80019c0:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 80019c4:	b2db      	uxtb	r3, r3
 80019c6:	2b20      	cmp	r3, #32
 80019c8:	f040 8083 	bne.w	8001ad2 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 80019cc:	68bb      	ldr	r3, [r7, #8]
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d002      	beq.n	80019d8 <HAL_UART_Transmit+0x2e>
 80019d2:	88fb      	ldrh	r3, [r7, #6]
 80019d4:	2b00      	cmp	r3, #0
 80019d6:	d101      	bne.n	80019dc <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 80019d8:	2301      	movs	r3, #1
 80019da:	e07b      	b.n	8001ad4 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80019dc:	68fb      	ldr	r3, [r7, #12]
 80019de:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80019e2:	2b01      	cmp	r3, #1
 80019e4:	d101      	bne.n	80019ea <HAL_UART_Transmit+0x40>
 80019e6:	2302      	movs	r3, #2
 80019e8:	e074      	b.n	8001ad4 <HAL_UART_Transmit+0x12a>
 80019ea:	68fb      	ldr	r3, [r7, #12]
 80019ec:	2201      	movs	r2, #1
 80019ee:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80019f2:	68fb      	ldr	r3, [r7, #12]
 80019f4:	2200      	movs	r2, #0
 80019f6:	63da      	str	r2, [r3, #60]	@ 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80019f8:	68fb      	ldr	r3, [r7, #12]
 80019fa:	2221      	movs	r2, #33	@ 0x21
 80019fc:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8001a00:	f7ff f86a 	bl	8000ad8 <HAL_GetTick>
 8001a04:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8001a06:	68fb      	ldr	r3, [r7, #12]
 8001a08:	88fa      	ldrh	r2, [r7, #6]
 8001a0a:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8001a0c:	68fb      	ldr	r3, [r7, #12]
 8001a0e:	88fa      	ldrh	r2, [r7, #6]
 8001a10:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001a12:	68fb      	ldr	r3, [r7, #12]
 8001a14:	2200      	movs	r2, #0
 8001a16:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

    while (huart->TxXferCount > 0U)
 8001a1a:	e042      	b.n	8001aa2 <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 8001a1c:	68fb      	ldr	r3, [r7, #12]
 8001a1e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8001a20:	b29b      	uxth	r3, r3
 8001a22:	3b01      	subs	r3, #1
 8001a24:	b29a      	uxth	r2, r3
 8001a26:	68fb      	ldr	r3, [r7, #12]
 8001a28:	84da      	strh	r2, [r3, #38]	@ 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8001a2a:	68fb      	ldr	r3, [r7, #12]
 8001a2c:	689b      	ldr	r3, [r3, #8]
 8001a2e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001a32:	d122      	bne.n	8001a7a <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001a34:	683b      	ldr	r3, [r7, #0]
 8001a36:	9300      	str	r3, [sp, #0]
 8001a38:	697b      	ldr	r3, [r7, #20]
 8001a3a:	2200      	movs	r2, #0
 8001a3c:	2180      	movs	r1, #128	@ 0x80
 8001a3e:	68f8      	ldr	r0, [r7, #12]
 8001a40:	f000 f84c 	bl	8001adc <UART_WaitOnFlagUntilTimeout>
 8001a44:	4603      	mov	r3, r0
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d001      	beq.n	8001a4e <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 8001a4a:	2303      	movs	r3, #3
 8001a4c:	e042      	b.n	8001ad4 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8001a4e:	68bb      	ldr	r3, [r7, #8]
 8001a50:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8001a52:	693b      	ldr	r3, [r7, #16]
 8001a54:	881b      	ldrh	r3, [r3, #0]
 8001a56:	461a      	mov	r2, r3
 8001a58:	68fb      	ldr	r3, [r7, #12]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001a60:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8001a62:	68fb      	ldr	r3, [r7, #12]
 8001a64:	691b      	ldr	r3, [r3, #16]
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d103      	bne.n	8001a72 <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 8001a6a:	68bb      	ldr	r3, [r7, #8]
 8001a6c:	3302      	adds	r3, #2
 8001a6e:	60bb      	str	r3, [r7, #8]
 8001a70:	e017      	b.n	8001aa2 <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 8001a72:	68bb      	ldr	r3, [r7, #8]
 8001a74:	3301      	adds	r3, #1
 8001a76:	60bb      	str	r3, [r7, #8]
 8001a78:	e013      	b.n	8001aa2 <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001a7a:	683b      	ldr	r3, [r7, #0]
 8001a7c:	9300      	str	r3, [sp, #0]
 8001a7e:	697b      	ldr	r3, [r7, #20]
 8001a80:	2200      	movs	r2, #0
 8001a82:	2180      	movs	r1, #128	@ 0x80
 8001a84:	68f8      	ldr	r0, [r7, #12]
 8001a86:	f000 f829 	bl	8001adc <UART_WaitOnFlagUntilTimeout>
 8001a8a:	4603      	mov	r3, r0
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d001      	beq.n	8001a94 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 8001a90:	2303      	movs	r3, #3
 8001a92:	e01f      	b.n	8001ad4 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8001a94:	68bb      	ldr	r3, [r7, #8]
 8001a96:	1c5a      	adds	r2, r3, #1
 8001a98:	60ba      	str	r2, [r7, #8]
 8001a9a:	781a      	ldrb	r2, [r3, #0]
 8001a9c:	68fb      	ldr	r3, [r7, #12]
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8001aa2:	68fb      	ldr	r3, [r7, #12]
 8001aa4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8001aa6:	b29b      	uxth	r3, r3
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d1b7      	bne.n	8001a1c <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001aac:	683b      	ldr	r3, [r7, #0]
 8001aae:	9300      	str	r3, [sp, #0]
 8001ab0:	697b      	ldr	r3, [r7, #20]
 8001ab2:	2200      	movs	r2, #0
 8001ab4:	2140      	movs	r1, #64	@ 0x40
 8001ab6:	68f8      	ldr	r0, [r7, #12]
 8001ab8:	f000 f810 	bl	8001adc <UART_WaitOnFlagUntilTimeout>
 8001abc:	4603      	mov	r3, r0
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d001      	beq.n	8001ac6 <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 8001ac2:	2303      	movs	r3, #3
 8001ac4:	e006      	b.n	8001ad4 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001ac6:	68fb      	ldr	r3, [r7, #12]
 8001ac8:	2220      	movs	r2, #32
 8001aca:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

    return HAL_OK;
 8001ace:	2300      	movs	r3, #0
 8001ad0:	e000      	b.n	8001ad4 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8001ad2:	2302      	movs	r3, #2
  }
}
 8001ad4:	4618      	mov	r0, r3
 8001ad6:	3718      	adds	r7, #24
 8001ad8:	46bd      	mov	sp, r7
 8001ada:	bd80      	pop	{r7, pc}

08001adc <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8001adc:	b580      	push	{r7, lr}
 8001ade:	b084      	sub	sp, #16
 8001ae0:	af00      	add	r7, sp, #0
 8001ae2:	60f8      	str	r0, [r7, #12]
 8001ae4:	60b9      	str	r1, [r7, #8]
 8001ae6:	603b      	str	r3, [r7, #0]
 8001ae8:	4613      	mov	r3, r2
 8001aea:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001aec:	e02c      	b.n	8001b48 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001aee:	69bb      	ldr	r3, [r7, #24]
 8001af0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001af4:	d028      	beq.n	8001b48 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001af6:	69bb      	ldr	r3, [r7, #24]
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	d007      	beq.n	8001b0c <UART_WaitOnFlagUntilTimeout+0x30>
 8001afc:	f7fe ffec 	bl	8000ad8 <HAL_GetTick>
 8001b00:	4602      	mov	r2, r0
 8001b02:	683b      	ldr	r3, [r7, #0]
 8001b04:	1ad3      	subs	r3, r2, r3
 8001b06:	69ba      	ldr	r2, [r7, #24]
 8001b08:	429a      	cmp	r2, r3
 8001b0a:	d21d      	bcs.n	8001b48 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001b0c:	68fb      	ldr	r3, [r7, #12]
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	68da      	ldr	r2, [r3, #12]
 8001b12:	68fb      	ldr	r3, [r7, #12]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	f422 72d0 	bic.w	r2, r2, #416	@ 0x1a0
 8001b1a:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001b1c:	68fb      	ldr	r3, [r7, #12]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	695a      	ldr	r2, [r3, #20]
 8001b22:	68fb      	ldr	r3, [r7, #12]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	f022 0201 	bic.w	r2, r2, #1
 8001b2a:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8001b2c:	68fb      	ldr	r3, [r7, #12]
 8001b2e:	2220      	movs	r2, #32
 8001b30:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8001b34:	68fb      	ldr	r3, [r7, #12]
 8001b36:	2220      	movs	r2, #32
 8001b38:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8001b3c:	68fb      	ldr	r3, [r7, #12]
 8001b3e:	2200      	movs	r2, #0
 8001b40:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

        return HAL_TIMEOUT;
 8001b44:	2303      	movs	r3, #3
 8001b46:	e00f      	b.n	8001b68 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001b48:	68fb      	ldr	r3, [r7, #12]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	681a      	ldr	r2, [r3, #0]
 8001b4e:	68bb      	ldr	r3, [r7, #8]
 8001b50:	4013      	ands	r3, r2
 8001b52:	68ba      	ldr	r2, [r7, #8]
 8001b54:	429a      	cmp	r2, r3
 8001b56:	bf0c      	ite	eq
 8001b58:	2301      	moveq	r3, #1
 8001b5a:	2300      	movne	r3, #0
 8001b5c:	b2db      	uxtb	r3, r3
 8001b5e:	461a      	mov	r2, r3
 8001b60:	79fb      	ldrb	r3, [r7, #7]
 8001b62:	429a      	cmp	r2, r3
 8001b64:	d0c3      	beq.n	8001aee <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8001b66:	2300      	movs	r3, #0
}
 8001b68:	4618      	mov	r0, r3
 8001b6a:	3710      	adds	r7, #16
 8001b6c:	46bd      	mov	sp, r7
 8001b6e:	bd80      	pop	{r7, pc}

08001b70 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001b70:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001b74:	f5ad 7d02 	sub.w	sp, sp, #520	@ 0x208
 8001b78:	af00      	add	r7, sp, #0
 8001b7a:	f8c7 01fc 	str.w	r0, [r7, #508]	@ 0x1fc
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001b7e:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	691b      	ldr	r3, [r3, #16]
 8001b86:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8001b8a:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8001b8e:	68d9      	ldr	r1, [r3, #12]
 8001b90:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8001b94:	681a      	ldr	r2, [r3, #0]
 8001b96:	ea40 0301 	orr.w	r3, r0, r1
 8001b9a:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001b9c:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8001ba0:	689a      	ldr	r2, [r3, #8]
 8001ba2:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8001ba6:	691b      	ldr	r3, [r3, #16]
 8001ba8:	431a      	orrs	r2, r3
 8001baa:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8001bae:	695b      	ldr	r3, [r3, #20]
 8001bb0:	431a      	orrs	r2, r3
 8001bb2:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8001bb6:	69db      	ldr	r3, [r3, #28]
 8001bb8:	4313      	orrs	r3, r2
 8001bba:	f8c7 3204 	str.w	r3, [r7, #516]	@ 0x204
  MODIFY_REG(huart->Instance->CR1,
 8001bbe:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	68db      	ldr	r3, [r3, #12]
 8001bc6:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8001bca:	f021 010c 	bic.w	r1, r1, #12
 8001bce:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8001bd2:	681a      	ldr	r2, [r3, #0]
 8001bd4:	f8d7 3204 	ldr.w	r3, [r7, #516]	@ 0x204
 8001bd8:	430b      	orrs	r3, r1
 8001bda:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001bdc:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	695b      	ldr	r3, [r3, #20]
 8001be4:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8001be8:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8001bec:	6999      	ldr	r1, [r3, #24]
 8001bee:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8001bf2:	681a      	ldr	r2, [r3, #0]
 8001bf4:	ea40 0301 	orr.w	r3, r0, r1
 8001bf8:	6153      	str	r3, [r2, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001bfa:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8001bfe:	69db      	ldr	r3, [r3, #28]
 8001c00:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001c04:	f040 824a 	bne.w	800209c <UART_SetConfig+0x52c>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8001c08:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8001c0c:	681a      	ldr	r2, [r3, #0]
 8001c0e:	4b96      	ldr	r3, [pc, #600]	@ (8001e68 <UART_SetConfig+0x2f8>)
 8001c10:	429a      	cmp	r2, r3
 8001c12:	d006      	beq.n	8001c22 <UART_SetConfig+0xb2>
 8001c14:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8001c18:	681a      	ldr	r2, [r3, #0]
 8001c1a:	4b94      	ldr	r3, [pc, #592]	@ (8001e6c <UART_SetConfig+0x2fc>)
 8001c1c:	429a      	cmp	r2, r3
 8001c1e:	f040 8129 	bne.w	8001e74 <UART_SetConfig+0x304>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8001c22:	f7ff fe61 	bl	80018e8 <HAL_RCC_GetPCLK2Freq>
 8001c26:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8001c2a:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8001c2e:	2200      	movs	r2, #0
 8001c30:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
 8001c34:	f8c7 21f4 	str.w	r2, [r7, #500]	@ 0x1f4
 8001c38:	e9d7 457c 	ldrd	r4, r5, [r7, #496]	@ 0x1f0
 8001c3c:	4622      	mov	r2, r4
 8001c3e:	462b      	mov	r3, r5
 8001c40:	1891      	adds	r1, r2, r2
 8001c42:	f8c7 10d0 	str.w	r1, [r7, #208]	@ 0xd0
 8001c46:	415b      	adcs	r3, r3
 8001c48:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8001c4c:	e9d7 2334 	ldrd	r2, r3, [r7, #208]	@ 0xd0
 8001c50:	4621      	mov	r1, r4
 8001c52:	1851      	adds	r1, r2, r1
 8001c54:	f8c7 10c8 	str.w	r1, [r7, #200]	@ 0xc8
 8001c58:	4629      	mov	r1, r5
 8001c5a:	414b      	adcs	r3, r1
 8001c5c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8001c60:	f04f 0200 	mov.w	r2, #0
 8001c64:	f04f 0300 	mov.w	r3, #0
 8001c68:	e9d7 8932 	ldrd	r8, r9, [r7, #200]	@ 0xc8
 8001c6c:	4649      	mov	r1, r9
 8001c6e:	00cb      	lsls	r3, r1, #3
 8001c70:	4641      	mov	r1, r8
 8001c72:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001c76:	4641      	mov	r1, r8
 8001c78:	00ca      	lsls	r2, r1, #3
 8001c7a:	4610      	mov	r0, r2
 8001c7c:	4619      	mov	r1, r3
 8001c7e:	4603      	mov	r3, r0
 8001c80:	4622      	mov	r2, r4
 8001c82:	189b      	adds	r3, r3, r2
 8001c84:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
 8001c88:	462b      	mov	r3, r5
 8001c8a:	460a      	mov	r2, r1
 8001c8c:	eb42 0303 	adc.w	r3, r2, r3
 8001c90:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
 8001c94:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8001c98:	685b      	ldr	r3, [r3, #4]
 8001c9a:	2200      	movs	r2, #0
 8001c9c:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 8001ca0:	f8c7 21e4 	str.w	r2, [r7, #484]	@ 0x1e4
 8001ca4:	e9d7 1278 	ldrd	r1, r2, [r7, #480]	@ 0x1e0
 8001ca8:	460b      	mov	r3, r1
 8001caa:	18db      	adds	r3, r3, r3
 8001cac:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8001cb0:	4613      	mov	r3, r2
 8001cb2:	eb42 0303 	adc.w	r3, r2, r3
 8001cb6:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8001cba:	e9d7 2330 	ldrd	r2, r3, [r7, #192]	@ 0xc0
 8001cbe:	e9d7 017a 	ldrd	r0, r1, [r7, #488]	@ 0x1e8
 8001cc2:	f7fe fae5 	bl	8000290 <__aeabi_uldivmod>
 8001cc6:	4602      	mov	r2, r0
 8001cc8:	460b      	mov	r3, r1
 8001cca:	4b69      	ldr	r3, [pc, #420]	@ (8001e70 <UART_SetConfig+0x300>)
 8001ccc:	fba3 2302 	umull	r2, r3, r3, r2
 8001cd0:	095b      	lsrs	r3, r3, #5
 8001cd2:	011c      	lsls	r4, r3, #4
 8001cd4:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8001cd8:	2200      	movs	r2, #0
 8001cda:	f8c7 31d8 	str.w	r3, [r7, #472]	@ 0x1d8
 8001cde:	f8c7 21dc 	str.w	r2, [r7, #476]	@ 0x1dc
 8001ce2:	e9d7 8976 	ldrd	r8, r9, [r7, #472]	@ 0x1d8
 8001ce6:	4642      	mov	r2, r8
 8001ce8:	464b      	mov	r3, r9
 8001cea:	1891      	adds	r1, r2, r2
 8001cec:	f8c7 10b8 	str.w	r1, [r7, #184]	@ 0xb8
 8001cf0:	415b      	adcs	r3, r3
 8001cf2:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8001cf6:	e9d7 232e 	ldrd	r2, r3, [r7, #184]	@ 0xb8
 8001cfa:	4641      	mov	r1, r8
 8001cfc:	1851      	adds	r1, r2, r1
 8001cfe:	f8c7 10b0 	str.w	r1, [r7, #176]	@ 0xb0
 8001d02:	4649      	mov	r1, r9
 8001d04:	414b      	adcs	r3, r1
 8001d06:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8001d0a:	f04f 0200 	mov.w	r2, #0
 8001d0e:	f04f 0300 	mov.w	r3, #0
 8001d12:	e9d7 ab2c 	ldrd	sl, fp, [r7, #176]	@ 0xb0
 8001d16:	4659      	mov	r1, fp
 8001d18:	00cb      	lsls	r3, r1, #3
 8001d1a:	4651      	mov	r1, sl
 8001d1c:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001d20:	4651      	mov	r1, sl
 8001d22:	00ca      	lsls	r2, r1, #3
 8001d24:	4610      	mov	r0, r2
 8001d26:	4619      	mov	r1, r3
 8001d28:	4603      	mov	r3, r0
 8001d2a:	4642      	mov	r2, r8
 8001d2c:	189b      	adds	r3, r3, r2
 8001d2e:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
 8001d32:	464b      	mov	r3, r9
 8001d34:	460a      	mov	r2, r1
 8001d36:	eb42 0303 	adc.w	r3, r2, r3
 8001d3a:	f8c7 31d4 	str.w	r3, [r7, #468]	@ 0x1d4
 8001d3e:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8001d42:	685b      	ldr	r3, [r3, #4]
 8001d44:	2200      	movs	r2, #0
 8001d46:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
 8001d4a:	f8c7 21cc 	str.w	r2, [r7, #460]	@ 0x1cc
 8001d4e:	e9d7 1272 	ldrd	r1, r2, [r7, #456]	@ 0x1c8
 8001d52:	460b      	mov	r3, r1
 8001d54:	18db      	adds	r3, r3, r3
 8001d56:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8001d5a:	4613      	mov	r3, r2
 8001d5c:	eb42 0303 	adc.w	r3, r2, r3
 8001d60:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8001d64:	e9d7 232a 	ldrd	r2, r3, [r7, #168]	@ 0xa8
 8001d68:	e9d7 0174 	ldrd	r0, r1, [r7, #464]	@ 0x1d0
 8001d6c:	f7fe fa90 	bl	8000290 <__aeabi_uldivmod>
 8001d70:	4602      	mov	r2, r0
 8001d72:	460b      	mov	r3, r1
 8001d74:	4611      	mov	r1, r2
 8001d76:	4b3e      	ldr	r3, [pc, #248]	@ (8001e70 <UART_SetConfig+0x300>)
 8001d78:	fba3 2301 	umull	r2, r3, r3, r1
 8001d7c:	095b      	lsrs	r3, r3, #5
 8001d7e:	2264      	movs	r2, #100	@ 0x64
 8001d80:	fb02 f303 	mul.w	r3, r2, r3
 8001d84:	1acb      	subs	r3, r1, r3
 8001d86:	00db      	lsls	r3, r3, #3
 8001d88:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8001d8c:	4b38      	ldr	r3, [pc, #224]	@ (8001e70 <UART_SetConfig+0x300>)
 8001d8e:	fba3 2302 	umull	r2, r3, r3, r2
 8001d92:	095b      	lsrs	r3, r3, #5
 8001d94:	005b      	lsls	r3, r3, #1
 8001d96:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8001d9a:	441c      	add	r4, r3
 8001d9c:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8001da0:	2200      	movs	r2, #0
 8001da2:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 8001da6:	f8c7 21c4 	str.w	r2, [r7, #452]	@ 0x1c4
 8001daa:	e9d7 8970 	ldrd	r8, r9, [r7, #448]	@ 0x1c0
 8001dae:	4642      	mov	r2, r8
 8001db0:	464b      	mov	r3, r9
 8001db2:	1891      	adds	r1, r2, r2
 8001db4:	f8c7 10a0 	str.w	r1, [r7, #160]	@ 0xa0
 8001db8:	415b      	adcs	r3, r3
 8001dba:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8001dbe:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	@ 0xa0
 8001dc2:	4641      	mov	r1, r8
 8001dc4:	1851      	adds	r1, r2, r1
 8001dc6:	f8c7 1098 	str.w	r1, [r7, #152]	@ 0x98
 8001dca:	4649      	mov	r1, r9
 8001dcc:	414b      	adcs	r3, r1
 8001dce:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8001dd2:	f04f 0200 	mov.w	r2, #0
 8001dd6:	f04f 0300 	mov.w	r3, #0
 8001dda:	e9d7 ab26 	ldrd	sl, fp, [r7, #152]	@ 0x98
 8001dde:	4659      	mov	r1, fp
 8001de0:	00cb      	lsls	r3, r1, #3
 8001de2:	4651      	mov	r1, sl
 8001de4:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001de8:	4651      	mov	r1, sl
 8001dea:	00ca      	lsls	r2, r1, #3
 8001dec:	4610      	mov	r0, r2
 8001dee:	4619      	mov	r1, r3
 8001df0:	4603      	mov	r3, r0
 8001df2:	4642      	mov	r2, r8
 8001df4:	189b      	adds	r3, r3, r2
 8001df6:	f8c7 31b8 	str.w	r3, [r7, #440]	@ 0x1b8
 8001dfa:	464b      	mov	r3, r9
 8001dfc:	460a      	mov	r2, r1
 8001dfe:	eb42 0303 	adc.w	r3, r2, r3
 8001e02:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
 8001e06:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8001e0a:	685b      	ldr	r3, [r3, #4]
 8001e0c:	2200      	movs	r2, #0
 8001e0e:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
 8001e12:	f8c7 21b4 	str.w	r2, [r7, #436]	@ 0x1b4
 8001e16:	e9d7 126c 	ldrd	r1, r2, [r7, #432]	@ 0x1b0
 8001e1a:	460b      	mov	r3, r1
 8001e1c:	18db      	adds	r3, r3, r3
 8001e1e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8001e22:	4613      	mov	r3, r2
 8001e24:	eb42 0303 	adc.w	r3, r2, r3
 8001e28:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8001e2c:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	@ 0x90
 8001e30:	e9d7 016e 	ldrd	r0, r1, [r7, #440]	@ 0x1b8
 8001e34:	f7fe fa2c 	bl	8000290 <__aeabi_uldivmod>
 8001e38:	4602      	mov	r2, r0
 8001e3a:	460b      	mov	r3, r1
 8001e3c:	4b0c      	ldr	r3, [pc, #48]	@ (8001e70 <UART_SetConfig+0x300>)
 8001e3e:	fba3 1302 	umull	r1, r3, r3, r2
 8001e42:	095b      	lsrs	r3, r3, #5
 8001e44:	2164      	movs	r1, #100	@ 0x64
 8001e46:	fb01 f303 	mul.w	r3, r1, r3
 8001e4a:	1ad3      	subs	r3, r2, r3
 8001e4c:	00db      	lsls	r3, r3, #3
 8001e4e:	3332      	adds	r3, #50	@ 0x32
 8001e50:	4a07      	ldr	r2, [pc, #28]	@ (8001e70 <UART_SetConfig+0x300>)
 8001e52:	fba2 2303 	umull	r2, r3, r2, r3
 8001e56:	095b      	lsrs	r3, r3, #5
 8001e58:	f003 0207 	and.w	r2, r3, #7
 8001e5c:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	4422      	add	r2, r4
 8001e64:	609a      	str	r2, [r3, #8]
 8001e66:	e34a      	b.n	80024fe <UART_SetConfig+0x98e>
 8001e68:	40011000 	.word	0x40011000
 8001e6c:	40011400 	.word	0x40011400
 8001e70:	51eb851f 	.word	0x51eb851f
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8001e74:	f7ff fd24 	bl	80018c0 <HAL_RCC_GetPCLK1Freq>
 8001e78:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8001e7c:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8001e80:	2200      	movs	r2, #0
 8001e82:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
 8001e86:	f8c7 21ac 	str.w	r2, [r7, #428]	@ 0x1ac
 8001e8a:	e9d7 456a 	ldrd	r4, r5, [r7, #424]	@ 0x1a8
 8001e8e:	4622      	mov	r2, r4
 8001e90:	462b      	mov	r3, r5
 8001e92:	1891      	adds	r1, r2, r2
 8001e94:	f8c7 1088 	str.w	r1, [r7, #136]	@ 0x88
 8001e98:	415b      	adcs	r3, r3
 8001e9a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8001e9e:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8001ea2:	4621      	mov	r1, r4
 8001ea4:	eb12 0a01 	adds.w	sl, r2, r1
 8001ea8:	4629      	mov	r1, r5
 8001eaa:	eb43 0b01 	adc.w	fp, r3, r1
 8001eae:	f04f 0200 	mov.w	r2, #0
 8001eb2:	f04f 0300 	mov.w	r3, #0
 8001eb6:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8001eba:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8001ebe:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8001ec2:	4692      	mov	sl, r2
 8001ec4:	469b      	mov	fp, r3
 8001ec6:	4623      	mov	r3, r4
 8001ec8:	eb1a 0303 	adds.w	r3, sl, r3
 8001ecc:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 8001ed0:	462b      	mov	r3, r5
 8001ed2:	eb4b 0303 	adc.w	r3, fp, r3
 8001ed6:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 8001eda:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8001ede:	685b      	ldr	r3, [r3, #4]
 8001ee0:	2200      	movs	r2, #0
 8001ee2:	f8c7 3198 	str.w	r3, [r7, #408]	@ 0x198
 8001ee6:	f8c7 219c 	str.w	r2, [r7, #412]	@ 0x19c
 8001eea:	e9d7 1266 	ldrd	r1, r2, [r7, #408]	@ 0x198
 8001eee:	460b      	mov	r3, r1
 8001ef0:	18db      	adds	r3, r3, r3
 8001ef2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8001ef6:	4613      	mov	r3, r2
 8001ef8:	eb42 0303 	adc.w	r3, r2, r3
 8001efc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8001f00:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	@ 0x80
 8001f04:	e9d7 0168 	ldrd	r0, r1, [r7, #416]	@ 0x1a0
 8001f08:	f7fe f9c2 	bl	8000290 <__aeabi_uldivmod>
 8001f0c:	4602      	mov	r2, r0
 8001f0e:	460b      	mov	r3, r1
 8001f10:	4b61      	ldr	r3, [pc, #388]	@ (8002098 <UART_SetConfig+0x528>)
 8001f12:	fba3 2302 	umull	r2, r3, r3, r2
 8001f16:	095b      	lsrs	r3, r3, #5
 8001f18:	011c      	lsls	r4, r3, #4
 8001f1a:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8001f1e:	2200      	movs	r2, #0
 8001f20:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
 8001f24:	f8c7 2194 	str.w	r2, [r7, #404]	@ 0x194
 8001f28:	e9d7 8964 	ldrd	r8, r9, [r7, #400]	@ 0x190
 8001f2c:	4642      	mov	r2, r8
 8001f2e:	464b      	mov	r3, r9
 8001f30:	1891      	adds	r1, r2, r2
 8001f32:	67b9      	str	r1, [r7, #120]	@ 0x78
 8001f34:	415b      	adcs	r3, r3
 8001f36:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8001f38:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	@ 0x78
 8001f3c:	4641      	mov	r1, r8
 8001f3e:	1851      	adds	r1, r2, r1
 8001f40:	6739      	str	r1, [r7, #112]	@ 0x70
 8001f42:	4649      	mov	r1, r9
 8001f44:	414b      	adcs	r3, r1
 8001f46:	677b      	str	r3, [r7, #116]	@ 0x74
 8001f48:	f04f 0200 	mov.w	r2, #0
 8001f4c:	f04f 0300 	mov.w	r3, #0
 8001f50:	e9d7 ab1c 	ldrd	sl, fp, [r7, #112]	@ 0x70
 8001f54:	4659      	mov	r1, fp
 8001f56:	00cb      	lsls	r3, r1, #3
 8001f58:	4651      	mov	r1, sl
 8001f5a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001f5e:	4651      	mov	r1, sl
 8001f60:	00ca      	lsls	r2, r1, #3
 8001f62:	4610      	mov	r0, r2
 8001f64:	4619      	mov	r1, r3
 8001f66:	4603      	mov	r3, r0
 8001f68:	4642      	mov	r2, r8
 8001f6a:	189b      	adds	r3, r3, r2
 8001f6c:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
 8001f70:	464b      	mov	r3, r9
 8001f72:	460a      	mov	r2, r1
 8001f74:	eb42 0303 	adc.w	r3, r2, r3
 8001f78:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
 8001f7c:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8001f80:	685b      	ldr	r3, [r3, #4]
 8001f82:	2200      	movs	r2, #0
 8001f84:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 8001f88:	f8c7 2184 	str.w	r2, [r7, #388]	@ 0x184
 8001f8c:	e9d7 1260 	ldrd	r1, r2, [r7, #384]	@ 0x180
 8001f90:	460b      	mov	r3, r1
 8001f92:	18db      	adds	r3, r3, r3
 8001f94:	66bb      	str	r3, [r7, #104]	@ 0x68
 8001f96:	4613      	mov	r3, r2
 8001f98:	eb42 0303 	adc.w	r3, r2, r3
 8001f9c:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8001f9e:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 8001fa2:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	@ 0x188
 8001fa6:	f7fe f973 	bl	8000290 <__aeabi_uldivmod>
 8001faa:	4602      	mov	r2, r0
 8001fac:	460b      	mov	r3, r1
 8001fae:	4611      	mov	r1, r2
 8001fb0:	4b39      	ldr	r3, [pc, #228]	@ (8002098 <UART_SetConfig+0x528>)
 8001fb2:	fba3 2301 	umull	r2, r3, r3, r1
 8001fb6:	095b      	lsrs	r3, r3, #5
 8001fb8:	2264      	movs	r2, #100	@ 0x64
 8001fba:	fb02 f303 	mul.w	r3, r2, r3
 8001fbe:	1acb      	subs	r3, r1, r3
 8001fc0:	00db      	lsls	r3, r3, #3
 8001fc2:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8001fc6:	4b34      	ldr	r3, [pc, #208]	@ (8002098 <UART_SetConfig+0x528>)
 8001fc8:	fba3 2302 	umull	r2, r3, r3, r2
 8001fcc:	095b      	lsrs	r3, r3, #5
 8001fce:	005b      	lsls	r3, r3, #1
 8001fd0:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8001fd4:	441c      	add	r4, r3
 8001fd6:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8001fda:	2200      	movs	r2, #0
 8001fdc:	f8c7 3178 	str.w	r3, [r7, #376]	@ 0x178
 8001fe0:	f8c7 217c 	str.w	r2, [r7, #380]	@ 0x17c
 8001fe4:	e9d7 895e 	ldrd	r8, r9, [r7, #376]	@ 0x178
 8001fe8:	4642      	mov	r2, r8
 8001fea:	464b      	mov	r3, r9
 8001fec:	1891      	adds	r1, r2, r2
 8001fee:	6639      	str	r1, [r7, #96]	@ 0x60
 8001ff0:	415b      	adcs	r3, r3
 8001ff2:	667b      	str	r3, [r7, #100]	@ 0x64
 8001ff4:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 8001ff8:	4641      	mov	r1, r8
 8001ffa:	1851      	adds	r1, r2, r1
 8001ffc:	65b9      	str	r1, [r7, #88]	@ 0x58
 8001ffe:	4649      	mov	r1, r9
 8002000:	414b      	adcs	r3, r1
 8002002:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002004:	f04f 0200 	mov.w	r2, #0
 8002008:	f04f 0300 	mov.w	r3, #0
 800200c:	e9d7 ab16 	ldrd	sl, fp, [r7, #88]	@ 0x58
 8002010:	4659      	mov	r1, fp
 8002012:	00cb      	lsls	r3, r1, #3
 8002014:	4651      	mov	r1, sl
 8002016:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800201a:	4651      	mov	r1, sl
 800201c:	00ca      	lsls	r2, r1, #3
 800201e:	4610      	mov	r0, r2
 8002020:	4619      	mov	r1, r3
 8002022:	4603      	mov	r3, r0
 8002024:	4642      	mov	r2, r8
 8002026:	189b      	adds	r3, r3, r2
 8002028:	f8c7 3170 	str.w	r3, [r7, #368]	@ 0x170
 800202c:	464b      	mov	r3, r9
 800202e:	460a      	mov	r2, r1
 8002030:	eb42 0303 	adc.w	r3, r2, r3
 8002034:	f8c7 3174 	str.w	r3, [r7, #372]	@ 0x174
 8002038:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 800203c:	685b      	ldr	r3, [r3, #4]
 800203e:	2200      	movs	r2, #0
 8002040:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
 8002044:	f8c7 216c 	str.w	r2, [r7, #364]	@ 0x16c
 8002048:	e9d7 125a 	ldrd	r1, r2, [r7, #360]	@ 0x168
 800204c:	460b      	mov	r3, r1
 800204e:	18db      	adds	r3, r3, r3
 8002050:	653b      	str	r3, [r7, #80]	@ 0x50
 8002052:	4613      	mov	r3, r2
 8002054:	eb42 0303 	adc.w	r3, r2, r3
 8002058:	657b      	str	r3, [r7, #84]	@ 0x54
 800205a:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800205e:	e9d7 015c 	ldrd	r0, r1, [r7, #368]	@ 0x170
 8002062:	f7fe f915 	bl	8000290 <__aeabi_uldivmod>
 8002066:	4602      	mov	r2, r0
 8002068:	460b      	mov	r3, r1
 800206a:	4b0b      	ldr	r3, [pc, #44]	@ (8002098 <UART_SetConfig+0x528>)
 800206c:	fba3 1302 	umull	r1, r3, r3, r2
 8002070:	095b      	lsrs	r3, r3, #5
 8002072:	2164      	movs	r1, #100	@ 0x64
 8002074:	fb01 f303 	mul.w	r3, r1, r3
 8002078:	1ad3      	subs	r3, r2, r3
 800207a:	00db      	lsls	r3, r3, #3
 800207c:	3332      	adds	r3, #50	@ 0x32
 800207e:	4a06      	ldr	r2, [pc, #24]	@ (8002098 <UART_SetConfig+0x528>)
 8002080:	fba2 2303 	umull	r2, r3, r2, r3
 8002084:	095b      	lsrs	r3, r3, #5
 8002086:	f003 0207 	and.w	r2, r3, #7
 800208a:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	4422      	add	r2, r4
 8002092:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8002094:	e233      	b.n	80024fe <UART_SetConfig+0x98e>
 8002096:	bf00      	nop
 8002098:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800209c:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 80020a0:	681a      	ldr	r2, [r3, #0]
 80020a2:	4b8d      	ldr	r3, [pc, #564]	@ (80022d8 <UART_SetConfig+0x768>)
 80020a4:	429a      	cmp	r2, r3
 80020a6:	d006      	beq.n	80020b6 <UART_SetConfig+0x546>
 80020a8:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 80020ac:	681a      	ldr	r2, [r3, #0]
 80020ae:	4b8b      	ldr	r3, [pc, #556]	@ (80022dc <UART_SetConfig+0x76c>)
 80020b0:	429a      	cmp	r2, r3
 80020b2:	f040 8117 	bne.w	80022e4 <UART_SetConfig+0x774>
      pclk = HAL_RCC_GetPCLK2Freq();
 80020b6:	f7ff fc17 	bl	80018e8 <HAL_RCC_GetPCLK2Freq>
 80020ba:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80020be:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80020c2:	2200      	movs	r2, #0
 80020c4:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
 80020c8:	f8c7 2164 	str.w	r2, [r7, #356]	@ 0x164
 80020cc:	e9d7 4558 	ldrd	r4, r5, [r7, #352]	@ 0x160
 80020d0:	4622      	mov	r2, r4
 80020d2:	462b      	mov	r3, r5
 80020d4:	1891      	adds	r1, r2, r2
 80020d6:	64b9      	str	r1, [r7, #72]	@ 0x48
 80020d8:	415b      	adcs	r3, r3
 80020da:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80020dc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80020e0:	4621      	mov	r1, r4
 80020e2:	eb12 0801 	adds.w	r8, r2, r1
 80020e6:	4629      	mov	r1, r5
 80020e8:	eb43 0901 	adc.w	r9, r3, r1
 80020ec:	f04f 0200 	mov.w	r2, #0
 80020f0:	f04f 0300 	mov.w	r3, #0
 80020f4:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80020f8:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80020fc:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002100:	4690      	mov	r8, r2
 8002102:	4699      	mov	r9, r3
 8002104:	4623      	mov	r3, r4
 8002106:	eb18 0303 	adds.w	r3, r8, r3
 800210a:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 800210e:	462b      	mov	r3, r5
 8002110:	eb49 0303 	adc.w	r3, r9, r3
 8002114:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
 8002118:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 800211c:	685b      	ldr	r3, [r3, #4]
 800211e:	2200      	movs	r2, #0
 8002120:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8002124:	f8c7 2154 	str.w	r2, [r7, #340]	@ 0x154
 8002128:	f04f 0200 	mov.w	r2, #0
 800212c:	f04f 0300 	mov.w	r3, #0
 8002130:	e9d7 4554 	ldrd	r4, r5, [r7, #336]	@ 0x150
 8002134:	4629      	mov	r1, r5
 8002136:	008b      	lsls	r3, r1, #2
 8002138:	4621      	mov	r1, r4
 800213a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800213e:	4621      	mov	r1, r4
 8002140:	008a      	lsls	r2, r1, #2
 8002142:	e9d7 0156 	ldrd	r0, r1, [r7, #344]	@ 0x158
 8002146:	f7fe f8a3 	bl	8000290 <__aeabi_uldivmod>
 800214a:	4602      	mov	r2, r0
 800214c:	460b      	mov	r3, r1
 800214e:	4b64      	ldr	r3, [pc, #400]	@ (80022e0 <UART_SetConfig+0x770>)
 8002150:	fba3 2302 	umull	r2, r3, r3, r2
 8002154:	095b      	lsrs	r3, r3, #5
 8002156:	011c      	lsls	r4, r3, #4
 8002158:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 800215c:	2200      	movs	r2, #0
 800215e:	f8c7 3148 	str.w	r3, [r7, #328]	@ 0x148
 8002162:	f8c7 214c 	str.w	r2, [r7, #332]	@ 0x14c
 8002166:	e9d7 8952 	ldrd	r8, r9, [r7, #328]	@ 0x148
 800216a:	4642      	mov	r2, r8
 800216c:	464b      	mov	r3, r9
 800216e:	1891      	adds	r1, r2, r2
 8002170:	6439      	str	r1, [r7, #64]	@ 0x40
 8002172:	415b      	adcs	r3, r3
 8002174:	647b      	str	r3, [r7, #68]	@ 0x44
 8002176:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800217a:	4641      	mov	r1, r8
 800217c:	1851      	adds	r1, r2, r1
 800217e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8002180:	4649      	mov	r1, r9
 8002182:	414b      	adcs	r3, r1
 8002184:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002186:	f04f 0200 	mov.w	r2, #0
 800218a:	f04f 0300 	mov.w	r3, #0
 800218e:	e9d7 ab0e 	ldrd	sl, fp, [r7, #56]	@ 0x38
 8002192:	4659      	mov	r1, fp
 8002194:	00cb      	lsls	r3, r1, #3
 8002196:	4651      	mov	r1, sl
 8002198:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800219c:	4651      	mov	r1, sl
 800219e:	00ca      	lsls	r2, r1, #3
 80021a0:	4610      	mov	r0, r2
 80021a2:	4619      	mov	r1, r3
 80021a4:	4603      	mov	r3, r0
 80021a6:	4642      	mov	r2, r8
 80021a8:	189b      	adds	r3, r3, r2
 80021aa:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140
 80021ae:	464b      	mov	r3, r9
 80021b0:	460a      	mov	r2, r1
 80021b2:	eb42 0303 	adc.w	r3, r2, r3
 80021b6:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
 80021ba:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 80021be:	685b      	ldr	r3, [r3, #4]
 80021c0:	2200      	movs	r2, #0
 80021c2:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
 80021c6:	f8c7 213c 	str.w	r2, [r7, #316]	@ 0x13c
 80021ca:	f04f 0200 	mov.w	r2, #0
 80021ce:	f04f 0300 	mov.w	r3, #0
 80021d2:	e9d7 894e 	ldrd	r8, r9, [r7, #312]	@ 0x138
 80021d6:	4649      	mov	r1, r9
 80021d8:	008b      	lsls	r3, r1, #2
 80021da:	4641      	mov	r1, r8
 80021dc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80021e0:	4641      	mov	r1, r8
 80021e2:	008a      	lsls	r2, r1, #2
 80021e4:	e9d7 0150 	ldrd	r0, r1, [r7, #320]	@ 0x140
 80021e8:	f7fe f852 	bl	8000290 <__aeabi_uldivmod>
 80021ec:	4602      	mov	r2, r0
 80021ee:	460b      	mov	r3, r1
 80021f0:	4611      	mov	r1, r2
 80021f2:	4b3b      	ldr	r3, [pc, #236]	@ (80022e0 <UART_SetConfig+0x770>)
 80021f4:	fba3 2301 	umull	r2, r3, r3, r1
 80021f8:	095b      	lsrs	r3, r3, #5
 80021fa:	2264      	movs	r2, #100	@ 0x64
 80021fc:	fb02 f303 	mul.w	r3, r2, r3
 8002200:	1acb      	subs	r3, r1, r3
 8002202:	011b      	lsls	r3, r3, #4
 8002204:	3332      	adds	r3, #50	@ 0x32
 8002206:	4a36      	ldr	r2, [pc, #216]	@ (80022e0 <UART_SetConfig+0x770>)
 8002208:	fba2 2303 	umull	r2, r3, r2, r3
 800220c:	095b      	lsrs	r3, r3, #5
 800220e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002212:	441c      	add	r4, r3
 8002214:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8002218:	2200      	movs	r2, #0
 800221a:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 800221e:	f8c7 2134 	str.w	r2, [r7, #308]	@ 0x134
 8002222:	e9d7 894c 	ldrd	r8, r9, [r7, #304]	@ 0x130
 8002226:	4642      	mov	r2, r8
 8002228:	464b      	mov	r3, r9
 800222a:	1891      	adds	r1, r2, r2
 800222c:	6339      	str	r1, [r7, #48]	@ 0x30
 800222e:	415b      	adcs	r3, r3
 8002230:	637b      	str	r3, [r7, #52]	@ 0x34
 8002232:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8002236:	4641      	mov	r1, r8
 8002238:	1851      	adds	r1, r2, r1
 800223a:	62b9      	str	r1, [r7, #40]	@ 0x28
 800223c:	4649      	mov	r1, r9
 800223e:	414b      	adcs	r3, r1
 8002240:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002242:	f04f 0200 	mov.w	r2, #0
 8002246:	f04f 0300 	mov.w	r3, #0
 800224a:	e9d7 ab0a 	ldrd	sl, fp, [r7, #40]	@ 0x28
 800224e:	4659      	mov	r1, fp
 8002250:	00cb      	lsls	r3, r1, #3
 8002252:	4651      	mov	r1, sl
 8002254:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002258:	4651      	mov	r1, sl
 800225a:	00ca      	lsls	r2, r1, #3
 800225c:	4610      	mov	r0, r2
 800225e:	4619      	mov	r1, r3
 8002260:	4603      	mov	r3, r0
 8002262:	4642      	mov	r2, r8
 8002264:	189b      	adds	r3, r3, r2
 8002266:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 800226a:	464b      	mov	r3, r9
 800226c:	460a      	mov	r2, r1
 800226e:	eb42 0303 	adc.w	r3, r2, r3
 8002272:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 8002276:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 800227a:	685b      	ldr	r3, [r3, #4]
 800227c:	2200      	movs	r2, #0
 800227e:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8002282:	f8c7 2124 	str.w	r2, [r7, #292]	@ 0x124
 8002286:	f04f 0200 	mov.w	r2, #0
 800228a:	f04f 0300 	mov.w	r3, #0
 800228e:	e9d7 8948 	ldrd	r8, r9, [r7, #288]	@ 0x120
 8002292:	4649      	mov	r1, r9
 8002294:	008b      	lsls	r3, r1, #2
 8002296:	4641      	mov	r1, r8
 8002298:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800229c:	4641      	mov	r1, r8
 800229e:	008a      	lsls	r2, r1, #2
 80022a0:	e9d7 014a 	ldrd	r0, r1, [r7, #296]	@ 0x128
 80022a4:	f7fd fff4 	bl	8000290 <__aeabi_uldivmod>
 80022a8:	4602      	mov	r2, r0
 80022aa:	460b      	mov	r3, r1
 80022ac:	4b0c      	ldr	r3, [pc, #48]	@ (80022e0 <UART_SetConfig+0x770>)
 80022ae:	fba3 1302 	umull	r1, r3, r3, r2
 80022b2:	095b      	lsrs	r3, r3, #5
 80022b4:	2164      	movs	r1, #100	@ 0x64
 80022b6:	fb01 f303 	mul.w	r3, r1, r3
 80022ba:	1ad3      	subs	r3, r2, r3
 80022bc:	011b      	lsls	r3, r3, #4
 80022be:	3332      	adds	r3, #50	@ 0x32
 80022c0:	4a07      	ldr	r2, [pc, #28]	@ (80022e0 <UART_SetConfig+0x770>)
 80022c2:	fba2 2303 	umull	r2, r3, r2, r3
 80022c6:	095b      	lsrs	r3, r3, #5
 80022c8:	f003 020f 	and.w	r2, r3, #15
 80022cc:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	4422      	add	r2, r4
 80022d4:	609a      	str	r2, [r3, #8]
 80022d6:	e112      	b.n	80024fe <UART_SetConfig+0x98e>
 80022d8:	40011000 	.word	0x40011000
 80022dc:	40011400 	.word	0x40011400
 80022e0:	51eb851f 	.word	0x51eb851f
      pclk = HAL_RCC_GetPCLK1Freq();
 80022e4:	f7ff faec 	bl	80018c0 <HAL_RCC_GetPCLK1Freq>
 80022e8:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80022ec:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80022f0:	2200      	movs	r2, #0
 80022f2:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 80022f6:	f8c7 211c 	str.w	r2, [r7, #284]	@ 0x11c
 80022fa:	e9d7 8946 	ldrd	r8, r9, [r7, #280]	@ 0x118
 80022fe:	4642      	mov	r2, r8
 8002300:	464b      	mov	r3, r9
 8002302:	1891      	adds	r1, r2, r2
 8002304:	6239      	str	r1, [r7, #32]
 8002306:	415b      	adcs	r3, r3
 8002308:	627b      	str	r3, [r7, #36]	@ 0x24
 800230a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800230e:	4641      	mov	r1, r8
 8002310:	1854      	adds	r4, r2, r1
 8002312:	4649      	mov	r1, r9
 8002314:	eb43 0501 	adc.w	r5, r3, r1
 8002318:	f04f 0200 	mov.w	r2, #0
 800231c:	f04f 0300 	mov.w	r3, #0
 8002320:	00eb      	lsls	r3, r5, #3
 8002322:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002326:	00e2      	lsls	r2, r4, #3
 8002328:	4614      	mov	r4, r2
 800232a:	461d      	mov	r5, r3
 800232c:	4643      	mov	r3, r8
 800232e:	18e3      	adds	r3, r4, r3
 8002330:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 8002334:	464b      	mov	r3, r9
 8002336:	eb45 0303 	adc.w	r3, r5, r3
 800233a:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 800233e:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8002342:	685b      	ldr	r3, [r3, #4]
 8002344:	2200      	movs	r2, #0
 8002346:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 800234a:	f8c7 210c 	str.w	r2, [r7, #268]	@ 0x10c
 800234e:	f04f 0200 	mov.w	r2, #0
 8002352:	f04f 0300 	mov.w	r3, #0
 8002356:	e9d7 4542 	ldrd	r4, r5, [r7, #264]	@ 0x108
 800235a:	4629      	mov	r1, r5
 800235c:	008b      	lsls	r3, r1, #2
 800235e:	4621      	mov	r1, r4
 8002360:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002364:	4621      	mov	r1, r4
 8002366:	008a      	lsls	r2, r1, #2
 8002368:	e9d7 0144 	ldrd	r0, r1, [r7, #272]	@ 0x110
 800236c:	f7fd ff90 	bl	8000290 <__aeabi_uldivmod>
 8002370:	4602      	mov	r2, r0
 8002372:	460b      	mov	r3, r1
 8002374:	4b65      	ldr	r3, [pc, #404]	@ (800250c <UART_SetConfig+0x99c>)
 8002376:	fba3 2302 	umull	r2, r3, r3, r2
 800237a:	095b      	lsrs	r3, r3, #5
 800237c:	011c      	lsls	r4, r3, #4
 800237e:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8002382:	2200      	movs	r2, #0
 8002384:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8002388:	f8c7 2104 	str.w	r2, [r7, #260]	@ 0x104
 800238c:	e9d7 8940 	ldrd	r8, r9, [r7, #256]	@ 0x100
 8002390:	4642      	mov	r2, r8
 8002392:	464b      	mov	r3, r9
 8002394:	1891      	adds	r1, r2, r2
 8002396:	61b9      	str	r1, [r7, #24]
 8002398:	415b      	adcs	r3, r3
 800239a:	61fb      	str	r3, [r7, #28]
 800239c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80023a0:	4641      	mov	r1, r8
 80023a2:	1851      	adds	r1, r2, r1
 80023a4:	6139      	str	r1, [r7, #16]
 80023a6:	4649      	mov	r1, r9
 80023a8:	414b      	adcs	r3, r1
 80023aa:	617b      	str	r3, [r7, #20]
 80023ac:	f04f 0200 	mov.w	r2, #0
 80023b0:	f04f 0300 	mov.w	r3, #0
 80023b4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80023b8:	4659      	mov	r1, fp
 80023ba:	00cb      	lsls	r3, r1, #3
 80023bc:	4651      	mov	r1, sl
 80023be:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80023c2:	4651      	mov	r1, sl
 80023c4:	00ca      	lsls	r2, r1, #3
 80023c6:	4610      	mov	r0, r2
 80023c8:	4619      	mov	r1, r3
 80023ca:	4603      	mov	r3, r0
 80023cc:	4642      	mov	r2, r8
 80023ce:	189b      	adds	r3, r3, r2
 80023d0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80023d4:	464b      	mov	r3, r9
 80023d6:	460a      	mov	r2, r1
 80023d8:	eb42 0303 	adc.w	r3, r2, r3
 80023dc:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80023e0:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 80023e4:	685b      	ldr	r3, [r3, #4]
 80023e6:	2200      	movs	r2, #0
 80023e8:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80023ec:	f8c7 20f4 	str.w	r2, [r7, #244]	@ 0xf4
 80023f0:	f04f 0200 	mov.w	r2, #0
 80023f4:	f04f 0300 	mov.w	r3, #0
 80023f8:	e9d7 893c 	ldrd	r8, r9, [r7, #240]	@ 0xf0
 80023fc:	4649      	mov	r1, r9
 80023fe:	008b      	lsls	r3, r1, #2
 8002400:	4641      	mov	r1, r8
 8002402:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002406:	4641      	mov	r1, r8
 8002408:	008a      	lsls	r2, r1, #2
 800240a:	e9d7 013e 	ldrd	r0, r1, [r7, #248]	@ 0xf8
 800240e:	f7fd ff3f 	bl	8000290 <__aeabi_uldivmod>
 8002412:	4602      	mov	r2, r0
 8002414:	460b      	mov	r3, r1
 8002416:	4611      	mov	r1, r2
 8002418:	4b3c      	ldr	r3, [pc, #240]	@ (800250c <UART_SetConfig+0x99c>)
 800241a:	fba3 2301 	umull	r2, r3, r3, r1
 800241e:	095b      	lsrs	r3, r3, #5
 8002420:	2264      	movs	r2, #100	@ 0x64
 8002422:	fb02 f303 	mul.w	r3, r2, r3
 8002426:	1acb      	subs	r3, r1, r3
 8002428:	011b      	lsls	r3, r3, #4
 800242a:	3332      	adds	r3, #50	@ 0x32
 800242c:	4a37      	ldr	r2, [pc, #220]	@ (800250c <UART_SetConfig+0x99c>)
 800242e:	fba2 2303 	umull	r2, r3, r2, r3
 8002432:	095b      	lsrs	r3, r3, #5
 8002434:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002438:	441c      	add	r4, r3
 800243a:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 800243e:	2200      	movs	r2, #0
 8002440:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8002444:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8002448:	e9d7 893a 	ldrd	r8, r9, [r7, #232]	@ 0xe8
 800244c:	4642      	mov	r2, r8
 800244e:	464b      	mov	r3, r9
 8002450:	1891      	adds	r1, r2, r2
 8002452:	60b9      	str	r1, [r7, #8]
 8002454:	415b      	adcs	r3, r3
 8002456:	60fb      	str	r3, [r7, #12]
 8002458:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800245c:	4641      	mov	r1, r8
 800245e:	1851      	adds	r1, r2, r1
 8002460:	6039      	str	r1, [r7, #0]
 8002462:	4649      	mov	r1, r9
 8002464:	414b      	adcs	r3, r1
 8002466:	607b      	str	r3, [r7, #4]
 8002468:	f04f 0200 	mov.w	r2, #0
 800246c:	f04f 0300 	mov.w	r3, #0
 8002470:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8002474:	4659      	mov	r1, fp
 8002476:	00cb      	lsls	r3, r1, #3
 8002478:	4651      	mov	r1, sl
 800247a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800247e:	4651      	mov	r1, sl
 8002480:	00ca      	lsls	r2, r1, #3
 8002482:	4610      	mov	r0, r2
 8002484:	4619      	mov	r1, r3
 8002486:	4603      	mov	r3, r0
 8002488:	4642      	mov	r2, r8
 800248a:	189b      	adds	r3, r3, r2
 800248c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8002490:	464b      	mov	r3, r9
 8002492:	460a      	mov	r2, r1
 8002494:	eb42 0303 	adc.w	r3, r2, r3
 8002498:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800249c:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 80024a0:	685b      	ldr	r3, [r3, #4]
 80024a2:	2200      	movs	r2, #0
 80024a4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80024a8:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80024ac:	f04f 0200 	mov.w	r2, #0
 80024b0:	f04f 0300 	mov.w	r3, #0
 80024b4:	e9d7 8936 	ldrd	r8, r9, [r7, #216]	@ 0xd8
 80024b8:	4649      	mov	r1, r9
 80024ba:	008b      	lsls	r3, r1, #2
 80024bc:	4641      	mov	r1, r8
 80024be:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80024c2:	4641      	mov	r1, r8
 80024c4:	008a      	lsls	r2, r1, #2
 80024c6:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80024ca:	f7fd fee1 	bl	8000290 <__aeabi_uldivmod>
 80024ce:	4602      	mov	r2, r0
 80024d0:	460b      	mov	r3, r1
 80024d2:	4b0e      	ldr	r3, [pc, #56]	@ (800250c <UART_SetConfig+0x99c>)
 80024d4:	fba3 1302 	umull	r1, r3, r3, r2
 80024d8:	095b      	lsrs	r3, r3, #5
 80024da:	2164      	movs	r1, #100	@ 0x64
 80024dc:	fb01 f303 	mul.w	r3, r1, r3
 80024e0:	1ad3      	subs	r3, r2, r3
 80024e2:	011b      	lsls	r3, r3, #4
 80024e4:	3332      	adds	r3, #50	@ 0x32
 80024e6:	4a09      	ldr	r2, [pc, #36]	@ (800250c <UART_SetConfig+0x99c>)
 80024e8:	fba2 2303 	umull	r2, r3, r2, r3
 80024ec:	095b      	lsrs	r3, r3, #5
 80024ee:	f003 020f 	and.w	r2, r3, #15
 80024f2:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	4422      	add	r2, r4
 80024fa:	609a      	str	r2, [r3, #8]
}
 80024fc:	e7ff      	b.n	80024fe <UART_SetConfig+0x98e>
 80024fe:	bf00      	nop
 8002500:	f507 7702 	add.w	r7, r7, #520	@ 0x208
 8002504:	46bd      	mov	sp, r7
 8002506:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800250a:	bf00      	nop
 800250c:	51eb851f 	.word	0x51eb851f

08002510 <siprintf>:
 8002510:	b40e      	push	{r1, r2, r3}
 8002512:	b500      	push	{lr}
 8002514:	b09c      	sub	sp, #112	@ 0x70
 8002516:	ab1d      	add	r3, sp, #116	@ 0x74
 8002518:	9002      	str	r0, [sp, #8]
 800251a:	9006      	str	r0, [sp, #24]
 800251c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8002520:	4809      	ldr	r0, [pc, #36]	@ (8002548 <siprintf+0x38>)
 8002522:	9107      	str	r1, [sp, #28]
 8002524:	9104      	str	r1, [sp, #16]
 8002526:	4909      	ldr	r1, [pc, #36]	@ (800254c <siprintf+0x3c>)
 8002528:	f853 2b04 	ldr.w	r2, [r3], #4
 800252c:	9105      	str	r1, [sp, #20]
 800252e:	6800      	ldr	r0, [r0, #0]
 8002530:	9301      	str	r3, [sp, #4]
 8002532:	a902      	add	r1, sp, #8
 8002534:	f000 f994 	bl	8002860 <_svfiprintf_r>
 8002538:	9b02      	ldr	r3, [sp, #8]
 800253a:	2200      	movs	r2, #0
 800253c:	701a      	strb	r2, [r3, #0]
 800253e:	b01c      	add	sp, #112	@ 0x70
 8002540:	f85d eb04 	ldr.w	lr, [sp], #4
 8002544:	b003      	add	sp, #12
 8002546:	4770      	bx	lr
 8002548:	2000000c 	.word	0x2000000c
 800254c:	ffff0208 	.word	0xffff0208

08002550 <memset>:
 8002550:	4402      	add	r2, r0
 8002552:	4603      	mov	r3, r0
 8002554:	4293      	cmp	r3, r2
 8002556:	d100      	bne.n	800255a <memset+0xa>
 8002558:	4770      	bx	lr
 800255a:	f803 1b01 	strb.w	r1, [r3], #1
 800255e:	e7f9      	b.n	8002554 <memset+0x4>

08002560 <__errno>:
 8002560:	4b01      	ldr	r3, [pc, #4]	@ (8002568 <__errno+0x8>)
 8002562:	6818      	ldr	r0, [r3, #0]
 8002564:	4770      	bx	lr
 8002566:	bf00      	nop
 8002568:	2000000c 	.word	0x2000000c

0800256c <__libc_init_array>:
 800256c:	b570      	push	{r4, r5, r6, lr}
 800256e:	4d0d      	ldr	r5, [pc, #52]	@ (80025a4 <__libc_init_array+0x38>)
 8002570:	4c0d      	ldr	r4, [pc, #52]	@ (80025a8 <__libc_init_array+0x3c>)
 8002572:	1b64      	subs	r4, r4, r5
 8002574:	10a4      	asrs	r4, r4, #2
 8002576:	2600      	movs	r6, #0
 8002578:	42a6      	cmp	r6, r4
 800257a:	d109      	bne.n	8002590 <__libc_init_array+0x24>
 800257c:	4d0b      	ldr	r5, [pc, #44]	@ (80025ac <__libc_init_array+0x40>)
 800257e:	4c0c      	ldr	r4, [pc, #48]	@ (80025b0 <__libc_init_array+0x44>)
 8002580:	f000 fc66 	bl	8002e50 <_init>
 8002584:	1b64      	subs	r4, r4, r5
 8002586:	10a4      	asrs	r4, r4, #2
 8002588:	2600      	movs	r6, #0
 800258a:	42a6      	cmp	r6, r4
 800258c:	d105      	bne.n	800259a <__libc_init_array+0x2e>
 800258e:	bd70      	pop	{r4, r5, r6, pc}
 8002590:	f855 3b04 	ldr.w	r3, [r5], #4
 8002594:	4798      	blx	r3
 8002596:	3601      	adds	r6, #1
 8002598:	e7ee      	b.n	8002578 <__libc_init_array+0xc>
 800259a:	f855 3b04 	ldr.w	r3, [r5], #4
 800259e:	4798      	blx	r3
 80025a0:	3601      	adds	r6, #1
 80025a2:	e7f2      	b.n	800258a <__libc_init_array+0x1e>
 80025a4:	08002ee8 	.word	0x08002ee8
 80025a8:	08002ee8 	.word	0x08002ee8
 80025ac:	08002ee8 	.word	0x08002ee8
 80025b0:	08002eec 	.word	0x08002eec

080025b4 <__retarget_lock_acquire_recursive>:
 80025b4:	4770      	bx	lr

080025b6 <__retarget_lock_release_recursive>:
 80025b6:	4770      	bx	lr

080025b8 <_free_r>:
 80025b8:	b538      	push	{r3, r4, r5, lr}
 80025ba:	4605      	mov	r5, r0
 80025bc:	2900      	cmp	r1, #0
 80025be:	d041      	beq.n	8002644 <_free_r+0x8c>
 80025c0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80025c4:	1f0c      	subs	r4, r1, #4
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	bfb8      	it	lt
 80025ca:	18e4      	addlt	r4, r4, r3
 80025cc:	f000 f8e0 	bl	8002790 <__malloc_lock>
 80025d0:	4a1d      	ldr	r2, [pc, #116]	@ (8002648 <_free_r+0x90>)
 80025d2:	6813      	ldr	r3, [r2, #0]
 80025d4:	b933      	cbnz	r3, 80025e4 <_free_r+0x2c>
 80025d6:	6063      	str	r3, [r4, #4]
 80025d8:	6014      	str	r4, [r2, #0]
 80025da:	4628      	mov	r0, r5
 80025dc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80025e0:	f000 b8dc 	b.w	800279c <__malloc_unlock>
 80025e4:	42a3      	cmp	r3, r4
 80025e6:	d908      	bls.n	80025fa <_free_r+0x42>
 80025e8:	6820      	ldr	r0, [r4, #0]
 80025ea:	1821      	adds	r1, r4, r0
 80025ec:	428b      	cmp	r3, r1
 80025ee:	bf01      	itttt	eq
 80025f0:	6819      	ldreq	r1, [r3, #0]
 80025f2:	685b      	ldreq	r3, [r3, #4]
 80025f4:	1809      	addeq	r1, r1, r0
 80025f6:	6021      	streq	r1, [r4, #0]
 80025f8:	e7ed      	b.n	80025d6 <_free_r+0x1e>
 80025fa:	461a      	mov	r2, r3
 80025fc:	685b      	ldr	r3, [r3, #4]
 80025fe:	b10b      	cbz	r3, 8002604 <_free_r+0x4c>
 8002600:	42a3      	cmp	r3, r4
 8002602:	d9fa      	bls.n	80025fa <_free_r+0x42>
 8002604:	6811      	ldr	r1, [r2, #0]
 8002606:	1850      	adds	r0, r2, r1
 8002608:	42a0      	cmp	r0, r4
 800260a:	d10b      	bne.n	8002624 <_free_r+0x6c>
 800260c:	6820      	ldr	r0, [r4, #0]
 800260e:	4401      	add	r1, r0
 8002610:	1850      	adds	r0, r2, r1
 8002612:	4283      	cmp	r3, r0
 8002614:	6011      	str	r1, [r2, #0]
 8002616:	d1e0      	bne.n	80025da <_free_r+0x22>
 8002618:	6818      	ldr	r0, [r3, #0]
 800261a:	685b      	ldr	r3, [r3, #4]
 800261c:	6053      	str	r3, [r2, #4]
 800261e:	4408      	add	r0, r1
 8002620:	6010      	str	r0, [r2, #0]
 8002622:	e7da      	b.n	80025da <_free_r+0x22>
 8002624:	d902      	bls.n	800262c <_free_r+0x74>
 8002626:	230c      	movs	r3, #12
 8002628:	602b      	str	r3, [r5, #0]
 800262a:	e7d6      	b.n	80025da <_free_r+0x22>
 800262c:	6820      	ldr	r0, [r4, #0]
 800262e:	1821      	adds	r1, r4, r0
 8002630:	428b      	cmp	r3, r1
 8002632:	bf04      	itt	eq
 8002634:	6819      	ldreq	r1, [r3, #0]
 8002636:	685b      	ldreq	r3, [r3, #4]
 8002638:	6063      	str	r3, [r4, #4]
 800263a:	bf04      	itt	eq
 800263c:	1809      	addeq	r1, r1, r0
 800263e:	6021      	streq	r1, [r4, #0]
 8002640:	6054      	str	r4, [r2, #4]
 8002642:	e7ca      	b.n	80025da <_free_r+0x22>
 8002644:	bd38      	pop	{r3, r4, r5, pc}
 8002646:	bf00      	nop
 8002648:	20000204 	.word	0x20000204

0800264c <sbrk_aligned>:
 800264c:	b570      	push	{r4, r5, r6, lr}
 800264e:	4e0f      	ldr	r6, [pc, #60]	@ (800268c <sbrk_aligned+0x40>)
 8002650:	460c      	mov	r4, r1
 8002652:	6831      	ldr	r1, [r6, #0]
 8002654:	4605      	mov	r5, r0
 8002656:	b911      	cbnz	r1, 800265e <sbrk_aligned+0x12>
 8002658:	f000 fba6 	bl	8002da8 <_sbrk_r>
 800265c:	6030      	str	r0, [r6, #0]
 800265e:	4621      	mov	r1, r4
 8002660:	4628      	mov	r0, r5
 8002662:	f000 fba1 	bl	8002da8 <_sbrk_r>
 8002666:	1c43      	adds	r3, r0, #1
 8002668:	d103      	bne.n	8002672 <sbrk_aligned+0x26>
 800266a:	f04f 34ff 	mov.w	r4, #4294967295
 800266e:	4620      	mov	r0, r4
 8002670:	bd70      	pop	{r4, r5, r6, pc}
 8002672:	1cc4      	adds	r4, r0, #3
 8002674:	f024 0403 	bic.w	r4, r4, #3
 8002678:	42a0      	cmp	r0, r4
 800267a:	d0f8      	beq.n	800266e <sbrk_aligned+0x22>
 800267c:	1a21      	subs	r1, r4, r0
 800267e:	4628      	mov	r0, r5
 8002680:	f000 fb92 	bl	8002da8 <_sbrk_r>
 8002684:	3001      	adds	r0, #1
 8002686:	d1f2      	bne.n	800266e <sbrk_aligned+0x22>
 8002688:	e7ef      	b.n	800266a <sbrk_aligned+0x1e>
 800268a:	bf00      	nop
 800268c:	20000200 	.word	0x20000200

08002690 <_malloc_r>:
 8002690:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002694:	1ccd      	adds	r5, r1, #3
 8002696:	f025 0503 	bic.w	r5, r5, #3
 800269a:	3508      	adds	r5, #8
 800269c:	2d0c      	cmp	r5, #12
 800269e:	bf38      	it	cc
 80026a0:	250c      	movcc	r5, #12
 80026a2:	2d00      	cmp	r5, #0
 80026a4:	4606      	mov	r6, r0
 80026a6:	db01      	blt.n	80026ac <_malloc_r+0x1c>
 80026a8:	42a9      	cmp	r1, r5
 80026aa:	d904      	bls.n	80026b6 <_malloc_r+0x26>
 80026ac:	230c      	movs	r3, #12
 80026ae:	6033      	str	r3, [r6, #0]
 80026b0:	2000      	movs	r0, #0
 80026b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80026b6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800278c <_malloc_r+0xfc>
 80026ba:	f000 f869 	bl	8002790 <__malloc_lock>
 80026be:	f8d8 3000 	ldr.w	r3, [r8]
 80026c2:	461c      	mov	r4, r3
 80026c4:	bb44      	cbnz	r4, 8002718 <_malloc_r+0x88>
 80026c6:	4629      	mov	r1, r5
 80026c8:	4630      	mov	r0, r6
 80026ca:	f7ff ffbf 	bl	800264c <sbrk_aligned>
 80026ce:	1c43      	adds	r3, r0, #1
 80026d0:	4604      	mov	r4, r0
 80026d2:	d158      	bne.n	8002786 <_malloc_r+0xf6>
 80026d4:	f8d8 4000 	ldr.w	r4, [r8]
 80026d8:	4627      	mov	r7, r4
 80026da:	2f00      	cmp	r7, #0
 80026dc:	d143      	bne.n	8002766 <_malloc_r+0xd6>
 80026de:	2c00      	cmp	r4, #0
 80026e0:	d04b      	beq.n	800277a <_malloc_r+0xea>
 80026e2:	6823      	ldr	r3, [r4, #0]
 80026e4:	4639      	mov	r1, r7
 80026e6:	4630      	mov	r0, r6
 80026e8:	eb04 0903 	add.w	r9, r4, r3
 80026ec:	f000 fb5c 	bl	8002da8 <_sbrk_r>
 80026f0:	4581      	cmp	r9, r0
 80026f2:	d142      	bne.n	800277a <_malloc_r+0xea>
 80026f4:	6821      	ldr	r1, [r4, #0]
 80026f6:	1a6d      	subs	r5, r5, r1
 80026f8:	4629      	mov	r1, r5
 80026fa:	4630      	mov	r0, r6
 80026fc:	f7ff ffa6 	bl	800264c <sbrk_aligned>
 8002700:	3001      	adds	r0, #1
 8002702:	d03a      	beq.n	800277a <_malloc_r+0xea>
 8002704:	6823      	ldr	r3, [r4, #0]
 8002706:	442b      	add	r3, r5
 8002708:	6023      	str	r3, [r4, #0]
 800270a:	f8d8 3000 	ldr.w	r3, [r8]
 800270e:	685a      	ldr	r2, [r3, #4]
 8002710:	bb62      	cbnz	r2, 800276c <_malloc_r+0xdc>
 8002712:	f8c8 7000 	str.w	r7, [r8]
 8002716:	e00f      	b.n	8002738 <_malloc_r+0xa8>
 8002718:	6822      	ldr	r2, [r4, #0]
 800271a:	1b52      	subs	r2, r2, r5
 800271c:	d420      	bmi.n	8002760 <_malloc_r+0xd0>
 800271e:	2a0b      	cmp	r2, #11
 8002720:	d917      	bls.n	8002752 <_malloc_r+0xc2>
 8002722:	1961      	adds	r1, r4, r5
 8002724:	42a3      	cmp	r3, r4
 8002726:	6025      	str	r5, [r4, #0]
 8002728:	bf18      	it	ne
 800272a:	6059      	strne	r1, [r3, #4]
 800272c:	6863      	ldr	r3, [r4, #4]
 800272e:	bf08      	it	eq
 8002730:	f8c8 1000 	streq.w	r1, [r8]
 8002734:	5162      	str	r2, [r4, r5]
 8002736:	604b      	str	r3, [r1, #4]
 8002738:	4630      	mov	r0, r6
 800273a:	f000 f82f 	bl	800279c <__malloc_unlock>
 800273e:	f104 000b 	add.w	r0, r4, #11
 8002742:	1d23      	adds	r3, r4, #4
 8002744:	f020 0007 	bic.w	r0, r0, #7
 8002748:	1ac2      	subs	r2, r0, r3
 800274a:	bf1c      	itt	ne
 800274c:	1a1b      	subne	r3, r3, r0
 800274e:	50a3      	strne	r3, [r4, r2]
 8002750:	e7af      	b.n	80026b2 <_malloc_r+0x22>
 8002752:	6862      	ldr	r2, [r4, #4]
 8002754:	42a3      	cmp	r3, r4
 8002756:	bf0c      	ite	eq
 8002758:	f8c8 2000 	streq.w	r2, [r8]
 800275c:	605a      	strne	r2, [r3, #4]
 800275e:	e7eb      	b.n	8002738 <_malloc_r+0xa8>
 8002760:	4623      	mov	r3, r4
 8002762:	6864      	ldr	r4, [r4, #4]
 8002764:	e7ae      	b.n	80026c4 <_malloc_r+0x34>
 8002766:	463c      	mov	r4, r7
 8002768:	687f      	ldr	r7, [r7, #4]
 800276a:	e7b6      	b.n	80026da <_malloc_r+0x4a>
 800276c:	461a      	mov	r2, r3
 800276e:	685b      	ldr	r3, [r3, #4]
 8002770:	42a3      	cmp	r3, r4
 8002772:	d1fb      	bne.n	800276c <_malloc_r+0xdc>
 8002774:	2300      	movs	r3, #0
 8002776:	6053      	str	r3, [r2, #4]
 8002778:	e7de      	b.n	8002738 <_malloc_r+0xa8>
 800277a:	230c      	movs	r3, #12
 800277c:	6033      	str	r3, [r6, #0]
 800277e:	4630      	mov	r0, r6
 8002780:	f000 f80c 	bl	800279c <__malloc_unlock>
 8002784:	e794      	b.n	80026b0 <_malloc_r+0x20>
 8002786:	6005      	str	r5, [r0, #0]
 8002788:	e7d6      	b.n	8002738 <_malloc_r+0xa8>
 800278a:	bf00      	nop
 800278c:	20000204 	.word	0x20000204

08002790 <__malloc_lock>:
 8002790:	4801      	ldr	r0, [pc, #4]	@ (8002798 <__malloc_lock+0x8>)
 8002792:	f7ff bf0f 	b.w	80025b4 <__retarget_lock_acquire_recursive>
 8002796:	bf00      	nop
 8002798:	200001fc 	.word	0x200001fc

0800279c <__malloc_unlock>:
 800279c:	4801      	ldr	r0, [pc, #4]	@ (80027a4 <__malloc_unlock+0x8>)
 800279e:	f7ff bf0a 	b.w	80025b6 <__retarget_lock_release_recursive>
 80027a2:	bf00      	nop
 80027a4:	200001fc 	.word	0x200001fc

080027a8 <__ssputs_r>:
 80027a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80027ac:	688e      	ldr	r6, [r1, #8]
 80027ae:	461f      	mov	r7, r3
 80027b0:	42be      	cmp	r6, r7
 80027b2:	680b      	ldr	r3, [r1, #0]
 80027b4:	4682      	mov	sl, r0
 80027b6:	460c      	mov	r4, r1
 80027b8:	4690      	mov	r8, r2
 80027ba:	d82d      	bhi.n	8002818 <__ssputs_r+0x70>
 80027bc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80027c0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80027c4:	d026      	beq.n	8002814 <__ssputs_r+0x6c>
 80027c6:	6965      	ldr	r5, [r4, #20]
 80027c8:	6909      	ldr	r1, [r1, #16]
 80027ca:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80027ce:	eba3 0901 	sub.w	r9, r3, r1
 80027d2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80027d6:	1c7b      	adds	r3, r7, #1
 80027d8:	444b      	add	r3, r9
 80027da:	106d      	asrs	r5, r5, #1
 80027dc:	429d      	cmp	r5, r3
 80027de:	bf38      	it	cc
 80027e0:	461d      	movcc	r5, r3
 80027e2:	0553      	lsls	r3, r2, #21
 80027e4:	d527      	bpl.n	8002836 <__ssputs_r+0x8e>
 80027e6:	4629      	mov	r1, r5
 80027e8:	f7ff ff52 	bl	8002690 <_malloc_r>
 80027ec:	4606      	mov	r6, r0
 80027ee:	b360      	cbz	r0, 800284a <__ssputs_r+0xa2>
 80027f0:	6921      	ldr	r1, [r4, #16]
 80027f2:	464a      	mov	r2, r9
 80027f4:	f000 fae8 	bl	8002dc8 <memcpy>
 80027f8:	89a3      	ldrh	r3, [r4, #12]
 80027fa:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80027fe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002802:	81a3      	strh	r3, [r4, #12]
 8002804:	6126      	str	r6, [r4, #16]
 8002806:	6165      	str	r5, [r4, #20]
 8002808:	444e      	add	r6, r9
 800280a:	eba5 0509 	sub.w	r5, r5, r9
 800280e:	6026      	str	r6, [r4, #0]
 8002810:	60a5      	str	r5, [r4, #8]
 8002812:	463e      	mov	r6, r7
 8002814:	42be      	cmp	r6, r7
 8002816:	d900      	bls.n	800281a <__ssputs_r+0x72>
 8002818:	463e      	mov	r6, r7
 800281a:	6820      	ldr	r0, [r4, #0]
 800281c:	4632      	mov	r2, r6
 800281e:	4641      	mov	r1, r8
 8002820:	f000 faa8 	bl	8002d74 <memmove>
 8002824:	68a3      	ldr	r3, [r4, #8]
 8002826:	1b9b      	subs	r3, r3, r6
 8002828:	60a3      	str	r3, [r4, #8]
 800282a:	6823      	ldr	r3, [r4, #0]
 800282c:	4433      	add	r3, r6
 800282e:	6023      	str	r3, [r4, #0]
 8002830:	2000      	movs	r0, #0
 8002832:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002836:	462a      	mov	r2, r5
 8002838:	f000 fad4 	bl	8002de4 <_realloc_r>
 800283c:	4606      	mov	r6, r0
 800283e:	2800      	cmp	r0, #0
 8002840:	d1e0      	bne.n	8002804 <__ssputs_r+0x5c>
 8002842:	6921      	ldr	r1, [r4, #16]
 8002844:	4650      	mov	r0, sl
 8002846:	f7ff feb7 	bl	80025b8 <_free_r>
 800284a:	230c      	movs	r3, #12
 800284c:	f8ca 3000 	str.w	r3, [sl]
 8002850:	89a3      	ldrh	r3, [r4, #12]
 8002852:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002856:	81a3      	strh	r3, [r4, #12]
 8002858:	f04f 30ff 	mov.w	r0, #4294967295
 800285c:	e7e9      	b.n	8002832 <__ssputs_r+0x8a>
	...

08002860 <_svfiprintf_r>:
 8002860:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002864:	4698      	mov	r8, r3
 8002866:	898b      	ldrh	r3, [r1, #12]
 8002868:	061b      	lsls	r3, r3, #24
 800286a:	b09d      	sub	sp, #116	@ 0x74
 800286c:	4607      	mov	r7, r0
 800286e:	460d      	mov	r5, r1
 8002870:	4614      	mov	r4, r2
 8002872:	d510      	bpl.n	8002896 <_svfiprintf_r+0x36>
 8002874:	690b      	ldr	r3, [r1, #16]
 8002876:	b973      	cbnz	r3, 8002896 <_svfiprintf_r+0x36>
 8002878:	2140      	movs	r1, #64	@ 0x40
 800287a:	f7ff ff09 	bl	8002690 <_malloc_r>
 800287e:	6028      	str	r0, [r5, #0]
 8002880:	6128      	str	r0, [r5, #16]
 8002882:	b930      	cbnz	r0, 8002892 <_svfiprintf_r+0x32>
 8002884:	230c      	movs	r3, #12
 8002886:	603b      	str	r3, [r7, #0]
 8002888:	f04f 30ff 	mov.w	r0, #4294967295
 800288c:	b01d      	add	sp, #116	@ 0x74
 800288e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002892:	2340      	movs	r3, #64	@ 0x40
 8002894:	616b      	str	r3, [r5, #20]
 8002896:	2300      	movs	r3, #0
 8002898:	9309      	str	r3, [sp, #36]	@ 0x24
 800289a:	2320      	movs	r3, #32
 800289c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80028a0:	f8cd 800c 	str.w	r8, [sp, #12]
 80028a4:	2330      	movs	r3, #48	@ 0x30
 80028a6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8002a44 <_svfiprintf_r+0x1e4>
 80028aa:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80028ae:	f04f 0901 	mov.w	r9, #1
 80028b2:	4623      	mov	r3, r4
 80028b4:	469a      	mov	sl, r3
 80028b6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80028ba:	b10a      	cbz	r2, 80028c0 <_svfiprintf_r+0x60>
 80028bc:	2a25      	cmp	r2, #37	@ 0x25
 80028be:	d1f9      	bne.n	80028b4 <_svfiprintf_r+0x54>
 80028c0:	ebba 0b04 	subs.w	fp, sl, r4
 80028c4:	d00b      	beq.n	80028de <_svfiprintf_r+0x7e>
 80028c6:	465b      	mov	r3, fp
 80028c8:	4622      	mov	r2, r4
 80028ca:	4629      	mov	r1, r5
 80028cc:	4638      	mov	r0, r7
 80028ce:	f7ff ff6b 	bl	80027a8 <__ssputs_r>
 80028d2:	3001      	adds	r0, #1
 80028d4:	f000 80a7 	beq.w	8002a26 <_svfiprintf_r+0x1c6>
 80028d8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80028da:	445a      	add	r2, fp
 80028dc:	9209      	str	r2, [sp, #36]	@ 0x24
 80028de:	f89a 3000 	ldrb.w	r3, [sl]
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	f000 809f 	beq.w	8002a26 <_svfiprintf_r+0x1c6>
 80028e8:	2300      	movs	r3, #0
 80028ea:	f04f 32ff 	mov.w	r2, #4294967295
 80028ee:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80028f2:	f10a 0a01 	add.w	sl, sl, #1
 80028f6:	9304      	str	r3, [sp, #16]
 80028f8:	9307      	str	r3, [sp, #28]
 80028fa:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80028fe:	931a      	str	r3, [sp, #104]	@ 0x68
 8002900:	4654      	mov	r4, sl
 8002902:	2205      	movs	r2, #5
 8002904:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002908:	484e      	ldr	r0, [pc, #312]	@ (8002a44 <_svfiprintf_r+0x1e4>)
 800290a:	f7fd fc71 	bl	80001f0 <memchr>
 800290e:	9a04      	ldr	r2, [sp, #16]
 8002910:	b9d8      	cbnz	r0, 800294a <_svfiprintf_r+0xea>
 8002912:	06d0      	lsls	r0, r2, #27
 8002914:	bf44      	itt	mi
 8002916:	2320      	movmi	r3, #32
 8002918:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800291c:	0711      	lsls	r1, r2, #28
 800291e:	bf44      	itt	mi
 8002920:	232b      	movmi	r3, #43	@ 0x2b
 8002922:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8002926:	f89a 3000 	ldrb.w	r3, [sl]
 800292a:	2b2a      	cmp	r3, #42	@ 0x2a
 800292c:	d015      	beq.n	800295a <_svfiprintf_r+0xfa>
 800292e:	9a07      	ldr	r2, [sp, #28]
 8002930:	4654      	mov	r4, sl
 8002932:	2000      	movs	r0, #0
 8002934:	f04f 0c0a 	mov.w	ip, #10
 8002938:	4621      	mov	r1, r4
 800293a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800293e:	3b30      	subs	r3, #48	@ 0x30
 8002940:	2b09      	cmp	r3, #9
 8002942:	d94b      	bls.n	80029dc <_svfiprintf_r+0x17c>
 8002944:	b1b0      	cbz	r0, 8002974 <_svfiprintf_r+0x114>
 8002946:	9207      	str	r2, [sp, #28]
 8002948:	e014      	b.n	8002974 <_svfiprintf_r+0x114>
 800294a:	eba0 0308 	sub.w	r3, r0, r8
 800294e:	fa09 f303 	lsl.w	r3, r9, r3
 8002952:	4313      	orrs	r3, r2
 8002954:	9304      	str	r3, [sp, #16]
 8002956:	46a2      	mov	sl, r4
 8002958:	e7d2      	b.n	8002900 <_svfiprintf_r+0xa0>
 800295a:	9b03      	ldr	r3, [sp, #12]
 800295c:	1d19      	adds	r1, r3, #4
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	9103      	str	r1, [sp, #12]
 8002962:	2b00      	cmp	r3, #0
 8002964:	bfbb      	ittet	lt
 8002966:	425b      	neglt	r3, r3
 8002968:	f042 0202 	orrlt.w	r2, r2, #2
 800296c:	9307      	strge	r3, [sp, #28]
 800296e:	9307      	strlt	r3, [sp, #28]
 8002970:	bfb8      	it	lt
 8002972:	9204      	strlt	r2, [sp, #16]
 8002974:	7823      	ldrb	r3, [r4, #0]
 8002976:	2b2e      	cmp	r3, #46	@ 0x2e
 8002978:	d10a      	bne.n	8002990 <_svfiprintf_r+0x130>
 800297a:	7863      	ldrb	r3, [r4, #1]
 800297c:	2b2a      	cmp	r3, #42	@ 0x2a
 800297e:	d132      	bne.n	80029e6 <_svfiprintf_r+0x186>
 8002980:	9b03      	ldr	r3, [sp, #12]
 8002982:	1d1a      	adds	r2, r3, #4
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	9203      	str	r2, [sp, #12]
 8002988:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800298c:	3402      	adds	r4, #2
 800298e:	9305      	str	r3, [sp, #20]
 8002990:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8002a54 <_svfiprintf_r+0x1f4>
 8002994:	7821      	ldrb	r1, [r4, #0]
 8002996:	2203      	movs	r2, #3
 8002998:	4650      	mov	r0, sl
 800299a:	f7fd fc29 	bl	80001f0 <memchr>
 800299e:	b138      	cbz	r0, 80029b0 <_svfiprintf_r+0x150>
 80029a0:	9b04      	ldr	r3, [sp, #16]
 80029a2:	eba0 000a 	sub.w	r0, r0, sl
 80029a6:	2240      	movs	r2, #64	@ 0x40
 80029a8:	4082      	lsls	r2, r0
 80029aa:	4313      	orrs	r3, r2
 80029ac:	3401      	adds	r4, #1
 80029ae:	9304      	str	r3, [sp, #16]
 80029b0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80029b4:	4824      	ldr	r0, [pc, #144]	@ (8002a48 <_svfiprintf_r+0x1e8>)
 80029b6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80029ba:	2206      	movs	r2, #6
 80029bc:	f7fd fc18 	bl	80001f0 <memchr>
 80029c0:	2800      	cmp	r0, #0
 80029c2:	d036      	beq.n	8002a32 <_svfiprintf_r+0x1d2>
 80029c4:	4b21      	ldr	r3, [pc, #132]	@ (8002a4c <_svfiprintf_r+0x1ec>)
 80029c6:	bb1b      	cbnz	r3, 8002a10 <_svfiprintf_r+0x1b0>
 80029c8:	9b03      	ldr	r3, [sp, #12]
 80029ca:	3307      	adds	r3, #7
 80029cc:	f023 0307 	bic.w	r3, r3, #7
 80029d0:	3308      	adds	r3, #8
 80029d2:	9303      	str	r3, [sp, #12]
 80029d4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80029d6:	4433      	add	r3, r6
 80029d8:	9309      	str	r3, [sp, #36]	@ 0x24
 80029da:	e76a      	b.n	80028b2 <_svfiprintf_r+0x52>
 80029dc:	fb0c 3202 	mla	r2, ip, r2, r3
 80029e0:	460c      	mov	r4, r1
 80029e2:	2001      	movs	r0, #1
 80029e4:	e7a8      	b.n	8002938 <_svfiprintf_r+0xd8>
 80029e6:	2300      	movs	r3, #0
 80029e8:	3401      	adds	r4, #1
 80029ea:	9305      	str	r3, [sp, #20]
 80029ec:	4619      	mov	r1, r3
 80029ee:	f04f 0c0a 	mov.w	ip, #10
 80029f2:	4620      	mov	r0, r4
 80029f4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80029f8:	3a30      	subs	r2, #48	@ 0x30
 80029fa:	2a09      	cmp	r2, #9
 80029fc:	d903      	bls.n	8002a06 <_svfiprintf_r+0x1a6>
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d0c6      	beq.n	8002990 <_svfiprintf_r+0x130>
 8002a02:	9105      	str	r1, [sp, #20]
 8002a04:	e7c4      	b.n	8002990 <_svfiprintf_r+0x130>
 8002a06:	fb0c 2101 	mla	r1, ip, r1, r2
 8002a0a:	4604      	mov	r4, r0
 8002a0c:	2301      	movs	r3, #1
 8002a0e:	e7f0      	b.n	80029f2 <_svfiprintf_r+0x192>
 8002a10:	ab03      	add	r3, sp, #12
 8002a12:	9300      	str	r3, [sp, #0]
 8002a14:	462a      	mov	r2, r5
 8002a16:	4b0e      	ldr	r3, [pc, #56]	@ (8002a50 <_svfiprintf_r+0x1f0>)
 8002a18:	a904      	add	r1, sp, #16
 8002a1a:	4638      	mov	r0, r7
 8002a1c:	f3af 8000 	nop.w
 8002a20:	1c42      	adds	r2, r0, #1
 8002a22:	4606      	mov	r6, r0
 8002a24:	d1d6      	bne.n	80029d4 <_svfiprintf_r+0x174>
 8002a26:	89ab      	ldrh	r3, [r5, #12]
 8002a28:	065b      	lsls	r3, r3, #25
 8002a2a:	f53f af2d 	bmi.w	8002888 <_svfiprintf_r+0x28>
 8002a2e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8002a30:	e72c      	b.n	800288c <_svfiprintf_r+0x2c>
 8002a32:	ab03      	add	r3, sp, #12
 8002a34:	9300      	str	r3, [sp, #0]
 8002a36:	462a      	mov	r2, r5
 8002a38:	4b05      	ldr	r3, [pc, #20]	@ (8002a50 <_svfiprintf_r+0x1f0>)
 8002a3a:	a904      	add	r1, sp, #16
 8002a3c:	4638      	mov	r0, r7
 8002a3e:	f000 f879 	bl	8002b34 <_printf_i>
 8002a42:	e7ed      	b.n	8002a20 <_svfiprintf_r+0x1c0>
 8002a44:	08002eac 	.word	0x08002eac
 8002a48:	08002eb6 	.word	0x08002eb6
 8002a4c:	00000000 	.word	0x00000000
 8002a50:	080027a9 	.word	0x080027a9
 8002a54:	08002eb2 	.word	0x08002eb2

08002a58 <_printf_common>:
 8002a58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002a5c:	4616      	mov	r6, r2
 8002a5e:	4698      	mov	r8, r3
 8002a60:	688a      	ldr	r2, [r1, #8]
 8002a62:	690b      	ldr	r3, [r1, #16]
 8002a64:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8002a68:	4293      	cmp	r3, r2
 8002a6a:	bfb8      	it	lt
 8002a6c:	4613      	movlt	r3, r2
 8002a6e:	6033      	str	r3, [r6, #0]
 8002a70:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8002a74:	4607      	mov	r7, r0
 8002a76:	460c      	mov	r4, r1
 8002a78:	b10a      	cbz	r2, 8002a7e <_printf_common+0x26>
 8002a7a:	3301      	adds	r3, #1
 8002a7c:	6033      	str	r3, [r6, #0]
 8002a7e:	6823      	ldr	r3, [r4, #0]
 8002a80:	0699      	lsls	r1, r3, #26
 8002a82:	bf42      	ittt	mi
 8002a84:	6833      	ldrmi	r3, [r6, #0]
 8002a86:	3302      	addmi	r3, #2
 8002a88:	6033      	strmi	r3, [r6, #0]
 8002a8a:	6825      	ldr	r5, [r4, #0]
 8002a8c:	f015 0506 	ands.w	r5, r5, #6
 8002a90:	d106      	bne.n	8002aa0 <_printf_common+0x48>
 8002a92:	f104 0a19 	add.w	sl, r4, #25
 8002a96:	68e3      	ldr	r3, [r4, #12]
 8002a98:	6832      	ldr	r2, [r6, #0]
 8002a9a:	1a9b      	subs	r3, r3, r2
 8002a9c:	42ab      	cmp	r3, r5
 8002a9e:	dc26      	bgt.n	8002aee <_printf_common+0x96>
 8002aa0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8002aa4:	6822      	ldr	r2, [r4, #0]
 8002aa6:	3b00      	subs	r3, #0
 8002aa8:	bf18      	it	ne
 8002aaa:	2301      	movne	r3, #1
 8002aac:	0692      	lsls	r2, r2, #26
 8002aae:	d42b      	bmi.n	8002b08 <_printf_common+0xb0>
 8002ab0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8002ab4:	4641      	mov	r1, r8
 8002ab6:	4638      	mov	r0, r7
 8002ab8:	47c8      	blx	r9
 8002aba:	3001      	adds	r0, #1
 8002abc:	d01e      	beq.n	8002afc <_printf_common+0xa4>
 8002abe:	6823      	ldr	r3, [r4, #0]
 8002ac0:	6922      	ldr	r2, [r4, #16]
 8002ac2:	f003 0306 	and.w	r3, r3, #6
 8002ac6:	2b04      	cmp	r3, #4
 8002ac8:	bf02      	ittt	eq
 8002aca:	68e5      	ldreq	r5, [r4, #12]
 8002acc:	6833      	ldreq	r3, [r6, #0]
 8002ace:	1aed      	subeq	r5, r5, r3
 8002ad0:	68a3      	ldr	r3, [r4, #8]
 8002ad2:	bf0c      	ite	eq
 8002ad4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002ad8:	2500      	movne	r5, #0
 8002ada:	4293      	cmp	r3, r2
 8002adc:	bfc4      	itt	gt
 8002ade:	1a9b      	subgt	r3, r3, r2
 8002ae0:	18ed      	addgt	r5, r5, r3
 8002ae2:	2600      	movs	r6, #0
 8002ae4:	341a      	adds	r4, #26
 8002ae6:	42b5      	cmp	r5, r6
 8002ae8:	d11a      	bne.n	8002b20 <_printf_common+0xc8>
 8002aea:	2000      	movs	r0, #0
 8002aec:	e008      	b.n	8002b00 <_printf_common+0xa8>
 8002aee:	2301      	movs	r3, #1
 8002af0:	4652      	mov	r2, sl
 8002af2:	4641      	mov	r1, r8
 8002af4:	4638      	mov	r0, r7
 8002af6:	47c8      	blx	r9
 8002af8:	3001      	adds	r0, #1
 8002afa:	d103      	bne.n	8002b04 <_printf_common+0xac>
 8002afc:	f04f 30ff 	mov.w	r0, #4294967295
 8002b00:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002b04:	3501      	adds	r5, #1
 8002b06:	e7c6      	b.n	8002a96 <_printf_common+0x3e>
 8002b08:	18e1      	adds	r1, r4, r3
 8002b0a:	1c5a      	adds	r2, r3, #1
 8002b0c:	2030      	movs	r0, #48	@ 0x30
 8002b0e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8002b12:	4422      	add	r2, r4
 8002b14:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8002b18:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8002b1c:	3302      	adds	r3, #2
 8002b1e:	e7c7      	b.n	8002ab0 <_printf_common+0x58>
 8002b20:	2301      	movs	r3, #1
 8002b22:	4622      	mov	r2, r4
 8002b24:	4641      	mov	r1, r8
 8002b26:	4638      	mov	r0, r7
 8002b28:	47c8      	blx	r9
 8002b2a:	3001      	adds	r0, #1
 8002b2c:	d0e6      	beq.n	8002afc <_printf_common+0xa4>
 8002b2e:	3601      	adds	r6, #1
 8002b30:	e7d9      	b.n	8002ae6 <_printf_common+0x8e>
	...

08002b34 <_printf_i>:
 8002b34:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002b38:	7e0f      	ldrb	r7, [r1, #24]
 8002b3a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8002b3c:	2f78      	cmp	r7, #120	@ 0x78
 8002b3e:	4691      	mov	r9, r2
 8002b40:	4680      	mov	r8, r0
 8002b42:	460c      	mov	r4, r1
 8002b44:	469a      	mov	sl, r3
 8002b46:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8002b4a:	d807      	bhi.n	8002b5c <_printf_i+0x28>
 8002b4c:	2f62      	cmp	r7, #98	@ 0x62
 8002b4e:	d80a      	bhi.n	8002b66 <_printf_i+0x32>
 8002b50:	2f00      	cmp	r7, #0
 8002b52:	f000 80d2 	beq.w	8002cfa <_printf_i+0x1c6>
 8002b56:	2f58      	cmp	r7, #88	@ 0x58
 8002b58:	f000 80b9 	beq.w	8002cce <_printf_i+0x19a>
 8002b5c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8002b60:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8002b64:	e03a      	b.n	8002bdc <_printf_i+0xa8>
 8002b66:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8002b6a:	2b15      	cmp	r3, #21
 8002b6c:	d8f6      	bhi.n	8002b5c <_printf_i+0x28>
 8002b6e:	a101      	add	r1, pc, #4	@ (adr r1, 8002b74 <_printf_i+0x40>)
 8002b70:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002b74:	08002bcd 	.word	0x08002bcd
 8002b78:	08002be1 	.word	0x08002be1
 8002b7c:	08002b5d 	.word	0x08002b5d
 8002b80:	08002b5d 	.word	0x08002b5d
 8002b84:	08002b5d 	.word	0x08002b5d
 8002b88:	08002b5d 	.word	0x08002b5d
 8002b8c:	08002be1 	.word	0x08002be1
 8002b90:	08002b5d 	.word	0x08002b5d
 8002b94:	08002b5d 	.word	0x08002b5d
 8002b98:	08002b5d 	.word	0x08002b5d
 8002b9c:	08002b5d 	.word	0x08002b5d
 8002ba0:	08002ce1 	.word	0x08002ce1
 8002ba4:	08002c0b 	.word	0x08002c0b
 8002ba8:	08002c9b 	.word	0x08002c9b
 8002bac:	08002b5d 	.word	0x08002b5d
 8002bb0:	08002b5d 	.word	0x08002b5d
 8002bb4:	08002d03 	.word	0x08002d03
 8002bb8:	08002b5d 	.word	0x08002b5d
 8002bbc:	08002c0b 	.word	0x08002c0b
 8002bc0:	08002b5d 	.word	0x08002b5d
 8002bc4:	08002b5d 	.word	0x08002b5d
 8002bc8:	08002ca3 	.word	0x08002ca3
 8002bcc:	6833      	ldr	r3, [r6, #0]
 8002bce:	1d1a      	adds	r2, r3, #4
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	6032      	str	r2, [r6, #0]
 8002bd4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8002bd8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8002bdc:	2301      	movs	r3, #1
 8002bde:	e09d      	b.n	8002d1c <_printf_i+0x1e8>
 8002be0:	6833      	ldr	r3, [r6, #0]
 8002be2:	6820      	ldr	r0, [r4, #0]
 8002be4:	1d19      	adds	r1, r3, #4
 8002be6:	6031      	str	r1, [r6, #0]
 8002be8:	0606      	lsls	r6, r0, #24
 8002bea:	d501      	bpl.n	8002bf0 <_printf_i+0xbc>
 8002bec:	681d      	ldr	r5, [r3, #0]
 8002bee:	e003      	b.n	8002bf8 <_printf_i+0xc4>
 8002bf0:	0645      	lsls	r5, r0, #25
 8002bf2:	d5fb      	bpl.n	8002bec <_printf_i+0xb8>
 8002bf4:	f9b3 5000 	ldrsh.w	r5, [r3]
 8002bf8:	2d00      	cmp	r5, #0
 8002bfa:	da03      	bge.n	8002c04 <_printf_i+0xd0>
 8002bfc:	232d      	movs	r3, #45	@ 0x2d
 8002bfe:	426d      	negs	r5, r5
 8002c00:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002c04:	4859      	ldr	r0, [pc, #356]	@ (8002d6c <_printf_i+0x238>)
 8002c06:	230a      	movs	r3, #10
 8002c08:	e011      	b.n	8002c2e <_printf_i+0xfa>
 8002c0a:	6821      	ldr	r1, [r4, #0]
 8002c0c:	6833      	ldr	r3, [r6, #0]
 8002c0e:	0608      	lsls	r0, r1, #24
 8002c10:	f853 5b04 	ldr.w	r5, [r3], #4
 8002c14:	d402      	bmi.n	8002c1c <_printf_i+0xe8>
 8002c16:	0649      	lsls	r1, r1, #25
 8002c18:	bf48      	it	mi
 8002c1a:	b2ad      	uxthmi	r5, r5
 8002c1c:	2f6f      	cmp	r7, #111	@ 0x6f
 8002c1e:	4853      	ldr	r0, [pc, #332]	@ (8002d6c <_printf_i+0x238>)
 8002c20:	6033      	str	r3, [r6, #0]
 8002c22:	bf14      	ite	ne
 8002c24:	230a      	movne	r3, #10
 8002c26:	2308      	moveq	r3, #8
 8002c28:	2100      	movs	r1, #0
 8002c2a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8002c2e:	6866      	ldr	r6, [r4, #4]
 8002c30:	60a6      	str	r6, [r4, #8]
 8002c32:	2e00      	cmp	r6, #0
 8002c34:	bfa2      	ittt	ge
 8002c36:	6821      	ldrge	r1, [r4, #0]
 8002c38:	f021 0104 	bicge.w	r1, r1, #4
 8002c3c:	6021      	strge	r1, [r4, #0]
 8002c3e:	b90d      	cbnz	r5, 8002c44 <_printf_i+0x110>
 8002c40:	2e00      	cmp	r6, #0
 8002c42:	d04b      	beq.n	8002cdc <_printf_i+0x1a8>
 8002c44:	4616      	mov	r6, r2
 8002c46:	fbb5 f1f3 	udiv	r1, r5, r3
 8002c4a:	fb03 5711 	mls	r7, r3, r1, r5
 8002c4e:	5dc7      	ldrb	r7, [r0, r7]
 8002c50:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8002c54:	462f      	mov	r7, r5
 8002c56:	42bb      	cmp	r3, r7
 8002c58:	460d      	mov	r5, r1
 8002c5a:	d9f4      	bls.n	8002c46 <_printf_i+0x112>
 8002c5c:	2b08      	cmp	r3, #8
 8002c5e:	d10b      	bne.n	8002c78 <_printf_i+0x144>
 8002c60:	6823      	ldr	r3, [r4, #0]
 8002c62:	07df      	lsls	r7, r3, #31
 8002c64:	d508      	bpl.n	8002c78 <_printf_i+0x144>
 8002c66:	6923      	ldr	r3, [r4, #16]
 8002c68:	6861      	ldr	r1, [r4, #4]
 8002c6a:	4299      	cmp	r1, r3
 8002c6c:	bfde      	ittt	le
 8002c6e:	2330      	movle	r3, #48	@ 0x30
 8002c70:	f806 3c01 	strble.w	r3, [r6, #-1]
 8002c74:	f106 36ff 	addle.w	r6, r6, #4294967295
 8002c78:	1b92      	subs	r2, r2, r6
 8002c7a:	6122      	str	r2, [r4, #16]
 8002c7c:	f8cd a000 	str.w	sl, [sp]
 8002c80:	464b      	mov	r3, r9
 8002c82:	aa03      	add	r2, sp, #12
 8002c84:	4621      	mov	r1, r4
 8002c86:	4640      	mov	r0, r8
 8002c88:	f7ff fee6 	bl	8002a58 <_printf_common>
 8002c8c:	3001      	adds	r0, #1
 8002c8e:	d14a      	bne.n	8002d26 <_printf_i+0x1f2>
 8002c90:	f04f 30ff 	mov.w	r0, #4294967295
 8002c94:	b004      	add	sp, #16
 8002c96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002c9a:	6823      	ldr	r3, [r4, #0]
 8002c9c:	f043 0320 	orr.w	r3, r3, #32
 8002ca0:	6023      	str	r3, [r4, #0]
 8002ca2:	4833      	ldr	r0, [pc, #204]	@ (8002d70 <_printf_i+0x23c>)
 8002ca4:	2778      	movs	r7, #120	@ 0x78
 8002ca6:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8002caa:	6823      	ldr	r3, [r4, #0]
 8002cac:	6831      	ldr	r1, [r6, #0]
 8002cae:	061f      	lsls	r7, r3, #24
 8002cb0:	f851 5b04 	ldr.w	r5, [r1], #4
 8002cb4:	d402      	bmi.n	8002cbc <_printf_i+0x188>
 8002cb6:	065f      	lsls	r7, r3, #25
 8002cb8:	bf48      	it	mi
 8002cba:	b2ad      	uxthmi	r5, r5
 8002cbc:	6031      	str	r1, [r6, #0]
 8002cbe:	07d9      	lsls	r1, r3, #31
 8002cc0:	bf44      	itt	mi
 8002cc2:	f043 0320 	orrmi.w	r3, r3, #32
 8002cc6:	6023      	strmi	r3, [r4, #0]
 8002cc8:	b11d      	cbz	r5, 8002cd2 <_printf_i+0x19e>
 8002cca:	2310      	movs	r3, #16
 8002ccc:	e7ac      	b.n	8002c28 <_printf_i+0xf4>
 8002cce:	4827      	ldr	r0, [pc, #156]	@ (8002d6c <_printf_i+0x238>)
 8002cd0:	e7e9      	b.n	8002ca6 <_printf_i+0x172>
 8002cd2:	6823      	ldr	r3, [r4, #0]
 8002cd4:	f023 0320 	bic.w	r3, r3, #32
 8002cd8:	6023      	str	r3, [r4, #0]
 8002cda:	e7f6      	b.n	8002cca <_printf_i+0x196>
 8002cdc:	4616      	mov	r6, r2
 8002cde:	e7bd      	b.n	8002c5c <_printf_i+0x128>
 8002ce0:	6833      	ldr	r3, [r6, #0]
 8002ce2:	6825      	ldr	r5, [r4, #0]
 8002ce4:	6961      	ldr	r1, [r4, #20]
 8002ce6:	1d18      	adds	r0, r3, #4
 8002ce8:	6030      	str	r0, [r6, #0]
 8002cea:	062e      	lsls	r6, r5, #24
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	d501      	bpl.n	8002cf4 <_printf_i+0x1c0>
 8002cf0:	6019      	str	r1, [r3, #0]
 8002cf2:	e002      	b.n	8002cfa <_printf_i+0x1c6>
 8002cf4:	0668      	lsls	r0, r5, #25
 8002cf6:	d5fb      	bpl.n	8002cf0 <_printf_i+0x1bc>
 8002cf8:	8019      	strh	r1, [r3, #0]
 8002cfa:	2300      	movs	r3, #0
 8002cfc:	6123      	str	r3, [r4, #16]
 8002cfe:	4616      	mov	r6, r2
 8002d00:	e7bc      	b.n	8002c7c <_printf_i+0x148>
 8002d02:	6833      	ldr	r3, [r6, #0]
 8002d04:	1d1a      	adds	r2, r3, #4
 8002d06:	6032      	str	r2, [r6, #0]
 8002d08:	681e      	ldr	r6, [r3, #0]
 8002d0a:	6862      	ldr	r2, [r4, #4]
 8002d0c:	2100      	movs	r1, #0
 8002d0e:	4630      	mov	r0, r6
 8002d10:	f7fd fa6e 	bl	80001f0 <memchr>
 8002d14:	b108      	cbz	r0, 8002d1a <_printf_i+0x1e6>
 8002d16:	1b80      	subs	r0, r0, r6
 8002d18:	6060      	str	r0, [r4, #4]
 8002d1a:	6863      	ldr	r3, [r4, #4]
 8002d1c:	6123      	str	r3, [r4, #16]
 8002d1e:	2300      	movs	r3, #0
 8002d20:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002d24:	e7aa      	b.n	8002c7c <_printf_i+0x148>
 8002d26:	6923      	ldr	r3, [r4, #16]
 8002d28:	4632      	mov	r2, r6
 8002d2a:	4649      	mov	r1, r9
 8002d2c:	4640      	mov	r0, r8
 8002d2e:	47d0      	blx	sl
 8002d30:	3001      	adds	r0, #1
 8002d32:	d0ad      	beq.n	8002c90 <_printf_i+0x15c>
 8002d34:	6823      	ldr	r3, [r4, #0]
 8002d36:	079b      	lsls	r3, r3, #30
 8002d38:	d413      	bmi.n	8002d62 <_printf_i+0x22e>
 8002d3a:	68e0      	ldr	r0, [r4, #12]
 8002d3c:	9b03      	ldr	r3, [sp, #12]
 8002d3e:	4298      	cmp	r0, r3
 8002d40:	bfb8      	it	lt
 8002d42:	4618      	movlt	r0, r3
 8002d44:	e7a6      	b.n	8002c94 <_printf_i+0x160>
 8002d46:	2301      	movs	r3, #1
 8002d48:	4632      	mov	r2, r6
 8002d4a:	4649      	mov	r1, r9
 8002d4c:	4640      	mov	r0, r8
 8002d4e:	47d0      	blx	sl
 8002d50:	3001      	adds	r0, #1
 8002d52:	d09d      	beq.n	8002c90 <_printf_i+0x15c>
 8002d54:	3501      	adds	r5, #1
 8002d56:	68e3      	ldr	r3, [r4, #12]
 8002d58:	9903      	ldr	r1, [sp, #12]
 8002d5a:	1a5b      	subs	r3, r3, r1
 8002d5c:	42ab      	cmp	r3, r5
 8002d5e:	dcf2      	bgt.n	8002d46 <_printf_i+0x212>
 8002d60:	e7eb      	b.n	8002d3a <_printf_i+0x206>
 8002d62:	2500      	movs	r5, #0
 8002d64:	f104 0619 	add.w	r6, r4, #25
 8002d68:	e7f5      	b.n	8002d56 <_printf_i+0x222>
 8002d6a:	bf00      	nop
 8002d6c:	08002ebd 	.word	0x08002ebd
 8002d70:	08002ece 	.word	0x08002ece

08002d74 <memmove>:
 8002d74:	4288      	cmp	r0, r1
 8002d76:	b510      	push	{r4, lr}
 8002d78:	eb01 0402 	add.w	r4, r1, r2
 8002d7c:	d902      	bls.n	8002d84 <memmove+0x10>
 8002d7e:	4284      	cmp	r4, r0
 8002d80:	4623      	mov	r3, r4
 8002d82:	d807      	bhi.n	8002d94 <memmove+0x20>
 8002d84:	1e43      	subs	r3, r0, #1
 8002d86:	42a1      	cmp	r1, r4
 8002d88:	d008      	beq.n	8002d9c <memmove+0x28>
 8002d8a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8002d8e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8002d92:	e7f8      	b.n	8002d86 <memmove+0x12>
 8002d94:	4402      	add	r2, r0
 8002d96:	4601      	mov	r1, r0
 8002d98:	428a      	cmp	r2, r1
 8002d9a:	d100      	bne.n	8002d9e <memmove+0x2a>
 8002d9c:	bd10      	pop	{r4, pc}
 8002d9e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8002da2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8002da6:	e7f7      	b.n	8002d98 <memmove+0x24>

08002da8 <_sbrk_r>:
 8002da8:	b538      	push	{r3, r4, r5, lr}
 8002daa:	4d06      	ldr	r5, [pc, #24]	@ (8002dc4 <_sbrk_r+0x1c>)
 8002dac:	2300      	movs	r3, #0
 8002dae:	4604      	mov	r4, r0
 8002db0:	4608      	mov	r0, r1
 8002db2:	602b      	str	r3, [r5, #0]
 8002db4:	f7fd fdb4 	bl	8000920 <_sbrk>
 8002db8:	1c43      	adds	r3, r0, #1
 8002dba:	d102      	bne.n	8002dc2 <_sbrk_r+0x1a>
 8002dbc:	682b      	ldr	r3, [r5, #0]
 8002dbe:	b103      	cbz	r3, 8002dc2 <_sbrk_r+0x1a>
 8002dc0:	6023      	str	r3, [r4, #0]
 8002dc2:	bd38      	pop	{r3, r4, r5, pc}
 8002dc4:	200001f8 	.word	0x200001f8

08002dc8 <memcpy>:
 8002dc8:	440a      	add	r2, r1
 8002dca:	4291      	cmp	r1, r2
 8002dcc:	f100 33ff 	add.w	r3, r0, #4294967295
 8002dd0:	d100      	bne.n	8002dd4 <memcpy+0xc>
 8002dd2:	4770      	bx	lr
 8002dd4:	b510      	push	{r4, lr}
 8002dd6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002dda:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002dde:	4291      	cmp	r1, r2
 8002de0:	d1f9      	bne.n	8002dd6 <memcpy+0xe>
 8002de2:	bd10      	pop	{r4, pc}

08002de4 <_realloc_r>:
 8002de4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002de8:	4680      	mov	r8, r0
 8002dea:	4615      	mov	r5, r2
 8002dec:	460c      	mov	r4, r1
 8002dee:	b921      	cbnz	r1, 8002dfa <_realloc_r+0x16>
 8002df0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002df4:	4611      	mov	r1, r2
 8002df6:	f7ff bc4b 	b.w	8002690 <_malloc_r>
 8002dfa:	b92a      	cbnz	r2, 8002e08 <_realloc_r+0x24>
 8002dfc:	f7ff fbdc 	bl	80025b8 <_free_r>
 8002e00:	2400      	movs	r4, #0
 8002e02:	4620      	mov	r0, r4
 8002e04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002e08:	f000 f81a 	bl	8002e40 <_malloc_usable_size_r>
 8002e0c:	4285      	cmp	r5, r0
 8002e0e:	4606      	mov	r6, r0
 8002e10:	d802      	bhi.n	8002e18 <_realloc_r+0x34>
 8002e12:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8002e16:	d8f4      	bhi.n	8002e02 <_realloc_r+0x1e>
 8002e18:	4629      	mov	r1, r5
 8002e1a:	4640      	mov	r0, r8
 8002e1c:	f7ff fc38 	bl	8002690 <_malloc_r>
 8002e20:	4607      	mov	r7, r0
 8002e22:	2800      	cmp	r0, #0
 8002e24:	d0ec      	beq.n	8002e00 <_realloc_r+0x1c>
 8002e26:	42b5      	cmp	r5, r6
 8002e28:	462a      	mov	r2, r5
 8002e2a:	4621      	mov	r1, r4
 8002e2c:	bf28      	it	cs
 8002e2e:	4632      	movcs	r2, r6
 8002e30:	f7ff ffca 	bl	8002dc8 <memcpy>
 8002e34:	4621      	mov	r1, r4
 8002e36:	4640      	mov	r0, r8
 8002e38:	f7ff fbbe 	bl	80025b8 <_free_r>
 8002e3c:	463c      	mov	r4, r7
 8002e3e:	e7e0      	b.n	8002e02 <_realloc_r+0x1e>

08002e40 <_malloc_usable_size_r>:
 8002e40:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002e44:	1f18      	subs	r0, r3, #4
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	bfbc      	itt	lt
 8002e4a:	580b      	ldrlt	r3, [r1, r0]
 8002e4c:	18c0      	addlt	r0, r0, r3
 8002e4e:	4770      	bx	lr

08002e50 <_init>:
 8002e50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002e52:	bf00      	nop
 8002e54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002e56:	bc08      	pop	{r3}
 8002e58:	469e      	mov	lr, r3
 8002e5a:	4770      	bx	lr

08002e5c <_fini>:
 8002e5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002e5e:	bf00      	nop
 8002e60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002e62:	bc08      	pop	{r3}
 8002e64:	469e      	mov	lr, r3
 8002e66:	4770      	bx	lr
