{"Source Block": ["hdl/library/axi_dmac/axi_dmac_burst_memory.v@177:187@HdlIdDef", "wire dest_last_beat;\nwire dest_last;\nwire [ID_WIDTH-1:0] dest_src_id;\nwire [ADDRESS_WIDTH_DEST-1:0] dest_raddr;\nwire [ID_WIDTH-2:0] dest_id_reduced_next;\nwire [ID_WIDTH-1:0] dest_id_next_inc;\nwire [ID_WIDTH-2:0] dest_id_reduced;\nwire dest_burst_valid;\nwire dest_burst_ready;\nwire dest_ready;\nwire [DATA_WIDTH_MEM_DEST-1:0] dest_mem_data;\n"], "Clone Blocks": [["hdl/library/axi_dmac/axi_dmac_burst_memory.v@181:191", "wire [ID_WIDTH-2:0] dest_id_reduced_next;\nwire [ID_WIDTH-1:0] dest_id_next_inc;\nwire [ID_WIDTH-2:0] dest_id_reduced;\nwire dest_burst_valid;\nwire dest_burst_ready;\nwire dest_ready;\nwire [DATA_WIDTH_MEM_DEST-1:0] dest_mem_data;\nwire dest_mem_data_ready;\n\n`include \"inc_id.vh\"\n\n"], ["hdl/library/axi_dmac/axi_dmac_burst_memory.v@176:186", "wire dest_beat;\nwire dest_last_beat;\nwire dest_last;\nwire [ID_WIDTH-1:0] dest_src_id;\nwire [ADDRESS_WIDTH_DEST-1:0] dest_raddr;\nwire [ID_WIDTH-2:0] dest_id_reduced_next;\nwire [ID_WIDTH-1:0] dest_id_next_inc;\nwire [ID_WIDTH-2:0] dest_id_reduced;\nwire dest_burst_valid;\nwire dest_burst_ready;\nwire dest_ready;\n"], ["hdl/library/axi_dmac/axi_dmac_burst_memory.v@172:182", "wire [DATA_WIDTH_MEM_SRC-1:0] src_mem_data;\nwire [BYTES_PER_BEAT_WIDTH_MEM_SRC-1:0] src_mem_data_valid_bytes;\nwire src_mem_data_partial_burst;\n\nwire dest_beat;\nwire dest_last_beat;\nwire dest_last;\nwire [ID_WIDTH-1:0] dest_src_id;\nwire [ADDRESS_WIDTH_DEST-1:0] dest_raddr;\nwire [ID_WIDTH-2:0] dest_id_reduced_next;\nwire [ID_WIDTH-1:0] dest_id_next_inc;\n"], ["hdl/library/axi_dmac/axi_dmac_burst_memory.v@174:184", "wire src_mem_data_partial_burst;\n\nwire dest_beat;\nwire dest_last_beat;\nwire dest_last;\nwire [ID_WIDTH-1:0] dest_src_id;\nwire [ADDRESS_WIDTH_DEST-1:0] dest_raddr;\nwire [ID_WIDTH-2:0] dest_id_reduced_next;\nwire [ID_WIDTH-1:0] dest_id_next_inc;\nwire [ID_WIDTH-2:0] dest_id_reduced;\nwire dest_burst_valid;\n"], ["hdl/library/axi_dmac/axi_dmac_burst_memory.v@179:189", "wire [ID_WIDTH-1:0] dest_src_id;\nwire [ADDRESS_WIDTH_DEST-1:0] dest_raddr;\nwire [ID_WIDTH-2:0] dest_id_reduced_next;\nwire [ID_WIDTH-1:0] dest_id_next_inc;\nwire [ID_WIDTH-2:0] dest_id_reduced;\nwire dest_burst_valid;\nwire dest_burst_ready;\nwire dest_ready;\nwire [DATA_WIDTH_MEM_DEST-1:0] dest_mem_data;\nwire dest_mem_data_ready;\n\n"], ["hdl/library/axi_dmac/axi_dmac_burst_memory.v@178:188", "wire dest_last;\nwire [ID_WIDTH-1:0] dest_src_id;\nwire [ADDRESS_WIDTH_DEST-1:0] dest_raddr;\nwire [ID_WIDTH-2:0] dest_id_reduced_next;\nwire [ID_WIDTH-1:0] dest_id_next_inc;\nwire [ID_WIDTH-2:0] dest_id_reduced;\nwire dest_burst_valid;\nwire dest_burst_ready;\nwire dest_ready;\nwire [DATA_WIDTH_MEM_DEST-1:0] dest_mem_data;\nwire dest_mem_data_ready;\n"], ["hdl/library/axi_dmac/axi_dmac_burst_memory.v@175:185", "\nwire dest_beat;\nwire dest_last_beat;\nwire dest_last;\nwire [ID_WIDTH-1:0] dest_src_id;\nwire [ADDRESS_WIDTH_DEST-1:0] dest_raddr;\nwire [ID_WIDTH-2:0] dest_id_reduced_next;\nwire [ID_WIDTH-1:0] dest_id_next_inc;\nwire [ID_WIDTH-2:0] dest_id_reduced;\nwire dest_burst_valid;\nwire dest_burst_ready;\n"], ["hdl/library/axi_dmac/axi_dmac_burst_memory.v@173:183", "wire [BYTES_PER_BEAT_WIDTH_MEM_SRC-1:0] src_mem_data_valid_bytes;\nwire src_mem_data_partial_burst;\n\nwire dest_beat;\nwire dest_last_beat;\nwire dest_last;\nwire [ID_WIDTH-1:0] dest_src_id;\nwire [ADDRESS_WIDTH_DEST-1:0] dest_raddr;\nwire [ID_WIDTH-2:0] dest_id_reduced_next;\nwire [ID_WIDTH-1:0] dest_id_next_inc;\nwire [ID_WIDTH-2:0] dest_id_reduced;\n"], ["hdl/library/axi_dmac/axi_dmac_burst_memory.v@180:190", "wire [ADDRESS_WIDTH_DEST-1:0] dest_raddr;\nwire [ID_WIDTH-2:0] dest_id_reduced_next;\nwire [ID_WIDTH-1:0] dest_id_next_inc;\nwire [ID_WIDTH-2:0] dest_id_reduced;\nwire dest_burst_valid;\nwire dest_burst_ready;\nwire dest_ready;\nwire [DATA_WIDTH_MEM_DEST-1:0] dest_mem_data;\nwire dest_mem_data_ready;\n\n`include \"inc_id.vh\"\n"]], "Diff Content": {"Delete": [[182, "wire [ID_WIDTH-1:0] dest_id_next_inc;\n"]], "Add": []}}