// Seed: 1365209668
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output wire id_12;
  output wire id_11;
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  initial begin : LABEL_0
    $signed(34);
    ;
  end
  wire id_13;
  wire id_14;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    .id_38(id_32),
    id_33,
    id_34,
    id_35,
    id_36,
    id_37
);
  output wire id_37;
  inout wire id_36;
  output wire id_35;
  input wire id_34;
  inout wire id_33;
  inout wire id_32;
  inout logic [7:0] id_31;
  output supply0 id_30;
  output wire id_29;
  output reg id_28;
  output wire id_27;
  inout wire id_26;
  input wire id_25;
  module_0 modCall_1 (
      id_23,
      id_9,
      id_16,
      id_19,
      id_11,
      id_22,
      id_24,
      id_9,
      id_16,
      id_9,
      id_17,
      id_2
  );
  inout wire id_24;
  inout wire id_23;
  inout wire id_22;
  output wire id_21;
  inout wire id_20;
  inout wire id_19;
  input wire id_18;
  output wire id_17;
  output wire id_16;
  output wire id_15;
  output wire id_14;
  output reg id_13;
  input wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  always @(id_19) begin : LABEL_0
    if (1)
      if (-1) id_28 <= 1;
      else begin : LABEL_1
        for (id_30 = 1'h0; 1; id_13 = id_4) begin : LABEL_2
          id_31[1] <= id_5;
        end
      end
  end
endmodule
