
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000044                       # Number of seconds simulated
sim_ticks                                    44408000                       # Number of ticks simulated
final_tick                                   44408000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 157503                       # Simulator instruction rate (inst/s)
host_op_rate                                   165771                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               39027015                       # Simulator tick rate (ticks/s)
host_mem_usage                                 680212                       # Number of bytes of host memory used
host_seconds                                     1.14                       # Real time elapsed on the host
sim_insts                                      179214                       # Number of instructions simulated
sim_ops                                        188625                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst          38656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data          26368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst           3392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data           1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst           3456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data           1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst           3456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data           1088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.inst           3200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.data           1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.inst           3264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.data           1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.inst           3456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.data           1088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.inst           3200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.data           1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              96384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst        38656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst         3392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst         3456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst         3456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu4.inst         3200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu5.inst         3264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu6.inst         3456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu7.inst         3200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         62080                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks         1088                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            1088                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst             604                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data             412                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst              53                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data              18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst              54                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data              18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst              54                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data              17                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.inst              50                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.data              18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.inst              51                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.data              18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.inst              54                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.data              17                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.inst              50                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.data              18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1506                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks            17                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 17                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst         870473789                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         593766889                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst          76382634                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data          25941272                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst          77823816                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data          25941272                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst          77823816                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data          24500090                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.inst          72059088                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.data          25941272                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.inst          73500270                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.data          25941272                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.inst          77823816                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.data          24500090                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.inst          72059088                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.data          25941272                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2170419744                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst    870473789                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst     76382634                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst     77823816                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst     77823816                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu4.inst     72059088                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu5.inst     73500270                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu6.inst     77823816                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu7.inst     72059088                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total       1397946316                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        24500090                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             24500090                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        24500090                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst        870473789                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data        593766889                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst         76382634                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data         25941272                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst         77823816                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data         25941272                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst         77823816                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data         24500090                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.inst         72059088                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.data         25941272                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.inst         73500270                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.data         25941272                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.inst         77823816                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.data         24500090                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.inst         72059088                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.data         25941272                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2194919834                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        1507                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         17                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1507                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       17                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  95104                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1344                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   96448                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 1088                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     21                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     2                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           12                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               203                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               357                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               221                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               240                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                64                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                50                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                35                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                9                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               38                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               40                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               75                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                      44401500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1507                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   17                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     550                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     369                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     117                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      70                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      46                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      50                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      51                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      49                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      59                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          283                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    327.236749                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   185.873393                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   345.163930                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          116     40.99%     40.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           54     19.08%     60.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           22      7.77%     67.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           20      7.07%     74.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           10      3.53%     78.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           11      3.89%     82.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            6      2.12%     84.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            6      2.12%     86.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           38     13.43%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          283                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     28271000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                56133500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    7430000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     19024.90                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37774.90                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      2141.60                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2171.86                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     24.50                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        16.73                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    16.73                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.29                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       4.05                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     1191                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.15                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      29134.84                       # Average gap between requests
system.mem_ctrls.pageHitRate                    79.35                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1761480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   961125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 9196200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy              2542800                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             26588790                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               191250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy               41241645                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower           1052.317673                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE       170750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       1300000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      37808250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                   204120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   111375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 1193400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy              2542800                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             23385960                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              3000750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy               30438405                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            776.663286                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE      6857500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       1300000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      33043000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu0.branchPred.lookups                  11119                       # Number of BP lookups
system.cpu0.branchPred.condPredicted             8713                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect             1000                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups                8341                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                   4778                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            57.283299                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                    901                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect                13                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls                 135                       # Number of system calls
system.cpu0.numCycles                           88817                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles             21077                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                         66164                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                      11119                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches              5679                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                        33214                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                   2115                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.PendingTrapStallCycles            4                       # Number of stall cycles due to pending traps
system.cpu0.fetch.CacheLines                     7754                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                  637                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples             55352                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.364377                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            2.724715                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                   42135     76.12%     76.12% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                    1044      1.89%     78.01% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                    1336      2.41%     80.42% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                     804      1.45%     81.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                    1223      2.21%     84.08% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                     707      1.28%     85.36% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                    1190      2.15%     87.51% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                    1478      2.67%     90.18% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    5435      9.82%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total               55352                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.125190                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       0.744947                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                   16049                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles                28273                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                     7452                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles                 2826                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                   752                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved                1058                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                  318                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts                 65548                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                 1161                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                   752                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                   17397                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                   3661                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          9502                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                     8867                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles                15173                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts                 63427                       # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents                   11                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents                  5169                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                   120                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                  9557                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands              73200                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups               302059                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups           84581                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               22                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps                47651                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                   25549                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts               148                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts           146                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                    13814                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads                9611                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores               8778                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads              577                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores             454                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                     60359                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                289                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                    45396                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued             2033                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined          19826                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined        74313                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved            85                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples        55352                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.820133                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.955546                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0              31143     56.26%     56.26% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1               3022      5.46%     61.72% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2              21187     38.28%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total          55352                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu                29002     63.89%     63.89% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                2114      4.66%     68.54% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     68.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     68.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     68.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     68.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     68.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     68.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     68.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     68.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     68.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     68.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     68.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     68.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     68.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     68.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     68.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     68.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     68.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     68.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     68.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     68.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     68.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     68.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     68.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             3      0.01%     68.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     68.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     68.55% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead                7219     15.90%     84.45% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite               7058     15.55%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total                 45396                       # Type of FU issued
system.cpu0.iq.rate                          0.511118                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads            148121                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes            80476                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses        44306                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 56                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                28                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses                 45368                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     28                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads              67                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads         3774                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation           30                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores         2075                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads           29                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked           55                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                   752                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                   2744                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                  484                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts              60657                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts              104                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts                 9611                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts                8778                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts               134                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                    13                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                  457                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents            30                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect           186                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect          543                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                 729                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts                44935                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts                 7015                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts              461                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                            9                       # number of nop insts executed
system.cpu0.iew.exec_refs                       13944                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                    6050                       # Number of branches executed
system.cpu0.iew.exec_stores                      6929                       # Number of stores executed
system.cpu0.iew.exec_rate                    0.505928                       # Inst execution rate
system.cpu0.iew.wb_sent                         44513                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                        44334                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                    27845                       # num instructions producing a value
system.cpu0.iew.wb_consumers                    62191                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      0.499161                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.447734                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts          19838                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls            204                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts              695                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples        52385                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.779269                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.493832                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0        34822     66.47%     66.47% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1         6270     11.97%     78.44% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2         7329     13.99%     92.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3         1286      2.45%     94.89% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4          450      0.86%     95.75% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5          700      1.34%     97.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6          688      1.31%     98.40% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7          112      0.21%     98.61% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8          728      1.39%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total        52385                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts               35178                       # Number of instructions committed
system.cpu0.commit.committedOps                 40822                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                         12540                       # Number of memory references committed
system.cpu0.commit.loads                         5837                       # Number of loads committed
system.cpu0.commit.membars                        117                       # Number of memory barriers committed
system.cpu0.commit.branches                      5378                       # Number of branches committed
system.cpu0.commit.fp_insts                        28                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                    35997                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                 317                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu           26201     64.18%     64.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           2078      5.09%     69.27% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     69.27% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     69.27% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     69.27% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     69.27% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     69.27% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     69.27% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     69.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     69.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     69.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     69.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     69.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     69.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     69.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     69.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     69.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     69.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     69.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     69.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     69.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     69.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     69.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     69.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     69.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            3      0.01%     69.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     69.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.28% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead           5837     14.30%     83.58% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite          6703     16.42%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total            40822                       # Class of committed instruction
system.cpu0.commit.bw_lim_events                  728                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                      111913                       # The number of ROB reads
system.cpu0.rob.rob_writes                     124300                       # The number of ROB writes
system.cpu0.timesIdled                            399                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                          33465                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                      35178                       # Number of Instructions Simulated
system.cpu0.committedOps                        40822                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.524788                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.524788                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              0.396073                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.396073                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                   58466                       # number of integer regfile reads
system.cpu0.int_regfile_writes                  27567                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                     1142                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                       6                       # number of floating regfile writes
system.cpu0.cc_regfile_reads                   154591                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                   24127                       # number of cc regfile writes
system.cpu0.misc_regfile_reads                  15255                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   114                       # number of misc regfile writes
system.cpu0.dcache.tags.replacements               32                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          212.452455                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              10038                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              374                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            26.839572                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   212.452455                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.207473                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.207473                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          342                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           40                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          302                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.333984                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses            27177                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses           27177                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data         6453                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total           6453                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data         3482                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total          3482                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu0.data            3                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total            3                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data           51                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           51                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data           52                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           52                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data         9935                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total            9935                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data         9938                       # number of overall hits
system.cpu0.dcache.overall_hits::total           9938                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data          265                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          265                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data         3069                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         3069                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data            3                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data            2                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data         3334                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          3334                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data         3334                       # number of overall misses
system.cpu0.dcache.overall_misses::total         3334                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data     14777761                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     14777761                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data    166536469                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    166536469                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data       127250                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       127250                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data        24999                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total        24999                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data    181314230                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    181314230                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data    181314230                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    181314230                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data         6718                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total         6718                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data         6551                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total         6551                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu0.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data        13269                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        13269                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data        13272                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        13272                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.039446                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.039446                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.468478                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.468478                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.055556                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.055556                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.037037                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.037037                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.251262                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.251262                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.251206                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.251206                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 55765.135849                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 55765.135849                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 54264.082437                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 54264.082437                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 42416.666667                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 42416.666667                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 12499.500000                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 12499.500000                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 54383.392322                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 54383.392322                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 54383.392322                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 54383.392322                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs          462                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               15                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    30.800000                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           17                       # number of writebacks
system.cpu0.dcache.writebacks::total               17                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data          103                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          103                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data         2808                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         2808                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data         2911                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         2911                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data         2911                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         2911                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data          162                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          162                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data          261                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          261                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data            3                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data            2                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data          423                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          423                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data          423                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          423                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data      9459999                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total      9459999                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data     14884255                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     14884255                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data       117250                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       117250                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data        17501                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total        17501                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data     24344254                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     24344254                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data     24344254                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     24344254                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.024114                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.024114                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.039841                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.039841                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.055556                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.055556                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.037037                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.037037                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.031879                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.031879                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.031872                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.031872                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 58395.055556                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 58395.055556                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 57027.796935                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 57027.796935                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 39083.333333                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 39083.333333                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data  8750.500000                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  8750.500000                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 57551.427896                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 57551.427896                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 57551.427896                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 57551.427896                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements              227                       # number of replacements
system.cpu0.icache.tags.tagsinuse          258.059390                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs               6968                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              604                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            11.536424                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   258.059390                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.504022                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.504022                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          377                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           83                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          294                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.736328                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses            16112                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses           16112                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst         6968                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total           6968                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst         6968                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total            6968                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst         6968                       # number of overall hits
system.cpu0.icache.overall_hits::total           6968                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst          786                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          786                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst          786                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           786                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst          786                       # number of overall misses
system.cpu0.icache.overall_misses::total          786                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     44058000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     44058000                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     44058000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     44058000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     44058000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     44058000                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst         7754                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total         7754                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst         7754                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total         7754                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst         7754                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total         7754                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.101367                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.101367                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.101367                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.101367                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.101367                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.101367                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 56053.435115                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 56053.435115                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 56053.435115                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 56053.435115                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 56053.435115                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 56053.435115                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          134                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    44.666667                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst          181                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          181                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst          181                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          181                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst          181                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          181                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          605                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          605                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          605                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          605                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          605                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          605                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     33963500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     33963500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     33963500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     33963500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     33963500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     33963500                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.078024                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.078024                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.078024                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.078024                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.078024                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.078024                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 56138.016529                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 56138.016529                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 56138.016529                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 56138.016529                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 56138.016529                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 56138.016529                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                   5712                       # Number of BP lookups
system.cpu1.branchPred.condPredicted             5319                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect              148                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups                3861                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                   3145                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            81.455581                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                    139                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                           20375                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles              3749                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                         32079                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                       5712                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches              3284                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                        12597                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                    349                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu1.fetch.IcacheWaitRetryStallCycles           30                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.CacheLines                     2138                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                   68                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples             16560                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             2.029589                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            3.298078                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                   11568     69.86%     69.86% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                     242      1.46%     71.32% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                     136      0.82%     72.14% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                     243      1.47%     73.61% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                     241      1.46%     75.06% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                     218      1.32%     76.38% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                     215      1.30%     77.68% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     553      3.34%     81.01% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    3144     18.99%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total               16560                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.280344                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       1.574429                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                    2766                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles                 9535                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                     1284                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles                 2829                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                   146                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved                 185                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                   28                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts                 30734                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                  109                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                   146                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                    3727                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                    763                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles          1570                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                     3098                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles                 7256                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts                 30126                       # Number of instructions processed by rename
system.cpu1.rename.ROBFullEvents                    6                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.IQFullEvents                  7078                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents                    58                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.RenamedOperands              47323                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups               146730                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups           43429                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps                40596                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                    6726                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts                37                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts            36                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                    13796                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads                5524                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores                848                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads              230                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores              98                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                     29617                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded                 62                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                    26051                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued              516                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined           4627                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined        19757                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved            12                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples        16560                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        1.573128                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.804279                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0               3330     20.11%     20.11% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1                409      2.47%     22.58% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2              12821     77.42%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total          16560                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu                18903     72.56%     72.56% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                1540      5.91%     78.47% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     78.47% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     78.47% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     78.47% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     78.47% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     78.47% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     78.47% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     78.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     78.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     78.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     78.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     78.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     78.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     78.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     78.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     78.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     78.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     78.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     78.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     78.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     78.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     78.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     78.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     78.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     78.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     78.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     78.47% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead                5045     19.37%     97.84% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite                563      2.16%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total                 26051                       # Type of FU issued
system.cpu1.iq.rate                          1.278577                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads             69176                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes            34313                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses        25576                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses                 26051                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads               7                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads          983                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores          329                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked          239                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                   146                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                    516                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                    3                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts              29682                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts                 5524                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts                 848                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts                29                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                     2                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents             7                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect            58                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect           70                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts                 128                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts                25955                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts                 4975                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts               94                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            3                       # number of nop insts executed
system.cpu1.iew.exec_refs                        5532                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                    4616                       # Number of branches executed
system.cpu1.iew.exec_stores                       557                       # Number of stores executed
system.cpu1.iew.exec_rate                    1.273865                       # Inst execution rate
system.cpu1.iew.wb_sent                         25609                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                        25576                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                    19830                       # num instructions producing a value
system.cpu1.iew.wb_consumers                    37467                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      1.255264                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.529266                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts           4566                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls             50                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts              120                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples        15912                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     1.574409                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.952839                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0         5450     34.25%     34.25% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1         5259     33.05%     67.30% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2         1739     10.93%     78.23% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3         1443      9.07%     87.30% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4           52      0.33%     87.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5         1265      7.95%     95.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6           45      0.28%     95.86% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7           89      0.56%     96.42% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8          570      3.58%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total        15912                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts               24385                       # Number of instructions committed
system.cpu1.commit.committedOps                 25052                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                          5060                       # Number of memory references committed
system.cpu1.commit.loads                         4541                       # Number of loads committed
system.cpu1.commit.membars                         28                       # Number of memory barriers committed
system.cpu1.commit.branches                      4544                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                    20620                       # Number of committed integer instructions.
system.cpu1.commit.function_calls                  70                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu           18453     73.66%     73.66% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult           1539      6.14%     79.80% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     79.80% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     79.80% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     79.80% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     79.80% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     79.80% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     79.80% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     79.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     79.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     79.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     79.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     79.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     79.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     79.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     79.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     79.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     79.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     79.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     79.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     79.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     79.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     79.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     79.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     79.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     79.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     79.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.80% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead           4541     18.13%     97.93% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite           519      2.07%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total            25052                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                  570                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                       44713                       # The number of ROB reads
system.cpu1.rob.rob_writes                      59949                       # The number of ROB writes
system.cpu1.timesIdled                             43                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           3815                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                       68441                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                      24385                       # Number of Instructions Simulated
system.cpu1.committedOps                        25052                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              0.835555                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        0.835555                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              1.196810                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        1.196810                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                   37057                       # number of integer regfile reads
system.cpu1.int_regfile_writes                  14921                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                    91752                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                   26438                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                   5846                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                    14                       # number of misc regfile writes
system.cpu1.dcache.tags.replacements                0                       # number of replacements
system.cpu1.dcache.tags.tagsinuse           10.673145                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs               5050                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs               67                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            75.373134                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data    10.673145                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.010423                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.010423                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           67                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.065430                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses            10559                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses           10559                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data         4562                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total           4562                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data          484                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total           484                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::cpu1.data            2                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu1.dcache.demand_hits::cpu1.data         5046                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total            5046                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data         5048                       # number of overall hits
system.cpu1.dcache.overall_hits::total           5048                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data          155                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total          155                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data           29                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           29                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::cpu1.data            1                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data            3                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data            3                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data          184                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total           184                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data          185                       # number of overall misses
system.cpu1.dcache.overall_misses::total          185                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data      5160719                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total      5160719                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data      1705994                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      1705994                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data        42999                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total        42999                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data        37000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total        37000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data      6866713                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total      6866713                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data      6866713                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total      6866713                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data         4717                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total         4717                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data          513                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total          513                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::cpu1.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data         5230                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total         5230                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data         5233                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total         5233                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.032860                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.032860                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.056530                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.056530                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data            1                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data            1                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.035182                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.035182                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.035353                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.035353                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 33294.961290                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 33294.961290                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 58827.379310                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 58827.379310                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data        14333                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total        14333                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 12333.333333                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 12333.333333                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 37319.092391                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 37319.092391                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 37117.367568                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 37117.367568                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs          224                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets           94                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs               27                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs     8.296296                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets           94                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data           89                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total           89                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data           17                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           17                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data          106                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total          106                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data          106                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total          106                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data           66                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total           66                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data           12                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           12                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::cpu1.data            1                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data            3                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data            3                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data           78                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total           78                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data           79                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total           79                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data      2002766                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total      2002766                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data       521753                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       521753                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::cpu1.data         9000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total         9000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data        32501                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        32501                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data        28000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total        28000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data      2524519                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total      2524519                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data      2533519                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total      2533519                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.013992                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.013992                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.023392                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.023392                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::cpu1.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.014914                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.014914                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.015097                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.015097                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 30344.939394                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 30344.939394                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 43479.416667                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 43479.416667                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data         9000                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total         9000                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 10833.666667                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10833.666667                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data  9333.333333                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  9333.333333                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 32365.628205                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 32365.628205                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 32069.860759                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 32069.860759                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements                0                       # number of replacements
system.cpu1.icache.tags.tagsinuse            9.299699                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs               2057                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               53                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            38.811321                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst     9.299699                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.018163                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.018163                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           51                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses             4329                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses            4329                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst         2057                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total           2057                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst         2057                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total            2057                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst         2057                       # number of overall hits
system.cpu1.icache.overall_hits::total           2057                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst           81                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           81                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst           81                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            81                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst           81                       # number of overall misses
system.cpu1.icache.overall_misses::total           81                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst      5804750                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      5804750                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst      5804750                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      5804750                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst      5804750                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      5804750                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst         2138                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total         2138                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst         2138                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total         2138                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst         2138                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total         2138                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.037886                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.037886                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.037886                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.037886                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.037886                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.037886                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 71663.580247                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 71663.580247                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 71663.580247                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 71663.580247                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 71663.580247                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 71663.580247                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          128                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           64                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst           28                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           28                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst           28                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           28                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst           28                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           28                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst           53                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst           53                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst           53                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst      4056500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4056500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst      4056500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4056500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst      4056500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4056500                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.024790                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.024790                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.024790                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.024790                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.024790                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.024790                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 76537.735849                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 76537.735849                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 76537.735849                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 76537.735849                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 76537.735849                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 76537.735849                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.branchPred.lookups                   5225                       # Number of BP lookups
system.cpu2.branchPred.condPredicted             4840                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect              149                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups                3634                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                   2890                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            79.526692                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                    136                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                           19856                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles              3764                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                         30011                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                       5225                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches              3026                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                        11559                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                    345                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu2.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.CacheLines                     2128                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes                   68                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples             15517                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             2.024876                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            3.255871                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                   10594     68.27%     68.27% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                     458      2.95%     71.23% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                     134      0.86%     72.09% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                     240      1.55%     73.64% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                     217      1.40%     75.03% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                     236      1.52%     76.55% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                     207      1.33%     77.89% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                     764      4.92%     82.81% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                    2667     17.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total               15517                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.263145                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       1.511432                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                    2709                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles                 8825                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                     1237                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles                 2602                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                   144                       # Number of cycles decode is squashing
system.cpu2.decode.BranchResolved                 180                       # Number of times decode resolved a branch
system.cpu2.decode.BranchMispred                   28                       # Number of times decode detected a branch misprediction
system.cpu2.decode.DecodedInsts                 28626                       # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts                  104                       # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles                   144                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                    3596                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                    882                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles          1335                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                     2906                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles                 6654                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts                 28060                       # Number of instructions processed by rename
system.cpu2.rename.ROBFullEvents                    4                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.IQFullEvents                  6511                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.LQFullEvents                    26                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.RenamedOperands              43658                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups               136646                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups           40596                       # Number of integer rename lookups
system.cpu2.rename.CommittedMaps                36919                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                    6728                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts                38                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts            38                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                    12921                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads                5270                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                784                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads              221                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores              59                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                     27534                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded                 60                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                    24097                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued              496                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined           4612                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined        19159                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved            14                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples        15517                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        1.552942                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.815381                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0               3240     20.88%     20.88% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                457      2.95%     23.83% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2              11820     76.17%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total          15517                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                17243     71.56%     71.56% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                1540      6.39%     77.95% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0      0.00%     77.95% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     77.95% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     77.95% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     77.95% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     77.95% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     77.95% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     77.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     77.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     77.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     77.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     77.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     77.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     77.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     77.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     77.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     77.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     77.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     77.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     77.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     77.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     77.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     77.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     77.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     77.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     77.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     77.95% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                4801     19.92%     97.87% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                513      2.13%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total                 24097                       # Type of FU issued
system.cpu2.iq.rate                          1.213588                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads             64205                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes            32216                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses        23600                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses                 24097                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads               4                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads         1021                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation           10                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores          317                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked          251                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                   144                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                    550                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles                    6                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts              27597                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts                8                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts                 5270                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts                 784                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts                30                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                     4                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents            10                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect            57                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect           72                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts                 129                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts                23986                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts                 4727                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts              109                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                            3                       # number of nop insts executed
system.cpu2.iew.exec_refs                        5231                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                    4149                       # Number of branches executed
system.cpu2.iew.exec_stores                       504                       # Number of stores executed
system.cpu2.iew.exec_rate                    1.207998                       # Inst execution rate
system.cpu2.iew.wb_sent                         23627                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                        23600                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                    18406                       # num instructions producing a value
system.cpu2.iew.wb_consumers                    34514                       # num instructions consuming a value
system.cpu2.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu2.iew.wb_rate                      1.188558                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.533291                       # average fanout of values written-back
system.cpu2.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu2.commit.commitSquashedInsts           4550                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls             46                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts              121                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples        14866                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     1.545944                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.961608                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0         5309     35.71%     35.71% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1         4781     32.16%     67.87% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2         1639     11.03%     78.90% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3         1291      8.68%     87.58% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4           51      0.34%     87.93% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5         1117      7.51%     95.44% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6           42      0.28%     95.72% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7           79      0.53%     96.25% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8          557      3.75%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total        14866                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts               22402                       # Number of instructions committed
system.cpu2.commit.committedOps                 22982                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                          4716                       # Number of memory references committed
system.cpu2.commit.loads                         4249                       # Number of loads committed
system.cpu2.commit.membars                         25                       # Number of memory barriers committed
system.cpu2.commit.branches                      4056                       # Number of branches committed
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                    19023                       # Number of committed integer instructions.
system.cpu2.commit.function_calls                  61                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu           16727     72.78%     72.78% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult           1539      6.70%     79.48% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0      0.00%     79.48% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     79.48% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     79.48% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     79.48% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     79.48% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     79.48% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     79.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     79.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     79.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     79.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     79.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     79.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     79.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     79.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     79.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     79.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     79.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     79.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     79.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     79.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     79.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     79.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     79.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     79.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     79.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.48% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead           4249     18.49%     97.97% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite           467      2.03%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total            22982                       # Class of committed instruction
system.cpu2.commit.bw_lim_events                  557                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                       41633                       # The number of ROB reads
system.cpu2.rob.rob_writes                      55780                       # The number of ROB writes
system.cpu2.timesIdled                             42                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                           4339                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles                       68960                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts                      22402                       # Number of Instructions Simulated
system.cpu2.committedOps                        22982                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              0.886349                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        0.886349                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              1.128223                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        1.128223                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                   34409                       # number of integer regfile reads
system.cpu2.int_regfile_writes                  14135                       # number of integer regfile writes
system.cpu2.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                    85065                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                   23687                       # number of cc regfile writes
system.cpu2.misc_regfile_reads                   5537                       # number of misc regfile reads
system.cpu2.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu2.dcache.tags.replacements                0                       # number of replacements
system.cpu2.dcache.tags.tagsinuse           10.529860                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs               4722                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs               67                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            70.477612                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data    10.529860                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.010283                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.010283                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           67                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           67                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.065430                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses             9943                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses            9943                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data         4294                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total           4294                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data          427                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total           427                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::cpu2.data            2                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data            1                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu2.dcache.demand_hits::cpu2.data         4721                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total            4721                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data         4723                       # number of overall hits
system.cpu2.dcache.overall_hits::total           4723                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data          165                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total          165                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data           32                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           32                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::cpu2.data            1                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data            5                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data            3                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data          197                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total           197                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data          198                       # number of overall misses
system.cpu2.dcache.overall_misses::total          198                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data      6205444                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total      6205444                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data      2228994                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      2228994                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data        64500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total        64500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data        37500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data      8434438                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total      8434438                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data      8434438                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total      8434438                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data         4459                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total         4459                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data          459                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total          459                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::cpu2.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data         4918                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total         4918                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data         4921                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total         4921                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.037004                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.037004                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.069717                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.069717                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::cpu2.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.833333                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.833333                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data            1                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.040057                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.040057                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.040236                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.040236                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 37608.751515                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 37608.751515                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 69656.062500                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 69656.062500                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data        12900                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total        12900                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data        12500                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total        12500                       # average StoreCondReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 42814.406091                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 42814.406091                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 42598.171717                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 42598.171717                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs          254                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets          188                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs               25                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    10.160000                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          188                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data           99                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total           99                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data           20                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           20                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data          119                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total          119                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data          119                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total          119                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data           66                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total           66                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data           12                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           12                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::cpu2.data            1                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data            5                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data            3                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data           78                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total           78                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data           79                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total           79                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data      1967275                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total      1967275                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data       685753                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       685753                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::cpu2.data         9000                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total         9000                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data        49500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total        49500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data      2653028                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total      2653028                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data      2662028                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total      2662028                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.014802                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.014802                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.026144                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.026144                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::cpu2.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data     0.833333                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.833333                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.015860                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.015860                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.016054                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.016054                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 29807.196970                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 29807.196970                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 57146.083333                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 57146.083333                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::cpu2.data         9000                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total         9000                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data         9900                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total         9900                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data         9500                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total         9500                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 34013.179487                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 34013.179487                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 33696.556962                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 33696.556962                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse            9.009498                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs               2044                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs               54                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            37.851852                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst     9.009498                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.017597                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.017597                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses             4310                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses            4310                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst         2044                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total           2044                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst         2044                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total            2044                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst         2044                       # number of overall hits
system.cpu2.icache.overall_hits::total           2044                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst           84                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           84                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst           84                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            84                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst           84                       # number of overall misses
system.cpu2.icache.overall_misses::total           84                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst      6478750                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      6478750                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst      6478750                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      6478750                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst      6478750                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      6478750                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst         2128                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total         2128                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst         2128                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total         2128                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst         2128                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total         2128                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.039474                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.039474                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.039474                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.039474                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.039474                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.039474                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 77127.976190                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 77127.976190                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 77127.976190                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 77127.976190                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 77127.976190                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 77127.976190                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          175                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    87.500000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst           30                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           30                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst           30                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           30                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst           30                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           30                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst           54                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst           54                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst           54                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst      4628250                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      4628250                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst      4628250                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      4628250                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst      4628250                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      4628250                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.025376                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.025376                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.025376                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.025376                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.025376                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.025376                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 85708.333333                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 85708.333333                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 85708.333333                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 85708.333333                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 85708.333333                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 85708.333333                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.branchPred.lookups                   4837                       # Number of BP lookups
system.cpu3.branchPred.condPredicted             4465                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect              158                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups                3283                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                   2684                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            81.754493                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                    124                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                           19284                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles              3925                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                         28859                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                       4837                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches              2808                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                        10954                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                    359                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu3.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.CacheLines                     2130                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes                   67                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples             15080                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             2.004443                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            3.243226                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                   10342     68.58%     68.58% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                     436      2.89%     71.47% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                     131      0.87%     72.34% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                     210      1.39%     73.73% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                     248      1.64%     75.38% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                     217      1.44%     76.82% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                     200      1.33%     78.14% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                     746      4.95%     83.09% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                    2550     16.91%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total               15080                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.250830                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       1.496526                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                    2667                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles                 8564                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                     1287                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles                 2411                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                   151                       # Number of cycles decode is squashing
system.cpu3.decode.BranchResolved                 179                       # Number of times decode resolved a branch
system.cpu3.decode.BranchMispred                   28                       # Number of times decode detected a branch misprediction
system.cpu3.decode.DecodedInsts                 27448                       # Number of instructions handled by decode
system.cpu3.decode.SquashedInsts                  104                       # Number of squashed instructions handled by decode
system.cpu3.rename.SquashCycles                   151                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                    3479                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                    816                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles          1666                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                     2831                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles                 6137                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts                 26899                       # Number of instructions processed by rename
system.cpu3.rename.ROBFullEvents                    3                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.IQFullEvents                  5977                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.LQFullEvents                    47                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.RenamedOperands              41162                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups               131019                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups           39057                       # Number of integer rename lookups
system.cpu3.rename.CommittedMaps                34292                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                    6862                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts                46                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts            46                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                    11895                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads                5144                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                842                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads              196                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores              54                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                     26310                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded                 62                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                    22618                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued              526                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined           4825                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined        20423                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved            14                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples        15080                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        1.499867                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.847164                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0               3526     23.38%     23.38% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                490      3.25%     26.63% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2              11064     73.37%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total          15080                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                15977     70.64%     70.64% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                1540      6.81%     77.45% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0      0.00%     77.45% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     77.45% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     77.45% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     77.45% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     77.45% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     77.45% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     77.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     77.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     77.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     77.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     77.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     77.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     77.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     77.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     77.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     77.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     77.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     77.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     77.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     77.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     77.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     77.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     77.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     77.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     77.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     77.45% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                4606     20.36%     97.81% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                495      2.19%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total                 22618                       # Type of FU issued
system.cpu3.iq.rate                          1.172889                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads             60840                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes            31203                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses        22129                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses                 22618                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iew.lsq.thread0.forwLoads               5                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads         1084                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation            6                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores          389                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads            6                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked          237                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                   151                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                    554                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles                    1                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts              26375                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts                9                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts                 5144                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts                 842                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts                33                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents             6                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect            56                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect           82                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts                 138                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts                22508                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts                 4535                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts              108                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                            3                       # number of nop insts executed
system.cpu3.iew.exec_refs                        5022                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                    3791                       # Number of branches executed
system.cpu3.iew.exec_stores                       487                       # Number of stores executed
system.cpu3.iew.exec_rate                    1.167185                       # Inst execution rate
system.cpu3.iew.wb_sent                         22154                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                        22129                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                    17307                       # num instructions producing a value
system.cpu3.iew.wb_consumers                    32263                       # num instructions consuming a value
system.cpu3.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu3.iew.wb_rate                      1.147532                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.536435                       # average fanout of values written-back
system.cpu3.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu3.commit.commitSquashedInsts           4764                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls             48                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts              130                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples        14397                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     1.496631                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.965051                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0         5484     38.09%     38.09% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1         4439     30.83%     68.92% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2         1559     10.83%     79.75% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3         1193      8.29%     88.04% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4           53      0.37%     88.41% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5          993      6.90%     95.30% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6           49      0.34%     95.64% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7           76      0.53%     96.17% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8          551      3.83%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total        14397                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts               20996                       # Number of instructions committed
system.cpu3.commit.committedOps                 21547                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                          4513                       # Number of memory references committed
system.cpu3.commit.loads                         4060                       # Number of loads committed
system.cpu3.commit.membars                         24                       # Number of memory barriers committed
system.cpu3.commit.branches                      3707                       # Number of branches committed
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                    17932                       # Number of committed integer instructions.
system.cpu3.commit.function_calls                  58                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu           15495     71.91%     71.91% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult           1539      7.14%     79.06% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0      0.00%     79.06% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     79.06% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     79.06% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     79.06% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     79.06% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     79.06% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     79.06% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     79.06% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     79.06% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     79.06% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     79.06% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     79.06% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     79.06% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     79.06% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     79.06% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     79.06% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     79.06% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     79.06% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     79.06% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     79.06% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     79.06% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     79.06% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     79.06% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     79.06% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     79.06% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.06% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.06% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead           4060     18.84%     97.90% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite           453      2.10%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total            21547                       # Class of committed instruction
system.cpu3.commit.bw_lim_events                  551                       # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads                       39962                       # The number of ROB reads
system.cpu3.rob.rob_writes                      53370                       # The number of ROB writes
system.cpu3.timesIdled                             43                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                           4204                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.quiesceCycles                       69532                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.committedInsts                      20996                       # Number of Instructions Simulated
system.cpu3.committedOps                        21547                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              0.918461                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        0.918461                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              1.088778                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        1.088778                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                   32386                       # number of integer regfile reads
system.cpu3.int_regfile_writes                  13553                       # number of integer regfile writes
system.cpu3.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu3.cc_regfile_reads                    80085                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                   21572                       # number of cc regfile writes
system.cpu3.misc_regfile_reads                   5342                       # number of misc regfile reads
system.cpu3.misc_regfile_writes                    37                       # number of misc regfile writes
system.cpu3.dcache.tags.replacements                0                       # number of replacements
system.cpu3.dcache.tags.tagsinuse           10.680092                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs               4529                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs               69                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            65.637681                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data    10.680092                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.010430                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.010430                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           69                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           69                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.067383                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses             9552                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses            9552                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data         4115                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total           4115                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data          409                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total           409                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::cpu3.data            2                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data            1                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu3.dcache.demand_hits::cpu3.data         4524                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total            4524                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data         4526                       # number of overall hits
system.cpu3.dcache.overall_hits::total           4526                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data          159                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total          159                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data           32                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           32                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::cpu3.data            1                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data            9                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data            4                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data          191                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total           191                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data          192                       # number of overall misses
system.cpu3.dcache.overall_misses::total          192                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data      5571427                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total      5571427                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data      2353994                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      2353994                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data       118500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total       118500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data        37500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::cpu3.data        20500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total        20500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data      7925421                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total      7925421                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data      7925421                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total      7925421                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data         4274                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total         4274                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data          441                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total          441                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::cpu3.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data           10                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total           10                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data         4715                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total         4715                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data         4718                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total         4718                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.037202                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.037202                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.072562                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.072562                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::cpu3.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.900000                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.900000                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data            1                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.040509                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.040509                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.040695                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.040695                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 35040.421384                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 35040.421384                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 73562.312500                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 73562.312500                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data 13166.666667                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 13166.666667                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data         9375                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total         9375                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 41494.350785                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 41494.350785                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 41278.234375                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 41278.234375                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs          252                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets          137                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs               25                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    10.080000                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          137                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data           93                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total           93                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data           20                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           20                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data          113                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total          113                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data          113                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total          113                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data           66                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total           66                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data           12                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           12                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::cpu3.data            1                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data            9                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total            9                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data            4                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data           78                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total           78                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data           79                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total           79                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data      1946524                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total      1946524                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data       721503                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       721503                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::cpu3.data         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data        91000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total        91000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::cpu3.data        17500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total        17500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data      2668027                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total      2668027                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data      2677527                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total      2677527                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.015442                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.015442                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.027211                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.027211                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::cpu3.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data     0.900000                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.900000                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.016543                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.016543                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.016744                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.016744                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 29492.787879                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 29492.787879                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 60125.250000                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 60125.250000                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::cpu3.data         9500                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total         9500                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data 10111.111111                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10111.111111                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data         7125                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total         7125                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 34205.474359                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 34205.474359                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 33892.746835                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 33892.746835                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements                0                       # number of replacements
system.cpu3.icache.tags.tagsinuse            8.684945                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs               2045                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs               54                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            37.870370                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst     8.684945                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.016963                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.016963                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses             4314                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses            4314                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst         2045                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total           2045                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst         2045                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total            2045                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst         2045                       # number of overall hits
system.cpu3.icache.overall_hits::total           2045                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst           85                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           85                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst           85                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            85                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst           85                       # number of overall misses
system.cpu3.icache.overall_misses::total           85                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst      6116750                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      6116750                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst      6116750                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      6116750                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst      6116750                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      6116750                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst         2130                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total         2130                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst         2130                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total         2130                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst         2130                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total         2130                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.039906                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.039906                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.039906                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.039906                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.039906                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.039906                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 71961.764706                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 71961.764706                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 71961.764706                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 71961.764706                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 71961.764706                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 71961.764706                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs           75                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    37.500000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst           31                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           31                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst           31                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           31                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst           31                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           31                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst           54                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst           54                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst           54                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst      4415000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      4415000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst      4415000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      4415000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst      4415000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      4415000                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.025352                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.025352                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.025352                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.025352                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.025352                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.025352                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 81759.259259                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 81759.259259                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 81759.259259                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 81759.259259                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 81759.259259                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 81759.259259                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.branchPred.lookups                   4576                       # Number of BP lookups
system.cpu4.branchPred.condPredicted             4314                       # Number of conditional branches predicted
system.cpu4.branchPred.condIncorrect              148                       # Number of conditional branches incorrect
system.cpu4.branchPred.BTBLookups                3025                       # Number of BTB lookups
system.cpu4.branchPred.BTBHits                   2585                       # Number of BTB hits
system.cpu4.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu4.branchPred.BTBHitPct            85.454545                       # BTB Hit Percentage
system.cpu4.branchPred.usedRAS                    124                       # Number of times the RAS was used to get a target.
system.cpu4.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu4.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.walker.walks                        0                       # Table walker walks requested
system.cpu4.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                           18649                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.fetch.icacheStallCycles              3692                       # Number of cycles fetch is stalled on an Icache miss
system.cpu4.fetch.Insts                         28078                       # Number of instructions fetch has processed
system.cpu4.fetch.Branches                       4576                       # Number of branches that fetch encountered
system.cpu4.fetch.predictedBranches              2709                       # Number of branches that fetch has predicted taken
system.cpu4.fetch.Cycles                        10388                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu4.fetch.SquashCycles                    337                       # Number of cycles fetch has spent squashing
system.cpu4.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu4.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu4.fetch.CacheLines                     2075                       # Number of cache lines fetched
system.cpu4.fetch.IcacheSquashes                   64                       # Number of outstanding Icache misses that were squashed
system.cpu4.fetch.rateDist::samples             14256                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::mean             2.044753                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::stdev            3.272168                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::0                    9741     68.33%     68.33% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::1                     370      2.60%     70.92% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::2                     131      0.92%     71.84% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::3                     206      1.45%     73.29% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::4                     216      1.52%     74.80% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::5                     218      1.53%     76.33% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::6                     167      1.17%     77.50% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::7                     712      4.99%     82.50% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::8                    2495     17.50%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::total               14256                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.branchRate                 0.245375                       # Number of branch fetches per cycle
system.cpu4.fetch.rate                       1.505604                       # Number of inst fetches per cycle
system.cpu4.decode.IdleCycles                    2581                       # Number of cycles decode is idle
system.cpu4.decode.BlockedCycles                 8032                       # Number of cycles decode is blocked
system.cpu4.decode.RunCycles                     1176                       # Number of cycles decode is running
system.cpu4.decode.UnblockCycles                 2326                       # Number of cycles decode is unblocking
system.cpu4.decode.SquashCycles                   141                       # Number of cycles decode is squashing
system.cpu4.decode.BranchResolved                 121                       # Number of times decode resolved a branch
system.cpu4.decode.BranchMispred                   28                       # Number of times decode detected a branch misprediction
system.cpu4.decode.DecodedInsts                 26206                       # Number of instructions handled by decode
system.cpu4.decode.SquashedInsts                  109                       # Number of squashed instructions handled by decode
system.cpu4.rename.SquashCycles                   141                       # Number of cycles rename is squashing
system.cpu4.rename.IdleCycles                    3385                       # Number of cycles rename is idle
system.cpu4.rename.BlockCycles                    706                       # Number of cycles rename is blocking
system.cpu4.rename.serializeStallCycles          1407                       # count of cycles rename stalled for serializing inst
system.cpu4.rename.RunCycles                     2658                       # Number of cycles rename is running
system.cpu4.rename.UnblockCycles                 5959                       # Number of cycles rename is unblocking
system.cpu4.rename.RenamedInsts                 25729                       # Number of instructions processed by rename
system.cpu4.rename.ROBFullEvents                   15                       # Number of times rename has blocked due to ROB full
system.cpu4.rename.IQFullEvents                  5812                       # Number of times rename has blocked due to IQ full
system.cpu4.rename.LQFullEvents                    18                       # Number of times rename has blocked due to LQ full
system.cpu4.rename.RenamedOperands              39584                       # Number of destination operands rename has renamed
system.cpu4.rename.RenameLookups               125580                       # Number of register rename lookups that rename has made
system.cpu4.rename.int_rename_lookups           37690                       # Number of integer rename lookups
system.cpu4.rename.CommittedMaps                33264                       # Number of HB maps that are committed
system.cpu4.rename.UndoneMaps                    6312                       # Number of HB maps that are undone due to squashing
system.cpu4.rename.serializingInsts                27                       # count of serializing insts renamed
system.cpu4.rename.tempSerializingInsts            25                       # count of temporary serializing insts renamed
system.cpu4.rename.skidInsts                    11465                       # count of insts added to the skid buffer
system.cpu4.memDep0.insertedLoads                4998                       # Number of loads inserted to the mem dependence unit.
system.cpu4.memDep0.insertedStores                691                       # Number of stores inserted to the mem dependence unit.
system.cpu4.memDep0.conflictingLoads              204                       # Number of conflicting loads.
system.cpu4.memDep0.conflictingStores              53                       # Number of conflicting stores.
system.cpu4.iq.iqInstsAdded                     25197                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu4.iq.iqNonSpecInstsAdded                 49                       # Number of non-speculative instructions added to the IQ
system.cpu4.iq.iqInstsIssued                    21741                       # Number of instructions issued
system.cpu4.iq.iqSquashedInstsIssued              438                       # Number of squashed instructions issued
system.cpu4.iq.iqSquashedInstsExamined           4290                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu4.iq.iqSquashedOperandsExamined        18702                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu4.iq.iqSquashedNonSpecRemoved             5                       # Number of squashed non-spec instructions that were removed
system.cpu4.iq.issued_per_cycle::samples        14256                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::mean        1.525042                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::stdev       0.831722                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::0               3153     22.12%     22.12% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::1                465      3.26%     25.38% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::2              10638     74.62%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::total          14256                       # Number of insts issued each cycle
system.cpu4.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu4.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu4.iq.FU_type_0::IntAlu                15401     70.84%     70.84% # Type of FU issued
system.cpu4.iq.FU_type_0::IntMult                1540      7.08%     77.92% # Type of FU issued
system.cpu4.iq.FU_type_0::IntDiv                    0      0.00%     77.92% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatAdd                  0      0.00%     77.92% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatCmp                  0      0.00%     77.92% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatCvt                  0      0.00%     77.92% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatMult                 0      0.00%     77.92% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatDiv                  0      0.00%     77.92% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatSqrt                 0      0.00%     77.92% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAdd                   0      0.00%     77.92% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAddAcc                0      0.00%     77.92% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAlu                   0      0.00%     77.92% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdCmp                   0      0.00%     77.92% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdCvt                   0      0.00%     77.92% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMisc                  0      0.00%     77.92% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMult                  0      0.00%     77.92% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMultAcc               0      0.00%     77.92% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdShift                 0      0.00%     77.92% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdShiftAcc              0      0.00%     77.92% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdSqrt                  0      0.00%     77.92% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatAdd              0      0.00%     77.92% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatAlu              0      0.00%     77.92% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatCmp              0      0.00%     77.92% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatCvt              0      0.00%     77.92% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatDiv              0      0.00%     77.92% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMisc             0      0.00%     77.92% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMult             0      0.00%     77.92% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.92% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatSqrt             0      0.00%     77.92% # Type of FU issued
system.cpu4.iq.FU_type_0::MemRead                4351     20.01%     97.93% # Type of FU issued
system.cpu4.iq.FU_type_0::MemWrite                449      2.07%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::total                 21741                       # Type of FU issued
system.cpu4.iq.rate                          1.165800                       # Inst issue rate
system.cpu4.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu4.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu4.iq.int_inst_queue_reads             58174                       # Number of integer instruction queue reads
system.cpu4.iq.int_inst_queue_writes            29543                       # Number of integer instruction queue writes
system.cpu4.iq.int_inst_queue_wakeup_accesses        21399                       # Number of integer instruction queue wakeup accesses
system.cpu4.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu4.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu4.iq.int_alu_accesses                 21741                       # Number of integer alu accesses
system.cpu4.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu4.iew.lsq.thread0.forwLoads               8                       # Number of loads that had data forwarded from stores
system.cpu4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu4.iew.lsq.thread0.squashedLoads         1024                       # Number of loads squashed
system.cpu4.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu4.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu4.iew.lsq.thread0.squashedStores          258                       # Number of stores squashed
system.cpu4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu4.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.cpu4.iew.lsq.thread0.cacheBlocked          112                       # Number of times an access to memory failed due to the cache being blocked
system.cpu4.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu4.iew.iewSquashCycles                   141                       # Number of cycles IEW is squashing
system.cpu4.iew.iewBlockCycles                    470                       # Number of cycles IEW is blocking
system.cpu4.iew.iewUnblockCycles                    1                       # Number of cycles IEW is unblocking
system.cpu4.iew.iewDispatchedInsts              25249                       # Number of instructions dispatched to IQ
system.cpu4.iew.iewDispSquashedInsts               11                       # Number of squashed instructions skipped by dispatch
system.cpu4.iew.iewDispLoadInsts                 4998                       # Number of dispatched load instructions
system.cpu4.iew.iewDispStoreInsts                 691                       # Number of dispatched store instructions
system.cpu4.iew.iewDispNonSpecInsts                25                       # Number of dispatched non-speculative instructions
system.cpu4.iew.iewIQFullEvents                     1                       # Number of times the IQ has become full, causing a stall
system.cpu4.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu4.iew.memOrderViolationEvents             7                       # Number of memory order violations
system.cpu4.iew.predictedTakenIncorrect            54                       # Number of branches that were predicted taken incorrectly
system.cpu4.iew.predictedNotTakenIncorrect           74                       # Number of branches that were predicted not taken incorrectly
system.cpu4.iew.branchMispredicts                 128                       # Number of branch mispredicts detected at execute
system.cpu4.iew.iewExecutedInsts                21645                       # Number of executed instructions
system.cpu4.iew.iewExecLoadInsts                 4288                       # Number of load instructions executed
system.cpu4.iew.iewExecSquashedInsts               94                       # Number of squashed instructions skipped in execute
system.cpu4.iew.exec_swp                            0                       # number of swp insts executed
system.cpu4.iew.exec_nop                            3                       # number of nop insts executed
system.cpu4.iew.exec_refs                        4729                       # number of memory reference insts executed
system.cpu4.iew.exec_branches                    3630                       # Number of branches executed
system.cpu4.iew.exec_stores                       441                       # Number of stores executed
system.cpu4.iew.exec_rate                    1.160652                       # Inst execution rate
system.cpu4.iew.wb_sent                         21433                       # cumulative count of insts sent to commit
system.cpu4.iew.wb_count                        21399                       # cumulative count of insts written-back
system.cpu4.iew.wb_producers                    16801                       # num instructions producing a value
system.cpu4.iew.wb_consumers                    31282                       # num instructions consuming a value
system.cpu4.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu4.iew.wb_rate                      1.147461                       # insts written-back per cycle
system.cpu4.iew.wb_fanout                    0.537082                       # average fanout of values written-back
system.cpu4.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu4.commit.commitSquashedInsts           4229                       # The number of squashed insts skipped by commit
system.cpu4.commit.commitNonSpecStalls             44                       # The number of times commit has been forced to stall to communicate backwards
system.cpu4.commit.branchMispredicts              121                       # The number of times a branch was mispredicted
system.cpu4.commit.committed_per_cycle::samples        13648                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::mean     1.535463                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::stdev     1.973757                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::0         4965     36.38%     36.38% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::1         4335     31.76%     68.14% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::2         1526     11.18%     79.32% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::3         1140      8.35%     87.68% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::4           52      0.38%     88.06% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::5          981      7.19%     95.24% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::6           45      0.33%     95.57% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::7           66      0.48%     96.06% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::8          538      3.94%    100.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::total        13648                       # Number of insts commited each cycle
system.cpu4.commit.committedInsts               20434                       # Number of instructions committed
system.cpu4.commit.committedOps                 20956                       # Number of ops (including micro ops) committed
system.cpu4.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu4.commit.refs                          4407                       # Number of memory references committed
system.cpu4.commit.loads                         3974                       # Number of loads committed
system.cpu4.commit.membars                         23                       # Number of memory barriers committed
system.cpu4.commit.branches                      3570                       # Number of branches committed
system.cpu4.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu4.commit.int_insts                    17473                       # Number of committed integer instructions.
system.cpu4.commit.function_calls                  55                       # Number of function calls committed.
system.cpu4.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu4.commit.op_class_0::IntAlu           15010     71.63%     71.63% # Class of committed instruction
system.cpu4.commit.op_class_0::IntMult           1539      7.34%     78.97% # Class of committed instruction
system.cpu4.commit.op_class_0::IntDiv               0      0.00%     78.97% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatAdd             0      0.00%     78.97% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatCmp             0      0.00%     78.97% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatCvt             0      0.00%     78.97% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatMult            0      0.00%     78.97% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatDiv             0      0.00%     78.97% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatSqrt            0      0.00%     78.97% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAdd              0      0.00%     78.97% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAddAcc            0      0.00%     78.97% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAlu              0      0.00%     78.97% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdCmp              0      0.00%     78.97% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdCvt              0      0.00%     78.97% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMisc             0      0.00%     78.97% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMult             0      0.00%     78.97% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMultAcc            0      0.00%     78.97% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdShift            0      0.00%     78.97% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdShiftAcc            0      0.00%     78.97% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdSqrt             0      0.00%     78.97% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatAdd            0      0.00%     78.97% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatAlu            0      0.00%     78.97% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatCmp            0      0.00%     78.97% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatCvt            0      0.00%     78.97% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatDiv            0      0.00%     78.97% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMisc            0      0.00%     78.97% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMult            0      0.00%     78.97% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.97% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.97% # Class of committed instruction
system.cpu4.commit.op_class_0::MemRead           3974     18.96%     97.93% # Class of committed instruction
system.cpu4.commit.op_class_0::MemWrite           433      2.07%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::total            20956                       # Class of committed instruction
system.cpu4.commit.bw_lim_events                  538                       # number cycles where commit BW limit reached
system.cpu4.rob.rob_reads                       38113                       # The number of ROB reads
system.cpu4.rob.rob_writes                      51044                       # The number of ROB writes
system.cpu4.timesIdled                             40                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu4.idleCycles                           4393                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu4.quiesceCycles                       70167                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu4.committedInsts                      20434                       # Number of Instructions Simulated
system.cpu4.committedOps                        20956                       # Number of Ops (including micro ops) Simulated
system.cpu4.cpi                              0.912646                       # CPI: Cycles Per Instruction
system.cpu4.cpi_total                        0.912646                       # CPI: Total CPI of All Threads
system.cpu4.ipc                              1.095716                       # IPC: Instructions Per Cycle
system.cpu4.ipc_total                        1.095716                       # IPC: Total IPC of All Threads
system.cpu4.int_regfile_reads                   31338                       # number of integer regfile reads
system.cpu4.int_regfile_writes                  13199                       # number of integer regfile writes
system.cpu4.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu4.cc_regfile_reads                    77175                       # number of cc regfile reads
system.cpu4.cc_regfile_writes                   20774                       # number of cc regfile writes
system.cpu4.misc_regfile_reads                   5172                       # number of misc regfile reads
system.cpu4.misc_regfile_writes                    31                       # number of misc regfile writes
system.cpu4.dcache.tags.replacements                0                       # number of replacements
system.cpu4.dcache.tags.tagsinuse           10.151375                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs               4388                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs               67                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            65.492537                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::cpu4.data    10.151375                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::cpu4.data     0.009913                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.009913                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024           67                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::0           67                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.065430                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses             9269                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses            9269                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::cpu4.data         3996                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total           3996                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::cpu4.data          391                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total           391                       # number of WriteReq hits
system.cpu4.dcache.SoftPFReq_hits::cpu4.data            2                       # number of SoftPFReq hits
system.cpu4.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu4.dcache.LoadLockedReq_hits::cpu4.data            2                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu4.dcache.demand_hits::cpu4.data         4387                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total            4387                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::cpu4.data         4389                       # number of overall hits
system.cpu4.dcache.overall_hits::total           4389                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::cpu4.data          158                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total          158                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::cpu4.data           32                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           32                       # number of WriteReq misses
system.cpu4.dcache.SoftPFReq_misses::cpu4.data            1                       # number of SoftPFReq misses
system.cpu4.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu4.dcache.LoadLockedReq_misses::cpu4.data            6                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total            6                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::cpu4.data            4                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::cpu4.data          190                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total           190                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::cpu4.data          191                       # number of overall misses
system.cpu4.dcache.overall_misses::total          191                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::cpu4.data      4662428                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total      4662428                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::cpu4.data      2106244                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      2106244                       # number of WriteReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::cpu4.data        76999                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total        76999                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::cpu4.data        38499                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total        38499                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::cpu4.data        28000                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::total        28000                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.demand_miss_latency::cpu4.data      6768672                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total      6768672                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::cpu4.data      6768672                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total      6768672                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::cpu4.data         4154                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total         4154                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::cpu4.data          423                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total          423                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::cpu4.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::cpu4.data            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::cpu4.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::cpu4.data         4577                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total         4577                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::cpu4.data         4580                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total         4580                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::cpu4.data     0.038036                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.038036                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::cpu4.data     0.075650                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.075650                       # miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::cpu4.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::cpu4.data     0.750000                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.750000                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::cpu4.data            1                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::cpu4.data     0.041512                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.041512                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::cpu4.data     0.041703                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.041703                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::cpu4.data 29509.037975                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 29509.037975                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::cpu4.data 65820.125000                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 65820.125000                       # average WriteReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::cpu4.data 12833.166667                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total 12833.166667                       # average LoadLockedReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::cpu4.data  9624.750000                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total  9624.750000                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::cpu4.data          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::cpu4.data 35624.589474                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 35624.589474                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::cpu4.data 35438.073298                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 35438.073298                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs          161                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            1                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs               17                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs     9.470588                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets            1                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.ReadReq_mshr_hits::cpu4.data           92                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total           92                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::cpu4.data           20                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           20                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::cpu4.data          112                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total          112                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::cpu4.data          112                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total          112                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::cpu4.data           66                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total           66                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::cpu4.data           12                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           12                       # number of WriteReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::cpu4.data            1                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::cpu4.data            6                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::cpu4.data            4                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::cpu4.data           78                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total           78                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::cpu4.data           79                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total           79                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::cpu4.data      1904027                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total      1904027                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::cpu4.data       724753                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total       724753                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::cpu4.data         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::total         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::cpu4.data        58001                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total        58001                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::cpu4.data        28001                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total        28001                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::cpu4.data        25000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::total        25000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::cpu4.data      2628780                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total      2628780                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::cpu4.data      2638280                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total      2638280                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::cpu4.data     0.015888                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.015888                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::cpu4.data     0.028369                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.028369                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::cpu4.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::cpu4.data     0.750000                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total     0.750000                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::cpu4.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::cpu4.data     0.017042                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.017042                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::cpu4.data     0.017249                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.017249                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::cpu4.data 28848.893939                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 28848.893939                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::cpu4.data 60396.083333                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 60396.083333                       # average WriteReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::cpu4.data         9500                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::total         9500                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu4.data  9666.833333                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9666.833333                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::cpu4.data  7000.250000                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total  7000.250000                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu4.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::cpu4.data 33702.307692                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 33702.307692                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::cpu4.data 33395.949367                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 33395.949367                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.tags.replacements                0                       # number of replacements
system.cpu4.icache.tags.tagsinuse            7.926484                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs               1999                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs               50                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs            39.980000                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst     7.926484                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst     0.015481                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     0.015481                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024           50                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::0           50                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024     0.097656                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses             4200                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses            4200                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::cpu4.inst         1999                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total           1999                       # number of ReadReq hits
system.cpu4.icache.demand_hits::cpu4.inst         1999                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total            1999                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::cpu4.inst         1999                       # number of overall hits
system.cpu4.icache.overall_hits::total           1999                       # number of overall hits
system.cpu4.icache.ReadReq_misses::cpu4.inst           76                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           76                       # number of ReadReq misses
system.cpu4.icache.demand_misses::cpu4.inst           76                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            76                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::cpu4.inst           76                       # number of overall misses
system.cpu4.icache.overall_misses::total           76                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::cpu4.inst      6020250                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      6020250                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::cpu4.inst      6020250                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      6020250                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::cpu4.inst      6020250                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      6020250                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::cpu4.inst         2075                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total         2075                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::cpu4.inst         2075                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total         2075                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::cpu4.inst         2075                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total         2075                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::cpu4.inst     0.036627                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.036627                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::cpu4.inst     0.036627                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.036627                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::cpu4.inst     0.036627                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.036627                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::cpu4.inst 79213.815789                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 79213.815789                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::cpu4.inst 79213.815789                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 79213.815789                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::cpu4.inst 79213.815789                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 79213.815789                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs          186                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          186                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::cpu4.inst           26                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           26                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::cpu4.inst           26                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           26                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::cpu4.inst           26                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           26                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::cpu4.inst           50                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           50                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::cpu4.inst           50                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           50                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::cpu4.inst           50                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           50                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::cpu4.inst      4548750                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      4548750                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::cpu4.inst      4548750                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      4548750                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::cpu4.inst      4548750                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      4548750                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::cpu4.inst     0.024096                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.024096                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::cpu4.inst     0.024096                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.024096                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::cpu4.inst     0.024096                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.024096                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::cpu4.inst        90975                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total        90975                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::cpu4.inst        90975                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total        90975                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::cpu4.inst        90975                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total        90975                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.branchPred.lookups                   4400                       # Number of BP lookups
system.cpu5.branchPred.condPredicted             4108                       # Number of conditional branches predicted
system.cpu5.branchPred.condIncorrect              151                       # Number of conditional branches incorrect
system.cpu5.branchPred.BTBLookups                2678                       # Number of BTB lookups
system.cpu5.branchPred.BTBHits                   2471                       # Number of BTB hits
system.cpu5.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu5.branchPred.BTBHitPct            92.270351                       # BTB Hit Percentage
system.cpu5.branchPred.usedRAS                    137                       # Number of times the RAS was used to get a target.
system.cpu5.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu5.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu5.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.walker.walks                        0                       # Table walker walks requested
system.cpu5.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                           18003                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.fetch.icacheStallCycles              3543                       # Number of cycles fetch is stalled on an Icache miss
system.cpu5.fetch.Insts                         27426                       # Number of instructions fetch has processed
system.cpu5.fetch.Branches                       4400                       # Number of branches that fetch encountered
system.cpu5.fetch.predictedBranches              2608                       # Number of branches that fetch has predicted taken
system.cpu5.fetch.Cycles                        10061                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu5.fetch.SquashCycles                    341                       # Number of cycles fetch has spent squashing
system.cpu5.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu5.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu5.fetch.CacheLines                     2108                       # Number of cache lines fetched
system.cpu5.fetch.IcacheSquashes                   64                       # Number of outstanding Icache misses that were squashed
system.cpu5.fetch.rateDist::samples             13782                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::mean             2.073066                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::stdev            3.266831                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::0                    9257     67.17%     67.17% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::1                     448      3.25%     70.42% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::2                     131      0.95%     71.37% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::3                     206      1.49%     72.86% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::4                     210      1.52%     74.39% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::5                     233      1.69%     76.08% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::6                     177      1.28%     77.36% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::7                     784      5.69%     83.05% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::8                    2336     16.95%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::total               13782                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.branchRate                 0.244404                       # Number of branch fetches per cycle
system.cpu5.fetch.rate                       1.523413                       # Number of inst fetches per cycle
system.cpu5.decode.IdleCycles                    2481                       # Number of cycles decode is idle
system.cpu5.decode.BlockedCycles                 7725                       # Number of cycles decode is blocked
system.cpu5.decode.RunCycles                     1195                       # Number of cycles decode is running
system.cpu5.decode.UnblockCycles                 2239                       # Number of cycles decode is unblocking
system.cpu5.decode.SquashCycles                   142                       # Number of cycles decode is squashing
system.cpu5.decode.BranchResolved                 127                       # Number of times decode resolved a branch
system.cpu5.decode.BranchMispred                   28                       # Number of times decode detected a branch misprediction
system.cpu5.decode.DecodedInsts                 25661                       # Number of instructions handled by decode
system.cpu5.decode.SquashedInsts                  101                       # Number of squashed instructions handled by decode
system.cpu5.rename.SquashCycles                   142                       # Number of cycles rename is squashing
system.cpu5.rename.IdleCycles                    3249                       # Number of cycles rename is idle
system.cpu5.rename.BlockCycles                    737                       # Number of cycles rename is blocking
system.cpu5.rename.serializeStallCycles          1340                       # count of cycles rename stalled for serializing inst
system.cpu5.rename.RunCycles                     2632                       # Number of cycles rename is running
system.cpu5.rename.UnblockCycles                 5682                       # Number of cycles rename is unblocking
system.cpu5.rename.RenamedInsts                 25173                       # Number of instructions processed by rename
system.cpu5.rename.ROBFullEvents                   12                       # Number of times rename has blocked due to ROB full
system.cpu5.rename.IQFullEvents                  5553                       # Number of times rename has blocked due to IQ full
system.cpu5.rename.LQFullEvents                    10                       # Number of times rename has blocked due to LQ full
system.cpu5.rename.RenamedOperands              38335                       # Number of destination operands rename has renamed
system.cpu5.rename.RenameLookups               122862                       # Number of register rename lookups that rename has made
system.cpu5.rename.int_rename_lookups           36909                       # Number of integer rename lookups
system.cpu5.rename.CommittedMaps                31754                       # Number of HB maps that are committed
system.cpu5.rename.UndoneMaps                    6578                       # Number of HB maps that are undone due to squashing
system.cpu5.rename.serializingInsts                27                       # count of serializing insts renamed
system.cpu5.rename.tempSerializingInsts            27                       # count of temporary serializing insts renamed
system.cpu5.rename.skidInsts                    10963                       # count of insts added to the skid buffer
system.cpu5.memDep0.insertedLoads                4941                       # Number of loads inserted to the mem dependence unit.
system.cpu5.memDep0.insertedStores                721                       # Number of stores inserted to the mem dependence unit.
system.cpu5.memDep0.conflictingLoads              217                       # Number of conflicting loads.
system.cpu5.memDep0.conflictingStores              54                       # Number of conflicting stores.
system.cpu5.iq.iqInstsAdded                     24597                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu5.iq.iqNonSpecInstsAdded                 56                       # Number of non-speculative instructions added to the IQ
system.cpu5.iq.iqInstsIssued                    20950                       # Number of instructions issued
system.cpu5.iq.iqSquashedInstsIssued              470                       # Number of squashed instructions issued
system.cpu5.iq.iqSquashedInstsExamined           4546                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu5.iq.iqSquashedOperandsExamined        19506                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu5.iq.iqSquashedNonSpecRemoved            15                       # Number of squashed non-spec instructions that were removed
system.cpu5.iq.issued_per_cycle::samples        13782                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::mean        1.520099                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::stdev       0.833934                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::0               3072     22.29%     22.29% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::1                470      3.41%     25.70% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::2              10240     74.30%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::total          13782                       # Number of insts issued each cycle
system.cpu5.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu5.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu5.iq.FU_type_0::IntAlu                14729     70.31%     70.31% # Type of FU issued
system.cpu5.iq.FU_type_0::IntMult                1540      7.35%     77.66% # Type of FU issued
system.cpu5.iq.FU_type_0::IntDiv                    0      0.00%     77.66% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatAdd                  0      0.00%     77.66% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatCmp                  0      0.00%     77.66% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatCvt                  0      0.00%     77.66% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatMult                 0      0.00%     77.66% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatDiv                  0      0.00%     77.66% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatSqrt                 0      0.00%     77.66% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAdd                   0      0.00%     77.66% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAddAcc                0      0.00%     77.66% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAlu                   0      0.00%     77.66% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdCmp                   0      0.00%     77.66% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdCvt                   0      0.00%     77.66% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMisc                  0      0.00%     77.66% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMult                  0      0.00%     77.66% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMultAcc               0      0.00%     77.66% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdShift                 0      0.00%     77.66% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdShiftAcc              0      0.00%     77.66% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdSqrt                  0      0.00%     77.66% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatAdd              0      0.00%     77.66% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatAlu              0      0.00%     77.66% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatCmp              0      0.00%     77.66% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatCvt              0      0.00%     77.66% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatDiv              0      0.00%     77.66% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMisc             0      0.00%     77.66% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMult             0      0.00%     77.66% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.66% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatSqrt             0      0.00%     77.66% # Type of FU issued
system.cpu5.iq.FU_type_0::MemRead                4243     20.25%     97.91% # Type of FU issued
system.cpu5.iq.FU_type_0::MemWrite                438      2.09%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::total                 20950                       # Type of FU issued
system.cpu5.iq.rate                          1.163695                       # Inst issue rate
system.cpu5.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu5.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu5.iq.int_inst_queue_reads             56150                       # Number of integer instruction queue reads
system.cpu5.iq.int_inst_queue_writes            29206                       # Number of integer instruction queue writes
system.cpu5.iq.int_inst_queue_wakeup_accesses        20625                       # Number of integer instruction queue wakeup accesses
system.cpu5.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu5.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu5.iq.int_alu_accesses                 20950                       # Number of integer alu accesses
system.cpu5.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu5.iew.lsq.thread0.forwLoads               8                       # Number of loads that had data forwarded from stores
system.cpu5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu5.iew.lsq.thread0.squashedLoads         1084                       # Number of loads squashed
system.cpu5.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu5.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu5.iew.lsq.thread0.squashedStores          307                       # Number of stores squashed
system.cpu5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu5.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.cpu5.iew.lsq.thread0.cacheBlocked          103                       # Number of times an access to memory failed due to the cache being blocked
system.cpu5.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu5.iew.iewSquashCycles                   142                       # Number of cycles IEW is squashing
system.cpu5.iew.iewBlockCycles                    514                       # Number of cycles IEW is blocking
system.cpu5.iew.iewUnblockCycles                    4                       # Number of cycles IEW is unblocking
system.cpu5.iew.iewDispatchedInsts              24656                       # Number of instructions dispatched to IQ
system.cpu5.iew.iewDispSquashedInsts               16                       # Number of squashed instructions skipped by dispatch
system.cpu5.iew.iewDispLoadInsts                 4941                       # Number of dispatched load instructions
system.cpu5.iew.iewDispStoreInsts                 721                       # Number of dispatched store instructions
system.cpu5.iew.iewDispNonSpecInsts                25                       # Number of dispatched non-speculative instructions
system.cpu5.iew.iewIQFullEvents                     4                       # Number of times the IQ has become full, causing a stall
system.cpu5.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu5.iew.memOrderViolationEvents             7                       # Number of memory order violations
system.cpu5.iew.predictedTakenIncorrect            54                       # Number of branches that were predicted taken incorrectly
system.cpu5.iew.predictedNotTakenIncorrect           76                       # Number of branches that were predicted not taken incorrectly
system.cpu5.iew.branchMispredicts                 130                       # Number of branch mispredicts detected at execute
system.cpu5.iew.iewExecutedInsts                20859                       # Number of executed instructions
system.cpu5.iew.iewExecLoadInsts                 4184                       # Number of load instructions executed
system.cpu5.iew.iewExecSquashedInsts               89                       # Number of squashed instructions skipped in execute
system.cpu5.iew.exec_swp                            0                       # number of swp insts executed
system.cpu5.iew.exec_nop                            3                       # number of nop insts executed
system.cpu5.iew.exec_refs                        4613                       # number of memory reference insts executed
system.cpu5.iew.exec_branches                    3435                       # Number of branches executed
system.cpu5.iew.exec_stores                       429                       # Number of stores executed
system.cpu5.iew.exec_rate                    1.158640                       # Inst execution rate
system.cpu5.iew.wb_sent                         20656                       # cumulative count of insts sent to commit
system.cpu5.iew.wb_count                        20625                       # cumulative count of insts written-back
system.cpu5.iew.wb_producers                    16230                       # num instructions producing a value
system.cpu5.iew.wb_consumers                    30114                       # num instructions consuming a value
system.cpu5.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu5.iew.wb_rate                      1.145642                       # insts written-back per cycle
system.cpu5.iew.wb_fanout                    0.538952                       # average fanout of values written-back
system.cpu5.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu5.commit.commitSquashedInsts           4482                       # The number of squashed insts skipped by commit
system.cpu5.commit.commitNonSpecStalls             41                       # The number of times commit has been forced to stall to communicate backwards
system.cpu5.commit.branchMispredicts              123                       # The number of times a branch was mispredicted
system.cpu5.commit.committed_per_cycle::samples        13142                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::mean     1.529980                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::stdev     1.977726                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::0         4820     36.68%     36.68% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::1         4146     31.55%     68.22% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::2         1484     11.29%     79.52% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::3         1088      8.28%     87.79% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::4           45      0.34%     88.14% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::5          926      7.05%     95.18% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::6           41      0.31%     95.50% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::7           63      0.48%     95.97% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::8          529      4.03%    100.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::total        13142                       # Number of insts commited each cycle
system.cpu5.commit.committedInsts               19614                       # Number of instructions committed
system.cpu5.commit.committedOps                 20107                       # Number of ops (including micro ops) committed
system.cpu5.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu5.commit.refs                          4271                       # Number of memory references committed
system.cpu5.commit.loads                         3857                       # Number of loads committed
system.cpu5.commit.membars                         22                       # Number of memory barriers committed
system.cpu5.commit.branches                      3368                       # Number of branches committed
system.cpu5.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu5.commit.int_insts                    16821                       # Number of committed integer instructions.
system.cpu5.commit.function_calls                  52                       # Number of function calls committed.
system.cpu5.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu5.commit.op_class_0::IntAlu           14297     71.10%     71.10% # Class of committed instruction
system.cpu5.commit.op_class_0::IntMult           1539      7.65%     78.76% # Class of committed instruction
system.cpu5.commit.op_class_0::IntDiv               0      0.00%     78.76% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatAdd             0      0.00%     78.76% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatCmp             0      0.00%     78.76% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatCvt             0      0.00%     78.76% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatMult            0      0.00%     78.76% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatDiv             0      0.00%     78.76% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatSqrt            0      0.00%     78.76% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAdd              0      0.00%     78.76% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAddAcc            0      0.00%     78.76% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAlu              0      0.00%     78.76% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdCmp              0      0.00%     78.76% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdCvt              0      0.00%     78.76% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMisc             0      0.00%     78.76% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMult             0      0.00%     78.76% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMultAcc            0      0.00%     78.76% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdShift            0      0.00%     78.76% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdShiftAcc            0      0.00%     78.76% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdSqrt             0      0.00%     78.76% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatAdd            0      0.00%     78.76% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatAlu            0      0.00%     78.76% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatCmp            0      0.00%     78.76% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatCvt            0      0.00%     78.76% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatDiv            0      0.00%     78.76% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMisc            0      0.00%     78.76% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMult            0      0.00%     78.76% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.76% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.76% # Class of committed instruction
system.cpu5.commit.op_class_0::MemRead           3857     19.18%     97.94% # Class of committed instruction
system.cpu5.commit.op_class_0::MemWrite           414      2.06%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::total            20107                       # Class of committed instruction
system.cpu5.commit.bw_lim_events                  529                       # number cycles where commit BW limit reached
system.cpu5.rob.rob_reads                       37033                       # The number of ROB reads
system.cpu5.rob.rob_writes                      49888                       # The number of ROB writes
system.cpu5.timesIdled                             40                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu5.idleCycles                           4221                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu5.quiesceCycles                       70813                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu5.committedInsts                      19614                       # Number of Instructions Simulated
system.cpu5.committedOps                        20107                       # Number of Ops (including micro ops) Simulated
system.cpu5.cpi                              0.917865                       # CPI: Cycles Per Instruction
system.cpu5.cpi_total                        0.917865                       # CPI: Total CPI of All Threads
system.cpu5.ipc                              1.089485                       # IPC: Instructions Per Cycle
system.cpu5.ipc_total                        1.089485                       # IPC: Total IPC of All Threads
system.cpu5.int_regfile_reads                   30267                       # number of integer regfile reads
system.cpu5.int_regfile_writes                  12918                       # number of integer regfile writes
system.cpu5.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu5.cc_regfile_reads                    74529                       # number of cc regfile reads
system.cpu5.cc_regfile_writes                   19624                       # number of cc regfile writes
system.cpu5.misc_regfile_reads                   5061                       # number of misc regfile reads
system.cpu5.misc_regfile_writes                    29                       # number of misc regfile writes
system.cpu5.dcache.tags.replacements                0                       # number of replacements
system.cpu5.dcache.tags.tagsinuse            9.833730                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs               4281                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs               67                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            63.895522                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::cpu5.data     9.833730                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::cpu5.data     0.009603                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.009603                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024           67                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::0           67                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.065430                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses             9043                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses            9043                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::cpu5.data         3904                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total           3904                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::cpu5.data          376                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total           376                       # number of WriteReq hits
system.cpu5.dcache.SoftPFReq_hits::cpu5.data            2                       # number of SoftPFReq hits
system.cpu5.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu5.dcache.demand_hits::cpu5.data         4280                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total            4280                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::cpu5.data         4282                       # number of overall hits
system.cpu5.dcache.overall_hits::total           4282                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::cpu5.data          157                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total          157                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::cpu5.data           29                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           29                       # number of WriteReq misses
system.cpu5.dcache.SoftPFReq_misses::cpu5.data            1                       # number of SoftPFReq misses
system.cpu5.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu5.dcache.LoadLockedReq_misses::cpu5.data            7                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total            7                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::cpu5.data            3                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::cpu5.data          186                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total           186                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::cpu5.data          187                       # number of overall misses
system.cpu5.dcache.overall_misses::total          187                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::cpu5.data      4491427                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total      4491427                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::cpu5.data      1685248                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      1685248                       # number of WriteReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::cpu5.data        99499                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::total        99499                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::cpu5.data        37500                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu5.dcache.demand_miss_latency::cpu5.data      6176675                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total      6176675                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::cpu5.data      6176675                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total      6176675                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::cpu5.data         4061                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total         4061                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::cpu5.data          405                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total          405                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::cpu5.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::cpu5.data            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::cpu5.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::cpu5.data         4466                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total         4466                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::cpu5.data         4469                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total         4469                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::cpu5.data     0.038660                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.038660                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::cpu5.data     0.071605                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.071605                       # miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::cpu5.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::cpu5.data            1                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::cpu5.data            1                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::cpu5.data     0.041648                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.041648                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::cpu5.data     0.041844                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.041844                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::cpu5.data 28607.815287                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 28607.815287                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::cpu5.data        58112                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total        58112                       # average WriteReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::cpu5.data 14214.142857                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::total 14214.142857                       # average LoadLockedReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::cpu5.data        12500                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::total        12500                       # average StoreCondReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::cpu5.data 33207.930108                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 33207.930108                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::cpu5.data 33030.347594                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 33030.347594                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs          137                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs               14                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs     9.785714                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.ReadReq_mshr_hits::cpu5.data           91                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total           91                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::cpu5.data           17                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           17                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::cpu5.data          108                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total          108                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::cpu5.data          108                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total          108                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::cpu5.data           66                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total           66                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::cpu5.data           12                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           12                       # number of WriteReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::cpu5.data            1                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::cpu5.data            7                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::total            7                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::cpu5.data            3                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::cpu5.data           78                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total           78                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::cpu5.data           79                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total           79                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::cpu5.data      1849280                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total      1849280                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::cpu5.data       541501                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       541501                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::cpu5.data         9000                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::total         9000                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::cpu5.data        77001                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::total        77001                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::cpu5.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::cpu5.data      2390781                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total      2390781                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::cpu5.data      2399781                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total      2399781                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::cpu5.data     0.016252                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.016252                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::cpu5.data     0.029630                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.029630                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::cpu5.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::cpu5.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::cpu5.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::cpu5.data     0.017465                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.017465                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::cpu5.data     0.017677                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.017677                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::cpu5.data 28019.393939                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 28019.393939                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::cpu5.data 45125.083333                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 45125.083333                       # average WriteReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::cpu5.data         9000                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::total         9000                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu5.data 11000.142857                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11000.142857                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::cpu5.data         9500                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::total         9500                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::cpu5.data 30651.038462                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 30651.038462                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::cpu5.data 30376.974684                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 30376.974684                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.tags.replacements                0                       # number of replacements
system.cpu5.icache.tags.tagsinuse            7.747152                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs               2030                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs               51                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs            39.803922                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst     7.747152                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.015131                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total     0.015131                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024           51                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::0           51                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024     0.099609                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses             4267                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses            4267                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::cpu5.inst         2030                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total           2030                       # number of ReadReq hits
system.cpu5.icache.demand_hits::cpu5.inst         2030                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total            2030                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::cpu5.inst         2030                       # number of overall hits
system.cpu5.icache.overall_hits::total           2030                       # number of overall hits
system.cpu5.icache.ReadReq_misses::cpu5.inst           78                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           78                       # number of ReadReq misses
system.cpu5.icache.demand_misses::cpu5.inst           78                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            78                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::cpu5.inst           78                       # number of overall misses
system.cpu5.icache.overall_misses::total           78                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::cpu5.inst      5585250                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      5585250                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::cpu5.inst      5585250                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      5585250                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::cpu5.inst      5585250                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      5585250                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::cpu5.inst         2108                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total         2108                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::cpu5.inst         2108                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total         2108                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::cpu5.inst         2108                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total         2108                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::cpu5.inst     0.037002                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.037002                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::cpu5.inst     0.037002                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.037002                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::cpu5.inst     0.037002                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.037002                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::cpu5.inst 71605.769231                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 71605.769231                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::cpu5.inst 71605.769231                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 71605.769231                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::cpu5.inst 71605.769231                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 71605.769231                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs           94                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs           94                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::cpu5.inst           27                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           27                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::cpu5.inst           27                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           27                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::cpu5.inst           27                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           27                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::cpu5.inst           51                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           51                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::cpu5.inst           51                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           51                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::cpu5.inst           51                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::cpu5.inst      4156500                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      4156500                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::cpu5.inst      4156500                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      4156500                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::cpu5.inst      4156500                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      4156500                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::cpu5.inst     0.024194                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.024194                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::cpu5.inst     0.024194                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.024194                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::cpu5.inst     0.024194                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.024194                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::cpu5.inst        81500                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total        81500                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::cpu5.inst        81500                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total        81500                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::cpu5.inst        81500                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total        81500                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.branchPred.lookups                   4063                       # Number of BP lookups
system.cpu6.branchPred.condPredicted             3677                       # Number of conditional branches predicted
system.cpu6.branchPred.condIncorrect              169                       # Number of conditional branches incorrect
system.cpu6.branchPred.BTBLookups                2485                       # Number of BTB lookups
system.cpu6.branchPred.BTBHits                   2265                       # Number of BTB hits
system.cpu6.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu6.branchPred.BTBHitPct            91.146881                       # BTB Hit Percentage
system.cpu6.branchPred.usedRAS                    136                       # Number of times the RAS was used to get a target.
system.cpu6.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu6.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu6.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.walker.walks                        0                       # Table walker walks requested
system.cpu6.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                           17380                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.fetch.icacheStallCycles              4086                       # Number of cycles fetch is stalled on an Icache miss
system.cpu6.fetch.Insts                         25722                       # Number of instructions fetch has processed
system.cpu6.fetch.Branches                       4063                       # Number of branches that fetch encountered
system.cpu6.fetch.predictedBranches              2401                       # Number of branches that fetch has predicted taken
system.cpu6.fetch.Cycles                         9235                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu6.fetch.SquashCycles                    375                       # Number of cycles fetch has spent squashing
system.cpu6.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu6.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu6.fetch.CacheLines                     2129                       # Number of cache lines fetched
system.cpu6.fetch.IcacheSquashes                   82                       # Number of outstanding Icache misses that were squashed
system.cpu6.fetch.rateDist::samples             13516                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::mean             2.001850                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::stdev            3.231767                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::0                    9322     68.97%     68.97% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::1                     236      1.75%     70.72% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::2                     163      1.21%     71.92% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::3                     244      1.81%     73.73% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::4                     206      1.52%     75.25% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::5                     293      2.17%     77.42% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::6                     208      1.54%     78.96% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::7                     526      3.89%     82.85% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::8                    2318     17.15%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::total               13516                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.branchRate                 0.233774                       # Number of branch fetches per cycle
system.cpu6.fetch.rate                       1.479977                       # Number of inst fetches per cycle
system.cpu6.decode.IdleCycles                    2602                       # Number of cycles decode is idle
system.cpu6.decode.BlockedCycles                 7427                       # Number of cycles decode is blocked
system.cpu6.decode.RunCycles                     1269                       # Number of cycles decode is running
system.cpu6.decode.UnblockCycles                 2059                       # Number of cycles decode is unblocking
system.cpu6.decode.SquashCycles                   159                       # Number of cycles decode is squashing
system.cpu6.decode.BranchResolved                 192                       # Number of times decode resolved a branch
system.cpu6.decode.BranchMispred                   29                       # Number of times decode detected a branch misprediction
system.cpu6.decode.DecodedInsts                 24528                       # Number of instructions handled by decode
system.cpu6.decode.SquashedInsts                   94                       # Number of squashed instructions handled by decode
system.cpu6.rename.SquashCycles                   159                       # Number of cycles rename is squashing
system.cpu6.rename.IdleCycles                    3280                       # Number of cycles rename is idle
system.cpu6.rename.BlockCycles                    704                       # Number of cycles rename is blocking
system.cpu6.rename.serializeStallCycles          1709                       # count of cycles rename stalled for serializing inst
system.cpu6.rename.RunCycles                     2606                       # Number of cycles rename is running
system.cpu6.rename.UnblockCycles                 5058                       # Number of cycles rename is unblocking
system.cpu6.rename.RenamedInsts                 24028                       # Number of instructions processed by rename
system.cpu6.rename.IQFullEvents                  4906                       # Number of times rename has blocked due to IQ full
system.cpu6.rename.RenamedOperands              35742                       # Number of destination operands rename has renamed
system.cpu6.rename.RenameLookups               117169                       # Number of register rename lookups that rename has made
system.cpu6.rename.int_rename_lookups           35121                       # Number of integer rename lookups
system.cpu6.rename.CommittedMaps                28905                       # Number of HB maps that are committed
system.cpu6.rename.UndoneMaps                    6822                       # Number of HB maps that are undone due to squashing
system.cpu6.rename.serializingInsts                35                       # count of serializing insts renamed
system.cpu6.rename.tempSerializingInsts            38                       # count of temporary serializing insts renamed
system.cpu6.rename.skidInsts                     9690                       # count of insts added to the skid buffer
system.cpu6.memDep0.insertedLoads                4859                       # Number of loads inserted to the mem dependence unit.
system.cpu6.memDep0.insertedStores                784                       # Number of stores inserted to the mem dependence unit.
system.cpu6.memDep0.conflictingLoads              202                       # Number of conflicting loads.
system.cpu6.memDep0.conflictingStores              57                       # Number of conflicting stores.
system.cpu6.iq.iqInstsAdded                     23376                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu6.iq.iqNonSpecInstsAdded                 63                       # Number of non-speculative instructions added to the IQ
system.cpu6.iq.iqInstsIssued                    19475                       # Number of instructions issued
system.cpu6.iq.iqSquashedInstsIssued              589                       # Number of squashed instructions issued
system.cpu6.iq.iqSquashedInstsExamined           4865                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu6.iq.iqSquashedOperandsExamined        20531                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu6.iq.iqSquashedNonSpecRemoved            21                       # Number of squashed non-spec instructions that were removed
system.cpu6.iq.issued_per_cycle::samples        13516                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::mean        1.440885                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::stdev       0.876367                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::0               3524     26.07%     26.07% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::1                509      3.77%     29.84% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::2               9483     70.16%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::total          13516                       # Number of insts issued each cycle
system.cpu6.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu6.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu6.iq.FU_type_0::IntAlu                13462     69.12%     69.12% # Type of FU issued
system.cpu6.iq.FU_type_0::IntMult                1540      7.91%     77.03% # Type of FU issued
system.cpu6.iq.FU_type_0::IntDiv                    0      0.00%     77.03% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatAdd                  0      0.00%     77.03% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatCmp                  0      0.00%     77.03% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatCvt                  0      0.00%     77.03% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatMult                 0      0.00%     77.03% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatDiv                  0      0.00%     77.03% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatSqrt                 0      0.00%     77.03% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAdd                   0      0.00%     77.03% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAddAcc                0      0.00%     77.03% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAlu                   0      0.00%     77.03% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdCmp                   0      0.00%     77.03% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdCvt                   0      0.00%     77.03% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMisc                  0      0.00%     77.03% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMult                  0      0.00%     77.03% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMultAcc               0      0.00%     77.03% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdShift                 0      0.00%     77.03% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdShiftAcc              0      0.00%     77.03% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdSqrt                  0      0.00%     77.03% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatAdd              0      0.00%     77.03% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatAlu              0      0.00%     77.03% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatCmp              0      0.00%     77.03% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatCvt              0      0.00%     77.03% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatDiv              0      0.00%     77.03% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMisc             0      0.00%     77.03% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMult             0      0.00%     77.03% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.03% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatSqrt             0      0.00%     77.03% # Type of FU issued
system.cpu6.iq.FU_type_0::MemRead                4046     20.78%     97.81% # Type of FU issued
system.cpu6.iq.FU_type_0::MemWrite                427      2.19%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::total                 19475                       # Type of FU issued
system.cpu6.iq.rate                          1.120541                       # Inst issue rate
system.cpu6.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu6.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu6.iq.int_inst_queue_reads             53053                       # Number of integer instruction queue reads
system.cpu6.iq.int_inst_queue_writes            28310                       # Number of integer instruction queue writes
system.cpu6.iq.int_inst_queue_wakeup_accesses        19160                       # Number of integer instruction queue wakeup accesses
system.cpu6.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu6.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu6.iq.int_alu_accesses                 19475                       # Number of integer alu accesses
system.cpu6.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu6.iew.lsq.thread0.forwLoads               3                       # Number of loads that had data forwarded from stores
system.cpu6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu6.iew.lsq.thread0.squashedLoads         1197                       # Number of loads squashed
system.cpu6.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu6.iew.lsq.thread0.memOrderViolation            6                       # Number of memory ordering violations
system.cpu6.iew.lsq.thread0.squashedStores          381                       # Number of stores squashed
system.cpu6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu6.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.cpu6.iew.lsq.thread0.cacheBlocked           73                       # Number of times an access to memory failed due to the cache being blocked
system.cpu6.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu6.iew.iewSquashCycles                   159                       # Number of cycles IEW is squashing
system.cpu6.iew.iewBlockCycles                    532                       # Number of cycles IEW is blocking
system.cpu6.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu6.iew.iewDispatchedInsts              23442                       # Number of instructions dispatched to IQ
system.cpu6.iew.iewDispSquashedInsts               16                       # Number of squashed instructions skipped by dispatch
system.cpu6.iew.iewDispLoadInsts                 4859                       # Number of dispatched load instructions
system.cpu6.iew.iewDispStoreInsts                 784                       # Number of dispatched store instructions
system.cpu6.iew.iewDispNonSpecInsts                26                       # Number of dispatched non-speculative instructions
system.cpu6.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu6.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu6.iew.memOrderViolationEvents             6                       # Number of memory order violations
system.cpu6.iew.predictedTakenIncorrect            54                       # Number of branches that were predicted taken incorrectly
system.cpu6.iew.predictedNotTakenIncorrect           97                       # Number of branches that were predicted not taken incorrectly
system.cpu6.iew.branchMispredicts                 151                       # Number of branch mispredicts detected at execute
system.cpu6.iew.iewExecutedInsts                19376                       # Number of executed instructions
system.cpu6.iew.iewExecLoadInsts                 3991                       # Number of load instructions executed
system.cpu6.iew.iewExecSquashedInsts               97                       # Number of squashed instructions skipped in execute
system.cpu6.iew.exec_swp                            0                       # number of swp insts executed
system.cpu6.iew.exec_nop                            3                       # number of nop insts executed
system.cpu6.iew.exec_refs                        4408                       # number of memory reference insts executed
system.cpu6.iew.exec_branches                    3063                       # Number of branches executed
system.cpu6.iew.exec_stores                       417                       # Number of stores executed
system.cpu6.iew.exec_rate                    1.114845                       # Inst execution rate
system.cpu6.iew.wb_sent                         19194                       # cumulative count of insts sent to commit
system.cpu6.iew.wb_count                        19160                       # cumulative count of insts written-back
system.cpu6.iew.wb_producers                    15132                       # num instructions producing a value
system.cpu6.iew.wb_consumers                    27898                       # num instructions consuming a value
system.cpu6.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu6.iew.wb_rate                      1.102417                       # insts written-back per cycle
system.cpu6.iew.wb_fanout                    0.542404                       # average fanout of values written-back
system.cpu6.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu6.commit.commitSquashedInsts           4787                       # The number of squashed insts skipped by commit
system.cpu6.commit.commitNonSpecStalls             42                       # The number of times commit has been forced to stall to communicate backwards
system.cpu6.commit.branchMispredicts              141                       # The number of times a branch was mispredicted
system.cpu6.commit.committed_per_cycle::samples        12830                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::mean     1.447701                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::stdev     1.959215                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::0         5143     40.09%     40.09% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::1         3804     29.65%     69.73% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::2         1421     11.08%     80.81% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::3         1004      7.83%     88.64% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::4           56      0.44%     89.07% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::5          792      6.17%     95.25% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::6           47      0.37%     95.61% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::7           54      0.42%     96.03% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::8          509      3.97%    100.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::total        12830                       # Number of insts commited each cycle
system.cpu6.commit.committedInsts               18101                       # Number of instructions committed
system.cpu6.commit.committedOps                 18574                       # Number of ops (including micro ops) committed
system.cpu6.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu6.commit.refs                          4065                       # Number of memory references committed
system.cpu6.commit.loads                         3662                       # Number of loads committed
system.cpu6.commit.membars                         22                       # Number of memory barriers committed
system.cpu6.commit.branches                      2991                       # Number of branches committed
system.cpu6.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu6.commit.int_insts                    15661                       # Number of committed integer instructions.
system.cpu6.commit.function_calls                  50                       # Number of function calls committed.
system.cpu6.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu6.commit.op_class_0::IntAlu           12970     69.83%     69.83% # Class of committed instruction
system.cpu6.commit.op_class_0::IntMult           1539      8.29%     78.11% # Class of committed instruction
system.cpu6.commit.op_class_0::IntDiv               0      0.00%     78.11% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatAdd             0      0.00%     78.11% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatCmp             0      0.00%     78.11% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatCvt             0      0.00%     78.11% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatMult            0      0.00%     78.11% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatDiv             0      0.00%     78.11% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatSqrt            0      0.00%     78.11% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAdd              0      0.00%     78.11% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAddAcc            0      0.00%     78.11% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAlu              0      0.00%     78.11% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdCmp              0      0.00%     78.11% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdCvt              0      0.00%     78.11% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMisc             0      0.00%     78.11% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMult             0      0.00%     78.11% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMultAcc            0      0.00%     78.11% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdShift            0      0.00%     78.11% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdShiftAcc            0      0.00%     78.11% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdSqrt             0      0.00%     78.11% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatAdd            0      0.00%     78.11% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatAlu            0      0.00%     78.11% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatCmp            0      0.00%     78.11% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatCvt            0      0.00%     78.11% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatDiv            0      0.00%     78.11% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMisc            0      0.00%     78.11% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMult            0      0.00%     78.11% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.11% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.11% # Class of committed instruction
system.cpu6.commit.op_class_0::MemRead           3662     19.72%     97.83% # Class of committed instruction
system.cpu6.commit.op_class_0::MemWrite           403      2.17%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::total            18574                       # Class of committed instruction
system.cpu6.commit.bw_lim_events                  509                       # number cycles where commit BW limit reached
system.cpu6.rob.rob_reads                       35526                       # The number of ROB reads
system.cpu6.rob.rob_writes                      47492                       # The number of ROB writes
system.cpu6.timesIdled                             40                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu6.idleCycles                           3864                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu6.quiesceCycles                       71436                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu6.committedInsts                      18101                       # Number of Instructions Simulated
system.cpu6.committedOps                        18574                       # Number of Ops (including micro ops) Simulated
system.cpu6.cpi                              0.960168                       # CPI: Cycles Per Instruction
system.cpu6.cpi_total                        0.960168                       # CPI: Total CPI of All Threads
system.cpu6.ipc                              1.041484                       # IPC: Instructions Per Cycle
system.cpu6.ipc_total                        1.041484                       # IPC: Total IPC of All Threads
system.cpu6.int_regfile_reads                   28244                       # number of integer regfile reads
system.cpu6.int_regfile_writes                  12357                       # number of integer regfile writes
system.cpu6.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu6.cc_regfile_reads                    69570                       # number of cc regfile reads
system.cpu6.cc_regfile_writes                   17464                       # number of cc regfile writes
system.cpu6.misc_regfile_reads                   4856                       # number of misc regfile reads
system.cpu6.misc_regfile_writes                    35                       # number of misc regfile writes
system.cpu6.dcache.tags.replacements                0                       # number of replacements
system.cpu6.dcache.tags.tagsinuse            9.541801                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs               4113                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs               67                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs            61.388060                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::cpu6.data     9.541801                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::cpu6.data     0.009318                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.009318                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024           67                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::0           67                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.065430                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses             8699                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses            8699                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::cpu6.data         3749                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total           3749                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::cpu6.data          363                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total           363                       # number of WriteReq hits
system.cpu6.dcache.SoftPFReq_hits::cpu6.data            2                       # number of SoftPFReq hits
system.cpu6.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu6.dcache.LoadLockedReq_hits::cpu6.data            1                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu6.dcache.demand_hits::cpu6.data         4112                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total            4112                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::cpu6.data         4114                       # number of overall hits
system.cpu6.dcache.overall_hits::total           4114                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::cpu6.data          151                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total          151                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::cpu6.data           29                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           29                       # number of WriteReq misses
system.cpu6.dcache.SoftPFReq_misses::cpu6.data            1                       # number of SoftPFReq misses
system.cpu6.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu6.dcache.LoadLockedReq_misses::cpu6.data            8                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total            8                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::cpu6.data            3                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::cpu6.data          180                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total           180                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::cpu6.data          181                       # number of overall misses
system.cpu6.dcache.overall_misses::total          181                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::cpu6.data      4122187                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total      4122187                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::cpu6.data      1853248                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      1853248                       # number of WriteReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::cpu6.data       117500                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::total       117500                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::cpu6.data        37500                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu6.dcache.demand_miss_latency::cpu6.data      5975435                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total      5975435                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::cpu6.data      5975435                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total      5975435                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::cpu6.data         3900                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total         3900                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::cpu6.data          392                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total          392                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::cpu6.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::cpu6.data            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::cpu6.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::cpu6.data         4292                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total         4292                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::cpu6.data         4295                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total         4295                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::cpu6.data     0.038718                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.038718                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::cpu6.data     0.073980                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.073980                       # miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::cpu6.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::cpu6.data     0.888889                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.888889                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::cpu6.data            1                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::cpu6.data     0.041938                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.041938                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::cpu6.data     0.042142                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.042142                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::cpu6.data 27299.251656                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 27299.251656                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::cpu6.data 63905.103448                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 63905.103448                       # average WriteReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::cpu6.data 14687.500000                       # average LoadLockedReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::total 14687.500000                       # average LoadLockedReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::cpu6.data        12500                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::total        12500                       # average StoreCondReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::cpu6.data 33196.861111                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 33196.861111                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::cpu6.data 33013.453039                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 33013.453039                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs          101                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs               12                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs     8.416667                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.ReadReq_mshr_hits::cpu6.data           86                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total           86                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::cpu6.data           17                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           17                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::cpu6.data          103                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total          103                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::cpu6.data          103                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total          103                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::cpu6.data           65                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total           65                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::cpu6.data           12                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           12                       # number of WriteReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::cpu6.data            1                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::cpu6.data            8                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::total            8                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::cpu6.data            3                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::cpu6.data           77                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total           77                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::cpu6.data           78                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total           78                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::cpu6.data      1754268                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total      1754268                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::cpu6.data       571001                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total       571001                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::cpu6.data         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::total         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::cpu6.data        93000                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::total        93000                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::cpu6.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::cpu6.data      2325269                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total      2325269                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::cpu6.data      2334769                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total      2334769                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::cpu6.data     0.016667                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.016667                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::cpu6.data     0.030612                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.030612                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::cpu6.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::cpu6.data     0.888889                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::total     0.888889                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::cpu6.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::cpu6.data     0.017940                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.017940                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::cpu6.data     0.018161                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.018161                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::cpu6.data 26988.738462                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 26988.738462                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::cpu6.data 47583.416667                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 47583.416667                       # average WriteReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::cpu6.data         9500                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::total         9500                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu6.data        11625                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::total        11625                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::cpu6.data         9500                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::total         9500                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::cpu6.data 30198.298701                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 30198.298701                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::cpu6.data 29932.935897                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 29932.935897                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.tags.replacements                0                       # number of replacements
system.cpu6.icache.tags.tagsinuse            7.525712                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs               2040                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs               54                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs            37.777778                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::cpu6.inst     7.525712                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::cpu6.inst     0.014699                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total     0.014699                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses             4312                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses            4312                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::cpu6.inst         2040                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total           2040                       # number of ReadReq hits
system.cpu6.icache.demand_hits::cpu6.inst         2040                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total            2040                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::cpu6.inst         2040                       # number of overall hits
system.cpu6.icache.overall_hits::total           2040                       # number of overall hits
system.cpu6.icache.ReadReq_misses::cpu6.inst           89                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           89                       # number of ReadReq misses
system.cpu6.icache.demand_misses::cpu6.inst           89                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            89                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::cpu6.inst           89                       # number of overall misses
system.cpu6.icache.overall_misses::total           89                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::cpu6.inst      6038500                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      6038500                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::cpu6.inst      6038500                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      6038500                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::cpu6.inst      6038500                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      6038500                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::cpu6.inst         2129                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total         2129                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::cpu6.inst         2129                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total         2129                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::cpu6.inst         2129                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total         2129                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::cpu6.inst     0.041804                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.041804                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::cpu6.inst     0.041804                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.041804                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::cpu6.inst     0.041804                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.041804                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::cpu6.inst 67848.314607                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 67848.314607                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::cpu6.inst 67848.314607                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 67848.314607                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::cpu6.inst 67848.314607                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 67848.314607                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs          170                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          170                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::cpu6.inst           35                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           35                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::cpu6.inst           35                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           35                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::cpu6.inst           35                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           35                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::cpu6.inst           54                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::cpu6.inst           54                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::cpu6.inst           54                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::cpu6.inst      4382250                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      4382250                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::cpu6.inst      4382250                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      4382250                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::cpu6.inst      4382250                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      4382250                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::cpu6.inst     0.025364                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.025364                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::cpu6.inst     0.025364                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.025364                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::cpu6.inst     0.025364                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.025364                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::cpu6.inst 81152.777778                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 81152.777778                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::cpu6.inst 81152.777778                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 81152.777778                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::cpu6.inst 81152.777778                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 81152.777778                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.branchPred.lookups                   3953                       # Number of BP lookups
system.cpu7.branchPred.condPredicted             3611                       # Number of conditional branches predicted
system.cpu7.branchPred.condIncorrect              146                       # Number of conditional branches incorrect
system.cpu7.branchPred.BTBLookups                3719                       # Number of BTB lookups
system.cpu7.branchPred.BTBHits                   2216                       # Number of BTB hits
system.cpu7.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu7.branchPred.BTBHitPct            59.585910                       # BTB Hit Percentage
system.cpu7.branchPred.usedRAS                    142                       # Number of times the RAS was used to get a target.
system.cpu7.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu7.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu7.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.walker.walks                        0                       # Table walker walks requested
system.cpu7.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                           17037                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.fetch.icacheStallCycles              3640                       # Number of cycles fetch is stalled on an Icache miss
system.cpu7.fetch.Insts                         25188                       # Number of instructions fetch has processed
system.cpu7.fetch.Branches                       3953                       # Number of branches that fetch encountered
system.cpu7.fetch.predictedBranches              2358                       # Number of branches that fetch has predicted taken
system.cpu7.fetch.Cycles                         9436                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu7.fetch.SquashCycles                    333                       # Number of cycles fetch has spent squashing
system.cpu7.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu7.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu7.fetch.CacheLines                     2072                       # Number of cache lines fetched
system.cpu7.fetch.IcacheSquashes                   64                       # Number of outstanding Icache misses that were squashed
system.cpu7.fetch.rateDist::samples             13250                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::mean             1.993811                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::stdev            3.240498                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::0                    9140     68.98%     68.98% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::1                     313      2.36%     71.34% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::2                     180      1.36%     72.70% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::3                     156      1.18%     73.88% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::4                     198      1.49%     75.37% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::5                     206      1.55%     76.93% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::6                     205      1.55%     78.48% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::7                     591      4.46%     82.94% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::8                    2261     17.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::total               13250                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.branchRate                 0.232024                       # Number of branch fetches per cycle
system.cpu7.fetch.rate                       1.478429                       # Number of inst fetches per cycle
system.cpu7.decode.IdleCycles                    2579                       # Number of cycles decode is idle
system.cpu7.decode.BlockedCycles                 7312                       # Number of cycles decode is blocked
system.cpu7.decode.RunCycles                     1166                       # Number of cycles decode is running
system.cpu7.decode.UnblockCycles                 2056                       # Number of cycles decode is unblocking
system.cpu7.decode.SquashCycles                   137                       # Number of cycles decode is squashing
system.cpu7.decode.BranchResolved                 153                       # Number of times decode resolved a branch
system.cpu7.decode.BranchMispred                   29                       # Number of times decode detected a branch misprediction
system.cpu7.decode.DecodedInsts                 23746                       # Number of instructions handled by decode
system.cpu7.decode.SquashedInsts                  103                       # Number of squashed instructions handled by decode
system.cpu7.rename.SquashCycles                   137                       # Number of cycles rename is squashing
system.cpu7.rename.IdleCycles                    3259                       # Number of cycles rename is idle
system.cpu7.rename.BlockCycles                    635                       # Number of cycles rename is blocking
system.cpu7.rename.serializeStallCycles          1631                       # count of cycles rename stalled for serializing inst
system.cpu7.rename.RunCycles                     2499                       # Number of cycles rename is running
system.cpu7.rename.UnblockCycles                 5089                       # Number of cycles rename is unblocking
system.cpu7.rename.RenamedInsts                 23278                       # Number of instructions processed by rename
system.cpu7.rename.ROBFullEvents                    2                       # Number of times rename has blocked due to ROB full
system.cpu7.rename.IQFullEvents                  4977                       # Number of times rename has blocked due to IQ full
system.cpu7.rename.RenamedOperands              34967                       # Number of destination operands rename has renamed
system.cpu7.rename.RenameLookups               113642                       # Number of register rename lookups that rename has made
system.cpu7.rename.int_rename_lookups           34239                       # Number of integer rename lookups
system.cpu7.rename.CommittedMaps                28930                       # Number of HB maps that are committed
system.cpu7.rename.UndoneMaps                    6034                       # Number of HB maps that are undone due to squashing
system.cpu7.rename.serializingInsts                30                       # count of serializing insts renamed
system.cpu7.rename.tempSerializingInsts            33                       # count of temporary serializing insts renamed
system.cpu7.rename.skidInsts                     9845                       # count of insts added to the skid buffer
system.cpu7.memDep0.insertedLoads                4754                       # Number of loads inserted to the mem dependence unit.
system.cpu7.memDep0.insertedStores                669                       # Number of stores inserted to the mem dependence unit.
system.cpu7.memDep0.conflictingLoads              174                       # Number of conflicting loads.
system.cpu7.memDep0.conflictingStores              61                       # Number of conflicting stores.
system.cpu7.iq.iqInstsAdded                     22764                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu7.iq.iqNonSpecInstsAdded                 59                       # Number of non-speculative instructions added to the IQ
system.cpu7.iq.iqInstsIssued                    19256                       # Number of instructions issued
system.cpu7.iq.iqSquashedInstsIssued              492                       # Number of squashed instructions issued
system.cpu7.iq.iqSquashedInstsExamined           4238                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu7.iq.iqSquashedOperandsExamined        18671                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu7.iq.iqSquashedNonSpecRemoved            19                       # Number of squashed non-spec instructions that were removed
system.cpu7.iq.issued_per_cycle::samples        13250                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::mean        1.453283                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::stdev       0.872400                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::0               3400     25.66%     25.66% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::1                444      3.35%     29.01% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::2               9406     70.99%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::total          13250                       # Number of insts issued each cycle
system.cpu7.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu7.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu7.iq.FU_type_0::IntAlu                13286     69.00%     69.00% # Type of FU issued
system.cpu7.iq.FU_type_0::IntMult                1540      8.00%     76.99% # Type of FU issued
system.cpu7.iq.FU_type_0::IntDiv                    0      0.00%     76.99% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatAdd                  0      0.00%     76.99% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatCmp                  0      0.00%     76.99% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatCvt                  0      0.00%     76.99% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatMult                 0      0.00%     76.99% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatDiv                  0      0.00%     76.99% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatSqrt                 0      0.00%     76.99% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAdd                   0      0.00%     76.99% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAddAcc                0      0.00%     76.99% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAlu                   0      0.00%     76.99% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdCmp                   0      0.00%     76.99% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdCvt                   0      0.00%     76.99% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMisc                  0      0.00%     76.99% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMult                  0      0.00%     76.99% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMultAcc               0      0.00%     76.99% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdShift                 0      0.00%     76.99% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdShiftAcc              0      0.00%     76.99% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdSqrt                  0      0.00%     76.99% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatAdd              0      0.00%     76.99% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatAlu              0      0.00%     76.99% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatCmp              0      0.00%     76.99% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatCvt              0      0.00%     76.99% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatDiv              0      0.00%     76.99% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMisc             0      0.00%     76.99% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMult             0      0.00%     76.99% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.99% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatSqrt             0      0.00%     76.99% # Type of FU issued
system.cpu7.iq.FU_type_0::MemRead                4012     20.84%     97.83% # Type of FU issued
system.cpu7.iq.FU_type_0::MemWrite                418      2.17%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::total                 19256                       # Type of FU issued
system.cpu7.iq.rate                          1.130246                       # Inst issue rate
system.cpu7.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu7.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu7.iq.int_inst_queue_reads             52252                       # Number of integer instruction queue reads
system.cpu7.iq.int_inst_queue_writes            27070                       # Number of integer instruction queue writes
system.cpu7.iq.int_inst_queue_wakeup_accesses        18953                       # Number of integer instruction queue wakeup accesses
system.cpu7.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu7.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu7.iq.int_alu_accesses                 19256                       # Number of integer alu accesses
system.cpu7.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu7.iew.lsq.thread0.forwLoads               9                       # Number of loads that had data forwarded from stores
system.cpu7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu7.iew.lsq.thread0.squashedLoads         1095                       # Number of loads squashed
system.cpu7.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu7.iew.lsq.thread0.memOrderViolation            9                       # Number of memory ordering violations
system.cpu7.iew.lsq.thread0.squashedStores          260                       # Number of stores squashed
system.cpu7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu7.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.cpu7.iew.lsq.thread0.cacheBlocked          120                       # Number of times an access to memory failed due to the cache being blocked
system.cpu7.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu7.iew.iewSquashCycles                   137                       # Number of cycles IEW is squashing
system.cpu7.iew.iewBlockCycles                    464                       # Number of cycles IEW is blocking
system.cpu7.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu7.iew.iewDispatchedInsts              22826                       # Number of instructions dispatched to IQ
system.cpu7.iew.iewDispSquashedInsts                8                       # Number of squashed instructions skipped by dispatch
system.cpu7.iew.iewDispLoadInsts                 4754                       # Number of dispatched load instructions
system.cpu7.iew.iewDispStoreInsts                 669                       # Number of dispatched store instructions
system.cpu7.iew.iewDispNonSpecInsts                24                       # Number of dispatched non-speculative instructions
system.cpu7.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu7.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu7.iew.memOrderViolationEvents             9                       # Number of memory order violations
system.cpu7.iew.predictedTakenIncorrect            48                       # Number of branches that were predicted taken incorrectly
system.cpu7.iew.predictedNotTakenIncorrect           73                       # Number of branches that were predicted not taken incorrectly
system.cpu7.iew.branchMispredicts                 121                       # Number of branch mispredicts detected at execute
system.cpu7.iew.iewExecutedInsts                19180                       # Number of executed instructions
system.cpu7.iew.iewExecLoadInsts                 3958                       # Number of load instructions executed
system.cpu7.iew.iewExecSquashedInsts               74                       # Number of squashed instructions skipped in execute
system.cpu7.iew.exec_swp                            0                       # number of swp insts executed
system.cpu7.iew.exec_nop                            3                       # number of nop insts executed
system.cpu7.iew.exec_refs                        4373                       # number of memory reference insts executed
system.cpu7.iew.exec_branches                    3023                       # Number of branches executed
system.cpu7.iew.exec_stores                       415                       # Number of stores executed
system.cpu7.iew.exec_rate                    1.125785                       # Inst execution rate
system.cpu7.iew.wb_sent                         18977                       # cumulative count of insts sent to commit
system.cpu7.iew.wb_count                        18953                       # cumulative count of insts written-back
system.cpu7.iew.wb_producers                    14979                       # num instructions producing a value
system.cpu7.iew.wb_consumers                    27573                       # num instructions consuming a value
system.cpu7.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu7.iew.wb_rate                      1.112461                       # insts written-back per cycle
system.cpu7.iew.wb_fanout                    0.543249                       # average fanout of values written-back
system.cpu7.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu7.commit.commitSquashedInsts           4174                       # The number of squashed insts skipped by commit
system.cpu7.commit.commitNonSpecStalls             40                       # The number of times commit has been forced to stall to communicate backwards
system.cpu7.commit.branchMispredicts              117                       # The number of times a branch was mispredicted
system.cpu7.commit.committed_per_cycle::samples        12650                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::mean     1.469170                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::stdev     1.978269                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::0         5009     39.60%     39.60% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::1         3763     29.75%     69.34% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::2         1414     11.18%     80.52% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::3         1005      7.94%     88.47% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::4           46      0.36%     88.83% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::5          785      6.21%     95.04% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::6           50      0.40%     95.43% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::7           54      0.43%     95.86% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::8          524      4.14%    100.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::total        12650                       # Number of insts commited each cycle
system.cpu7.commit.committedInsts               18104                       # Number of instructions committed
system.cpu7.commit.committedOps                 18585                       # Number of ops (including micro ops) committed
system.cpu7.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu7.commit.refs                          4068                       # Number of memory references committed
system.cpu7.commit.loads                         3659                       # Number of loads committed
system.cpu7.commit.membars                         22                       # Number of memory barriers committed
system.cpu7.commit.branches                      2986                       # Number of branches committed
system.cpu7.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu7.commit.int_insts                    15677                       # Number of committed integer instructions.
system.cpu7.commit.function_calls                  50                       # Number of function calls committed.
system.cpu7.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu7.commit.op_class_0::IntAlu           12978     69.83%     69.83% # Class of committed instruction
system.cpu7.commit.op_class_0::IntMult           1539      8.28%     78.11% # Class of committed instruction
system.cpu7.commit.op_class_0::IntDiv               0      0.00%     78.11% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatAdd             0      0.00%     78.11% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatCmp             0      0.00%     78.11% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatCvt             0      0.00%     78.11% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatMult            0      0.00%     78.11% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatDiv             0      0.00%     78.11% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatSqrt            0      0.00%     78.11% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAdd              0      0.00%     78.11% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAddAcc            0      0.00%     78.11% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAlu              0      0.00%     78.11% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdCmp              0      0.00%     78.11% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdCvt              0      0.00%     78.11% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMisc             0      0.00%     78.11% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMult             0      0.00%     78.11% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMultAcc            0      0.00%     78.11% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdShift            0      0.00%     78.11% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdShiftAcc            0      0.00%     78.11% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdSqrt             0      0.00%     78.11% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatAdd            0      0.00%     78.11% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatAlu            0      0.00%     78.11% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatCmp            0      0.00%     78.11% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatCvt            0      0.00%     78.11% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatDiv            0      0.00%     78.11% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMisc            0      0.00%     78.11% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMult            0      0.00%     78.11% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.11% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.11% # Class of committed instruction
system.cpu7.commit.op_class_0::MemRead           3659     19.69%     97.80% # Class of committed instruction
system.cpu7.commit.op_class_0::MemWrite           409      2.20%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::total            18585                       # Class of committed instruction
system.cpu7.commit.bw_lim_events                  524                       # number cycles where commit BW limit reached
system.cpu7.rob.rob_reads                       34703                       # The number of ROB reads
system.cpu7.rob.rob_writes                      46187                       # The number of ROB writes
system.cpu7.timesIdled                             48                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu7.idleCycles                           3787                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu7.quiesceCycles                       71779                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu7.committedInsts                      18104                       # Number of Instructions Simulated
system.cpu7.committedOps                        18585                       # Number of Ops (including micro ops) Simulated
system.cpu7.cpi                              0.941063                       # CPI: Cycles Per Instruction
system.cpu7.cpi_total                        0.941063                       # CPI: Total CPI of All Threads
system.cpu7.ipc                              1.062628                       # IPC: Instructions Per Cycle
system.cpu7.ipc_total                        1.062628                       # IPC: Total IPC of All Threads
system.cpu7.int_regfile_reads                   28043                       # number of integer regfile reads
system.cpu7.int_regfile_writes                  12222                       # number of integer regfile writes
system.cpu7.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu7.cc_regfile_reads                    68805                       # number of cc regfile reads
system.cpu7.cc_regfile_writes                   17262                       # number of cc regfile writes
system.cpu7.misc_regfile_reads                   4832                       # number of misc regfile reads
system.cpu7.misc_regfile_writes                    15                       # number of misc regfile writes
system.cpu7.dcache.tags.replacements                0                       # number of replacements
system.cpu7.dcache.tags.tagsinuse            9.846532                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs               4066                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs               71                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            57.267606                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::cpu7.data     9.846532                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::cpu7.data     0.009616                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.009616                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024           71                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0           71                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.069336                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses             8538                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses            8538                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::cpu7.data         3688                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total           3688                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::cpu7.data          372                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total           372                       # number of WriteReq hits
system.cpu7.dcache.SoftPFReq_hits::cpu7.data            2                       # number of SoftPFReq hits
system.cpu7.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu7.dcache.LoadLockedReq_hits::cpu7.data            2                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu7.dcache.demand_hits::cpu7.data         4060                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total            4060                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::cpu7.data         4062                       # number of overall hits
system.cpu7.dcache.overall_hits::total           4062                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::cpu7.data          128                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total          128                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::cpu7.data           30                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           30                       # number of WriteReq misses
system.cpu7.dcache.SoftPFReq_misses::cpu7.data            1                       # number of SoftPFReq misses
system.cpu7.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu7.dcache.LoadLockedReq_misses::cpu7.data            3                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::cpu7.data            3                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::cpu7.data          158                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total           158                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::cpu7.data          159                       # number of overall misses
system.cpu7.dcache.overall_misses::total          159                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::cpu7.data      3372222                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total      3372222                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::cpu7.data      1562745                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      1562745                       # number of WriteReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::cpu7.data        37500                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total        37500                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::cpu7.data        37500                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu7.dcache.demand_miss_latency::cpu7.data      4934967                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total      4934967                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::cpu7.data      4934967                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total      4934967                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::cpu7.data         3816                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total         3816                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::cpu7.data          402                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total          402                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::cpu7.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::cpu7.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::cpu7.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::cpu7.data         4218                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total         4218                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::cpu7.data         4221                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total         4221                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::cpu7.data     0.033543                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.033543                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::cpu7.data     0.074627                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.074627                       # miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::cpu7.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::cpu7.data     0.600000                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.600000                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::cpu7.data            1                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::cpu7.data     0.037459                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.037459                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::cpu7.data     0.037669                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.037669                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::cpu7.data 26345.484375                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 26345.484375                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::cpu7.data 52091.500000                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 52091.500000                       # average WriteReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::cpu7.data        12500                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total        12500                       # average LoadLockedReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::cpu7.data        12500                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total        12500                       # average StoreCondReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::cpu7.data 31233.968354                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 31233.968354                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::cpu7.data 31037.528302                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 31037.528302                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs          181                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs               17                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs    10.647059                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.ReadReq_mshr_hits::cpu7.data           63                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total           63                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::cpu7.data           16                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           16                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::cpu7.data           79                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total           79                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::cpu7.data           79                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total           79                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::cpu7.data           65                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total           65                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::cpu7.data           14                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           14                       # number of WriteReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::cpu7.data            1                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::cpu7.data            3                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::cpu7.data            3                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::cpu7.data           79                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total           79                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::cpu7.data           80                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total           80                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::cpu7.data      1785010                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total      1785010                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::cpu7.data       521252                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total       521252                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::cpu7.data        11000                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::total        11000                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::cpu7.data        28500                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total        28500                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::cpu7.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::cpu7.data      2306262                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total      2306262                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::cpu7.data      2317262                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total      2317262                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::cpu7.data     0.017034                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.017034                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::cpu7.data     0.034826                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.034826                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::cpu7.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::cpu7.data     0.600000                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total     0.600000                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::cpu7.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::cpu7.data     0.018729                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.018729                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::cpu7.data     0.018953                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.018953                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::cpu7.data 27461.692308                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 27461.692308                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::cpu7.data 37232.285714                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 37232.285714                       # average WriteReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::cpu7.data        11000                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::total        11000                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu7.data         9500                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total         9500                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::cpu7.data         9500                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total         9500                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::cpu7.data 29193.189873                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 29193.189873                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::cpu7.data 28965.775000                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 28965.775000                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.tags.replacements                0                       # number of replacements
system.cpu7.icache.tags.tagsinuse            7.226655                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs               1997                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs               50                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs            39.940000                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst     7.226655                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.014115                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.014115                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024           50                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::0           50                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024     0.097656                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses             4194                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses            4194                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::cpu7.inst         1997                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total           1997                       # number of ReadReq hits
system.cpu7.icache.demand_hits::cpu7.inst         1997                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total            1997                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::cpu7.inst         1997                       # number of overall hits
system.cpu7.icache.overall_hits::total           1997                       # number of overall hits
system.cpu7.icache.ReadReq_misses::cpu7.inst           75                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           75                       # number of ReadReq misses
system.cpu7.icache.demand_misses::cpu7.inst           75                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            75                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::cpu7.inst           75                       # number of overall misses
system.cpu7.icache.overall_misses::total           75                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::cpu7.inst      4905250                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      4905250                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::cpu7.inst      4905250                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      4905250                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::cpu7.inst      4905250                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      4905250                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::cpu7.inst         2072                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total         2072                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::cpu7.inst         2072                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total         2072                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::cpu7.inst         2072                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total         2072                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::cpu7.inst     0.036197                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.036197                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::cpu7.inst     0.036197                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.036197                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::cpu7.inst     0.036197                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.036197                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::cpu7.inst 65403.333333                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 65403.333333                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::cpu7.inst 65403.333333                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 65403.333333                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::cpu7.inst 65403.333333                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 65403.333333                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs          145                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          145                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::cpu7.inst           25                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           25                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::cpu7.inst           25                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           25                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::cpu7.inst           25                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           25                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::cpu7.inst           50                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           50                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::cpu7.inst           50                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           50                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::cpu7.inst           50                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           50                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::cpu7.inst      3646250                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      3646250                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::cpu7.inst      3646250                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      3646250                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::cpu7.inst      3646250                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      3646250                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::cpu7.inst     0.024131                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.024131                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::cpu7.inst     0.024131                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.024131                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::cpu7.inst     0.024131                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.024131                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::cpu7.inst        72925                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total        72925                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::cpu7.inst        72925                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total        72925                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::cpu7.inst        72925                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total        72925                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                1644                       # Transaction distribution
system.membus.trans_dist::ReadResp               1643                       # Transaction distribution
system.membus.trans_dist::Writeback                17                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               19                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             23                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              42                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq            2                       # Transaction distribution
system.membus.trans_dist::UpgradeFailResp            2                       # Transaction distribution
system.membus.trans_dist::ReadExReq               329                       # Transaction distribution
system.membus.trans_dist::ReadExResp              329                       # Transaction distribution
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port         1209                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port          869                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port          106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port          103                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache.mem_side::system.mem_ctrls.port          108                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.mem_ctrls.port          105                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache.mem_side::system.mem_ctrls.port          108                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.mem_ctrls.port          109                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.icache.mem_side::system.mem_ctrls.port          100                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.dcache.mem_side::system.mem_ctrls.port          108                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.icache.mem_side::system.mem_ctrls.port          102                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.dcache.mem_side::system.mem_ctrls.port          107                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.icache.mem_side::system.mem_ctrls.port          108                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.dcache.mem_side::system.mem_ctrls.port          106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu7.icache.mem_side::system.mem_ctrls.port          100                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu7.dcache.mem_side::system.mem_ctrls.port          104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   3552                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port        38656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port        27456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port         3392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port         1152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache.mem_side::system.mem_ctrls.port         3456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.mem_ctrls.port         1152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache.mem_side::system.mem_ctrls.port         3456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.mem_ctrls.port         1088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.icache.mem_side::system.mem_ctrls.port         3200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.dcache.mem_side::system.mem_ctrls.port         1152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.icache.mem_side::system.mem_ctrls.port         3264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.dcache.mem_side::system.mem_ctrls.port         1152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.icache.mem_side::system.mem_ctrls.port         3456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.dcache.mem_side::system.mem_ctrls.port         1088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu7.icache.mem_side::system.mem_ctrls.port         3200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu7.dcache.mem_side::system.mem_ctrls.port         1152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   97472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              498                       # Total snoops (count)
system.membus.snoop_fanout::samples              2034                       # Request fanout histogram
system.membus.snoop_fanout::mean                   15                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::7                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::8                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::9                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::10                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::11                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::12                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::13                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::14                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::15                   2034    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::16                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value              15                       # Request fanout histogram
system.membus.snoop_fanout::max_value              15                       # Request fanout histogram
system.membus.snoop_fanout::total                2034                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2515498                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               5.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy            3214000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.2                       # Layer utilization (%)
system.membus.respLayer2.occupancy            2248990                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              5.1                       # Layer utilization (%)
system.membus.respLayer5.occupancy             285000                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              0.6                       # Layer utilization (%)
system.membus.respLayer6.occupancy             431480                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              1.0                       # Layer utilization (%)
system.membus.respLayer9.occupancy             290750                       # Layer occupancy (ticks)
system.membus.respLayer9.utilization              0.7                       # Layer utilization (%)
system.membus.respLayer10.occupancy            442972                       # Layer occupancy (ticks)
system.membus.respLayer10.utilization             1.0                       # Layer utilization (%)
system.membus.respLayer13.occupancy            291000                       # Layer occupancy (ticks)
system.membus.respLayer13.utilization             0.7                       # Layer utilization (%)
system.membus.respLayer14.occupancy            469973                       # Layer occupancy (ticks)
system.membus.respLayer14.utilization             1.1                       # Layer utilization (%)
system.membus.respLayer17.occupancy            270250                       # Layer occupancy (ticks)
system.membus.respLayer17.utilization             0.6                       # Layer utilization (%)
system.membus.respLayer18.occupancy            454718                       # Layer occupancy (ticks)
system.membus.respLayer18.utilization             1.0                       # Layer utilization (%)
system.membus.respLayer21.occupancy            273500                       # Layer occupancy (ticks)
system.membus.respLayer21.utilization             0.6                       # Layer utilization (%)
system.membus.respLayer22.occupancy            456218                       # Layer occupancy (ticks)
system.membus.respLayer22.utilization             1.0                       # Layer utilization (%)
system.membus.respLayer25.occupancy            292750                       # Layer occupancy (ticks)
system.membus.respLayer25.utilization             0.7                       # Layer utilization (%)
system.membus.respLayer26.occupancy            449731                       # Layer occupancy (ticks)
system.membus.respLayer26.utilization             1.0                       # Layer utilization (%)
system.membus.respLayer29.occupancy            269250                       # Layer occupancy (ticks)
system.membus.respLayer29.utilization             0.6                       # Layer utilization (%)
system.membus.respLayer30.occupancy            418738                       # Layer occupancy (ticks)
system.membus.respLayer30.utilization             0.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
