<?xml version='1.0'?>
<island simulinkPath='ca_interp/DUT/Summer_DUC' topLevelEntity='ca_interp_DUT_Summer_DUC'>
    <port name='clk' dir='in' role='clock'/>
    <port name='areset' dir='in' clock='clk' role='resetHigh'/>
    <port name='in_1_v_1_tpl' clock='clk' reset='areset' width='1' dir='in' role='valid' qsys_role='valid_in_1_v_1_tpl' stm='ca_interp/ca_interp_DUT_Summer_DUC_Summer_Delay_Compensation_ChannelIn_vunroll_cunroll_x.stm' highLevelName='v_1' highLevelIndex='0' vector='0' complex='0'/>
    <port name='in_2_c_1_tpl' clock='clk' reset='areset' width='8' dir='in' role='channel' qsys_role='channel_in_2_c_1_tpl' stm='ca_interp/ca_interp_DUT_Summer_DUC_Summer_Delay_Compensation_ChannelIn_vunroll_cunroll_x.stm' highLevelName='c_1' highLevelIndex='1' vector='0' complex='0'/>
    <port name='in_3_0_imag_d_1_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_3_0_imag_d_1_tpl' stm='ca_interp/ca_interp_DUT_Summer_DUC_Summer_Delay_Compensation_ChannelIn_vunroll_cunroll_x.stm' highLevelName='d_1' highLevelIndex='2' vector='0' complex='1'/>
    <port name='in_3_0_real_d_1_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_3_0_real_d_1_tpl' stm='ca_interp/ca_interp_DUT_Summer_DUC_Summer_Delay_Compensation_ChannelIn_vunroll_cunroll_x.stm' highLevelName='d_1' highLevelIndex='3' vector='0' complex='0'/>
    <port name='in_3_1_imag_d_1_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_3_1_imag_d_1_tpl' stm='ca_interp/ca_interp_DUT_Summer_DUC_Summer_Delay_Compensation_ChannelIn_vunroll_cunroll_x.stm' highLevelName='d_1' highLevelIndex='4' vector='1' complex='1'/>
    <port name='in_3_1_real_d_1_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_3_1_real_d_1_tpl' stm='ca_interp/ca_interp_DUT_Summer_DUC_Summer_Delay_Compensation_ChannelIn_vunroll_cunroll_x.stm' highLevelName='d_1' highLevelIndex='5' vector='1' complex='0'/>
    <port name='in_3_2_imag_d_1_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_3_2_imag_d_1_tpl' stm='ca_interp/ca_interp_DUT_Summer_DUC_Summer_Delay_Compensation_ChannelIn_vunroll_cunroll_x.stm' highLevelName='d_1' highLevelIndex='6' vector='2' complex='1'/>
    <port name='in_3_2_real_d_1_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_3_2_real_d_1_tpl' stm='ca_interp/ca_interp_DUT_Summer_DUC_Summer_Delay_Compensation_ChannelIn_vunroll_cunroll_x.stm' highLevelName='d_1' highLevelIndex='7' vector='2' complex='0'/>
    <port name='in_3_3_imag_d_1_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_3_3_imag_d_1_tpl' stm='ca_interp/ca_interp_DUT_Summer_DUC_Summer_Delay_Compensation_ChannelIn_vunroll_cunroll_x.stm' highLevelName='d_1' highLevelIndex='8' vector='3' complex='1'/>
    <port name='in_3_3_real_d_1_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_3_3_real_d_1_tpl' stm='ca_interp/ca_interp_DUT_Summer_DUC_Summer_Delay_Compensation_ChannelIn_vunroll_cunroll_x.stm' highLevelName='d_1' highLevelIndex='9' vector='3' complex='0'/>
    <port name='in_4_v_2_tpl' clock='clk' reset='areset' width='1' dir='in' role='valid' qsys_role='valid_in_4_v_2_tpl' stm='ca_interp/ca_interp_DUT_Summer_DUC_Summer_Delay_Compensation_ChannelIn1_vunroll_cunroll_x.stm' highLevelName='v_2' highLevelIndex='10' vector='0' complex='0'/>
    <port name='in_5_c_2_tpl' clock='clk' reset='areset' width='8' dir='in' role='channel' qsys_role='channel_in_5_c_2_tpl' stm='ca_interp/ca_interp_DUT_Summer_DUC_Summer_Delay_Compensation_ChannelIn1_vunroll_cunroll_x.stm' highLevelName='c_2' highLevelIndex='11' vector='0' complex='0'/>
    <port name='in_6_0_imag_d_2_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_6_0_imag_d_2_tpl' stm='ca_interp/ca_interp_DUT_Summer_DUC_Summer_Delay_Compensation_ChannelIn1_vunroll_cunroll_x.stm' highLevelName='d_2' highLevelIndex='12' vector='0' complex='1'/>
    <port name='in_6_0_real_d_2_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_6_0_real_d_2_tpl' stm='ca_interp/ca_interp_DUT_Summer_DUC_Summer_Delay_Compensation_ChannelIn1_vunroll_cunroll_x.stm' highLevelName='d_2' highLevelIndex='13' vector='0' complex='0'/>
    <port name='in_6_1_imag_d_2_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_6_1_imag_d_2_tpl' stm='ca_interp/ca_interp_DUT_Summer_DUC_Summer_Delay_Compensation_ChannelIn1_vunroll_cunroll_x.stm' highLevelName='d_2' highLevelIndex='14' vector='1' complex='1'/>
    <port name='in_6_1_real_d_2_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_6_1_real_d_2_tpl' stm='ca_interp/ca_interp_DUT_Summer_DUC_Summer_Delay_Compensation_ChannelIn1_vunroll_cunroll_x.stm' highLevelName='d_2' highLevelIndex='15' vector='1' complex='0'/>
    <port name='in_6_2_imag_d_2_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_6_2_imag_d_2_tpl' stm='ca_interp/ca_interp_DUT_Summer_DUC_Summer_Delay_Compensation_ChannelIn1_vunroll_cunroll_x.stm' highLevelName='d_2' highLevelIndex='16' vector='2' complex='1'/>
    <port name='in_6_2_real_d_2_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_6_2_real_d_2_tpl' stm='ca_interp/ca_interp_DUT_Summer_DUC_Summer_Delay_Compensation_ChannelIn1_vunroll_cunroll_x.stm' highLevelName='d_2' highLevelIndex='17' vector='2' complex='0'/>
    <port name='in_6_3_imag_d_2_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_6_3_imag_d_2_tpl' stm='ca_interp/ca_interp_DUT_Summer_DUC_Summer_Delay_Compensation_ChannelIn1_vunroll_cunroll_x.stm' highLevelName='d_2' highLevelIndex='18' vector='3' complex='1'/>
    <port name='in_6_3_real_d_2_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_6_3_real_d_2_tpl' stm='ca_interp/ca_interp_DUT_Summer_DUC_Summer_Delay_Compensation_ChannelIn1_vunroll_cunroll_x.stm' highLevelName='d_2' highLevelIndex='19' vector='3' complex='0'/>
    <port name='in_AMMregisterWireData_ca_interp_DUT_Summer_DUC_Subsystem_RegField_x_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_AMMregisterWireData_ca_interp_DUT_Summer_DUC_Subsystem_RegField_x_tpl' stm='' highLevelName='in_AMMregisterWireData_ca_interp_DUT_Summer_DUC_Subsystem_RegField_x_tpl' highLevelIndex='20' vector='0' complex='0'/>
    <port name='in_AMMregisterWireData_ca_interp_DUT_Summer_DUC_Summer_Carrier_Aggregation_and_Gain_RegField_x_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_AMMregisterWireData_ca_interp_DUT_Summer_DUC_Summer_Carrier_Aggregation_and_Gain_RegField_x_tpl' stm='' highLevelName='in_AMMregisterWireData_ca_interp_DUT_Summer_DUC_Summer_Carrier_Aggregation_and_Gain_RegField_x_tpl' highLevelIndex='21' vector='0' complex='0'/>
    <port name='in_AMMregisterWireData_ca_interp_DUT_Summer_DUC_Summer_Carrier_Aggregation_and_Gain_RegField1_x_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_AMMregisterWireData_ca_interp_DUT_Summer_DUC_Summer_Carrier_Aggregation_and_Gain_RegField1_x_tpl' stm='' highLevelName='in_AMMregisterWireData_ca_interp_DUT_Summer_DUC_Summer_Carrier_Aggregation_and_Gain_RegField1_x_tpl' highLevelIndex='22' vector='0' complex='0'/>
    <port name='in_AMMregisterWireData_ca_interp_DUT_Summer_DUC_Summer_Carrier_Aggregation_and_Gain_RegField2_x_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_AMMregisterWireData_ca_interp_DUT_Summer_DUC_Summer_Carrier_Aggregation_and_Gain_RegField2_x_tpl' stm='' highLevelName='in_AMMregisterWireData_ca_interp_DUT_Summer_DUC_Summer_Carrier_Aggregation_and_Gain_RegField2_x_tpl' highLevelIndex='23' vector='0' complex='0'/>
    <port name='in_AMMregisterWireData_ca_interp_DUT_Summer_DUC_Summer_Carrier_Aggregation_and_Gain_RegField3_x_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_AMMregisterWireData_ca_interp_DUT_Summer_DUC_Summer_Carrier_Aggregation_and_Gain_RegField3_x_tpl' stm='' highLevelName='in_AMMregisterWireData_ca_interp_DUT_Summer_DUC_Summer_Carrier_Aggregation_and_Gain_RegField3_x_tpl' highLevelIndex='24' vector='0' complex='0'/>
    <port name='in_AMMregisterWireData_ca_interp_DUT_Summer_DUC_Summer_Delay_Compensation_RegField1_x_tpl' clock='clk' reset='areset' width='8' dir='in' role='data' qsys_role='data_in_AMMregisterWireData_ca_interp_DUT_Summer_DUC_Summer_Delay_Compensation_RegField1_x_tpl' stm='' highLevelName='in_AMMregisterWireData_ca_interp_DUT_Summer_DUC_Summer_Delay_Compensation_RegField1_x_tpl' highLevelIndex='25' vector='0' complex='0'/>
    <port name='in_AMMregisterWireData_ca_interp_DUT_Summer_DUC_Summer_Delay_Compensation_RegField2_x_tpl' clock='clk' reset='areset' width='8' dir='in' role='data' qsys_role='data_in_AMMregisterWireData_ca_interp_DUT_Summer_DUC_Summer_Delay_Compensation_RegField2_x_tpl' stm='' highLevelName='in_AMMregisterWireData_ca_interp_DUT_Summer_DUC_Summer_Delay_Compensation_RegField2_x_tpl' highLevelIndex='26' vector='0' complex='0'/>
    <port name='in_AMMregisterWireData_ca_interp_DUT_Summer_DUC_Summer_Delay_Compensation_RegField3_x_tpl' clock='clk' reset='areset' width='8' dir='in' role='data' qsys_role='data_in_AMMregisterWireData_ca_interp_DUT_Summer_DUC_Summer_Delay_Compensation_RegField3_x_tpl' stm='' highLevelName='in_AMMregisterWireData_ca_interp_DUT_Summer_DUC_Summer_Delay_Compensation_RegField3_x_tpl' highLevelIndex='27' vector='0' complex='0'/>
    <port name='in_AMMregisterWireData_ca_interp_DUT_Summer_DUC_Summer_Delay_Compensation_RegField4_x_tpl' clock='clk' reset='areset' width='8' dir='in' role='data' qsys_role='data_in_AMMregisterWireData_ca_interp_DUT_Summer_DUC_Summer_Delay_Compensation_RegField4_x_tpl' stm='' highLevelName='in_AMMregisterWireData_ca_interp_DUT_Summer_DUC_Summer_Delay_Compensation_RegField4_x_tpl' highLevelIndex='28' vector='0' complex='0'/>
    <port name='in_AMMregisterWireData_ca_interp_DUT_Summer_DUC_Summer_Delay_Compensation_RegField6_x_tpl' clock='clk' reset='areset' width='8' dir='in' role='data' qsys_role='data_in_AMMregisterWireData_ca_interp_DUT_Summer_DUC_Summer_Delay_Compensation_RegField6_x_tpl' stm='' highLevelName='in_AMMregisterWireData_ca_interp_DUT_Summer_DUC_Summer_Delay_Compensation_RegField6_x_tpl' highLevelIndex='29' vector='0' complex='0'/>
    <port name='in_AMMregisterWireData_ca_interp_DUT_Summer_DUC_Summer_Delay_Compensation_RegField7_x_tpl' clock='clk' reset='areset' width='8' dir='in' role='data' qsys_role='data_in_AMMregisterWireData_ca_interp_DUT_Summer_DUC_Summer_Delay_Compensation_RegField7_x_tpl' stm='' highLevelName='in_AMMregisterWireData_ca_interp_DUT_Summer_DUC_Summer_Delay_Compensation_RegField7_x_tpl' highLevelIndex='30' vector='0' complex='0'/>
    <port name='in_AMMregisterWireData_ca_interp_DUT_Summer_DUC_Summer_Delay_Compensation_RegField8_x_tpl' clock='clk' reset='areset' width='8' dir='in' role='data' qsys_role='data_in_AMMregisterWireData_ca_interp_DUT_Summer_DUC_Summer_Delay_Compensation_RegField8_x_tpl' stm='' highLevelName='in_AMMregisterWireData_ca_interp_DUT_Summer_DUC_Summer_Delay_Compensation_RegField8_x_tpl' highLevelIndex='31' vector='0' complex='0'/>
    <port name='in_AMMregisterWireData_ca_interp_DUT_Summer_DUC_Summer_Delay_Compensation_RegField9_x_tpl' clock='clk' reset='areset' width='8' dir='in' role='data' qsys_role='data_in_AMMregisterWireData_ca_interp_DUT_Summer_DUC_Summer_Delay_Compensation_RegField9_x_tpl' stm='' highLevelName='in_AMMregisterWireData_ca_interp_DUT_Summer_DUC_Summer_Delay_Compensation_RegField9_x_tpl' highLevelIndex='32' vector='0' complex='0'/>
    <port name='out_1_cout_tpl' clock='clk' reset='areset' width='8' dir='out' role='channel' qsys_role='channel_out_1_cout_tpl' stm='ca_interp/ca_interp_DUT_Summer_DUC_Subsystem_Channel_out_HC_Bypass_vunroll_cunroll_x.stm' highLevelName='cout' highLevelIndex='1' vector='0' complex='0'/>
    <port name='out_2_vout_tpl' clock='clk' reset='areset' width='1' dir='out' role='valid' qsys_role='valid_out_2_vout_tpl' stm='ca_interp/ca_interp_DUT_Summer_DUC_Subsystem_Channel_out_HC_Bypass_vunroll_cunroll_x.stm' highLevelName='vout' highLevelIndex='2' vector='0' complex='0'/>
    <port name='out_3_0_imag_dout_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_3_0_imag_dout_tpl' stm='ca_interp/ca_interp_DUT_Summer_DUC_Subsystem_Channel_out_HC_Bypass_vunroll_cunroll_x.stm' highLevelName='dout' highLevelIndex='3' vector='0' complex='1'/>
    <port name='out_3_0_real_dout_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_3_0_real_dout_tpl' stm='ca_interp/ca_interp_DUT_Summer_DUC_Subsystem_Channel_out_HC_Bypass_vunroll_cunroll_x.stm' highLevelName='dout' highLevelIndex='3' vector='0' complex='0'/>
    <port name='out_3_1_imag_dout_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_3_1_imag_dout_tpl' stm='ca_interp/ca_interp_DUT_Summer_DUC_Subsystem_Channel_out_HC_Bypass_vunroll_cunroll_x.stm' highLevelName='dout' highLevelIndex='3' vector='1' complex='1'/>
    <port name='out_3_1_real_dout_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_3_1_real_dout_tpl' stm='ca_interp/ca_interp_DUT_Summer_DUC_Subsystem_Channel_out_HC_Bypass_vunroll_cunroll_x.stm' highLevelName='dout' highLevelIndex='3' vector='1' complex='0'/>
    <port name='out_3_2_imag_dout_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_3_2_imag_dout_tpl' stm='ca_interp/ca_interp_DUT_Summer_DUC_Subsystem_Channel_out_HC_Bypass_vunroll_cunroll_x.stm' highLevelName='dout' highLevelIndex='3' vector='2' complex='1'/>
    <port name='out_3_2_real_dout_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_3_2_real_dout_tpl' stm='ca_interp/ca_interp_DUT_Summer_DUC_Subsystem_Channel_out_HC_Bypass_vunroll_cunroll_x.stm' highLevelName='dout' highLevelIndex='3' vector='2' complex='0'/>
    <port name='out_3_3_imag_dout_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_3_3_imag_dout_tpl' stm='ca_interp/ca_interp_DUT_Summer_DUC_Subsystem_Channel_out_HC_Bypass_vunroll_cunroll_x.stm' highLevelName='dout' highLevelIndex='3' vector='3' complex='1'/>
    <port name='out_3_3_real_dout_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_3_3_real_dout_tpl' stm='ca_interp/ca_interp_DUT_Summer_DUC_Subsystem_Channel_out_HC_Bypass_vunroll_cunroll_x.stm' highLevelName='dout' highLevelIndex='3' vector='3' complex='0'/>
    <port name='out_3_4_imag_dout_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_3_4_imag_dout_tpl' stm='ca_interp/ca_interp_DUT_Summer_DUC_Subsystem_Channel_out_HC_Bypass_vunroll_cunroll_x.stm' highLevelName='dout' highLevelIndex='3' vector='4' complex='1'/>
    <port name='out_3_4_real_dout_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_3_4_real_dout_tpl' stm='ca_interp/ca_interp_DUT_Summer_DUC_Subsystem_Channel_out_HC_Bypass_vunroll_cunroll_x.stm' highLevelName='dout' highLevelIndex='3' vector='4' complex='0'/>
    <port name='out_3_5_imag_dout_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_3_5_imag_dout_tpl' stm='ca_interp/ca_interp_DUT_Summer_DUC_Subsystem_Channel_out_HC_Bypass_vunroll_cunroll_x.stm' highLevelName='dout' highLevelIndex='3' vector='5' complex='1'/>
    <port name='out_3_5_real_dout_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_3_5_real_dout_tpl' stm='ca_interp/ca_interp_DUT_Summer_DUC_Subsystem_Channel_out_HC_Bypass_vunroll_cunroll_x.stm' highLevelName='dout' highLevelIndex='3' vector='5' complex='0'/>
    <port name='out_3_6_imag_dout_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_3_6_imag_dout_tpl' stm='ca_interp/ca_interp_DUT_Summer_DUC_Subsystem_Channel_out_HC_Bypass_vunroll_cunroll_x.stm' highLevelName='dout' highLevelIndex='3' vector='6' complex='1'/>
    <port name='out_3_6_real_dout_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_3_6_real_dout_tpl' stm='ca_interp/ca_interp_DUT_Summer_DUC_Subsystem_Channel_out_HC_Bypass_vunroll_cunroll_x.stm' highLevelName='dout' highLevelIndex='3' vector='6' complex='0'/>
    <port name='out_3_7_imag_dout_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_3_7_imag_dout_tpl' stm='ca_interp/ca_interp_DUT_Summer_DUC_Subsystem_Channel_out_HC_Bypass_vunroll_cunroll_x.stm' highLevelName='dout' highLevelIndex='3' vector='7' complex='1'/>
    <port name='out_3_7_real_dout_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_3_7_real_dout_tpl' stm='ca_interp/ca_interp_DUT_Summer_DUC_Subsystem_Channel_out_HC_Bypass_vunroll_cunroll_x.stm' highLevelName='dout' highLevelIndex='3' vector='7' complex='0'/>
    <port name='out_4_0_imag_summer_dout_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_4_0_imag_summer_dout_tpl' stm='ca_interp/ca_interp_DUT_Summer_DUC_Summer_scale_Antenna_Summer3_qOut.stm' highLevelName='summer_dout' highLevelIndex='4' vector='0' complex='1'/>
    <port name='out_4_0_real_summer_dout_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_4_0_real_summer_dout_tpl' stm='ca_interp/ca_interp_DUT_Summer_DUC_Summer_scale_Antenna_Summer2_qOut.stm' highLevelName='summer_dout' highLevelIndex='4' vector='0' complex='0'/>
    <port name='out_4_1_imag_summer_dout_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_4_1_imag_summer_dout_tpl' stm='ca_interp/ca_interp_DUT_Summer_DUC_Summer_scale_Antenna_Summer3_qOut.stm' highLevelName='summer_dout' highLevelIndex='4' vector='1' complex='1'/>
    <port name='out_4_1_real_summer_dout_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_4_1_real_summer_dout_tpl' stm='ca_interp/ca_interp_DUT_Summer_DUC_Summer_scale_Antenna_Summer2_qOut.stm' highLevelName='summer_dout' highLevelIndex='4' vector='1' complex='0'/>
    <port name='out_4_2_imag_summer_dout_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_4_2_imag_summer_dout_tpl' stm='ca_interp/ca_interp_DUT_Summer_DUC_Summer_scale_Antenna_Summer3_qOut.stm' highLevelName='summer_dout' highLevelIndex='4' vector='2' complex='1'/>
    <port name='out_4_2_real_summer_dout_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_4_2_real_summer_dout_tpl' stm='ca_interp/ca_interp_DUT_Summer_DUC_Summer_scale_Antenna_Summer2_qOut.stm' highLevelName='summer_dout' highLevelIndex='4' vector='2' complex='0'/>
    <port name='out_4_3_imag_summer_dout_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_4_3_imag_summer_dout_tpl' stm='ca_interp/ca_interp_DUT_Summer_DUC_Summer_scale_Antenna_Summer3_qOut.stm' highLevelName='summer_dout' highLevelIndex='4' vector='3' complex='1'/>
    <port name='out_4_3_real_summer_dout_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_4_3_real_summer_dout_tpl' stm='ca_interp/ca_interp_DUT_Summer_DUC_Summer_scale_Antenna_Summer2_qOut.stm' highLevelName='summer_dout' highLevelIndex='4' vector='3' complex='0'/>
    <port name='out_5_summer_vout_tpl' clock='clk' reset='areset' width='1' dir='out' role='valid' qsys_role='valid_out_5_summer_vout_tpl' stm='ca_interp/ca_interp_DUT_Summer_DUC_Summer_scale_Antenna_Summer2_qOut.stm' highLevelName='summer_vout' highLevelIndex='5' vector='0' complex='0'/>
    <port name='out_6_summer_cout_tpl' clock='clk' reset='areset' width='8' dir='out' role='channel' qsys_role='channel_out_6_summer_cout_tpl' stm='ca_interp/ca_interp_DUT_Summer_DUC_Summer_scale_Antenna_Summer2_qOut.stm' highLevelName='summer_cout' highLevelIndex='6' vector='0' complex='0'/>
    <file path='eda/sim_lib/altera_mf.v' base='quartus' type='vhdl' usage='simOnly' lib='altera_mf_ver'/>
    <file path='eda/sim_lib/altera_lnsim_components.vhd' base='quartus' type='vhdl' usage='simOnly' lib='altera_lnsim'/>
    <file path='eda/sim_lib/altera_lnsim.sv' base='quartus' type='vhdl' usage='simOnly' lib='altera_lnsim'/>
    <file path='eda/sim_lib/tennm_atoms.vhd' base='quartus' type='vhdl' usage='simOnly' lib='tennm'/>
    <file path='eda/sim_lib/tennm_components.vhd' base='quartus' type='vhdl' usage='simOnly' lib='tennm'/>
    <file path='eda/sim_lib/mentor/tennm_atoms_ncrypt.sv' base='quartus' type='vhdl' usage='simOnly' lib='tennm'/>
</island>
