Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 29cf875e7604473a93966f154ffa4035 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot priority_encoder_tb_behav xil_defaultlib.priority_encoder_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Xilinx/Pri_Enc/Pri_Enc.srcs/sources_1/imports/new/priority_encoder1.v" Line 3. Module priority_encoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Xilinx/Pri_Enc/Pri_Enc.srcs/sources_1/imports/new/priority_encoder1.v" Line 3. Module priority_encoder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.priority_encoder
Compiling module xil_defaultlib.priority_encoder_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot priority_encoder_tb_behav
