Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Nov 27 15:59:51 2023
| Host         : DESKTOP-B8J43B3 running 64-bit major release  (build 9200)
| Command      : report_drc -file main_drc_routed.rpt -pb main_drc_routed.pb -rpx main_drc_routed.rpx
| Design       : main
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 12
+----------+----------+-------------------+------------+
| Rule     | Severity | Description       | Violations |
+----------+----------+-------------------+------------+
| PDRC-153 | Warning  | Gated clock check | 12         |
+----------+----------+-------------------+------------+

2. REPORT DETAILS
-----------------
PDRC-153#1 Warning
Gated clock check  
Net cnt_delay_rand/FSM_sequential_state_reg[0]_0 is a gated clock net sourced by a combinational pin cnt_delay_rand/value_reg[0]_LDC_i_1/O, cell cnt_delay_rand/value_reg[0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#2 Warning
Gated clock check  
Net cnt_delay_rand/FSM_sequential_state_reg[0]_10 is a gated clock net sourced by a combinational pin cnt_delay_rand/value_reg[5]_LDC_i_1/O, cell cnt_delay_rand/value_reg[5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#3 Warning
Gated clock check  
Net cnt_delay_rand/FSM_sequential_state_reg[0]_12 is a gated clock net sourced by a combinational pin cnt_delay_rand/value_reg[6]_LDC_i_1/O, cell cnt_delay_rand/value_reg[6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#4 Warning
Gated clock check  
Net cnt_delay_rand/FSM_sequential_state_reg[0]_14 is a gated clock net sourced by a combinational pin cnt_delay_rand/value_reg[7]_LDC_i_1/O, cell cnt_delay_rand/value_reg[7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#5 Warning
Gated clock check  
Net cnt_delay_rand/FSM_sequential_state_reg[0]_16 is a gated clock net sourced by a combinational pin cnt_delay_rand/value_reg[8]_LDC_i_1/O, cell cnt_delay_rand/value_reg[8]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#6 Warning
Gated clock check  
Net cnt_delay_rand/FSM_sequential_state_reg[0]_18 is a gated clock net sourced by a combinational pin cnt_delay_rand/value_reg[9]_LDC_i_1/O, cell cnt_delay_rand/value_reg[9]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#7 Warning
Gated clock check  
Net cnt_delay_rand/FSM_sequential_state_reg[0]_2 is a gated clock net sourced by a combinational pin cnt_delay_rand/value_reg[1]_LDC_i_1/O, cell cnt_delay_rand/value_reg[1]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#8 Warning
Gated clock check  
Net cnt_delay_rand/FSM_sequential_state_reg[0]_20 is a gated clock net sourced by a combinational pin cnt_delay_rand/value_reg[10]_LDC_i_1/O, cell cnt_delay_rand/value_reg[10]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#9 Warning
Gated clock check  
Net cnt_delay_rand/FSM_sequential_state_reg[0]_22 is a gated clock net sourced by a combinational pin cnt_delay_rand/value_reg[11]_LDC_i_1/O, cell cnt_delay_rand/value_reg[11]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#10 Warning
Gated clock check  
Net cnt_delay_rand/FSM_sequential_state_reg[0]_4 is a gated clock net sourced by a combinational pin cnt_delay_rand/value_reg[2]_LDC_i_1/O, cell cnt_delay_rand/value_reg[2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#11 Warning
Gated clock check  
Net cnt_delay_rand/FSM_sequential_state_reg[0]_6 is a gated clock net sourced by a combinational pin cnt_delay_rand/value_reg[3]_LDC_i_1/O, cell cnt_delay_rand/value_reg[3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#12 Warning
Gated clock check  
Net cnt_delay_rand/FSM_sequential_state_reg[0]_8 is a gated clock net sourced by a combinational pin cnt_delay_rand/value_reg[4]_LDC_i_1/O, cell cnt_delay_rand/value_reg[4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>


