# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.

# Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition
# File: /home/nathan/Desktop/Faculdade/Desc de hardware/Cafeteira/cafeteira/PIN_PLAN.csv
# Generated on: Thu Dec  5 15:47:16 2019

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus II software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair
i_ACUCAR,Input,PIN_G5,1,B1_N0,PIN_G5,,,,,
i_CAFE,Input,PIN_J6,1,B1_N0,PIN_J6,,,,,
i_CAFE_LEITE,Input,PIN_H5,1,B1_N0,PIN_H5,,,,,
i_CLK,Input,PIN_G21,6,B6_N1,PIN_G21,,,,,
i_MOCHA,Input,PIN_H6,1,B1_N0,PIN_H6,,,,,
i_PREPARO,Input,PIN_F1,1,B1_N0,PIN_F1,,,,,
i_REPOSICAO,Input,PIN_G3,1,B1_N0,PIN_G3,,,,,
i_RST,Input,PIN_H2,1,B1_N1,PIN_H2,,,,,
i_TAMANHO,Input,PIN_G4,1,B1_N0,PIN_G4,,,,,
o_ACUCAR,Output,PIN_F2,1,B1_N0,PIN_F2,,,,,
o_CAFE,Output,PIN_J1,1,B1_N1,PIN_J1,,,,,
o_CAFE_LEITE,Output,PIN_J2,1,B1_N1,PIN_J2,,,,,
o_DISPLAY_1[7],Output,PIN_G16,7,B7_N0,PIN_G16,,,,,
o_DISPLAY_1[6],Output,PIN_G15,7,B7_N0,PIN_G15,,,,,
o_DISPLAY_1[5],Output,PIN_D19,7,B7_N0,PIN_D19,,,,,
o_DISPLAY_1[4],Output,PIN_C19,7,B7_N0,PIN_C19,,,,,
o_DISPLAY_1[3],Output,PIN_B19,7,B7_N0,PIN_B19,,,,,
o_DISPLAY_1[2],Output,PIN_A19,7,B7_N0,PIN_A19,,,,,
o_DISPLAY_1[1],Output,PIN_F15,7,B7_N0,PIN_F15,,,,,
o_DISPLAY_1[0],Output,PIN_B18,7,B7_N0,PIN_B18,,,,,
o_DISPLAY_2[7],Output,PIN_A18,7,B7_N0,PIN_A18,,,,,
o_DISPLAY_2[6],Output,PIN_F14,7,B7_N0,PIN_F14,,,,,
o_DISPLAY_2[5],Output,PIN_B17,7,B7_N1,PIN_B17,,,,,
o_DISPLAY_2[4],Output,PIN_A17,7,B7_N1,PIN_A17,,,,,
o_DISPLAY_2[3],Output,PIN_E15,7,B7_N0,PIN_E15,,,,,
o_DISPLAY_2[2],Output,PIN_B16,7,B7_N1,PIN_B16,,,,,
o_DISPLAY_2[1],Output,PIN_A16,7,B7_N1,PIN_A16,,,,,
o_DISPLAY_2[0],Output,PIN_D15,7,B7_N0,PIN_D15,,,,,
o_DISPLAY_3[7],Output,PIN_B15,7,B7_N1,PIN_B15,,,,,
o_DISPLAY_3[6],Output,PIN_A15,7,B7_N1,PIN_A15,,,,,
o_DISPLAY_3[5],Output,PIN_E14,7,B7_N1,PIN_E14,,,,,
o_DISPLAY_3[4],Output,PIN_B14,7,B7_N1,PIN_B14,,,,,
o_DISPLAY_3[3],Output,PIN_A14,7,B7_N1,PIN_A14,,,,,
o_DISPLAY_3[2],Output,PIN_C13,7,B7_N1,PIN_C13,,,,,
o_DISPLAY_3[1],Output,PIN_B13,7,B7_N1,PIN_B13,,,,,
o_DISPLAY_3[0],Output,PIN_A13,7,B7_N1,PIN_A13,,,,,
o_DISPLAY_4[7],Output,PIN_D13,7,B7_N1,PIN_D13,,,,,
o_DISPLAY_4[6],Output,PIN_F13,7,B7_N1,PIN_F13,,,,,
o_DISPLAY_4[5],Output,PIN_F12,7,B7_N1,PIN_F12,,,,,
o_DISPLAY_4[4],Output,PIN_G12,7,B7_N1,PIN_G12,,,,,
o_DISPLAY_4[3],Output,PIN_H13,7,B7_N1,PIN_H13,,,,,
o_DISPLAY_4[2],Output,PIN_H12,7,B7_N1,PIN_H12,,,,,
o_DISPLAY_4[1],Output,PIN_F11,7,B7_N1,PIN_F11,,,,,
o_DISPLAY_4[0],Output,PIN_E11,7,B7_N1,PIN_E11,,,,,
o_MOCHA,Output,PIN_J3,1,B1_N1,PIN_J3,,,,,
o_PREPARO,Output,PIN_C2,1,B1_N0,PIN_C2,,,,,
o_REPOSICAO,Output,PIN_B1,1,B1_N0,PIN_B1,,,,,
o_TAMANHO,Output,PIN_H1,1,B1_N1,PIN_H1,,,,,
o_TESTE,Output,,,,PIN_D17,,,,,
