// Seed: 471418133
module module_0 (
    output tri   id_0,
    input  wire  id_1,
    input  wire  id_2,
    output tri   id_3,
    output uwire id_4,
    output tri1  id_5
);
  wire id_7;
endmodule
module module_1 (
    output tri id_0,
    input wor id_1,
    output wor id_2,
    output supply1 id_3,
    output wor id_4,
    output uwire id_5,
    output wor id_6,
    input uwire id_7,
    input wor id_8,
    output tri1 id_9,
    output tri1 id_10,
    input wand id_11,
    output uwire id_12,
    output tri1 id_13,
    input wor id_14,
    output tri0 id_15,
    output supply1 id_16,
    input tri id_17,
    output wire id_18,
    input tri0 id_19,
    output wor id_20,
    input wand id_21,
    output wand id_22,
    input supply0 id_23,
    input tri1 id_24,
    input wor id_25,
    output supply0 id_26,
    output supply1 id_27,
    input wire id_28,
    input supply1 id_29
    , id_56,
    input supply0 id_30,
    output tri1 id_31,
    input uwire id_32,
    input wire id_33,
    output wand id_34,
    input supply1 id_35,
    input wand id_36,
    input tri id_37,
    output uwire id_38,
    input supply1 id_39
    , id_57,
    input wor id_40,
    input tri id_41,
    input supply1 id_42,
    output supply0 id_43,
    output wire id_44,
    input uwire id_45,
    output wand id_46,
    output wire id_47,
    output wor id_48,
    output uwire id_49,
    input wire id_50,
    output tri1 id_51,
    output tri1 id_52,
    output tri1 id_53,
    input tri id_54
);
  wire id_58;
  module_0(
      id_4, id_29, id_28, id_9, id_27, id_46
  );
endmodule
