

================================================================
== Vitis HLS Report for 'l_bias_scale_j_proc51_Pipeline_l_bias_scale_j'
================================================================
* Date:           Fri Sep 15 09:51:44 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out_test.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.322 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       76|       76|  0.253 us|  0.253 us|   76|   76|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_bias_scale_j  |       74|       74|        13|          2|          2|    32|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|     1047|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    48|     2288|    44336|    -|
|Memory               |        1|     -|        0|        0|    -|
|Multiplexer          |        -|     -|        -|      607|    -|
|Register             |        -|     -|     3294|       32|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        1|    48|     5582|    46022|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|     1|       ~0|       10|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|    ~0|       ~0|        3|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+-------------------------------+---------+----+-----+------+-----+
    |               Instance               |             Module            | BRAM_18K| DSP|  FF |  LUT | URAM|
    +--------------------------------------+-------------------------------+---------+----+-----+------+-----+
    |fmul_32ns_32ns_32_4_max_dsp_1_U30234  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U30235  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U30236  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U30237  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U30238  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U30239  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U30240  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U30241  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U30242  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U30243  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U30244  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U30245  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U30246  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U30247  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U30248  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U30249  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|    78|    0|
    |mux_5129_32_1_1_U30266                |mux_5129_32_1_1                |        0|   0|    0|  2693|    0|
    |mux_5129_32_1_1_U30267                |mux_5129_32_1_1                |        0|   0|    0|  2693|    0|
    |mux_5129_32_1_1_U30268                |mux_5129_32_1_1                |        0|   0|    0|  2693|    0|
    |mux_5129_32_1_1_U30269                |mux_5129_32_1_1                |        0|   0|    0|  2693|    0|
    |mux_5129_32_1_1_U30270                |mux_5129_32_1_1                |        0|   0|    0|  2693|    0|
    |mux_5129_32_1_1_U30271                |mux_5129_32_1_1                |        0|   0|    0|  2693|    0|
    |mux_5129_32_1_1_U30272                |mux_5129_32_1_1                |        0|   0|    0|  2693|    0|
    |mux_5129_32_1_1_U30273                |mux_5129_32_1_1                |        0|   0|    0|  2693|    0|
    |mux_5129_32_1_1_U30274                |mux_5129_32_1_1                |        0|   0|    0|  2693|    0|
    |mux_5129_32_1_1_U30275                |mux_5129_32_1_1                |        0|   0|    0|  2693|    0|
    |mux_5129_32_1_1_U30276                |mux_5129_32_1_1                |        0|   0|    0|  2693|    0|
    |mux_5129_32_1_1_U30277                |mux_5129_32_1_1                |        0|   0|    0|  2693|    0|
    |mux_5129_32_1_1_U30278                |mux_5129_32_1_1                |        0|   0|    0|  2693|    0|
    |mux_5129_32_1_1_U30279                |mux_5129_32_1_1                |        0|   0|    0|  2693|    0|
    |mux_5129_32_1_1_U30280                |mux_5129_32_1_1                |        0|   0|    0|  2693|    0|
    |mux_5129_32_1_1_U30281                |mux_5129_32_1_1                |        0|   0|    0|  2693|    0|
    |sitofp_32s_32_5_no_dsp_1_U30250       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|     0|    0|
    |sitofp_32s_32_5_no_dsp_1_U30251       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|     0|    0|
    |sitofp_32s_32_5_no_dsp_1_U30252       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|     0|    0|
    |sitofp_32s_32_5_no_dsp_1_U30253       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|     0|    0|
    |sitofp_32s_32_5_no_dsp_1_U30254       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|     0|    0|
    |sitofp_32s_32_5_no_dsp_1_U30255       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|     0|    0|
    |sitofp_32s_32_5_no_dsp_1_U30256       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|     0|    0|
    |sitofp_32s_32_5_no_dsp_1_U30257       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|     0|    0|
    |sitofp_32s_32_5_no_dsp_1_U30258       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|     0|    0|
    |sitofp_32s_32_5_no_dsp_1_U30259       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|     0|    0|
    |sitofp_32s_32_5_no_dsp_1_U30260       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|     0|    0|
    |sitofp_32s_32_5_no_dsp_1_U30261       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|     0|    0|
    |sitofp_32s_32_5_no_dsp_1_U30262       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|     0|    0|
    |sitofp_32s_32_5_no_dsp_1_U30263       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|     0|    0|
    |sitofp_32s_32_5_no_dsp_1_U30264       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|     0|    0|
    |sitofp_32s_32_5_no_dsp_1_U30265       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|     0|    0|
    +--------------------------------------+-------------------------------+---------+----+-----+------+-----+
    |Total                                 |                               |        0|  48| 2288| 44336|    0|
    +--------------------------------------+-------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------+-------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory  |                               Module                              | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+-------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |buf12_V_U  |l_bias_scale_j_proc51_Pipeline_l_bias_scale_j_buf12_V_ROM_AUTO_1R  |        1|  0|   0|    0|   768|   12|     1|         9216|
    +-----------+-------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total      |                                                                   |        1|  0|   0|    0|   768|   12|     1|         9216|
    +-----------+-------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln278_fu_1448_p2              |         +|   0|  0|  13|           6|           1|
    |empty_4611_fu_1462_p2             |         +|   0|  0|  15|           8|           8|
    |outp0_dp_V_10_fu_1764_p2          |         +|   0|  0|  31|          24|          24|
    |outp0_dp_V_11_fu_1790_p2          |         +|   0|  0|  31|          24|          24|
    |outp0_dp_V_12_fu_1816_p2          |         +|   0|  0|  31|          24|          24|
    |outp0_dp_V_13_fu_1842_p2          |         +|   0|  0|  31|          24|          24|
    |outp0_dp_V_14_fu_1868_p2          |         +|   0|  0|  31|          24|          24|
    |outp0_dp_V_15_fu_1894_p2          |         +|   0|  0|  31|          24|          24|
    |outp0_dp_V_1_fu_1530_p2           |         +|   0|  0|  31|          24|          24|
    |outp0_dp_V_2_fu_1556_p2           |         +|   0|  0|  31|          24|          24|
    |outp0_dp_V_3_fu_1582_p2           |         +|   0|  0|  31|          24|          24|
    |outp0_dp_V_4_fu_1608_p2           |         +|   0|  0|  31|          24|          24|
    |outp0_dp_V_5_fu_1634_p2           |         +|   0|  0|  31|          24|          24|
    |outp0_dp_V_6_fu_1660_p2           |         +|   0|  0|  31|          24|          24|
    |outp0_dp_V_7_fu_1686_p2           |         +|   0|  0|  31|          24|          24|
    |outp0_dp_V_8_fu_1712_p2           |         +|   0|  0|  31|          24|          24|
    |outp0_dp_V_9_fu_1738_p2           |         +|   0|  0|  31|          24|          24|
    |outp0_dp_V_fu_1510_p2             |         +|   0|  0|  31|          24|          24|
    |outp1_dp_V_10_fu_2008_p2          |         +|   0|  0|  31|          24|          24|
    |outp1_dp_V_11_fu_2017_p2          |         +|   0|  0|  31|          24|          24|
    |outp1_dp_V_12_fu_2026_p2          |         +|   0|  0|  31|          24|          24|
    |outp1_dp_V_13_fu_2035_p2          |         +|   0|  0|  31|          24|          24|
    |outp1_dp_V_14_fu_2044_p2          |         +|   0|  0|  31|          24|          24|
    |outp1_dp_V_15_fu_2053_p2          |         +|   0|  0|  31|          24|          24|
    |outp1_dp_V_1_fu_1927_p2           |         +|   0|  0|  31|          24|          24|
    |outp1_dp_V_2_fu_1936_p2           |         +|   0|  0|  31|          24|          24|
    |outp1_dp_V_3_fu_1945_p2           |         +|   0|  0|  31|          24|          24|
    |outp1_dp_V_4_fu_1954_p2           |         +|   0|  0|  31|          24|          24|
    |outp1_dp_V_5_fu_1963_p2           |         +|   0|  0|  31|          24|          24|
    |outp1_dp_V_6_fu_1972_p2           |         +|   0|  0|  31|          24|          24|
    |outp1_dp_V_7_fu_1981_p2           |         +|   0|  0|  31|          24|          24|
    |outp1_dp_V_8_fu_1990_p2           |         +|   0|  0|  31|          24|          24|
    |outp1_dp_V_9_fu_1999_p2           |         +|   0|  0|  31|          24|          24|
    |outp1_dp_V_fu_1918_p2             |         +|   0|  0|  31|          24|          24|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage1_iter0  |       and|   0|  0|   2|           1|           1|
    |icmp_ln278_fu_1442_p2             |      icmp|   0|  0|  10|           6|           7|
    |ap_block_pp0_stage1_01001         |        or|   0|  0|   2|           1|           1|
    |empty_4612_fu_1486_p2             |        or|   0|  0|   9|           9|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|1047|         801|         790|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  14|          3|    1|          3|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter6           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter5_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_2              |   9|          2|    6|         12|
    |block_C_drainer4_blk_n            |   9|          2|    1|          2|
    |buf12_V_address0                  |  14|          3|   10|         30|
    |grp_fu_1258_p0                    |  14|          3|   32|         96|
    |grp_fu_1262_p0                    |  14|          3|   32|         96|
    |grp_fu_1266_p0                    |  14|          3|   32|         96|
    |grp_fu_1270_p0                    |  14|          3|   32|         96|
    |grp_fu_1274_p0                    |  14|          3|   32|         96|
    |grp_fu_1278_p0                    |  14|          3|   32|         96|
    |grp_fu_1282_p0                    |  14|          3|   32|         96|
    |grp_fu_1286_p0                    |  14|          3|   32|         96|
    |grp_fu_1290_p0                    |  14|          3|   32|         96|
    |grp_fu_1294_p0                    |  14|          3|   32|         96|
    |grp_fu_1298_p0                    |  14|          3|   32|         96|
    |grp_fu_1302_p0                    |  14|          3|   32|         96|
    |grp_fu_1306_p0                    |  14|          3|   32|         96|
    |grp_fu_1310_p0                    |  14|          3|   32|         96|
    |grp_fu_1314_p0                    |  14|          3|   32|         96|
    |grp_fu_1318_p0                    |  14|          3|   32|         96|
    |grp_fu_1322_p0                    |  14|          3|   32|         96|
    |grp_fu_1325_p0                    |  14|          3|   32|         96|
    |grp_fu_1328_p0                    |  14|          3|   32|         96|
    |grp_fu_1331_p0                    |  14|          3|   32|         96|
    |grp_fu_1334_p0                    |  14|          3|   32|         96|
    |grp_fu_1337_p0                    |  14|          3|   32|         96|
    |grp_fu_1340_p0                    |  14|          3|   32|         96|
    |grp_fu_1343_p0                    |  14|          3|   32|         96|
    |grp_fu_1346_p0                    |  14|          3|   32|         96|
    |grp_fu_1349_p0                    |  14|          3|   32|         96|
    |grp_fu_1352_p0                    |  14|          3|   32|         96|
    |grp_fu_1355_p0                    |  14|          3|   32|         96|
    |grp_fu_1358_p0                    |  14|          3|   32|         96|
    |grp_fu_1361_p0                    |  14|          3|   32|         96|
    |grp_fu_1364_p0                    |  14|          3|   32|         96|
    |grp_fu_1367_p0                    |  14|          3|   32|         96|
    |j_fu_1208                         |   9|          2|    6|         12|
    |outp_ds2_blk_n                    |   9|          2|    1|          2|
    |outp_ds2_din                      |  14|          3|  512|       1536|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 607|        131| 1570|       4687|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   2|   0|    2|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |conv_i11_10_i_i_i_reg_19334       |  32|   0|   32|          0|
    |conv_i11_11_i_i_i_reg_19344       |  32|   0|   32|          0|
    |conv_i11_12_i_i_i_reg_19354       |  32|   0|   32|          0|
    |conv_i11_13_i_i_i_reg_19364       |  32|   0|   32|          0|
    |conv_i11_14_i_i_i_reg_19374       |  32|   0|   32|          0|
    |conv_i11_15_i_i_i_reg_19384       |  32|   0|   32|          0|
    |conv_i11_1_i_i_i_reg_19244        |  32|   0|   32|          0|
    |conv_i11_2_i_i_i_reg_19254        |  32|   0|   32|          0|
    |conv_i11_3_i_i_i_reg_19264        |  32|   0|   32|          0|
    |conv_i11_4_i_i_i_reg_19274        |  32|   0|   32|          0|
    |conv_i11_5_i_i_i_reg_19284        |  32|   0|   32|          0|
    |conv_i11_6_i_i_i_reg_19294        |  32|   0|   32|          0|
    |conv_i11_7_i_i_i_reg_19304        |  32|   0|   32|          0|
    |conv_i11_8_i_i_i_reg_19314        |  32|   0|   32|          0|
    |conv_i11_9_i_i_i_reg_19324        |  32|   0|   32|          0|
    |conv_i11_i_i_i_reg_19234          |  32|   0|   32|          0|
    |conv_i_10_i_i_i_reg_19444         |  32|   0|   32|          0|
    |conv_i_11_i_i_i_reg_19449         |  32|   0|   32|          0|
    |conv_i_12_i_i_i_reg_19454         |  32|   0|   32|          0|
    |conv_i_13_i_i_i_reg_19459         |  32|   0|   32|          0|
    |conv_i_14_i_i_i_reg_19464         |  32|   0|   32|          0|
    |conv_i_15_i_i_i_reg_19469         |  32|   0|   32|          0|
    |conv_i_1_i_i_i_reg_19399          |  32|   0|   32|          0|
    |conv_i_2_i_i_i_reg_19404          |  32|   0|   32|          0|
    |conv_i_3_i_i_i_reg_19409          |  32|   0|   32|          0|
    |conv_i_4_i_i_i_reg_19414          |  32|   0|   32|          0|
    |conv_i_5_i_i_i_reg_19419          |  32|   0|   32|          0|
    |conv_i_6_i_i_i_reg_19424          |  32|   0|   32|          0|
    |conv_i_7_i_i_i_reg_19429          |  32|   0|   32|          0|
    |conv_i_8_i_i_i_reg_19434          |  32|   0|   32|          0|
    |conv_i_9_i_i_i_reg_19439          |  32|   0|   32|          0|
    |conv_i_i_i_i_reg_19394            |  32|   0|   32|          0|
    |i_op_assign_10_reg_19349          |  32|   0|   32|          0|
    |i_op_assign_11_reg_19359          |  32|   0|   32|          0|
    |i_op_assign_12_reg_19369          |  32|   0|   32|          0|
    |i_op_assign_13_reg_19379          |  32|   0|   32|          0|
    |i_op_assign_14_reg_19389          |  32|   0|   32|          0|
    |i_op_assign_1_reg_19249           |  32|   0|   32|          0|
    |i_op_assign_2_reg_19259           |  32|   0|   32|          0|
    |i_op_assign_3_reg_19269           |  32|   0|   32|          0|
    |i_op_assign_4_reg_19279           |  32|   0|   32|          0|
    |i_op_assign_5_reg_19289           |  32|   0|   32|          0|
    |i_op_assign_6_reg_19299           |  32|   0|   32|          0|
    |i_op_assign_7_reg_19309           |  32|   0|   32|          0|
    |i_op_assign_8_reg_19319           |  32|   0|   32|          0|
    |i_op_assign_9_reg_19329           |  32|   0|   32|          0|
    |i_op_assign_reg_19239             |  32|   0|   32|          0|
    |i_op_assign_s_reg_19339           |  32|   0|   32|          0|
    |icmp_ln278_reg_18815              |   1|   0|    1|          0|
    |j_fu_1208                         |   6|   0|    6|          0|
    |outp0_dp_V_10_reg_18934           |  24|   0|   24|          0|
    |outp0_dp_V_11_reg_18944           |  24|   0|   24|          0|
    |outp0_dp_V_12_reg_18954           |  24|   0|   24|          0|
    |outp0_dp_V_13_reg_18964           |  24|   0|   24|          0|
    |outp0_dp_V_14_reg_18974           |  24|   0|   24|          0|
    |outp0_dp_V_15_reg_18984           |  24|   0|   24|          0|
    |outp0_dp_V_1_reg_18844            |  24|   0|   24|          0|
    |outp0_dp_V_2_reg_18854            |  24|   0|   24|          0|
    |outp0_dp_V_3_reg_18864            |  24|   0|   24|          0|
    |outp0_dp_V_4_reg_18874            |  24|   0|   24|          0|
    |outp0_dp_V_5_reg_18884            |  24|   0|   24|          0|
    |outp0_dp_V_6_reg_18894            |  24|   0|   24|          0|
    |outp0_dp_V_7_reg_18904            |  24|   0|   24|          0|
    |outp0_dp_V_8_reg_18914            |  24|   0|   24|          0|
    |outp0_dp_V_9_reg_18924            |  24|   0|   24|          0|
    |outp0_dp_V_reg_18829              |  24|   0|   24|          0|
    |outp1_dp_V_10_reg_19099           |  24|   0|   24|          0|
    |outp1_dp_V_11_reg_19109           |  24|   0|   24|          0|
    |outp1_dp_V_12_reg_19119           |  24|   0|   24|          0|
    |outp1_dp_V_13_reg_19129           |  24|   0|   24|          0|
    |outp1_dp_V_14_reg_19139           |  24|   0|   24|          0|
    |outp1_dp_V_15_reg_19149           |  24|   0|   24|          0|
    |outp1_dp_V_1_reg_19009            |  24|   0|   24|          0|
    |outp1_dp_V_2_reg_19019            |  24|   0|   24|          0|
    |outp1_dp_V_3_reg_19029            |  24|   0|   24|          0|
    |outp1_dp_V_4_reg_19039            |  24|   0|   24|          0|
    |outp1_dp_V_5_reg_19049            |  24|   0|   24|          0|
    |outp1_dp_V_6_reg_19059            |  24|   0|   24|          0|
    |outp1_dp_V_7_reg_19069            |  24|   0|   24|          0|
    |outp1_dp_V_8_reg_19079            |  24|   0|   24|          0|
    |outp1_dp_V_9_reg_19089            |  24|   0|   24|          0|
    |outp1_dp_V_reg_18999              |  24|   0|   24|          0|
    |reg_1370                          |  32|   0|   32|          0|
    |reg_1374                          |  32|   0|   32|          0|
    |reg_1378                          |  32|   0|   32|          0|
    |reg_1382                          |  32|   0|   32|          0|
    |reg_1386                          |  32|   0|   32|          0|
    |reg_1390                          |  32|   0|   32|          0|
    |reg_1394                          |  32|   0|   32|          0|
    |reg_1398                          |  32|   0|   32|          0|
    |reg_1402                          |  32|   0|   32|          0|
    |reg_1406                          |  32|   0|   32|          0|
    |reg_1410                          |  32|   0|   32|          0|
    |reg_1414                          |  32|   0|   32|          0|
    |reg_1418                          |  32|   0|   32|          0|
    |reg_1422                          |  32|   0|   32|          0|
    |reg_1426                          |  32|   0|   32|          0|
    |reg_1430                          |  32|   0|   32|          0|
    |tmp_2_reg_18819                   |   8|   0|    9|          1|
    |tmp_412_i_i_reg_18849             |  24|   0|   24|          0|
    |tmp_414_i_i_reg_18859             |  24|   0|   24|          0|
    |tmp_416_i_i_reg_18869             |  24|   0|   24|          0|
    |tmp_418_i_i_reg_18879             |  24|   0|   24|          0|
    |tmp_420_i_i_reg_18889             |  24|   0|   24|          0|
    |tmp_422_i_i_reg_18899             |  24|   0|   24|          0|
    |tmp_424_i_i_reg_18909             |  24|   0|   24|          0|
    |tmp_426_i_i_reg_18919             |  24|   0|   24|          0|
    |tmp_428_i_i_reg_18929             |  24|   0|   24|          0|
    |tmp_430_i_i_reg_18939             |  24|   0|   24|          0|
    |tmp_432_i_i_reg_18949             |  24|   0|   24|          0|
    |tmp_434_i_i_reg_18959             |  24|   0|   24|          0|
    |tmp_436_i_i_reg_18969             |  24|   0|   24|          0|
    |tmp_438_i_i_reg_18979             |  24|   0|   24|          0|
    |tmp_440_i_i_reg_18989             |  24|   0|   24|          0|
    |trunc_ln674_reg_18839             |  24|   0|   24|          0|
    |icmp_ln278_reg_18815              |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |3294|  32| 3232|          1|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |                 Source Object                 |    C Type    |
+---------------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|ap_clk                           |   in|    1|  ap_ctrl_hs|  l_bias_scale_j_proc51_Pipeline_l_bias_scale_j|  return value|
|ap_rst                           |   in|    1|  ap_ctrl_hs|  l_bias_scale_j_proc51_Pipeline_l_bias_scale_j|  return value|
|ap_start                         |   in|    1|  ap_ctrl_hs|  l_bias_scale_j_proc51_Pipeline_l_bias_scale_j|  return value|
|ap_done                          |  out|    1|  ap_ctrl_hs|  l_bias_scale_j_proc51_Pipeline_l_bias_scale_j|  return value|
|ap_idle                          |  out|    1|  ap_ctrl_hs|  l_bias_scale_j_proc51_Pipeline_l_bias_scale_j|  return value|
|ap_ready                         |  out|    1|  ap_ctrl_hs|  l_bias_scale_j_proc51_Pipeline_l_bias_scale_j|  return value|
|block_C_drainer4_dout            |   in|  768|     ap_fifo|                               block_C_drainer4|       pointer|
|block_C_drainer4_num_data_valid  |   in|    3|     ap_fifo|                               block_C_drainer4|       pointer|
|block_C_drainer4_fifo_cap        |   in|    3|     ap_fifo|                               block_C_drainer4|       pointer|
|block_C_drainer4_empty_n         |   in|    1|     ap_fifo|                               block_C_drainer4|       pointer|
|block_C_drainer4_read            |  out|    1|     ap_fifo|                               block_C_drainer4|       pointer|
|outp_ds2_din                     |  out|  512|     ap_fifo|                                       outp_ds2|       pointer|
|outp_ds2_num_data_valid          |   in|    3|     ap_fifo|                                       outp_ds2|       pointer|
|outp_ds2_fifo_cap                |   in|    3|     ap_fifo|                                       outp_ds2|       pointer|
|outp_ds2_full_n                  |   in|    1|     ap_fifo|                                       outp_ds2|       pointer|
|outp_ds2_write                   |  out|    1|     ap_fifo|                                       outp_ds2|       pointer|
|tmp                              |   in|    8|     ap_none|                                            tmp|        scalar|
|pack_seq_offset_load             |   in|    9|     ap_none|                           pack_seq_offset_load|        scalar|
+---------------------------------+-----+-----+------------+-----------------------------------------------+--------------+

