#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000015eab486a10 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000015eab4866f0 .scope module, "testbench" "testbench" 3 88;
 .timescale -9 -12;
v0000015eab4fb0f0_0 .net "DataAdr", 31 0, v0000015eab4e70a0_0;  1 drivers
v0000015eab4f9430_0 .net "MemWrite", 0 0, v0000015eab4eaf80_0;  1 drivers
v0000015eab4fb410_0 .net "WriteData", 31 0, v0000015eab4ebca0_0;  1 drivers
v0000015eab4fa150_0 .var "clk", 0 0;
v0000015eab4fa0b0_0 .var "reset", 0 0;
E_0000015eab471810 .event negedge, v0000015eab479210_0;
S_0000015eab485f20 .scope module, "dut" "top" 3 97, 3 130 0, S_0000015eab4866f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "WriteData";
    .port_info 3 /OUTPUT 32 "DataAdr";
    .port_info 4 /OUTPUT 1 "MemWrite";
v0000015eab4fb2d0_0 .net "DataAdr", 31 0, v0000015eab4e70a0_0;  alias, 1 drivers
v0000015eab4faf10_0 .net "Instr", 31 0, L_0000015eab48bdc0;  1 drivers
v0000015eab4f9ed0_0 .net "MemWrite", 0 0, v0000015eab4eaf80_0;  alias, 1 drivers
v0000015eab4fb4b0_0 .net "PC", 31 0, v0000015eab4f0330_0;  1 drivers
v0000015eab4f9b10_0 .net "ReadData", 31 0, L_0000015eab48bea0;  1 drivers
v0000015eab4fae70_0 .net "WriteData", 31 0, v0000015eab4ebca0_0;  alias, 1 drivers
v0000015eab4f9390_0 .net "clk", 0 0, v0000015eab4fa150_0;  1 drivers
v0000015eab4fb050_0 .net "reset", 0 0, v0000015eab4fa0b0_0;  1 drivers
S_0000015eab486880 .scope module, "dmem" "dmem" 3 140, 3 460 0, S_0000015eab485f20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "wd";
    .port_info 4 /OUTPUT 32 "rd";
L_0000015eab48bea0 .functor BUFZ 32, L_0000015eab4fcef0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000015eab478310 .array "RAM", 0 63, 31 0;
v0000015eab479030_0 .net *"_ivl_0", 31 0, L_0000015eab4fcef0;  1 drivers
v0000015eab479b70_0 .net *"_ivl_3", 29 0, L_0000015eab4fcb30;  1 drivers
v0000015eab479c10_0 .net "a", 31 0, v0000015eab4e70a0_0;  alias, 1 drivers
v0000015eab479210_0 .net "clk", 0 0, v0000015eab4fa150_0;  alias, 1 drivers
v0000015eab479cb0_0 .net "rd", 31 0, L_0000015eab48bea0;  alias, 1 drivers
v0000015eab478b30_0 .net "wd", 31 0, v0000015eab4ebca0_0;  alias, 1 drivers
v0000015eab478d10_0 .net "we", 0 0, v0000015eab4eaf80_0;  alias, 1 drivers
E_0000015eab471390 .event posedge, v0000015eab479210_0;
L_0000015eab4fcef0 .array/port v0000015eab478310, L_0000015eab4fcb30;
L_0000015eab4fcb30 .part v0000015eab4e70a0_0, 2, 30;
S_0000015eab486ba0 .scope module, "imem" "imem" 3 139, 3 449 0, S_0000015eab485f20;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /OUTPUT 32 "rd";
L_0000015eab48bdc0 .functor BUFZ 32, L_0000015eab4fbc30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000015eab478810 .array "RAM", 0 63, 31 0;
v0000015eab478db0_0 .net *"_ivl_0", 31 0, L_0000015eab4fbc30;  1 drivers
v0000015eab4792b0_0 .net *"_ivl_3", 29 0, L_0000015eab4fc590;  1 drivers
v0000015eab478450_0 .net "a", 31 0, v0000015eab4f0330_0;  alias, 1 drivers
v0000015eab4784f0_0 .net "rd", 31 0, L_0000015eab48bdc0;  alias, 1 drivers
L_0000015eab4fbc30 .array/port v0000015eab478810, L_0000015eab4fc590;
L_0000015eab4fc590 .part v0000015eab4f0330_0, 2, 30;
S_0000015eab485d90 .scope module, "rvsingle" "riscvsingle" 3 137, 3 143 0, S_0000015eab485f20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /INPUT 32 "Instr";
    .port_info 4 /OUTPUT 1 "MemWrite_MEM";
    .port_info 5 /OUTPUT 32 "ALUResult";
    .port_info 6 /OUTPUT 32 "WriteData";
    .port_info 7 /INPUT 32 "ReadData";
v0000015eab4f6d60_0 .net "ALUControl", 2 0, v0000015eab478590_0;  1 drivers
v0000015eab4f73a0_0 .net "ALUResult", 31 0, v0000015eab4e70a0_0;  alias, 1 drivers
v0000015eab4f6ea0_0 .net "ALUSrc", 0 0, L_0000015eab4fb230;  1 drivers
v0000015eab4f6f40_0 .net "Branch", 0 0, L_0000015eab4f9570;  1 drivers
v0000015eab4f71c0_0 .net "Branch_MEM", 0 0, v0000015eab4eb660_0;  1 drivers
v0000015eab4f7440_0 .net "ImmSrc", 1 0, L_0000015eab4f9890;  1 drivers
v0000015eab4f76c0_0 .net "Instr", 31 0, L_0000015eab48bdc0;  alias, 1 drivers
v0000015eab4f74e0_0 .net "Instr_ID", 31 0, v0000015eab4ee320_0;  1 drivers
v0000015eab4f7760_0 .net "Jump", 0 0, L_0000015eab4fa010;  1 drivers
v0000015eab4f78a0_0 .net "Jump_MEM", 0 0, v0000015eab4ebf20_0;  1 drivers
v0000015eab4f7940_0 .net "MemWrite", 0 0, L_0000015eab4fb5f0;  1 drivers
v0000015eab4f9f70_0 .net "MemWrite_MEM", 0 0, v0000015eab4eaf80_0;  alias, 1 drivers
v0000015eab4f9250_0 .net "PC", 31 0, v0000015eab4f0330_0;  alias, 1 drivers
v0000015eab4fafb0_0 .net "PCSrc", 0 0, L_0000015eab455380;  1 drivers
v0000015eab4f92f0_0 .net "ReadData", 31 0, L_0000015eab48bea0;  alias, 1 drivers
v0000015eab4fadd0_0 .net "RegWrite", 0 0, L_0000015eab4fb550;  1 drivers
v0000015eab4f9930_0 .net "ResultSrc", 1 0, L_0000015eab4f9a70;  1 drivers
v0000015eab4fa8d0_0 .net "WriteData", 31 0, v0000015eab4ebca0_0;  alias, 1 drivers
v0000015eab4fa3d0_0 .net "Zero", 0 0, v0000015eab4eb5c0_0;  1 drivers
v0000015eab4f9e30_0 .net "clk", 0 0, v0000015eab4fa150_0;  alias, 1 drivers
v0000015eab4fb370_0 .net "reset", 0 0, v0000015eab4fa0b0_0;  alias, 1 drivers
L_0000015eab4f99d0 .part v0000015eab4ee320_0, 0, 7;
L_0000015eab4f96b0 .part v0000015eab4ee320_0, 12, 3;
L_0000015eab4fb190 .part v0000015eab4ee320_0, 30, 1;
S_0000015eab486560 .scope module, "c" "controller" 3 156, 3 167 0, S_0000015eab485d90;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "op";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 1 "funct7b5";
    .port_info 3 /INPUT 1 "Zero_MEM";
    .port_info 4 /OUTPUT 2 "ResultSrc";
    .port_info 5 /OUTPUT 1 "MemWrite";
    .port_info 6 /OUTPUT 1 "PCSrc";
    .port_info 7 /OUTPUT 1 "ALUSrc";
    .port_info 8 /OUTPUT 1 "RegWrite";
    .port_info 9 /OUTPUT 1 "Jump";
    .port_info 10 /OUTPUT 2 "ImmSrc";
    .port_info 11 /OUTPUT 3 "ALUControl";
    .port_info 12 /OUTPUT 1 "Branch";
    .port_info 13 /INPUT 1 "Branch_MEM";
    .port_info 14 /INPUT 1 "Jump_MEM";
L_0000015eab455230 .functor AND 1, v0000015eab4eb660_0, v0000015eab4eb5c0_0, C4<1>, C4<1>;
L_0000015eab455380 .functor OR 1, L_0000015eab455230, v0000015eab4ebf20_0, C4<0>, C4<0>;
v0000015eab478950_0 .net "ALUControl", 2 0, v0000015eab478590_0;  alias, 1 drivers
v0000015eab4789f0_0 .net "ALUOp", 1 0, L_0000015eab4f94d0;  1 drivers
v0000015eab479710_0 .net "ALUSrc", 0 0, L_0000015eab4fb230;  alias, 1 drivers
v0000015eab4797b0_0 .net "Branch", 0 0, L_0000015eab4f9570;  alias, 1 drivers
v0000015eab479990_0 .net "Branch_MEM", 0 0, v0000015eab4eb660_0;  alias, 1 drivers
v0000015eab44da00_0 .net "ImmSrc", 1 0, L_0000015eab4f9890;  alias, 1 drivers
v0000015eab44cc40_0 .net "Jump", 0 0, L_0000015eab4fa010;  alias, 1 drivers
v0000015eab4e7320_0 .net "Jump_MEM", 0 0, v0000015eab4ebf20_0;  alias, 1 drivers
v0000015eab4e6d80_0 .net "MemWrite", 0 0, L_0000015eab4fb5f0;  alias, 1 drivers
v0000015eab4e7d20_0 .net "PCSrc", 0 0, L_0000015eab455380;  alias, 1 drivers
v0000015eab4e78c0_0 .net "RegWrite", 0 0, L_0000015eab4fb550;  alias, 1 drivers
v0000015eab4e6240_0 .net "ResultSrc", 1 0, L_0000015eab4f9a70;  alias, 1 drivers
v0000015eab4e6c40_0 .net "Zero_MEM", 0 0, v0000015eab4eb5c0_0;  alias, 1 drivers
v0000015eab4e69c0_0 .net *"_ivl_2", 0 0, L_0000015eab455230;  1 drivers
v0000015eab4e6a60_0 .net "funct3", 2 0, L_0000015eab4f96b0;  1 drivers
v0000015eab4e6600_0 .net "funct7b5", 0 0, L_0000015eab4fb190;  1 drivers
v0000015eab4e73c0_0 .net "op", 6 0, L_0000015eab4f99d0;  1 drivers
L_0000015eab4fa470 .part L_0000015eab4f99d0, 5, 1;
S_0000015eab4860b0 .scope module, "ad" "aludec" 3 188, 3 219 0, S_0000015eab486560;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "opb5";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 1 "funct7b5";
    .port_info 3 /INPUT 2 "ALUOp";
    .port_info 4 /OUTPUT 3 "ALUControl";
L_0000015eab4551c0 .functor AND 1, L_0000015eab4fb190, L_0000015eab4fa470, C4<1>, C4<1>;
v0000015eab478590_0 .var "ALUControl", 2 0;
v0000015eab479e90_0 .net "ALUOp", 1 0, L_0000015eab4f94d0;  alias, 1 drivers
v0000015eab4798f0_0 .net "RtypeSub", 0 0, L_0000015eab4551c0;  1 drivers
v0000015eab479d50_0 .net "funct3", 2 0, L_0000015eab4f96b0;  alias, 1 drivers
v0000015eab479df0_0 .net "funct7b5", 0 0, L_0000015eab4fb190;  alias, 1 drivers
v0000015eab479350_0 .net "opb5", 0 0, L_0000015eab4fa470;  1 drivers
E_0000015eab471c90 .event anyedge, v0000015eab479e90_0, v0000015eab479d50_0, v0000015eab4798f0_0;
S_0000015eab486240 .scope module, "md" "maindec" 3 186, 3 193 0, S_0000015eab486560;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "op";
    .port_info 1 /OUTPUT 2 "ResultSrc";
    .port_info 2 /OUTPUT 1 "MemWrite";
    .port_info 3 /OUTPUT 1 "Branch";
    .port_info 4 /OUTPUT 1 "ALUSrc";
    .port_info 5 /OUTPUT 1 "RegWrite";
    .port_info 6 /OUTPUT 1 "Jump";
    .port_info 7 /OUTPUT 2 "ImmSrc";
    .port_info 8 /OUTPUT 2 "ALUOp";
v0000015eab47a070_0 .net "ALUOp", 1 0, L_0000015eab4f94d0;  alias, 1 drivers
v0000015eab4793f0_0 .net "ALUSrc", 0 0, L_0000015eab4fb230;  alias, 1 drivers
v0000015eab478a90_0 .net "Branch", 0 0, L_0000015eab4f9570;  alias, 1 drivers
v0000015eab4795d0_0 .net "ImmSrc", 1 0, L_0000015eab4f9890;  alias, 1 drivers
v0000015eab4781d0_0 .net "Jump", 0 0, L_0000015eab4fa010;  alias, 1 drivers
v0000015eab478630_0 .net "MemWrite", 0 0, L_0000015eab4fb5f0;  alias, 1 drivers
v0000015eab4786d0_0 .net "RegWrite", 0 0, L_0000015eab4fb550;  alias, 1 drivers
v0000015eab478770_0 .net "ResultSrc", 1 0, L_0000015eab4f9a70;  alias, 1 drivers
v0000015eab479670_0 .net *"_ivl_10", 10 0, v0000015eab4788b0_0;  1 drivers
v0000015eab4788b0_0 .var "controls", 10 0;
v0000015eab479850_0 .net "op", 6 0, L_0000015eab4f99d0;  alias, 1 drivers
E_0000015eab471990 .event anyedge, v0000015eab479850_0;
L_0000015eab4fb550 .part v0000015eab4788b0_0, 10, 1;
L_0000015eab4f9890 .part v0000015eab4788b0_0, 8, 2;
L_0000015eab4fb230 .part v0000015eab4788b0_0, 7, 1;
L_0000015eab4fb5f0 .part v0000015eab4788b0_0, 6, 1;
L_0000015eab4f9a70 .part v0000015eab4788b0_0, 4, 2;
L_0000015eab4f9570 .part v0000015eab4788b0_0, 3, 1;
L_0000015eab4f94d0 .part v0000015eab4788b0_0, 1, 2;
L_0000015eab4fa010 .part v0000015eab4788b0_0, 0, 1;
S_0000015eab4863d0 .scope module, "dp" "datapath" 3 160, 3 245 0, S_0000015eab485d90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "ResultSrc";
    .port_info 3 /INPUT 1 "PCSrc";
    .port_info 4 /INPUT 1 "ALUSrc";
    .port_info 5 /INPUT 1 "RegWrite";
    .port_info 6 /INPUT 2 "ImmSrc";
    .port_info 7 /INPUT 3 "ALUControl";
    .port_info 8 /OUTPUT 1 "Zero_MEM";
    .port_info 9 /OUTPUT 32 "PC";
    .port_info 10 /INPUT 32 "Instr";
    .port_info 11 /OUTPUT 32 "Instr_ID";
    .port_info 12 /OUTPUT 32 "ALUResult_MEM";
    .port_info 13 /OUTPUT 32 "WriteData_MEM";
    .port_info 14 /INPUT 32 "ReadData";
    .port_info 15 /INPUT 1 "Branch";
    .port_info 16 /INPUT 1 "Jump";
    .port_info 17 /INPUT 1 "MemWrite";
    .port_info 18 /OUTPUT 1 "Branch_MEM";
    .port_info 19 /OUTPUT 1 "Jump_MEM";
    .port_info 20 /OUTPUT 1 "MemWrite_MEM";
v0000015eab4f5070_0 .net "ALUControl", 2 0, v0000015eab478590_0;  alias, 1 drivers
v0000015eab4f5e30_0 .net "ALUControl_EX", 2 0, v0000015eab4eb2a0_0;  1 drivers
v0000015eab4f4350_0 .net "ALUResult", 31 0, v0000015eab4e7000_0;  1 drivers
v0000015eab4f43f0_0 .net "ALUResult_MEM", 31 0, v0000015eab4e70a0_0;  alias, 1 drivers
v0000015eab4f4850_0 .net "ALUResult_WB", 31 0, v0000015eab4ee640_0;  1 drivers
v0000015eab4f5ed0_0 .net "ALUSrc", 0 0, L_0000015eab4fb230;  alias, 1 drivers
v0000015eab4f48f0_0 .net "ALUSrc_EX", 0 0, v0000015eab4eb520_0;  1 drivers
v0000015eab4f54d0_0 .net "Branch", 0 0, L_0000015eab4f9570;  alias, 1 drivers
v0000015eab4f5110_0 .net "Branch_EX", 0 0, v0000015eab4eb840_0;  1 drivers
v0000015eab4f42b0_0 .net "Branch_MEM", 0 0, v0000015eab4eb660_0;  alias, 1 drivers
v0000015eab4f5890_0 .net "ImmExt", 31 0, v0000015eab4ea9e0_0;  1 drivers
v0000015eab4f5250_0 .net "ImmExt_EX", 31 0, v0000015eab4eb980_0;  1 drivers
v0000015eab4f4170_0 .net "ImmSrc", 1 0, L_0000015eab4f9890;  alias, 1 drivers
v0000015eab4f4ad0_0 .net "Instr", 31 0, L_0000015eab48bdc0;  alias, 1 drivers
v0000015eab4f4490_0 .net "Instr_ID", 31 0, v0000015eab4ee320_0;  alias, 1 drivers
v0000015eab4f52f0_0 .net "Jump", 0 0, L_0000015eab4fa010;  alias, 1 drivers
v0000015eab4f56b0_0 .net "Jump_EX", 0 0, v0000015eab4ef7c0_0;  1 drivers
v0000015eab4f4990_0 .net "Jump_MEM", 0 0, v0000015eab4ebf20_0;  alias, 1 drivers
v0000015eab4f5a70_0 .net "MemRead_EX", 0 0, v0000015eab4efa40_0;  1 drivers
v0000015eab4f5d90_0 .net "MemRead_MEM", 0 0, v0000015eab4ea080_0;  1 drivers
v0000015eab4f45d0_0 .net "MemWrite", 0 0, L_0000015eab4fb5f0;  alias, 1 drivers
v0000015eab4f4210_0 .net "MemWrite_EX", 0 0, v0000015eab4ef4a0_0;  1 drivers
v0000015eab4f59d0_0 .net "MemWrite_MEM", 0 0, v0000015eab4eaf80_0;  alias, 1 drivers
v0000015eab4f5390_0 .net "PC", 31 0, v0000015eab4f0330_0;  alias, 1 drivers
v0000015eab4f5750_0 .net "PCNext", 31 0, L_0000015eab4f9bb0;  1 drivers
v0000015eab4f4a30_0 .net "PCPlus4", 31 0, L_0000015eab4f9610;  1 drivers
v0000015eab4f4c10_0 .net "PCPlus4_EX", 31 0, v0000015eab4eedc0_0;  1 drivers
v0000015eab4f4b70_0 .net "PCPlus4_ID", 31 0, v0000015eab4efae0_0;  1 drivers
v0000015eab4f4cb0_0 .net "PCPlus4_MEM", 31 0, v0000015eab4eba20_0;  1 drivers
v0000015eab4f5430_0 .net "PCPlus4_WB", 31 0, v0000015eab4ee960_0;  1 drivers
v0000015eab4f5570_0 .net "PCSrc", 0 0, L_0000015eab455380;  alias, 1 drivers
v0000015eab4f7da0_0 .net "PCTarget", 31 0, L_0000015eab4fa970;  1 drivers
v0000015eab4f7c60_0 .net "PCTarget_MEM", 31 0, v0000015eab4e6880_0;  1 drivers
v0000015eab4f6360_0 .net "PC_EX", 31 0, v0000015eab4ee5a0_0;  1 drivers
v0000015eab4f79e0_0 .net "PC_ID", 31 0, v0000015eab4ee780_0;  1 drivers
v0000015eab4f7260_0 .net "Rd_EX", 4 0, v0000015eab4ef360_0;  1 drivers
v0000015eab4f60e0_0 .net "Rd_MEM", 4 0, v0000015eab4ea620_0;  1 drivers
v0000015eab4f62c0_0 .net "Rd_WB", 4 0, v0000015eab4eeb40_0;  1 drivers
v0000015eab4f7a80_0 .net "ReadData", 31 0, L_0000015eab48bea0;  alias, 1 drivers
v0000015eab4f7580_0 .net "ReadData1_EX", 31 0, v0000015eab4ef900_0;  1 drivers
v0000015eab4f6220_0 .net "ReadData_WB", 31 0, v0000015eab4eea00_0;  1 drivers
v0000015eab4f7620_0 .net "RegWrite", 0 0, L_0000015eab4fb550;  alias, 1 drivers
v0000015eab4f6b80_0 .net "RegWrite_EX", 0 0, v0000015eab4eeaa0_0;  1 drivers
v0000015eab4f7b20_0 .net "RegWrite_MEM", 0 0, v0000015eab4ea6c0_0;  1 drivers
v0000015eab4f7e40_0 .net "RegWrite_WB", 0 0, v0000015eab4efe00_0;  1 drivers
v0000015eab4f6400_0 .net "Result", 31 0, L_0000015eab4fca90;  1 drivers
v0000015eab4f6a40_0 .net "ResultSrc", 1 0, L_0000015eab4f9a70;  alias, 1 drivers
v0000015eab4f7bc0_0 .net "ResultSrc_EX", 1 0, v0000015eab4eefa0_0;  1 drivers
v0000015eab4f65e0_0 .net "ResultSrc_MEM", 1 0, v0000015eab4ea4e0_0;  1 drivers
v0000015eab4f7d00_0 .net "ResultSrc_WB", 1 0, v0000015eab4ee820_0;  1 drivers
v0000015eab4f6fe0_0 .net "Rs1_EX", 4 0, v0000015eab4ef400_0;  1 drivers
v0000015eab4f67c0_0 .net "Rs2_EX", 4 0, v0000015eab4ef9a0_0;  1 drivers
v0000015eab4f64a0_0 .net "SrcA", 31 0, L_0000015eab4fb870;  1 drivers
v0000015eab4f6540_0 .net "SrcA_final", 31 0, L_0000015eab4fa650;  1 drivers
v0000015eab4f7080_0 .net "SrcB", 31 0, L_0000015eab4fab50;  1 drivers
v0000015eab4f6680_0 .net "SrcB_final", 31 0, L_0000015eab4fa830;  1 drivers
v0000015eab4f6720_0 .net "UlaA", 1 0, v0000015eab4eb020_0;  1 drivers
v0000015eab4f6e00_0 .net "UlaB", 1 0, v0000015eab4ea8a0_0;  1 drivers
v0000015eab4f6180_0 .net "WriteData", 31 0, L_0000015eab4f9750;  1 drivers
v0000015eab4f7ee0_0 .net "WriteData_EX", 31 0, v0000015eab4eed20_0;  1 drivers
v0000015eab4f7120_0 .net "WriteData_MEM", 31 0, v0000015eab4ebca0_0;  alias, 1 drivers
v0000015eab4f6860_0 .net "Zero", 0 0, L_0000015eab4fbff0;  1 drivers
v0000015eab4f7f80_0 .net "Zero_MEM", 0 0, v0000015eab4eb5c0_0;  alias, 1 drivers
L_0000015eab4fd3e0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000015eab4f7300_0 .net/2u *"_ivl_18", 1 0, L_0000015eab4fd3e0;  1 drivers
v0000015eab4f6ae0_0 .net "clk", 0 0, v0000015eab4fa150_0;  alias, 1 drivers
v0000015eab4f6900_0 .net "enable_ifid", 0 0, v0000015eab4eb0c0_0;  1 drivers
v0000015eab4f7800_0 .net "enable_pc", 0 0, v0000015eab4ea1c0_0;  1 drivers
v0000015eab4f69a0_0 .net "flush_exec", 0 0, v0000015eab4eaee0_0;  1 drivers
v0000015eab4f6c20_0 .net "flush_id", 0 0, v0000015eab4ea120_0;  1 drivers
v0000015eab4f6cc0_0 .net "reset", 0 0, v0000015eab4fa0b0_0;  alias, 1 drivers
L_0000015eab4f97f0 .part v0000015eab4ee320_0, 15, 5;
L_0000015eab4f9cf0 .part v0000015eab4ee320_0, 20, 5;
L_0000015eab4fa290 .part v0000015eab4ee320_0, 7, 25;
L_0000015eab4f9d90 .part v0000015eab4ee320_0, 15, 5;
L_0000015eab4fa330 .part v0000015eab4ee320_0, 20, 5;
L_0000015eab4fc810 .part v0000015eab4ee320_0, 7, 5;
L_0000015eab4fce50 .part v0000015eab4ee320_0, 15, 5;
L_0000015eab4fc450 .part v0000015eab4ee320_0, 20, 5;
L_0000015eab4fb910 .cmp/eq 2, L_0000015eab4f9a70, L_0000015eab4fd3e0;
S_0000015eab4e8e80 .scope module, "alu" "alu" 3 325, 3 472 0, S_0000015eab4863d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 3 "alucontrol";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
L_0000015eab4552a0 .functor NOT 32, L_0000015eab4fab50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000015eab455310 .functor NOT 1, L_0000015eab4fc9f0, C4<0>, C4<0>, C4<0>;
L_0000015eab4553f0 .functor NOT 1, L_0000015eab4fc3b0, C4<0>, C4<0>, C4<0>;
L_0000015eab455460 .functor AND 1, L_0000015eab455310, L_0000015eab4553f0, C4<1>, C4<1>;
L_0000015eab4555b0 .functor NOT 1, L_0000015eab4fc4f0, C4<0>, C4<0>, C4<0>;
L_0000015eab455770 .functor AND 1, L_0000015eab4555b0, L_0000015eab4fc630, C4<1>, C4<1>;
L_0000015eab455620 .functor OR 1, L_0000015eab455460, L_0000015eab455770, C4<0>, C4<0>;
L_0000015eab455700 .functor XOR 1, L_0000015eab4fc090, L_0000015eab4fc270, C4<0>, C4<0>;
L_0000015eab425440 .functor XOR 1, L_0000015eab455700, L_0000015eab4fc310, C4<0>, C4<0>;
L_0000015eab48b180 .functor NOT 1, L_0000015eab425440, C4<0>, C4<0>, C4<0>;
L_0000015eab48b5e0 .functor XOR 1, L_0000015eab4fc770, L_0000015eab4fb9b0, C4<0>, C4<0>;
L_0000015eab48b110 .functor AND 1, L_0000015eab48b180, L_0000015eab48b5e0, C4<1>, C4<1>;
L_0000015eab48be30 .functor AND 1, L_0000015eab48b110, L_0000015eab455620, C4<1>, C4<1>;
v0000015eab4e7280_0 .net *"_ivl_1", 0 0, L_0000015eab4fabf0;  1 drivers
v0000015eab4e7be0_0 .net *"_ivl_10", 31 0, L_0000015eab4fbaf0;  1 drivers
L_0000015eab4fd350 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000015eab4e6060_0 .net *"_ivl_13", 30 0, L_0000015eab4fd350;  1 drivers
v0000015eab4e6b00_0 .net *"_ivl_17", 0 0, L_0000015eab4fc9f0;  1 drivers
v0000015eab4e7460_0 .net *"_ivl_18", 0 0, L_0000015eab455310;  1 drivers
v0000015eab4e7500_0 .net *"_ivl_2", 31 0, L_0000015eab4552a0;  1 drivers
v0000015eab4e7640_0 .net *"_ivl_21", 0 0, L_0000015eab4fc3b0;  1 drivers
v0000015eab4e62e0_0 .net *"_ivl_22", 0 0, L_0000015eab4553f0;  1 drivers
v0000015eab4e7a00_0 .net *"_ivl_24", 0 0, L_0000015eab455460;  1 drivers
v0000015eab4e7b40_0 .net *"_ivl_27", 0 0, L_0000015eab4fc4f0;  1 drivers
v0000015eab4e6100_0 .net *"_ivl_28", 0 0, L_0000015eab4555b0;  1 drivers
v0000015eab4e6380_0 .net *"_ivl_31", 0 0, L_0000015eab4fc630;  1 drivers
v0000015eab4e6420_0 .net *"_ivl_32", 0 0, L_0000015eab455770;  1 drivers
L_0000015eab4fd398 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000015eab4e7820_0 .net/2u *"_ivl_36", 31 0, L_0000015eab4fd398;  1 drivers
v0000015eab4e66a0_0 .net *"_ivl_41", 0 0, L_0000015eab4fc090;  1 drivers
v0000015eab4e75a0_0 .net *"_ivl_43", 0 0, L_0000015eab4fc270;  1 drivers
v0000015eab4e6ba0_0 .net *"_ivl_44", 0 0, L_0000015eab455700;  1 drivers
v0000015eab4e6ce0_0 .net *"_ivl_47", 0 0, L_0000015eab4fc310;  1 drivers
v0000015eab4e6e20_0 .net *"_ivl_48", 0 0, L_0000015eab425440;  1 drivers
v0000015eab4e64c0_0 .net *"_ivl_50", 0 0, L_0000015eab48b180;  1 drivers
v0000015eab4e7780_0 .net *"_ivl_53", 0 0, L_0000015eab4fc770;  1 drivers
v0000015eab4e6ec0_0 .net *"_ivl_55", 0 0, L_0000015eab4fb9b0;  1 drivers
v0000015eab4e7c80_0 .net *"_ivl_56", 0 0, L_0000015eab48b5e0;  1 drivers
v0000015eab4e61a0_0 .net *"_ivl_58", 0 0, L_0000015eab48b110;  1 drivers
v0000015eab4e76e0_0 .net *"_ivl_6", 31 0, L_0000015eab4fcbd0;  1 drivers
v0000015eab4e67e0_0 .net *"_ivl_9", 0 0, L_0000015eab4fba50;  1 drivers
v0000015eab4e7e60_0 .net "a", 31 0, L_0000015eab4fa650;  alias, 1 drivers
v0000015eab4e7960_0 .net "alucontrol", 2 0, v0000015eab4eb2a0_0;  alias, 1 drivers
v0000015eab4e6f60_0 .net "b", 31 0, L_0000015eab4fab50;  alias, 1 drivers
v0000015eab4e6560_0 .net "condinvb", 31 0, L_0000015eab4fac90;  1 drivers
v0000015eab4e7aa0_0 .net "isAddSub", 0 0, L_0000015eab455620;  1 drivers
v0000015eab4e7000_0 .var "result", 31 0;
v0000015eab4e7dc0_0 .net "sum", 31 0, L_0000015eab4fc950;  1 drivers
v0000015eab4e7140_0 .net "v", 0 0, L_0000015eab48be30;  1 drivers
v0000015eab4e7f00_0 .net "zero", 0 0, L_0000015eab4fbff0;  alias, 1 drivers
E_0000015eab471bd0/0 .event anyedge, v0000015eab4e7960_0, v0000015eab4e7dc0_0, v0000015eab4e7e60_0, v0000015eab4e6f60_0;
E_0000015eab471bd0/1 .event anyedge, v0000015eab4e7dc0_0, v0000015eab4e7140_0, v0000015eab4e6f60_0;
E_0000015eab471bd0 .event/or E_0000015eab471bd0/0, E_0000015eab471bd0/1;
L_0000015eab4fabf0 .part v0000015eab4eb2a0_0, 0, 1;
L_0000015eab4fac90 .functor MUXZ 32, L_0000015eab4fab50, L_0000015eab4552a0, L_0000015eab4fabf0, C4<>;
L_0000015eab4fcbd0 .arith/sum 32, L_0000015eab4fa650, L_0000015eab4fac90;
L_0000015eab4fba50 .part v0000015eab4eb2a0_0, 0, 1;
L_0000015eab4fbaf0 .concat [ 1 31 0 0], L_0000015eab4fba50, L_0000015eab4fd350;
L_0000015eab4fc950 .arith/sum 32, L_0000015eab4fcbd0, L_0000015eab4fbaf0;
L_0000015eab4fc9f0 .part v0000015eab4eb2a0_0, 2, 1;
L_0000015eab4fc3b0 .part v0000015eab4eb2a0_0, 1, 1;
L_0000015eab4fc4f0 .part v0000015eab4eb2a0_0, 1, 1;
L_0000015eab4fc630 .part v0000015eab4eb2a0_0, 0, 1;
L_0000015eab4fbff0 .cmp/eq 32, v0000015eab4e7000_0, L_0000015eab4fd398;
L_0000015eab4fc090 .part v0000015eab4eb2a0_0, 0, 1;
L_0000015eab4fc270 .part L_0000015eab4fa650, 31, 1;
L_0000015eab4fc310 .part L_0000015eab4fab50, 31, 1;
L_0000015eab4fc770 .part L_0000015eab4fa650, 31, 1;
L_0000015eab4fb9b0 .part L_0000015eab4fc950, 31, 1;
S_0000015eab4e9330 .scope module, "exmem" "EXMEM" 3 346, 3 584 0, S_0000015eab4863d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "Zero_in";
    .port_info 3 /INPUT 32 "ALUResult_in";
    .port_info 4 /INPUT 32 "WriteData_in";
    .port_info 5 /INPUT 32 "AddPC_in";
    .port_info 6 /INPUT 32 "PCPlus4_in";
    .port_info 7 /INPUT 5 "Rd_in";
    .port_info 8 /INPUT 2 "MemToReg_in";
    .port_info 9 /INPUT 1 "MemWrite_in";
    .port_info 10 /INPUT 1 "MemRead_in";
    .port_info 11 /INPUT 1 "Branch_in";
    .port_info 12 /INPUT 1 "RegWrite_in";
    .port_info 13 /INPUT 1 "Jump_in";
    .port_info 14 /OUTPUT 2 "MemToReg_out";
    .port_info 15 /OUTPUT 1 "MemWrite_out";
    .port_info 16 /OUTPUT 1 "MemRead_out";
    .port_info 17 /OUTPUT 1 "Branch_out";
    .port_info 18 /OUTPUT 1 "RegWrite_out";
    .port_info 19 /OUTPUT 1 "Jump_out";
    .port_info 20 /OUTPUT 1 "Zero_out";
    .port_info 21 /OUTPUT 32 "ALUResult_out";
    .port_info 22 /OUTPUT 32 "WriteData_out";
    .port_info 23 /OUTPUT 32 "AddPC_out";
    .port_info 24 /OUTPUT 32 "PCPlus4_out";
    .port_info 25 /OUTPUT 5 "Rd_out";
v0000015eab4e6740_0 .net "ALUResult_in", 31 0, v0000015eab4e7000_0;  alias, 1 drivers
v0000015eab4e70a0_0 .var "ALUResult_out", 31 0;
v0000015eab4e71e0_0 .net "AddPC_in", 31 0, L_0000015eab4fa970;  alias, 1 drivers
v0000015eab4e6880_0 .var "AddPC_out", 31 0;
v0000015eab4e6920_0 .net "Branch_in", 0 0, v0000015eab4eb840_0;  alias, 1 drivers
v0000015eab4eb660_0 .var "Branch_out", 0 0;
v0000015eab4ebde0_0 .net "Jump_in", 0 0, v0000015eab4ef7c0_0;  alias, 1 drivers
v0000015eab4ebf20_0 .var "Jump_out", 0 0;
v0000015eab4ebc00_0 .net "MemRead_in", 0 0, v0000015eab4efa40_0;  alias, 1 drivers
v0000015eab4ea080_0 .var "MemRead_out", 0 0;
v0000015eab4ebd40_0 .net "MemToReg_in", 1 0, v0000015eab4eefa0_0;  alias, 1 drivers
v0000015eab4ea4e0_0 .var "MemToReg_out", 1 0;
v0000015eab4eab20_0 .net "MemWrite_in", 0 0, v0000015eab4ef4a0_0;  alias, 1 drivers
v0000015eab4eaf80_0 .var "MemWrite_out", 0 0;
v0000015eab4ea760_0 .net "PCPlus4_in", 31 0, v0000015eab4eedc0_0;  alias, 1 drivers
v0000015eab4eba20_0 .var "PCPlus4_out", 31 0;
v0000015eab4eabc0_0 .net "Rd_in", 4 0, v0000015eab4ef360_0;  alias, 1 drivers
v0000015eab4ea620_0 .var "Rd_out", 4 0;
v0000015eab4ea260_0 .net "RegWrite_in", 0 0, v0000015eab4eeaa0_0;  alias, 1 drivers
v0000015eab4ea6c0_0 .var "RegWrite_out", 0 0;
v0000015eab4ea580_0 .net "WriteData_in", 31 0, L_0000015eab4fa830;  alias, 1 drivers
v0000015eab4ebca0_0 .var "WriteData_out", 31 0;
v0000015eab4eac60_0 .net "Zero_in", 0 0, L_0000015eab4fbff0;  alias, 1 drivers
v0000015eab4eb5c0_0 .var "Zero_out", 0 0;
v0000015eab4ea800_0 .net "clk", 0 0, v0000015eab4fa150_0;  alias, 1 drivers
v0000015eab4ebb60_0 .net "reset", 0 0, v0000015eab4fa0b0_0;  alias, 1 drivers
E_0000015eab471f90 .event posedge, v0000015eab4ebb60_0, v0000015eab479210_0;
S_0000015eab4e8070 .scope module, "ext" "extend" 3 295, 3 404 0, S_0000015eab4863d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 25 "instr";
    .port_info 1 /INPUT 2 "immsrc";
    .port_info 2 /OUTPUT 32 "immext";
v0000015eab4ea9e0_0 .var "immext", 31 0;
v0000015eab4eb3e0_0 .net "immsrc", 1 0, L_0000015eab4f9890;  alias, 1 drivers
v0000015eab4ea300_0 .net "instr", 31 7, L_0000015eab4fa290;  1 drivers
E_0000015eab472790/0 .event anyedge, v0000015eab4795d0_0, v0000015eab4ea300_0, v0000015eab4ea300_0, v0000015eab4ea300_0;
E_0000015eab472790/1 .event anyedge, v0000015eab4ea300_0, v0000015eab4ea300_0, v0000015eab4ea300_0, v0000015eab4ea300_0;
E_0000015eab472790/2 .event anyedge, v0000015eab4ea300_0, v0000015eab4ea300_0, v0000015eab4ea300_0;
E_0000015eab472790 .event/or E_0000015eab472790/0, E_0000015eab472790/1, E_0000015eab472790/2;
S_0000015eab4e9c90 .scope module, "forwardingunit" "forwardingunit" 3 297, 3 664 0, S_0000015eab4863d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "Rs1_IDEX";
    .port_info 1 /INPUT 5 "Rs2_IDEX";
    .port_info 2 /INPUT 5 "Rd_EXMEM";
    .port_info 3 /INPUT 5 "Rd_MEMWB";
    .port_info 4 /INPUT 1 "RegWrite_EXMEM";
    .port_info 5 /INPUT 1 "RegWrite_MEMWB";
    .port_info 6 /OUTPUT 2 "UlaA";
    .port_info 7 /OUTPUT 2 "UlaB";
v0000015eab4ead00_0 .net "Rd_EXMEM", 4 0, v0000015eab4ea620_0;  alias, 1 drivers
v0000015eab4eaa80_0 .net "Rd_MEMWB", 4 0, v0000015eab4eeb40_0;  alias, 1 drivers
v0000015eab4ebac0_0 .net "RegWrite_EXMEM", 0 0, v0000015eab4ea6c0_0;  alias, 1 drivers
v0000015eab4eada0_0 .net "RegWrite_MEMWB", 0 0, v0000015eab4efe00_0;  alias, 1 drivers
v0000015eab4eae40_0 .net "Rs1_IDEX", 4 0, v0000015eab4ef400_0;  alias, 1 drivers
v0000015eab4eb700_0 .net "Rs2_IDEX", 4 0, v0000015eab4ef9a0_0;  alias, 1 drivers
v0000015eab4eb020_0 .var "UlaA", 1 0;
v0000015eab4ea8a0_0 .var "UlaB", 1 0;
E_0000015eab472590/0 .event anyedge, v0000015eab4ea6c0_0, v0000015eab4ea620_0, v0000015eab4eae40_0, v0000015eab4eada0_0;
E_0000015eab472590/1 .event anyedge, v0000015eab4eaa80_0, v0000015eab4eb700_0;
E_0000015eab472590 .event/or E_0000015eab472590/0, E_0000015eab472590/1;
S_0000015eab4e97e0 .scope module, "hazardunit" "hazarddetectionunit" 3 308, 3 689 0, S_0000015eab4863d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "MemRead_IDEX";
    .port_info 1 /INPUT 1 "PCSrc";
    .port_info 2 /INPUT 5 "Rd_IDEX";
    .port_info 3 /INPUT 5 "Rs1_IFID";
    .port_info 4 /INPUT 5 "Rs2_IFID";
    .port_info 5 /OUTPUT 1 "PCWrite";
    .port_info 6 /OUTPUT 1 "IFIDWrite";
    .port_info 7 /OUTPUT 1 "IFIDFlush";
    .port_info 8 /OUTPUT 1 "IDEXFlush";
v0000015eab4eaee0_0 .var "IDEXFlush", 0 0;
v0000015eab4ea120_0 .var "IFIDFlush", 0 0;
v0000015eab4eb0c0_0 .var "IFIDWrite", 0 0;
v0000015eab4eb160_0 .net "MemRead_IDEX", 0 0, v0000015eab4efa40_0;  alias, 1 drivers
v0000015eab4ea3a0_0 .net "PCSrc", 0 0, L_0000015eab455380;  alias, 1 drivers
v0000015eab4ea1c0_0 .var "PCWrite", 0 0;
v0000015eab4eb480_0 .net "Rd_IDEX", 4 0, v0000015eab4ef360_0;  alias, 1 drivers
v0000015eab4ea440_0 .net "Rs1_IFID", 4 0, L_0000015eab4f9d90;  1 drivers
v0000015eab4eb200_0 .net "Rs2_IFID", 4 0, L_0000015eab4fa330;  1 drivers
E_0000015eab472950/0 .event anyedge, v0000015eab4ebc00_0, v0000015eab4eabc0_0, v0000015eab4ea440_0, v0000015eab4eb200_0;
E_0000015eab472950/1 .event anyedge, v0000015eab4e7d20_0;
E_0000015eab472950 .event/or E_0000015eab472950/0, E_0000015eab472950/1;
S_0000015eab4e9970 .scope module, "idex" "IDEX" 3 331, 3 527 0, S_0000015eab4863d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "flush";
    .port_info 3 /INPUT 32 "PC_in";
    .port_info 4 /INPUT 32 "ReadData1_in";
    .port_info 5 /INPUT 32 "ReadData2_in";
    .port_info 6 /INPUT 32 "ImmExt_in";
    .port_info 7 /INPUT 32 "PCPlus4_in";
    .port_info 8 /INPUT 5 "Rd_in";
    .port_info 9 /INPUT 5 "Rs1_in";
    .port_info 10 /INPUT 5 "Rs2_in";
    .port_info 11 /INPUT 3 "ALUControl_in";
    .port_info 12 /INPUT 2 "MemToReg_in";
    .port_info 13 /INPUT 1 "ALUSrc_in";
    .port_info 14 /INPUT 1 "MemWrite_in";
    .port_info 15 /INPUT 1 "MemRead_in";
    .port_info 16 /INPUT 1 "Branch_in";
    .port_info 17 /INPUT 1 "RegWrite_in";
    .port_info 18 /INPUT 1 "Jump_in";
    .port_info 19 /OUTPUT 3 "ALUControl_out";
    .port_info 20 /OUTPUT 2 "MemToReg_out";
    .port_info 21 /OUTPUT 1 "ALUSrc_out";
    .port_info 22 /OUTPUT 1 "MemWrite_out";
    .port_info 23 /OUTPUT 1 "MemRead_out";
    .port_info 24 /OUTPUT 1 "Branch_out";
    .port_info 25 /OUTPUT 1 "RegWrite_out";
    .port_info 26 /OUTPUT 1 "Jump_out";
    .port_info 27 /OUTPUT 32 "PC_out";
    .port_info 28 /OUTPUT 32 "ReadData1_out";
    .port_info 29 /OUTPUT 32 "ReadData2_out";
    .port_info 30 /OUTPUT 32 "ImmExt_out";
    .port_info 31 /OUTPUT 32 "PCPlus4_out";
    .port_info 32 /OUTPUT 5 "Rd_out";
    .port_info 33 /OUTPUT 5 "Rs1_out";
    .port_info 34 /OUTPUT 5 "Rs2_out";
v0000015eab4ea940_0 .net "ALUControl_in", 2 0, v0000015eab478590_0;  alias, 1 drivers
v0000015eab4eb2a0_0 .var "ALUControl_out", 2 0;
v0000015eab4eb340_0 .net "ALUSrc_in", 0 0, L_0000015eab4fb230;  alias, 1 drivers
v0000015eab4eb520_0 .var "ALUSrc_out", 0 0;
v0000015eab4eb7a0_0 .net "Branch_in", 0 0, L_0000015eab4f9570;  alias, 1 drivers
v0000015eab4eb840_0 .var "Branch_out", 0 0;
v0000015eab4eb8e0_0 .net "ImmExt_in", 31 0, v0000015eab4ea9e0_0;  alias, 1 drivers
v0000015eab4eb980_0 .var "ImmExt_out", 31 0;
v0000015eab4ef860_0 .net "Jump_in", 0 0, L_0000015eab4fa010;  alias, 1 drivers
v0000015eab4ef7c0_0 .var "Jump_out", 0 0;
v0000015eab4eec80_0 .net "MemRead_in", 0 0, L_0000015eab4fb910;  1 drivers
v0000015eab4efa40_0 .var "MemRead_out", 0 0;
v0000015eab4ee1e0_0 .net "MemToReg_in", 1 0, L_0000015eab4f9a70;  alias, 1 drivers
v0000015eab4eefa0_0 .var "MemToReg_out", 1 0;
v0000015eab4efea0_0 .net "MemWrite_in", 0 0, L_0000015eab4fb5f0;  alias, 1 drivers
v0000015eab4ef4a0_0 .var "MemWrite_out", 0 0;
v0000015eab4ee8c0_0 .net "PCPlus4_in", 31 0, v0000015eab4efae0_0;  alias, 1 drivers
v0000015eab4eedc0_0 .var "PCPlus4_out", 31 0;
v0000015eab4ee3c0_0 .net "PC_in", 31 0, v0000015eab4ee780_0;  alias, 1 drivers
v0000015eab4ee5a0_0 .var "PC_out", 31 0;
v0000015eab4ef720_0 .net "Rd_in", 4 0, L_0000015eab4fc810;  1 drivers
v0000015eab4ef360_0 .var "Rd_out", 4 0;
v0000015eab4ef040_0 .net "ReadData1_in", 31 0, L_0000015eab4fb870;  alias, 1 drivers
v0000015eab4ef900_0 .var "ReadData1_out", 31 0;
v0000015eab4ee280_0 .net "ReadData2_in", 31 0, L_0000015eab4f9750;  alias, 1 drivers
v0000015eab4eed20_0 .var "ReadData2_out", 31 0;
v0000015eab4ee6e0_0 .net "RegWrite_in", 0 0, L_0000015eab4fb550;  alias, 1 drivers
v0000015eab4eeaa0_0 .var "RegWrite_out", 0 0;
v0000015eab4efd60_0 .net "Rs1_in", 4 0, L_0000015eab4fce50;  1 drivers
v0000015eab4ef400_0 .var "Rs1_out", 4 0;
v0000015eab4ef540_0 .net "Rs2_in", 4 0, L_0000015eab4fc450;  1 drivers
v0000015eab4ef9a0_0 .var "Rs2_out", 4 0;
v0000015eab4ef0e0_0 .net "clk", 0 0, v0000015eab4fa150_0;  alias, 1 drivers
v0000015eab4eebe0_0 .net "flush", 0 0, v0000015eab4eaee0_0;  alias, 1 drivers
v0000015eab4eee60_0 .net "reset", 0 0, v0000015eab4fa0b0_0;  alias, 1 drivers
E_0000015eab472e50 .event posedge, v0000015eab4eaee0_0, v0000015eab4ebb60_0, v0000015eab479210_0;
S_0000015eab4e9010 .scope module, "ifid" "IFID" 3 329, 3 504 0, S_0000015eab4863d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "flush";
    .port_info 4 /INPUT 32 "PC_in";
    .port_info 5 /INPUT 32 "Instr_in";
    .port_info 6 /INPUT 32 "PCPlus4_in";
    .port_info 7 /OUTPUT 32 "PC_out";
    .port_info 8 /OUTPUT 32 "Instr_out";
    .port_info 9 /OUTPUT 32 "PCPlus4_out";
v0000015eab4eef00_0 .net "Instr_in", 31 0, L_0000015eab48bdc0;  alias, 1 drivers
v0000015eab4ee320_0 .var "Instr_out", 31 0;
v0000015eab4ef5e0_0 .net "PCPlus4_in", 31 0, L_0000015eab4f9610;  alias, 1 drivers
v0000015eab4efae0_0 .var "PCPlus4_out", 31 0;
v0000015eab4ee140_0 .net "PC_in", 31 0, v0000015eab4f0330_0;  alias, 1 drivers
v0000015eab4ee780_0 .var "PC_out", 31 0;
v0000015eab4ee460_0 .net "clk", 0 0, v0000015eab4fa150_0;  alias, 1 drivers
v0000015eab4efb80_0 .net "enable", 0 0, v0000015eab4eb0c0_0;  alias, 1 drivers
v0000015eab4ee500_0 .net "flush", 0 0, v0000015eab4ea120_0;  alias, 1 drivers
v0000015eab4ef180_0 .net "reset", 0 0, v0000015eab4fa0b0_0;  alias, 1 drivers
E_0000015eab472bd0 .event posedge, v0000015eab4ea120_0, v0000015eab4ebb60_0, v0000015eab479210_0;
S_0000015eab4e9e20 .scope module, "memwb" "MEMWB" 3 361, 3 631 0, S_0000015eab4863d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "ReadData_in";
    .port_info 3 /INPUT 32 "ALUResult_in";
    .port_info 4 /INPUT 32 "PCPlus4_in";
    .port_info 5 /INPUT 5 "Rd_in";
    .port_info 6 /INPUT 2 "MemToReg_in";
    .port_info 7 /INPUT 1 "RegWrite_in";
    .port_info 8 /OUTPUT 2 "MemToReg_out";
    .port_info 9 /OUTPUT 1 "RegWrite_out";
    .port_info 10 /OUTPUT 32 "ReadData_out";
    .port_info 11 /OUTPUT 32 "ALUResult_out";
    .port_info 12 /OUTPUT 32 "PCPlus4_out";
    .port_info 13 /OUTPUT 5 "Rd_out";
v0000015eab4ee0a0_0 .net "ALUResult_in", 31 0, v0000015eab4e70a0_0;  alias, 1 drivers
v0000015eab4ee640_0 .var "ALUResult_out", 31 0;
v0000015eab4ef220_0 .net "MemToReg_in", 1 0, v0000015eab4ea4e0_0;  alias, 1 drivers
v0000015eab4ee820_0 .var "MemToReg_out", 1 0;
v0000015eab4ef680_0 .net "PCPlus4_in", 31 0, v0000015eab4eba20_0;  alias, 1 drivers
v0000015eab4ee960_0 .var "PCPlus4_out", 31 0;
v0000015eab4ef2c0_0 .net "Rd_in", 4 0, v0000015eab4ea620_0;  alias, 1 drivers
v0000015eab4eeb40_0 .var "Rd_out", 4 0;
v0000015eab4efc20_0 .net "ReadData_in", 31 0, L_0000015eab48bea0;  alias, 1 drivers
v0000015eab4eea00_0 .var "ReadData_out", 31 0;
v0000015eab4efcc0_0 .net "RegWrite_in", 0 0, v0000015eab4ea6c0_0;  alias, 1 drivers
v0000015eab4efe00_0 .var "RegWrite_out", 0 0;
v0000015eab4eff40_0 .net "clk", 0 0, v0000015eab4fa150_0;  alias, 1 drivers
v0000015eab4f1550_0 .net "reset", 0 0, v0000015eab4fa0b0_0;  alias, 1 drivers
S_0000015eab4e9b00 .scope module, "pcadd4" "adder" 3 288, 3 398 0, S_0000015eab4863d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
v0000015eab4f0c90_0 .net "a", 31 0, v0000015eab4f0330_0;  alias, 1 drivers
L_0000015eab4fd0c8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000015eab4f1370_0 .net "b", 31 0, L_0000015eab4fd0c8;  1 drivers
v0000015eab4f0650_0 .net "y", 31 0, L_0000015eab4f9610;  alias, 1 drivers
L_0000015eab4f9610 .arith/sum 32, v0000015eab4f0330_0, L_0000015eab4fd0c8;
S_0000015eab4e8200 .scope module, "pcaddbranch" "adder" 3 289, 3 398 0, S_0000015eab4863d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
v0000015eab4f1d70_0 .net "a", 31 0, v0000015eab4ee5a0_0;  alias, 1 drivers
v0000015eab4f0f10_0 .net "b", 31 0, v0000015eab4eb980_0;  alias, 1 drivers
v0000015eab4f01f0_0 .net "y", 31 0, L_0000015eab4fa970;  alias, 1 drivers
L_0000015eab4fa970 .arith/sum 32, v0000015eab4ee5a0_0, v0000015eab4eb980_0;
S_0000015eab4e91a0 .scope module, "pcmux" "mux2" 3 290, 3 433 0, S_0000015eab4863d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0000015eab4727d0 .param/l "WIDTH" 0 3 433, +C4<00000000000000000000000000100000>;
v0000015eab4f0ab0_0 .net "d0", 31 0, L_0000015eab4f9610;  alias, 1 drivers
v0000015eab4f0830_0 .net "d1", 31 0, v0000015eab4e6880_0;  alias, 1 drivers
v0000015eab4f1690_0 .net "s", 0 0, L_0000015eab455380;  alias, 1 drivers
v0000015eab4f0290_0 .net "y", 31 0, L_0000015eab4f9bb0;  alias, 1 drivers
L_0000015eab4f9bb0 .functor MUXZ 32, L_0000015eab4f9610, v0000015eab4e6880_0, L_0000015eab455380, C4<>;
S_0000015eab4e8390 .scope module, "pcreg" "flopr" 3 287, 3 422 0, S_0000015eab4863d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_0000015eab472290 .param/l "WIDTH" 0 3 422, +C4<00000000000000000000000000100000>;
v0000015eab4f0b50_0 .net "clk", 0 0, v0000015eab4fa150_0;  alias, 1 drivers
v0000015eab4f1f50_0 .net "d", 31 0, L_0000015eab4f9bb0;  alias, 1 drivers
v0000015eab4f00b0_0 .net "enable", 0 0, v0000015eab4ea1c0_0;  alias, 1 drivers
v0000015eab4f0330_0 .var "q", 31 0;
v0000015eab4f15f0_0 .net "reset", 0 0, v0000015eab4fa0b0_0;  alias, 1 drivers
S_0000015eab4e8520 .scope module, "resultmux" "mux3" 3 326, 3 441 0, S_0000015eab4863d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 32 "y";
P_0000015eab472910 .param/l "WIDTH" 0 3 441, +C4<00000000000000000000000000100000>;
v0000015eab4f0970_0 .net *"_ivl_1", 0 0, L_0000015eab4fcf90;  1 drivers
v0000015eab4f03d0_0 .net *"_ivl_3", 0 0, L_0000015eab4fbb90;  1 drivers
v0000015eab4f1eb0_0 .net *"_ivl_4", 31 0, L_0000015eab4fbd70;  1 drivers
v0000015eab4f1410_0 .net "d0", 31 0, v0000015eab4ee640_0;  alias, 1 drivers
v0000015eab4f0bf0_0 .net "d1", 31 0, v0000015eab4eea00_0;  alias, 1 drivers
v0000015eab4f1e10_0 .net "d2", 31 0, v0000015eab4ee960_0;  alias, 1 drivers
v0000015eab4f0d30_0 .net "s", 1 0, v0000015eab4ee820_0;  alias, 1 drivers
v0000015eab4f0fb0_0 .net "y", 31 0, L_0000015eab4fca90;  alias, 1 drivers
L_0000015eab4fcf90 .part v0000015eab4ee820_0, 1, 1;
L_0000015eab4fbb90 .part v0000015eab4ee820_0, 0, 1;
L_0000015eab4fbd70 .functor MUXZ 32, v0000015eab4ee640_0, v0000015eab4eea00_0, L_0000015eab4fbb90, C4<>;
L_0000015eab4fca90 .functor MUXZ 32, L_0000015eab4fbd70, v0000015eab4ee960_0, L_0000015eab4fcf90, C4<>;
S_0000015eab4e94c0 .scope module, "rf" "regfile" 3 293, 3 376 0, S_0000015eab4863d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we3";
    .port_info 2 /INPUT 5 "a1";
    .port_info 3 /INPUT 5 "a2";
    .port_info 4 /INPUT 5 "a3";
    .port_info 5 /INPUT 32 "wd3";
    .port_info 6 /OUTPUT 32 "rd1";
    .port_info 7 /OUTPUT 32 "rd2";
v0000015eab4f0150_0 .net *"_ivl_0", 31 0, L_0000015eab4fb690;  1 drivers
v0000015eab4f0dd0_0 .net *"_ivl_10", 6 0, L_0000015eab4fb7d0;  1 drivers
L_0000015eab4fd1a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000015eab4f0790_0 .net *"_ivl_13", 1 0, L_0000015eab4fd1a0;  1 drivers
L_0000015eab4fd1e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000015eab4f1cd0_0 .net/2u *"_ivl_14", 31 0, L_0000015eab4fd1e8;  1 drivers
v0000015eab4f06f0_0 .net *"_ivl_18", 31 0, L_0000015eab4f9110;  1 drivers
L_0000015eab4fd230 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000015eab4f0470_0 .net *"_ivl_21", 26 0, L_0000015eab4fd230;  1 drivers
L_0000015eab4fd278 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000015eab4f1190_0 .net/2u *"_ivl_22", 31 0, L_0000015eab4fd278;  1 drivers
v0000015eab4f0e70_0 .net *"_ivl_24", 0 0, L_0000015eab4f91b0;  1 drivers
v0000015eab4f0510_0 .net *"_ivl_26", 31 0, L_0000015eab4f9c50;  1 drivers
v0000015eab4f1730_0 .net *"_ivl_28", 6 0, L_0000015eab4faa10;  1 drivers
L_0000015eab4fd110 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000015eab4f05b0_0 .net *"_ivl_3", 26 0, L_0000015eab4fd110;  1 drivers
L_0000015eab4fd2c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000015eab4f08d0_0 .net *"_ivl_31", 1 0, L_0000015eab4fd2c0;  1 drivers
L_0000015eab4fd308 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000015eab4f1050_0 .net/2u *"_ivl_32", 31 0, L_0000015eab4fd308;  1 drivers
L_0000015eab4fd158 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000015eab4f19b0_0 .net/2u *"_ivl_4", 31 0, L_0000015eab4fd158;  1 drivers
v0000015eab4f10f0_0 .net *"_ivl_6", 0 0, L_0000015eab4fb730;  1 drivers
v0000015eab4f17d0_0 .net *"_ivl_8", 31 0, L_0000015eab4fa1f0;  1 drivers
v0000015eab4f0a10_0 .net "a1", 4 0, L_0000015eab4f97f0;  1 drivers
v0000015eab4f12d0_0 .net "a2", 4 0, L_0000015eab4f9cf0;  1 drivers
v0000015eab4f1230_0 .net "a3", 4 0, v0000015eab4eeb40_0;  alias, 1 drivers
v0000015eab4f14b0_0 .net "clk", 0 0, v0000015eab4fa150_0;  alias, 1 drivers
v0000015eab4f1870_0 .net "rd1", 31 0, L_0000015eab4fb870;  alias, 1 drivers
v0000015eab4f1910_0 .net "rd2", 31 0, L_0000015eab4f9750;  alias, 1 drivers
v0000015eab4f1a50 .array "rf", 0 31, 31 0;
v0000015eab4f1af0_0 .net "wd3", 31 0, L_0000015eab4fca90;  alias, 1 drivers
v0000015eab4f1b90_0 .net "we3", 0 0, v0000015eab4efe00_0;  alias, 1 drivers
E_0000015eab472f10/0 .event negedge, v0000015eab479210_0;
E_0000015eab472f10/1 .event posedge, v0000015eab479210_0;
E_0000015eab472f10 .event/or E_0000015eab472f10/0, E_0000015eab472f10/1;
L_0000015eab4fb690 .concat [ 5 27 0 0], L_0000015eab4f97f0, L_0000015eab4fd110;
L_0000015eab4fb730 .cmp/ne 32, L_0000015eab4fb690, L_0000015eab4fd158;
L_0000015eab4fa1f0 .array/port v0000015eab4f1a50, L_0000015eab4fb7d0;
L_0000015eab4fb7d0 .concat [ 5 2 0 0], L_0000015eab4f97f0, L_0000015eab4fd1a0;
L_0000015eab4fb870 .functor MUXZ 32, L_0000015eab4fd1e8, L_0000015eab4fa1f0, L_0000015eab4fb730, C4<>;
L_0000015eab4f9110 .concat [ 5 27 0 0], L_0000015eab4f9cf0, L_0000015eab4fd230;
L_0000015eab4f91b0 .cmp/ne 32, L_0000015eab4f9110, L_0000015eab4fd278;
L_0000015eab4f9c50 .array/port v0000015eab4f1a50, L_0000015eab4faa10;
L_0000015eab4faa10 .concat [ 5 2 0 0], L_0000015eab4f9cf0, L_0000015eab4fd2c0;
L_0000015eab4f9750 .functor MUXZ 32, L_0000015eab4fd308, L_0000015eab4f9c50, L_0000015eab4f91b0, C4<>;
S_0000015eab4e86b0 .scope module, "srcaforwardingmux" "mux3" 3 321, 3 441 0, S_0000015eab4863d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 32 "y";
P_0000015eab472cd0 .param/l "WIDTH" 0 3 441, +C4<00000000000000000000000000100000>;
v0000015eab4f1c30_0 .net *"_ivl_1", 0 0, L_0000015eab4fad30;  1 drivers
v0000015eab4f47b0_0 .net *"_ivl_3", 0 0, L_0000015eab4fa510;  1 drivers
v0000015eab4f5c50_0 .net *"_ivl_4", 31 0, L_0000015eab4fa5b0;  1 drivers
v0000015eab4f5b10_0 .net "d0", 31 0, v0000015eab4ef900_0;  alias, 1 drivers
v0000015eab4f4530_0 .net "d1", 31 0, L_0000015eab4fca90;  alias, 1 drivers
v0000015eab4f5bb0_0 .net "d2", 31 0, v0000015eab4e70a0_0;  alias, 1 drivers
v0000015eab4f4f30_0 .net "s", 1 0, v0000015eab4eb020_0;  alias, 1 drivers
v0000015eab4f4710_0 .net "y", 31 0, L_0000015eab4fa650;  alias, 1 drivers
L_0000015eab4fad30 .part v0000015eab4eb020_0, 1, 1;
L_0000015eab4fa510 .part v0000015eab4eb020_0, 0, 1;
L_0000015eab4fa5b0 .functor MUXZ 32, v0000015eab4ef900_0, L_0000015eab4fca90, L_0000015eab4fa510, C4<>;
L_0000015eab4fa650 .functor MUXZ 32, L_0000015eab4fa5b0, v0000015eab4e70a0_0, L_0000015eab4fad30, C4<>;
S_0000015eab4e9650 .scope module, "srcbforwardingmux" "mux3" 3 322, 3 441 0, S_0000015eab4863d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 32 "y";
P_0000015eab4726d0 .param/l "WIDTH" 0 3 441, +C4<00000000000000000000000000100000>;
v0000015eab4f4d50_0 .net *"_ivl_1", 0 0, L_0000015eab4faab0;  1 drivers
v0000015eab4f4e90_0 .net *"_ivl_3", 0 0, L_0000015eab4fa6f0;  1 drivers
v0000015eab4f40d0_0 .net *"_ivl_4", 31 0, L_0000015eab4fa790;  1 drivers
v0000015eab4f5cf0_0 .net "d0", 31 0, v0000015eab4eed20_0;  alias, 1 drivers
v0000015eab4f57f0_0 .net "d1", 31 0, L_0000015eab4fca90;  alias, 1 drivers
v0000015eab4f4fd0_0 .net "d2", 31 0, v0000015eab4e70a0_0;  alias, 1 drivers
v0000015eab4f51b0_0 .net "s", 1 0, v0000015eab4ea8a0_0;  alias, 1 drivers
v0000015eab4f5930_0 .net "y", 31 0, L_0000015eab4fa830;  alias, 1 drivers
L_0000015eab4faab0 .part v0000015eab4ea8a0_0, 1, 1;
L_0000015eab4fa6f0 .part v0000015eab4ea8a0_0, 0, 1;
L_0000015eab4fa790 .functor MUXZ 32, v0000015eab4eed20_0, L_0000015eab4fca90, L_0000015eab4fa6f0, C4<>;
L_0000015eab4fa830 .functor MUXZ 32, L_0000015eab4fa790, v0000015eab4e70a0_0, L_0000015eab4faab0, C4<>;
S_0000015eab4e89d0 .scope module, "srcbmux" "mux2" 3 324, 3 433 0, S_0000015eab4863d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0000015eab4728d0 .param/l "WIDTH" 0 3 433, +C4<00000000000000000000000000100000>;
v0000015eab4f5f70_0 .net "d0", 31 0, L_0000015eab4fa830;  alias, 1 drivers
v0000015eab4f4df0_0 .net "d1", 31 0, v0000015eab4eb980_0;  alias, 1 drivers
v0000015eab4f5610_0 .net "s", 0 0, v0000015eab4eb520_0;  alias, 1 drivers
v0000015eab4f4670_0 .net "y", 31 0, L_0000015eab4fab50;  alias, 1 drivers
L_0000015eab4fab50 .functor MUXZ 32, L_0000015eab4fa830, v0000015eab4eb980_0, v0000015eab4eb520_0, C4<>;
    .scope S_0000015eab486240;
T_0 ;
Ewait_0 .event/or E_0000015eab471990, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0000015eab479850_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %pushi/vec4 2038, 2038, 11;
    %store/vec4 v0000015eab4788b0_0, 0, 11;
    %jmp T_0.7;
T_0.0 ;
    %pushi/vec4 1168, 0, 11;
    %store/vec4 v0000015eab4788b0_0, 0, 11;
    %jmp T_0.7;
T_0.1 ;
    %pushi/vec4 448, 0, 11;
    %store/vec4 v0000015eab4788b0_0, 0, 11;
    %jmp T_0.7;
T_0.2 ;
    %pushi/vec4 1796, 768, 11;
    %store/vec4 v0000015eab4788b0_0, 0, 11;
    %jmp T_0.7;
T_0.3 ;
    %pushi/vec4 522, 0, 11;
    %store/vec4 v0000015eab4788b0_0, 0, 11;
    %jmp T_0.7;
T_0.4 ;
    %pushi/vec4 1156, 0, 11;
    %store/vec4 v0000015eab4788b0_0, 0, 11;
    %jmp T_0.7;
T_0.5 ;
    %pushi/vec4 1825, 0, 11;
    %store/vec4 v0000015eab4788b0_0, 0, 11;
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000015eab4860b0;
T_1 ;
Ewait_1 .event/or E_0000015eab471c90, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0000015eab479e90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %load/vec4 v0000015eab479d50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v0000015eab478590_0, 0, 3;
    %jmp T_1.9;
T_1.4 ;
    %load/vec4 v0000015eab4798f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000015eab478590_0, 0, 3;
    %jmp T_1.11;
T_1.10 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000015eab478590_0, 0, 3;
T_1.11 ;
    %jmp T_1.9;
T_1.5 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000015eab478590_0, 0, 3;
    %jmp T_1.9;
T_1.6 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000015eab478590_0, 0, 3;
    %jmp T_1.9;
T_1.7 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000015eab478590_0, 0, 3;
    %jmp T_1.9;
T_1.9 ;
    %pop/vec4 1;
    %jmp T_1.3;
T_1.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000015eab478590_0, 0, 3;
    %jmp T_1.3;
T_1.1 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000015eab478590_0, 0, 3;
    %jmp T_1.3;
T_1.3 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000015eab4e8390;
T_2 ;
    %wait E_0000015eab471f90;
    %load/vec4 v0000015eab4f15f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000015eab4f0330_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000015eab4f00b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0000015eab4f1f50_0;
    %assign/vec4 v0000015eab4f0330_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0000015eab4f0330_0;
    %assign/vec4 v0000015eab4f0330_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000015eab4e94c0;
T_3 ;
    %wait E_0000015eab472f10;
    %load/vec4 v0000015eab4f1b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0000015eab4f1af0_0;
    %load/vec4 v0000015eab4f1230_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000015eab4f1a50, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000015eab4e8070;
T_4 ;
Ewait_2 .event/or E_0000015eab472790, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0000015eab4eb3e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0000015eab4ea9e0_0, 0, 32;
    %jmp T_4.5;
T_4.0 ;
    %load/vec4 v0000015eab4ea300_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0000015eab4ea300_0;
    %parti/s 12, 13, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000015eab4ea9e0_0, 0, 32;
    %jmp T_4.5;
T_4.1 ;
    %load/vec4 v0000015eab4ea300_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0000015eab4ea300_0;
    %parti/s 7, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000015eab4ea300_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000015eab4ea9e0_0, 0, 32;
    %jmp T_4.5;
T_4.2 ;
    %load/vec4 v0000015eab4ea300_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0000015eab4ea300_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000015eab4ea300_0;
    %parti/s 6, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000015eab4ea300_0;
    %parti/s 4, 1, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000015eab4ea9e0_0, 0, 32;
    %jmp T_4.5;
T_4.3 ;
    %load/vec4 v0000015eab4ea300_0;
    %parti/s 1, 24, 6;
    %replicate 12;
    %load/vec4 v0000015eab4ea300_0;
    %parti/s 8, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000015eab4ea300_0;
    %parti/s 1, 13, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000015eab4ea300_0;
    %parti/s 10, 14, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000015eab4ea9e0_0, 0, 32;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000015eab4e9c90;
T_5 ;
Ewait_3 .event/or E_0000015eab472590, E_0x0;
    %wait Ewait_3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000015eab4eb020_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000015eab4ea8a0_0, 0, 2;
    %load/vec4 v0000015eab4ebac0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_5.3, 10;
    %load/vec4 v0000015eab4ead00_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v0000015eab4ead00_0;
    %load/vec4 v0000015eab4eae40_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000015eab4eb020_0, 0, 2;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000015eab4eada0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_5.7, 10;
    %load/vec4 v0000015eab4eaa80_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.6, 9;
    %load/vec4 v0000015eab4eaa80_0;
    %load/vec4 v0000015eab4eae40_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_5.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000015eab4eb020_0, 0, 2;
T_5.4 ;
T_5.1 ;
    %load/vec4 v0000015eab4ebac0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_5.11, 10;
    %load/vec4 v0000015eab4ead00_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.10, 9;
    %load/vec4 v0000015eab4ead00_0;
    %load/vec4 v0000015eab4eb700_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_5.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.8, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000015eab4ea8a0_0, 0, 2;
    %jmp T_5.9;
T_5.8 ;
    %load/vec4 v0000015eab4eada0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_5.15, 10;
    %load/vec4 v0000015eab4eaa80_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.14, 9;
    %load/vec4 v0000015eab4eaa80_0;
    %load/vec4 v0000015eab4eb700_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_5.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000015eab4ea8a0_0, 0, 2;
T_5.12 ;
T_5.9 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000015eab4e97e0;
T_6 ;
Ewait_4 .event/or E_0000015eab472950, E_0x0;
    %wait Ewait_4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000015eab4ea1c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000015eab4eb0c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015eab4ea120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015eab4eaee0_0, 0, 1;
    %load/vec4 v0000015eab4eb160_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.2, 9;
    %load/vec4 v0000015eab4eb480_0;
    %load/vec4 v0000015eab4ea440_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_6.3, 4;
    %load/vec4 v0000015eab4eb480_0;
    %load/vec4 v0000015eab4eb200_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_6.3;
    %and;
T_6.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015eab4ea1c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015eab4eb0c0_0, 0, 1;
T_6.0 ;
    %load/vec4 v0000015eab4ea3a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000015eab4ea120_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000015eab4eaee0_0, 0, 1;
T_6.4 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000015eab4e8e80;
T_7 ;
Ewait_5 .event/or E_0000015eab471bd0, E_0x0;
    %wait Ewait_5;
    %load/vec4 v0000015eab4e7960_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0000015eab4e7000_0, 0, 32;
    %jmp T_7.9;
T_7.0 ;
    %load/vec4 v0000015eab4e7dc0_0;
    %store/vec4 v0000015eab4e7000_0, 0, 32;
    %jmp T_7.9;
T_7.1 ;
    %load/vec4 v0000015eab4e7dc0_0;
    %store/vec4 v0000015eab4e7000_0, 0, 32;
    %jmp T_7.9;
T_7.2 ;
    %load/vec4 v0000015eab4e7e60_0;
    %load/vec4 v0000015eab4e6f60_0;
    %and;
    %store/vec4 v0000015eab4e7000_0, 0, 32;
    %jmp T_7.9;
T_7.3 ;
    %load/vec4 v0000015eab4e7e60_0;
    %load/vec4 v0000015eab4e6f60_0;
    %or;
    %store/vec4 v0000015eab4e7000_0, 0, 32;
    %jmp T_7.9;
T_7.4 ;
    %load/vec4 v0000015eab4e7e60_0;
    %load/vec4 v0000015eab4e6f60_0;
    %xor;
    %store/vec4 v0000015eab4e7000_0, 0, 32;
    %jmp T_7.9;
T_7.5 ;
    %load/vec4 v0000015eab4e7dc0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %load/vec4 v0000015eab4e7140_0;
    %pad/u 32;
    %xor;
    %store/vec4 v0000015eab4e7000_0, 0, 32;
    %jmp T_7.9;
T_7.6 ;
    %load/vec4 v0000015eab4e7e60_0;
    %load/vec4 v0000015eab4e6f60_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0000015eab4e7000_0, 0, 32;
    %jmp T_7.9;
T_7.7 ;
    %load/vec4 v0000015eab4e7e60_0;
    %load/vec4 v0000015eab4e6f60_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0000015eab4e7000_0, 0, 32;
    %jmp T_7.9;
T_7.9 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000015eab4e9010;
T_8 ;
    %wait E_0000015eab472bd0;
    %load/vec4 v0000015eab4ef180_0;
    %load/vec4 v0000015eab4ee500_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000015eab4ee780_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000015eab4efae0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000015eab4ee320_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000015eab4efb80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0000015eab4ee140_0;
    %assign/vec4 v0000015eab4ee780_0, 0;
    %load/vec4 v0000015eab4ef5e0_0;
    %assign/vec4 v0000015eab4efae0_0, 0;
    %load/vec4 v0000015eab4eef00_0;
    %assign/vec4 v0000015eab4ee320_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0000015eab4ee780_0;
    %assign/vec4 v0000015eab4ee780_0, 0;
    %load/vec4 v0000015eab4efae0_0;
    %assign/vec4 v0000015eab4efae0_0, 0;
    %load/vec4 v0000015eab4ee320_0;
    %assign/vec4 v0000015eab4ee320_0, 0;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000015eab4e9970;
T_9 ;
    %wait E_0000015eab472e50;
    %load/vec4 v0000015eab4eee60_0;
    %load/vec4 v0000015eab4eebe0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000015eab4ee5a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000015eab4ef900_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000015eab4eed20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000015eab4eb980_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000015eab4eb2a0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000015eab4ef360_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000015eab4ef400_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000015eab4ef9a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000015eab4eedc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015eab4eb520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015eab4ef4a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015eab4efa40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015eab4eb840_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000015eab4eefa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015eab4eeaa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015eab4ef7c0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000015eab4ee3c0_0;
    %assign/vec4 v0000015eab4ee5a0_0, 0;
    %load/vec4 v0000015eab4ef040_0;
    %assign/vec4 v0000015eab4ef900_0, 0;
    %load/vec4 v0000015eab4ee280_0;
    %assign/vec4 v0000015eab4eed20_0, 0;
    %load/vec4 v0000015eab4eb8e0_0;
    %assign/vec4 v0000015eab4eb980_0, 0;
    %load/vec4 v0000015eab4ea940_0;
    %assign/vec4 v0000015eab4eb2a0_0, 0;
    %load/vec4 v0000015eab4ef720_0;
    %assign/vec4 v0000015eab4ef360_0, 0;
    %load/vec4 v0000015eab4efd60_0;
    %assign/vec4 v0000015eab4ef400_0, 0;
    %load/vec4 v0000015eab4ef540_0;
    %assign/vec4 v0000015eab4ef9a0_0, 0;
    %load/vec4 v0000015eab4ee8c0_0;
    %assign/vec4 v0000015eab4eedc0_0, 0;
    %load/vec4 v0000015eab4eb340_0;
    %assign/vec4 v0000015eab4eb520_0, 0;
    %load/vec4 v0000015eab4efea0_0;
    %assign/vec4 v0000015eab4ef4a0_0, 0;
    %load/vec4 v0000015eab4eec80_0;
    %assign/vec4 v0000015eab4efa40_0, 0;
    %load/vec4 v0000015eab4eb7a0_0;
    %assign/vec4 v0000015eab4eb840_0, 0;
    %load/vec4 v0000015eab4ee1e0_0;
    %assign/vec4 v0000015eab4eefa0_0, 0;
    %load/vec4 v0000015eab4ee6e0_0;
    %assign/vec4 v0000015eab4eeaa0_0, 0;
    %load/vec4 v0000015eab4ef860_0;
    %assign/vec4 v0000015eab4ef7c0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000015eab4e9330;
T_10 ;
    %wait E_0000015eab471f90;
    %load/vec4 v0000015eab4ebb60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015eab4eb5c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000015eab4e70a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000015eab4ebca0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000015eab4e6880_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000015eab4ea620_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000015eab4eba20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015eab4eaf80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015eab4ea080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015eab4eb660_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000015eab4ea4e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015eab4ea6c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015eab4ebf20_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000015eab4eac60_0;
    %assign/vec4 v0000015eab4eb5c0_0, 0;
    %load/vec4 v0000015eab4e6740_0;
    %assign/vec4 v0000015eab4e70a0_0, 0;
    %load/vec4 v0000015eab4ea580_0;
    %assign/vec4 v0000015eab4ebca0_0, 0;
    %load/vec4 v0000015eab4e71e0_0;
    %assign/vec4 v0000015eab4e6880_0, 0;
    %load/vec4 v0000015eab4eabc0_0;
    %assign/vec4 v0000015eab4ea620_0, 0;
    %load/vec4 v0000015eab4ea760_0;
    %assign/vec4 v0000015eab4eba20_0, 0;
    %load/vec4 v0000015eab4eab20_0;
    %assign/vec4 v0000015eab4eaf80_0, 0;
    %load/vec4 v0000015eab4ebc00_0;
    %assign/vec4 v0000015eab4ea080_0, 0;
    %load/vec4 v0000015eab4e6920_0;
    %assign/vec4 v0000015eab4eb660_0, 0;
    %load/vec4 v0000015eab4ebd40_0;
    %assign/vec4 v0000015eab4ea4e0_0, 0;
    %load/vec4 v0000015eab4ea260_0;
    %assign/vec4 v0000015eab4ea6c0_0, 0;
    %load/vec4 v0000015eab4ebde0_0;
    %assign/vec4 v0000015eab4ebf20_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000015eab4e9e20;
T_11 ;
    %wait E_0000015eab471f90;
    %load/vec4 v0000015eab4f1550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000015eab4eea00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000015eab4ee640_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000015eab4eeb40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000015eab4ee960_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000015eab4ee820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015eab4efe00_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000015eab4efc20_0;
    %assign/vec4 v0000015eab4eea00_0, 0;
    %load/vec4 v0000015eab4ee0a0_0;
    %assign/vec4 v0000015eab4ee640_0, 0;
    %load/vec4 v0000015eab4ef2c0_0;
    %assign/vec4 v0000015eab4eeb40_0, 0;
    %load/vec4 v0000015eab4ef680_0;
    %assign/vec4 v0000015eab4ee960_0, 0;
    %load/vec4 v0000015eab4ef220_0;
    %assign/vec4 v0000015eab4ee820_0, 0;
    %load/vec4 v0000015eab4efcc0_0;
    %assign/vec4 v0000015eab4efe00_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000015eab486ba0;
T_12 ;
    %vpi_call/w 3 455 "$readmemh", "riscvtest.txt", v0000015eab478810 {0 0 0};
    %end;
    .thread T_12;
    .scope S_0000015eab486880;
T_13 ;
    %wait E_0000015eab471390;
    %load/vec4 v0000015eab478d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0000015eab478b30_0;
    %load/vec4 v0000015eab479c10_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000015eab478310, 0, 4;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0000015eab4866f0;
T_14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015eab4fa0b0_0, 0;
    %delay 22000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015eab4fa0b0_0, 0;
    %end;
    .thread T_14;
    .scope S_0000015eab4866f0;
T_15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015eab4fa150_0, 0;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015eab4fa150_0, 0;
    %delay 5000, 0;
    %jmp T_15;
    .thread T_15;
    .scope S_0000015eab4866f0;
T_16 ;
    %wait E_0000015eab471810;
    %vpi_call/w 3 115 "$display", "Time: %5d, PC: %4h, Instr: %8h, MemWrite: %4b, DataAdr: %4h, WriteData: %4h, Rs2: %8h, PCSrc: %1b, PCTarget_MEM: %8h, PCTarget: %8h, Branch_MEM: %1b, Jump_MEM: %1b, Zero_MEM: %1b, SrcA_final: %8h, SrcB: %8h, AluResult_MEM: %8h, UlaA: %2b, UlaB: %2b, ALUResult: %8h, ALUSrc_EX: %1b, ImmExt_EX: %8h, ImmExt: %8h, SrcB_final: %8h, Instr_ID: %8h, MainDecOp: %7b, ALUControl: %3b, Branch: %1b, Jump: %1b, PCNext: %32b, Zero: %1b, Rd_WB: %8h, Result: %8h, RegWrite_WB: %1b, wd3: %8h \012\012", $time, v0000015eab4f9250_0, v0000015eab4f76c0_0, v0000015eab4f9430_0, v0000015eab4fb0f0_0, v0000015eab4f6180_0, &PV<v0000015eab4f4490_0, 20, 5>, v0000015eab4fafb0_0, v0000015eab4f7c60_0, v0000015eab4f7da0_0, v0000015eab4f42b0_0, v0000015eab4f4990_0, v0000015eab4f7f80_0, v0000015eab4f6540_0, v0000015eab4f7080_0, v0000015eab4f43f0_0, v0000015eab4f6720_0, v0000015eab4f6e00_0, v0000015eab4f4350_0, v0000015eab4f48f0_0, v0000015eab4f5250_0, v0000015eab4f5890_0, v0000015eab4f6680_0, v0000015eab4f4490_0, v0000015eab479850_0, v0000015eab4f5070_0, v0000015eab4f54d0_0, v0000015eab4f52f0_0, v0000015eab4f5750_0, v0000015eab4f6860_0, v0000015eab4f62c0_0, v0000015eab4f6400_0, v0000015eab4f7e40_0, v0000015eab4f1af0_0 {0 0 0};
    %load/vec4 v0000015eab4f9430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0000015eab4fb0f0_0;
    %pushi/vec4 100, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0000015eab4fb410_0;
    %pushi/vec4 25, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %vpi_call/w 3 120 "$display", "Simulation succeeded" {0 0 0};
    %vpi_call/w 3 121 "$stop" {0 0 0};
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0000015eab4fb0f0_0;
    %cmpi/ne 96, 0, 32;
    %jmp/0xz  T_16.4, 6;
    %vpi_call/w 3 123 "$display", "Simulation failed" {0 0 0};
    %vpi_call/w 3 124 "$stop" {0 0 0};
T_16.4 ;
T_16.3 ;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "-";
    ".\riscvsingle.sv";
