{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1638001705061 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638001705061 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 27 16:28:25 2021 " "Processing started: Sat Nov 27 16:28:25 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638001705061 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638001705061 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISC-V-Processor -c RISC-V-Processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISC-V-Processor -c RISC-V-Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638001705061 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1638001705272 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 32 " "Parallel compilation is enabled and will use 16 of the 32 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1638001705273 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "RISC_V_Processor.v(648) " "Verilog HDL information at RISC_V_Processor.v(648): always construct contains both blocking and non-blocking assignments" {  } { { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 648 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1638001709805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v_processor.v 6 6 " "Found 6 design units, including 6 entities, in source file risc_v_processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 ascii_to_digit " "Found entity 1: ascii_to_digit" {  } { { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638001709806 ""} { "Info" "ISGN_ENTITY_NAME" "2 output_int32_ascii " "Found entity 2: output_int32_ascii" {  } { { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638001709806 ""} { "Info" "ISGN_ENTITY_NAME" "3 output_hex_ascii " "Found entity 3: output_hex_ascii" {  } { { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638001709806 ""} { "Info" "ISGN_ENTITY_NAME" "4 pc_reg " "Found entity 4: pc_reg" {  } { { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 127 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638001709806 ""} { "Info" "ISGN_ENTITY_NAME" "5 sig_translate " "Found entity 5: sig_translate" {  } { { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 141 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638001709806 ""} { "Info" "ISGN_ENTITY_NAME" "6 RISC_V_Processor " "Found entity 6: RISC_V_Processor" {  } { { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 173 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638001709806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638001709806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638001709807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638001709807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "immediate_constructor.v 1 1 " "Found 1 design units, including 1 entities, in source file immediate_constructor.v" { { "Info" "ISGN_ENTITY_NAME" "1 immediate_constructor " "Found entity 1: immediate_constructor" {  } { { "immediate_constructor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/immediate_constructor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638001709808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638001709808 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "type memory.v(6) " "Verilog HDL Declaration warning at memory.v(6): \"type\" is SystemVerilog-2005 keyword" {  } { { "memory.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/memory.v" 6 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1638001709809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638001709809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638001709809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638001709810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638001709810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638001709811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638001709811 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "RISC_V_Processor.v(60) " "Verilog HDL Instantiation warning at RISC_V_Processor.v(60): instance has no name" {  } { { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 60 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1638001709811 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "RISC_V_Processor.v(107) " "Verilog HDL Instantiation warning at RISC_V_Processor.v(107): instance has no name" {  } { { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 107 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1638001709811 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RISC_V_Processor " "Elaborating entity \"RISC_V_Processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1638001709968 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "id_wire_opcode RISC_V_Processor.v(300) " "Verilog HDL or VHDL warning at RISC_V_Processor.v(300): object \"id_wire_opcode\" assigned a value but never read" {  } { { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 300 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1638001709971 "|RISC_V_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ex_Stype RISC_V_Processor.v(379) " "Verilog HDL or VHDL warning at RISC_V_Processor.v(379): object \"ex_Stype\" assigned a value but never read" {  } { { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 379 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1638001709971 "|RISC_V_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ex_Btype RISC_V_Processor.v(380) " "Verilog HDL or VHDL warning at RISC_V_Processor.v(380): object \"ex_Btype\" assigned a value but never read" {  } { { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 380 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1638001709971 "|RISC_V_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ex_Utype RISC_V_Processor.v(381) " "Verilog HDL or VHDL warning at RISC_V_Processor.v(381): object \"ex_Utype\" assigned a value but never read" {  } { { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 381 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1638001709971 "|RISC_V_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ex_Jtype RISC_V_Processor.v(382) " "Verilog HDL or VHDL warning at RISC_V_Processor.v(382): object \"ex_Jtype\" assigned a value but never read" {  } { { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 382 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1638001709971 "|RISC_V_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ex_Rtype RISC_V_Processor.v(383) " "Verilog HDL or VHDL warning at RISC_V_Processor.v(383): object \"ex_Rtype\" assigned a value but never read" {  } { { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 383 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1638001709971 "|RISC_V_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ex_rs1 RISC_V_Processor.v(396) " "Verilog HDL or VHDL warning at RISC_V_Processor.v(396): object \"ex_rs1\" assigned a value but never read" {  } { { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 396 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1638001709971 "|RISC_V_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ex_rs2 RISC_V_Processor.v(397) " "Verilog HDL or VHDL warning at RISC_V_Processor.v(397): object \"ex_rs2\" assigned a value but never read" {  } { { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 397 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1638001709971 "|RISC_V_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ex_rd RISC_V_Processor.v(398) " "Verilog HDL or VHDL warning at RISC_V_Processor.v(398): object \"ex_rd\" assigned a value but never read" {  } { { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 398 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1638001709971 "|RISC_V_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ex_reg_r2 RISC_V_Processor.v(402) " "Verilog HDL or VHDL warning at RISC_V_Processor.v(402): object \"ex_reg_r2\" assigned a value but never read" {  } { { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 402 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1638001709971 "|RISC_V_Processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 RISC_V_Processor.v(452) " "Verilog HDL assignment warning at RISC_V_Processor.v(452): truncated value with size 32 to match size of target (1)" {  } { { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 452 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638001709971 "|RISC_V_Processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 RISC_V_Processor.v(598) " "Verilog HDL assignment warning at RISC_V_Processor.v(598): truncated value with size 32 to match size of target (16)" {  } { { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 598 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638001709971 "|RISC_V_Processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 RISC_V_Processor.v(641) " "Verilog HDL assignment warning at RISC_V_Processor.v(641): truncated value with size 32 to match size of target (16)" {  } { { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 641 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638001709971 "|RISC_V_Processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 4 RISC_V_Processor.v(643) " "Verilog HDL assignment warning at RISC_V_Processor.v(643): truncated value with size 16 to match size of target (4)" {  } { { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 643 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638001709972 "|RISC_V_Processor"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led_out\[8\] RISC_V_Processor.v(176) " "Output port \"led_out\[8\]\" at RISC_V_Processor.v(176) has no driver" {  } { { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 176 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1638001709972 "|RISC_V_Processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "output_hex_ascii output_hex_ascii:out_number " "Elaborating entity \"output_hex_ascii\" for hierarchy \"output_hex_ascii:out_number\"" {  } { { "RISC_V_Processor.v" "out_number" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638001709972 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 RISC_V_Processor.v(98) " "Verilog HDL assignment warning at RISC_V_Processor.v(98): truncated value with size 32 to match size of target (8)" {  } { { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638001709973 "|RISC_V_Processor|output_hex_ascii:out_number"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 RISC_V_Processor.v(99) " "Verilog HDL assignment warning at RISC_V_Processor.v(99): truncated value with size 32 to match size of target (8)" {  } { { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638001709973 "|RISC_V_Processor|output_hex_ascii:out_number"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 RISC_V_Processor.v(100) " "Verilog HDL assignment warning at RISC_V_Processor.v(100): truncated value with size 32 to match size of target (8)" {  } { { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638001709973 "|RISC_V_Processor|output_hex_ascii:out_number"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 RISC_V_Processor.v(101) " "Verilog HDL assignment warning at RISC_V_Processor.v(101): truncated value with size 32 to match size of target (8)" {  } { { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638001709973 "|RISC_V_Processor|output_hex_ascii:out_number"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ascii_to_digit output_hex_ascii:out_number\|ascii_to_digit:comb_96 " "Elaborating entity \"ascii_to_digit\" for hierarchy \"output_hex_ascii:out_number\|ascii_to_digit:comb_96\"" {  } { { "RISC_V_Processor.v" "comb_96" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638001709973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_reg pc_reg:pcreg0 " "Elaborating entity \"pc_reg\" for hierarchy \"pc_reg:pcreg0\"" {  } { { "RISC_V_Processor.v" "pcreg0" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638001709974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:reg0 " "Elaborating entity \"register\" for hierarchy \"register:reg0\"" {  } { { "RISC_V_Processor.v" "reg0" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638001709974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sig_translate sig_translate:st0 " "Elaborating entity \"sig_translate\" for hierarchy \"sig_translate:st0\"" {  } { { "RISC_V_Processor.v" "st0" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638001709980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "immediate_constructor immediate_constructor:id_immc " "Elaborating entity \"immediate_constructor\" for hierarchy \"immediate_constructor:id_immc\"" {  } { { "RISC_V_Processor.v" "id_immc" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638001709980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu0 " "Elaborating entity \"alu\" for hierarchy \"alu:alu0\"" {  } { { "RISC_V_Processor.v" "alu0" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638001709981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:mem0 " "Elaborating entity \"memory\" for hierarchy \"memory:mem0\"" {  } { { "RISC_V_Processor.v" "mem0" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638001709983 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 memory.v(52) " "Verilog HDL assignment warning at memory.v(52): truncated value with size 32 to match size of target (24)" {  } { { "memory.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/memory.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638001709984 "|RISC_V_Processor|memory:mem0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 memory.v(58) " "Verilog HDL assignment warning at memory.v(58): truncated value with size 32 to match size of target (16)" {  } { { "memory.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/memory.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638001709984 "|RISC_V_Processor|memory:mem0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram memory:mem0\|ram:ram0 " "Elaborating entity \"ram\" for hierarchy \"memory:mem0\|ram:ram0\"" {  } { { "memory.v" "ram0" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/memory.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638001709988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram memory:mem0\|ram:ram0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"memory:mem0\|ram:ram0\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "altsyncram_component" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ram.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638001710010 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory:mem0\|ram:ram0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"memory:mem0\|ram:ram0\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ram.v" 92 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638001710011 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory:mem0\|ram:ram0\|altsyncram:altsyncram_component " "Instantiated megafunction \"memory:mem0\|ram:ram0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001710011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001710011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001710011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001710011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001710011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file memory_init.hex " "Parameter \"init_file\" = \"memory_init.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001710011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001710011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001710011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001710011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001710011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001710011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001710011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001710011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001710011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001710011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001710011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001710011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001710011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001710011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001710011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001710011 ""}  } { { "ram.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ram.v" 92 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638001710011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7st1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7st1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7st1 " "Found entity 1: altsyncram_7st1" {  } { { "db/altsyncram_7st1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/altsyncram_7st1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638001710043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638001710043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7st1 memory:mem0\|ram:ram0\|altsyncram:altsyncram_component\|altsyncram_7st1:auto_generated " "Elaborating entity \"altsyncram_7st1\" for hierarchy \"memory:mem0\|ram:ram0\|altsyncram:altsyncram_component\|altsyncram_7st1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638001710043 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "RISC_V_Processor.v" "Mod0" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 641 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1638001712303 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "alu:alu0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"alu:alu0\|Mult0\"" {  } { { "ALU.v" "Mult0" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 61 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1638001712303 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "alu:alu0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"alu:alu0\|Mult1\"" {  } { { "ALU.v" "Mult1" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1638001712303 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "alu:alu0\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"alu:alu0\|Mult2\"" {  } { { "ALU.v" "Mult2" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 63 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1638001712303 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "alu:alu0\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"alu:alu0\|Div0\"" {  } { { "ALU.v" "Div0" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 73 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1638001712303 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "alu:alu0\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"alu:alu0\|Mult3\"" {  } { { "ALU.v" "Mult3" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 74 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1638001712303 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1638001712303 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 641 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638001712323 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 17 " "Parameter \"LPM_WIDTHN\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001712323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001712323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001712323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001712323 ""}  } { { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 641 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638001712323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_5bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5bm " "Found entity 1: lpm_divide_5bm" {  } { { "db/lpm_divide_5bm.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/lpm_divide_5bm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638001712350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638001712350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_slh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_slh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_slh " "Found entity 1: sign_div_unsign_slh" {  } { { "db/sign_div_unsign_slh.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/sign_div_unsign_slh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638001712357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638001712357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_87f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_87f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_87f " "Found entity 1: alt_u_div_87f" {  } { { "db/alt_u_div_87f.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/alt_u_div_87f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638001712367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638001712367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638001712396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638001712396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638001712424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638001712424 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:alu0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"alu:alu0\|lpm_mult:Mult0\"" {  } { { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 61 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638001712440 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:alu0\|lpm_mult:Mult0 " "Instantiated megafunction \"alu:alu0\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001712440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001712440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001712440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001712440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001712440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001712440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001712440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001712440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001712440 ""}  } { { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 61 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638001712440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_46t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_46t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_46t " "Found entity 1: mult_46t" {  } { { "db/mult_46t.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_46t.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638001712468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638001712468 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:alu0\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"alu:alu0\|lpm_mult:Mult1\"" {  } { { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638001712472 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:alu0\|lpm_mult:Mult1 " "Instantiated megafunction \"alu:alu0\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 64 " "Parameter \"LPM_WIDTHA\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001712472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001712472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 96 " "Parameter \"LPM_WIDTHP\" = \"96\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001712472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 96 " "Parameter \"LPM_WIDTHR\" = \"96\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001712472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001712472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001712472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001712472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001712472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001712472 ""}  } { { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638001712472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_hdt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_hdt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_hdt " "Found entity 1: mult_hdt" {  } { { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638001712501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638001712501 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:alu0\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"alu:alu0\|lpm_mult:Mult2\"" {  } { { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 63 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638001712505 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:alu0\|lpm_mult:Mult2 " "Instantiated megafunction \"alu:alu0\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001712505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001712505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001712505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001712505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001712505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001712505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001712505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001712505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001712505 ""}  } { { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 63 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638001712505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_7dt.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638001712533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638001712533 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:alu0\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"alu:alu0\|lpm_divide:Div0\"" {  } { { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 73 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638001712537 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:alu0\|lpm_divide:Div0 " "Instantiated megafunction \"alu:alu0\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001712537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001712537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001712537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001712537 ""}  } { { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 73 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638001712537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hkm " "Found entity 1: lpm_divide_hkm" {  } { { "db/lpm_divide_hkm.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/lpm_divide_hkm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638001712564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638001712564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/sign_div_unsign_9nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638001712571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638001712571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/alt_u_div_6af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638001712610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638001712610 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:alu0\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"alu:alu0\|lpm_mult:Mult3\"" {  } { { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 74 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638001712625 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:alu0\|lpm_mult:Mult3 " "Instantiated megafunction \"alu:alu0\|lpm_mult:Mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001712625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001712625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001712625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001712625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001712625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001712625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001712625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001712625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001712625 ""}  } { { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 74 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638001712625 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult3\|mult_7dt:auto_generated\|mac_mult7 " "Synthesized away node \"alu:alu0\|lpm_mult:Mult3\|mult_7dt:auto_generated\|mac_mult7\"" {  } { { "db/mult_7dt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_7dt.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 74 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638001712743 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult3|mult_7dt:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult3\|mult_7dt:auto_generated\|mac_out8 " "Synthesized away node \"alu:alu0\|lpm_mult:Mult3\|mult_7dt:auto_generated\|mac_out8\"" {  } { { "db/mult_7dt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_7dt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 74 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638001712743 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult3|mult_7dt:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|mac_mult15 " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|mac_mult15\"" {  } { { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 68 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638001712743 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|mac_mult15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|mac_out16 " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|mac_out16\"" {  } { { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 128 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638001712743 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|mac_out16"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1638001712743 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1638001712743 ""}
{ "Info" "IBAL_BAL_CONVERTED_DSP_SLICES" "3 " "Converted 3 DSP block slices" { { "Info" "IBAL_BAL_OVERALL_DSP_USAGE" "before 18 " "Used 18 DSP blocks before DSP block balancing" { { "Info" "IBAL_BAL_DSP_MODE_USAGE" "Simple Multiplier (18-bit) 18 18 " "Used 18 DSP block slices in \"Simple Multiplier (18-bit)\" mode implemented in approximately 18 DSP blocks" {  } {  } 0 270003 "Used %2!d! DSP block slices in \"%1!s!\" mode implemented in approximately %3!d! DSP blocks" 0 0 "Design Software" 0 -1 1638001713030 ""}  } {  } 0 270002 "Used %2!d! DSP blocks %1!s! DSP block balancing" 0 0 "Design Software" 0 -1 1638001713030 ""} { "Info" "IBAL_BAL_CONVERTED_DSP_SLICES_TO_LE" "3 " "Converted the following 3 DSP block slices to logic elements" { { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) alu:alu0\|lpm_mult:Mult2\|mult_7dt:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"alu:alu0\|lpm_mult:Mult2\|mult_7dt:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "alu:alu0\|lpm_mult:Mult2\|mult_7dt:auto_generated\|mac_out8 " "DSP block output node \"alu:alu0\|lpm_mult:Mult2\|mult_7dt:auto_generated\|mac_out8\"" {  } { { "db/mult_7dt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_7dt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 63 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638001713030 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "alu:alu0\|lpm_mult:Mult2\|mult_7dt:auto_generated\|mac_mult7 " "DSP block multiplier node \"alu:alu0\|lpm_mult:Mult2\|mult_7dt:auto_generated\|mac_mult7\"" {  } { { "db/mult_7dt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_7dt.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 63 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638001713030 ""}  } { { "db/mult_7dt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_7dt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 63 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001713030 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) alu:alu0\|lpm_mult:Mult0\|mult_46t:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"alu:alu0\|lpm_mult:Mult0\|mult_46t:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "alu:alu0\|lpm_mult:Mult0\|mult_46t:auto_generated\|mac_out8 " "DSP block output node \"alu:alu0\|lpm_mult:Mult0\|mult_46t:auto_generated\|mac_out8\"" {  } { { "db/mult_46t.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_46t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 61 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638001713030 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "alu:alu0\|lpm_mult:Mult0\|mult_46t:auto_generated\|mac_mult7 " "DSP block multiplier node \"alu:alu0\|lpm_mult:Mult0\|mult_46t:auto_generated\|mac_mult7\"" {  } { { "db/mult_46t.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_46t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 61 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638001713030 ""}  } { { "db/mult_46t.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_46t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 61 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001713030 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|mac_out14 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|mac_out14\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|mac_out14 " "DSP block output node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|mac_out14\"" {  } { { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 123 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638001713030 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|mac_mult13 " "DSP block multiplier node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|mac_mult13\"" {  } { { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638001713030 ""}  } { { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 123 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001713030 ""}  } {  } 0 270013 "Converted the following %1!d! DSP block slices to logic elements" 0 0 "Design Software" 0 -1 1638001713030 ""} { "Info" "IBAL_BAL_OVERALL_DSP_USAGE" "after 15 " "Used 15 DSP blocks after DSP block balancing" { { "Info" "IBAL_BAL_DSP_MODE_USAGE" "Simple Multiplier (18-bit) 15 15 " "Used 15 DSP block slices in \"Simple Multiplier (18-bit)\" mode implemented in approximately 15 DSP blocks" {  } {  } 0 270003 "Used %2!d! DSP block slices in \"%1!s!\" mode implemented in approximately %3!d! DSP blocks" 0 0 "Design Software" 0 -1 1638001713030 ""}  } {  } 0 270002 "Used %2!d! DSP blocks %1!s! DSP block balancing" 0 0 "Design Software" 0 -1 1638001713030 ""}  } {  } 0 270001 "Converted %1!d! DSP block slices" 0 0 "Analysis & Synthesis" 0 -1 1638001713030 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:alu0\|lpm_mult:Mult2\|mult_7dt:auto_generated\|alt_mac_mult:mac_mult7 " "Elaborated megafunction instantiation \"alu:alu0\|lpm_mult:Mult2\|mult_7dt:auto_generated\|alt_mac_mult:mac_mult7\"" {  } { { "db/mult_7dt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_7dt.tdf" 67 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638001713059 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:alu0\|lpm_mult:Mult2\|mult_7dt:auto_generated\|alt_mac_mult:mac_mult7 " "Instantiated megafunction \"alu:alu0\|lpm_mult:Mult2\|mult_7dt:auto_generated\|alt_mac_mult:mac_mult7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A UNSIGNED " "Parameter \"MULT_REPRESENTATION_A\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001713059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B UNSIGNED " "Parameter \"MULT_REPRESENTATION_B\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001713059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001713059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001713059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001713059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001713059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001713059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 14 " "Parameter \"dataa_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001713059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 14 " "Parameter \"datab_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001713059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 28 " "Parameter \"output_width\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001713059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001713059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001713059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001713059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001713059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001713059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001713059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001713059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001713059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001713059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001713059 ""}  } { { "db/mult_7dt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_7dt.tdf" 67 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638001713059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_mult_2vg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_mult_2vg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_mult_2vg1 " "Found entity 1: mac_mult_2vg1" {  } { { "db/mac_mult_2vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_2vg1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638001713085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638001713085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_qql.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_qql.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_qql " "Found entity 1: mult_qql" {  } { { "db/mult_qql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_qql.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638001713115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638001713115 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:alu0\|lpm_mult:Mult2\|mult_7dt:auto_generated\|alt_mac_out:mac_out8 " "Elaborated megafunction instantiation \"alu:alu0\|lpm_mult:Mult2\|mult_7dt:auto_generated\|alt_mac_out:mac_out8\"" {  } { { "db/mult_7dt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_7dt.tdf" 91 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638001713131 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:alu0\|lpm_mult:Mult2\|mult_7dt:auto_generated\|alt_mac_out:mac_out8 " "Instantiated megafunction \"alu:alu0\|lpm_mult:Mult2\|mult_7dt:auto_generated\|alt_mac_out:mac_out8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE OUTPUT_ONLY " "Parameter \"OPERATION_MODE\" = \"OUTPUT_ONLY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001713131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 28 " "Parameter \"dataa_width\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001713131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 0 " "Parameter \"datab_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001713131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datac_width 0 " "Parameter \"datac_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001713131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datad_width 0 " "Parameter \"datad_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001713131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 28 " "Parameter \"output_width\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001713131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001713131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001713131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clock NONE " "Parameter \"addnsub0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001713131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clock NONE " "Parameter \"addnsub1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001713131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clock NONE " "Parameter \"zeroacc_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001713131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clock NONE " "Parameter \"first_adder0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001713131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clock NONE " "Parameter \"first_adder1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001713131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001713131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001713131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001713131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clear NONE " "Parameter \"addnsub0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001713131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clear NONE " "Parameter \"addnsub1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001713131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clear NONE " "Parameter \"zeroacc_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001713131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clear NONE " "Parameter \"first_adder0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001713131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clear NONE " "Parameter \"first_adder1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001713131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001713131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clock NONE " "Parameter \"signa_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001713131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clock NONE " "Parameter \"signb_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001713131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clock NONE " "Parameter \"addnsub0_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001713131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clock NONE " "Parameter \"addnsub1_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001713131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clock NONE " "Parameter \"zeroacc_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001713131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clear NONE " "Parameter \"signa_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001713131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clear NONE " "Parameter \"signb_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001713131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clear NONE " "Parameter \"addnsub0_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001713131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clear NONE " "Parameter \"addnsub1_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001713131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clear NONE " "Parameter \"zeroacc_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001713131 ""}  } { { "db/mult_7dt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_7dt.tdf" 91 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638001713131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_out_4s82.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_out_4s82.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_out_4s82 " "Found entity 1: mac_out_4s82" {  } { { "db/mac_out_4s82.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_out_4s82.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638001713158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638001713158 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:alu0\|lpm_mult:Mult0\|mult_46t:auto_generated\|alt_mac_mult:mac_mult7 " "Elaborated megafunction instantiation \"alu:alu0\|lpm_mult:Mult0\|mult_46t:auto_generated\|alt_mac_mult:mac_mult7\"" {  } { { "db/mult_46t.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_46t.tdf" 67 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638001713162 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:alu0\|lpm_mult:Mult0\|mult_46t:auto_generated\|alt_mac_mult:mac_mult7 " "Instantiated megafunction \"alu:alu0\|lpm_mult:Mult0\|mult_46t:auto_generated\|alt_mac_mult:mac_mult7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A SIGNED " "Parameter \"MULT_REPRESENTATION_A\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001713162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B SIGNED " "Parameter \"MULT_REPRESENTATION_B\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001713162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001713162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001713162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001713162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001713162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001713162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 14 " "Parameter \"dataa_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001713162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 14 " "Parameter \"datab_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001713162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 28 " "Parameter \"output_width\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001713162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001713162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001713162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001713162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001713162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001713162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001713162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001713162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001713162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001713162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001713162 ""}  } { { "db/mult_46t.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_46t.tdf" 67 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638001713162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_mult_m9h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_mult_m9h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_mult_m9h1 " "Found entity 1: mac_mult_m9h1" {  } { { "db/mac_mult_m9h1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_m9h1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638001713188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638001713188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_ggo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_ggo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_ggo " "Found entity 1: mult_ggo" {  } { { "db/mult_ggo.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_ggo.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638001713217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638001713217 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13 " "Elaborated megafunction instantiation \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\"" {  } { { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638001713225 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13 " "Instantiated megafunction \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A UNSIGNED " "Parameter \"MULT_REPRESENTATION_A\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001713225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B UNSIGNED " "Parameter \"MULT_REPRESENTATION_B\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001713225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001713225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001713225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001713225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001713225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001713225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 10 " "Parameter \"dataa_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001713225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 18 " "Parameter \"datab_width\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001713225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 28 " "Parameter \"output_width\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001713225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001713225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001713225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001713225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001713225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001713225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001713225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001713225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001713225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001713225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001713225 ""}  } { { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638001713225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_mult_3vg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_mult_3vg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_mult_3vg1 " "Found entity 1: mac_mult_3vg1" {  } { { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638001713252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638001713252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_rql.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_rql.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_rql " "Found entity 1: mult_rql" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638001713282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638001713282 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_out:mac_out14 " "Elaborated megafunction instantiation \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_out:mac_out14\"" {  } { { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 123 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638001713287 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_out:mac_out14 " "Instantiated megafunction \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_out:mac_out14\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE OUTPUT_ONLY " "Parameter \"OPERATION_MODE\" = \"OUTPUT_ONLY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001713287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 28 " "Parameter \"dataa_width\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001713287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 0 " "Parameter \"datab_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001713287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datac_width 0 " "Parameter \"datac_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001713287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datad_width 0 " "Parameter \"datad_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001713287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 28 " "Parameter \"output_width\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001713287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001713287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001713287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clock NONE " "Parameter \"addnsub0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001713287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clock NONE " "Parameter \"addnsub1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001713287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clock NONE " "Parameter \"zeroacc_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001713287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clock NONE " "Parameter \"first_adder0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001713287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clock NONE " "Parameter \"first_adder1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001713287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001713287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001713287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001713287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clear NONE " "Parameter \"addnsub0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001713287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clear NONE " "Parameter \"addnsub1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001713287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clear NONE " "Parameter \"zeroacc_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001713287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clear NONE " "Parameter \"first_adder0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001713287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clear NONE " "Parameter \"first_adder1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001713287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001713287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clock NONE " "Parameter \"signa_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001713287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clock NONE " "Parameter \"signb_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001713287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clock NONE " "Parameter \"addnsub0_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001713287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clock NONE " "Parameter \"addnsub1_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001713287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clock NONE " "Parameter \"zeroacc_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001713287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clear NONE " "Parameter \"signa_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001713287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clear NONE " "Parameter \"signb_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001713287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clear NONE " "Parameter \"addnsub0_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001713287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clear NONE " "Parameter \"addnsub1_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001713287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clear NONE " "Parameter \"zeroacc_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638001713287 ""}  } { { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 123 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638001713287 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le4a\[19\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le4a\[19\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 44 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638001713348 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le4a[19]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le7a\[19\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le7a\[19\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 47 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638001713348 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le7a[19]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le7a\[18\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le7a\[18\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 47 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638001713348 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le7a[18]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le8a\[19\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le8a\[19\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 48 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638001713348 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le8a[19]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le8a\[18\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le8a\[18\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 48 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638001713348 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le8a[18]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le8a\[17\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le8a\[17\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 48 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638001713348 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le8a[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le8a\[16\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le8a\[16\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 48 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638001713348 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le8a[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le8a\[15\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le8a\[15\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 48 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638001713348 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le8a[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le8a\[14\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le8a\[14\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 48 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638001713348 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le8a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le8a\[10\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le8a\[10\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 48 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638001713348 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le8a[10]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le8a\[9\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le8a\[9\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 48 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638001713348 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le8a[9]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le8a\[8\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le8a\[8\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 48 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638001713348 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le8a[8]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le8a\[7\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le8a\[7\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 48 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638001713348 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le8a[7]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le8a\[6\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le8a\[6\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 48 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638001713348 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le8a[6]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le8a\[5\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le8a\[5\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 48 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638001713348 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le8a[5]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le8a\[4\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le8a\[4\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 48 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638001713348 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le8a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le8a\[3\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le8a\[3\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 48 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638001713348 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le8a[3]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le8a\[2\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le8a\[2\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 48 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638001713348 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le8a[2]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le9a\[18\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le9a\[18\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 49 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638001713348 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le9a[18]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le9a\[17\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le9a\[17\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 49 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638001713348 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le9a[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le9a\[16\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le9a\[16\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 49 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638001713348 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le9a[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le9a\[15\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le9a\[15\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 49 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638001713348 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le9a[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le9a\[14\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le9a\[14\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 49 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638001713348 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le9a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le9a\[13\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le9a\[13\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 49 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638001713348 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le9a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le9a\[12\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le9a\[12\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 49 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638001713348 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le9a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le9a\[11\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le9a\[11\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 49 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638001713348 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le9a[11]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le9a\[10\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le9a\[10\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 49 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638001713348 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le9a[10]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le9a\[9\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le9a\[9\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 49 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638001713348 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le9a[9]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le9a\[8\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le9a\[8\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 49 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638001713348 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le9a[8]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le9a\[7\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le9a\[7\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 49 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638001713348 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le9a[7]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le9a\[6\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le9a\[6\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 49 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638001713348 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le9a[6]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le9a\[5\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le9a\[5\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 49 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638001713348 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le9a[5]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le9a\[4\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le9a\[4\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 49 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638001713348 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le9a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le9a\[3\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le9a\[3\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 49 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638001713348 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le9a[3]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le9a\[2\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le9a\[2\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 49 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638001713348 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le9a[2]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le9a\[1\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le9a\[1\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 49 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638001713348 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le9a[1]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1638001713348 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1638001713348 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le4a\[18\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le4a\[18\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 44 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638001713356 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le4a[18]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le4a\[17\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le4a\[17\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 44 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638001713356 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le4a[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le4a\[16\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le4a\[16\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 44 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638001713356 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le4a[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le4a\[15\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le4a\[15\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 44 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638001713356 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le4a[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le4a\[14\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le4a\[14\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 44 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638001713356 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le4a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le4a\[13\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le4a\[13\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 44 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638001713356 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le4a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le4a\[12\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le4a\[12\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 44 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638001713356 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le4a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le4a\[11\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le4a\[11\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 44 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638001713356 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le4a[11]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le4a\[10\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le4a\[10\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 44 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638001713356 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le4a[10]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le5a\[19\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le5a\[19\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 45 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638001713356 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le5a[19]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le5a\[18\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le5a\[18\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 45 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638001713356 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le5a[18]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le5a\[17\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le5a\[17\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 45 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638001713356 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le5a[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le5a\[16\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le5a\[16\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 45 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638001713356 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le5a[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le5a\[15\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le5a\[15\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 45 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638001713356 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le5a[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le5a\[14\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le5a\[14\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 45 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638001713356 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le5a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le5a\[13\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le5a\[13\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 45 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638001713356 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le5a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le5a\[12\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le5a\[12\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 45 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638001713356 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le5a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le5a\[11\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le5a\[11\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 45 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638001713356 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le5a[11]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le5a\[10\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le5a\[10\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 45 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638001713356 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le5a[10]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le5a\[9\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le5a\[9\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 45 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638001713356 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le5a[9]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le5a\[8\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le5a\[8\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 45 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638001713356 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le5a[8]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le6a\[19\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le6a\[19\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 46 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638001713356 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le6a[19]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le6a\[18\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le6a\[18\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 46 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638001713356 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le6a[18]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le6a\[17\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le6a\[17\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 46 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638001713356 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le6a[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le6a\[16\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le6a\[16\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 46 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638001713356 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le6a[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le6a\[15\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le6a\[15\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 46 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638001713356 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le6a[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le6a\[14\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le6a\[14\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 46 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638001713356 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le6a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le6a\[13\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le6a\[13\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 46 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638001713356 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le6a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le6a\[12\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le6a\[12\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 46 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638001713356 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le6a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le6a\[11\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le6a\[11\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 46 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638001713356 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le6a[11]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le6a\[10\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le6a\[10\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 46 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638001713356 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le6a[10]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le6a\[9\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le6a\[9\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 46 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638001713356 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le6a[9]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le6a\[8\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le6a\[8\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 46 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638001713356 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le6a[8]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le6a\[7\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le6a\[7\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 46 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638001713356 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le6a[7]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le6a\[6\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le6a\[6\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 46 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638001713356 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le6a[6]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le7a\[17\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le7a\[17\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 47 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638001713356 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le7a[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le7a\[16\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le7a\[16\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 47 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638001713356 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le7a[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le7a\[15\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le7a\[15\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 47 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638001713356 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le7a[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le7a\[14\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le7a\[14\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 47 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638001713356 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le7a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le7a\[13\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le7a\[13\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 47 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638001713356 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le7a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le7a\[12\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le7a\[12\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 47 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638001713356 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le7a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le7a\[11\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le7a\[11\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 47 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638001713356 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le7a[11]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le7a\[10\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le7a\[10\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 47 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638001713356 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le7a[10]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le7a\[9\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le7a\[9\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 47 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638001713356 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le7a[9]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le7a\[8\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le7a\[8\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 47 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638001713356 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le7a[8]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le7a\[7\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le7a\[7\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 47 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638001713356 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le7a[7]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le7a\[6\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le7a\[6\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 47 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638001713356 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le7a[6]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le7a\[5\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le7a\[5\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 47 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638001713356 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le7a[5]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le7a\[4\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le7a\[4\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 47 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638001713356 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le7a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le8a\[13\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le8a\[13\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 48 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638001713356 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le8a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le8a\[12\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le8a\[12\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 48 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638001713356 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le8a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le8a\[11\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le8a\[11\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 48 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638001713356 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le8a[11]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1638001713356 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1638001713356 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "1698 " "Ignored 1698 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "36 " "Ignored 36 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1638001713619 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "1662 " "Ignored 1662 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1638001713619 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1638001713619 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led_out\[8\] GND " "Pin \"led_out\[8\]\" is stuck at GND" {  } { { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 176 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638001716020 "|RISC_V_Processor|led_out[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "decimal_out\[3\] GND " "Pin \"decimal_out\[3\]\" is stuck at GND" {  } { { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 175 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638001716020 "|RISC_V_Processor|decimal_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit_out\[0\] GND " "Pin \"digit_out\[0\]\" is stuck at GND" {  } { { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 174 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638001716020 "|RISC_V_Processor|digit_out[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1638001716020 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1638001716149 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|op_2~0 " "Logic cell \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|op_2~0\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638001719337 ""} { "Info" "ISCL_SCL_CELL_NAME" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|op_2~2 " "Logic cell \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|op_2~2\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638001719337 ""} { "Info" "ISCL_SCL_CELL_NAME" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|op_3~0 " "Logic cell \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|op_3~0\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638001719337 ""} { "Info" "ISCL_SCL_CELL_NAME" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|op_3~2 " "Logic cell \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|op_3~2\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638001719337 ""} { "Info" "ISCL_SCL_CELL_NAME" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|op_4~0 " "Logic cell \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|op_4~0\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638001719337 ""} { "Info" "ISCL_SCL_CELL_NAME" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|op_4~2 " "Logic cell \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|op_4~2\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638001719337 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1638001719337 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/output_files/RISC-V-Processor.map.smsg " "Generated suppressed messages file C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/output_files/RISC-V-Processor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638001719437 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1638001719622 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638001719622 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "button_in\[1\] " "No output dependent on input pin \"button_in\[1\]\"" {  } { { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 179 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638001719824 "|RISC_V_Processor|button_in[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "button_in\[2\] " "No output dependent on input pin \"button_in\[2\]\"" {  } { { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 179 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638001719824 "|RISC_V_Processor|button_in[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "button_in\[3\] " "No output dependent on input pin \"button_in\[3\]\"" {  } { { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 179 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638001719824 "|RISC_V_Processor|button_in[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1638001719824 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6762 " "Implemented 6762 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1638001719825 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1638001719825 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6661 " "Implemented 6661 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1638001719825 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1638001719825 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "30 " "Implemented 30 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1638001719825 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1638001719825 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 131 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 131 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4914 " "Peak virtual memory: 4914 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638001719859 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 27 16:28:39 2021 " "Processing ended: Sat Nov 27 16:28:39 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638001719859 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638001719859 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638001719859 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1638001719859 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1638001720846 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638001720847 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 27 16:28:40 2021 " "Processing started: Sat Nov 27 16:28:40 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638001720847 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1638001720847 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off RISC-V-Processor -c RISC-V-Processor " "Command: quartus_fit --read_settings_files=off --write_settings_files=off RISC-V-Processor -c RISC-V-Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1638001720847 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1638001720914 ""}
{ "Info" "0" "" "Project  = RISC-V-Processor" {  } {  } 0 0 "Project  = RISC-V-Processor" 0 0 "Fitter" 0 0 1638001720914 ""}
{ "Info" "0" "" "Revision = RISC-V-Processor" {  } {  } 0 0 "Revision = RISC-V-Processor" 0 0 "Fitter" 0 0 1638001720914 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1638001720995 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 32 " "Parallel compilation is enabled and will use 16 of the 32 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1638001720996 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "RISC-V-Processor EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"RISC-V-Processor\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1638001721017 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1638001721045 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1638001721045 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1638001721133 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1638001721136 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1638001721241 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1638001721241 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1638001721241 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1638001721241 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/" { { 0 { 0 ""} 0 12699 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1638001721249 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/" { { 0 { 0 ""} 0 12701 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1638001721249 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/" { { 0 { 0 ""} 0 12703 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1638001721249 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/" { { 0 { 0 ""} 0 12705 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1638001721249 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/" { { 0 { 0 ""} 0 12707 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1638001721249 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1638001721249 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1638001721252 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1638001721322 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "RISC-V-Processor.sdc " "Synopsys Design Constraints File file not found: 'RISC-V-Processor.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1638001721965 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1638001721966 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1638001721997 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1638001721998 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1638001721998 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1638001722317 ""}  } { { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 181 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/" { { 0 { 0 ""} 0 12695 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1638001722317 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock32\[0\]  " "Automatically promoted node clock32\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1638001722317 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock32\[0\]~31 " "Destination node clock32\[0\]~31" {  } { { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 625 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/" { { 0 { 0 ""} 0 5326 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638001722317 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock32~33 " "Destination node clock32~33" {  } { { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 185 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/" { { 0 { 0 ""} 0 6934 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638001722317 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "led_out\[9\]~output " "Destination node led_out\[9\]~output" {  } { { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 176 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/" { { 0 { 0 ""} 0 12670 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638001722317 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1638001722317 ""}  } { { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 625 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/" { { 0 { 0 ""} 0 1785 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1638001722317 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1638001722671 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1638001722674 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1638001722675 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1638001722679 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1638001722686 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1638001722691 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1638001722861 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "208 Embedded multiplier block " "Packed 208 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1638001722865 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "208 " "Created 208 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1638001722865 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1638001722865 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1638001722976 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1638001722982 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1638001723564 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1638001724167 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1638001724203 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1638001731449 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1638001731450 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1638001732023 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "25 " "Router estimated average interconnect usage is 25% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "36 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 36% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/" { { 1 { 0 "Router estimated peak interconnect usage is 36% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 12 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1638001734484 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1638001734484 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1638001750884 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1638001750884 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:19 " "Fitter routing operations ending: elapsed time is 00:00:19" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1638001750885 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.55 " "Total time spent on timing analysis during the Fitter is 3.55 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1638001751020 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1638001751046 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1638001751391 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1638001751393 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1638001751860 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1638001752674 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/output_files/RISC-V-Processor.fit.smsg " "Generated suppressed messages file C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/output_files/RISC-V-Processor.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1638001753110 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6618 " "Peak virtual memory: 6618 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638001753785 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 27 16:29:13 2021 " "Processing ended: Sat Nov 27 16:29:13 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638001753785 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638001753785 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:03 " "Total CPU time (on all processors): 00:01:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638001753785 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1638001753785 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1638001754622 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638001754622 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 27 16:29:14 2021 " "Processing started: Sat Nov 27 16:29:14 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638001754622 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1638001754622 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off RISC-V-Processor -c RISC-V-Processor " "Command: quartus_asm --read_settings_files=off --write_settings_files=off RISC-V-Processor -c RISC-V-Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1638001754622 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1638001754846 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1638001755105 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1638001755117 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4737 " "Peak virtual memory: 4737 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638001755223 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 27 16:29:15 2021 " "Processing ended: Sat Nov 27 16:29:15 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638001755223 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638001755223 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638001755223 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1638001755223 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1638001755827 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1638001756197 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638001756198 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 27 16:29:16 2021 " "Processing started: Sat Nov 27 16:29:16 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638001756198 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1638001756198 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta RISC-V-Processor -c RISC-V-Processor " "Command: quartus_sta RISC-V-Processor -c RISC-V-Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1638001756198 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1638001756262 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1638001756428 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 32 " "Parallel compilation is enabled and will use 16 of the 32 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1638001756428 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638001756453 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638001756453 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "RISC-V-Processor.sdc " "Synopsys Design Constraints File file not found: 'RISC-V-Processor.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1638001756736 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1638001756736 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1638001756745 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock32\[0\] clock32\[0\] " "create_clock -period 1.000 -name clock32\[0\] clock32\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1638001756745 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1638001756745 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1638001756767 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1638001756768 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1638001756768 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1638001756775 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1638001757208 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1638001757208 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -157.543 " "Worst-case setup slack is -157.543" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638001757209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638001757209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -157.543          -30628.609 clock32\[0\]  " " -157.543          -30628.609 clock32\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638001757209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.708            -204.768 clk  " "   -3.708            -204.768 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638001757209 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638001757209 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.453 " "Worst-case hold slack is 0.453" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638001757227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638001757227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 clock32\[0\]  " "    0.453               0.000 clock32\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638001757227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.465               0.000 clk  " "    0.465               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638001757227 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638001757227 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1638001757229 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1638001757231 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -4.000 " "Worst-case minimum pulse width slack is -4.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638001757233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638001757233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.000           -3401.852 clock32\[0\]  " "   -4.000           -3401.852 clock32\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638001757233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -104.116 clk  " "   -3.000            -104.116 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638001757233 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638001757233 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1638001757586 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1638001757604 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1638001758148 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1638001758364 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1638001758417 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1638001758417 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -143.448 " "Worst-case setup slack is -143.448" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638001758419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638001758419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -143.448          -28268.575 clock32\[0\]  " " -143.448          -28268.575 clock32\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638001758419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.340            -181.001 clk  " "   -3.340            -181.001 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638001758419 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638001758419 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.403 " "Worst-case hold slack is 0.403" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638001758442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638001758442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 clock32\[0\]  " "    0.403               0.000 clock32\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638001758442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.417               0.000 clk  " "    0.417               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638001758442 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638001758442 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1638001758445 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1638001758448 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -4.000 " "Worst-case minimum pulse width slack is -4.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638001758450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638001758450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.000           -3411.510 clock32\[0\]  " "   -4.000           -3411.510 clock32\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638001758450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -104.116 clk  " "   -3.000            -104.116 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638001758450 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638001758450 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1638001758830 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1638001758976 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1638001758991 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1638001758991 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -68.526 " "Worst-case setup slack is -68.526" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638001758994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638001758994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -68.526          -13300.876 clock32\[0\]  " "  -68.526          -13300.876 clock32\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638001758994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.569             -64.772 clk  " "   -1.569             -64.772 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638001758994 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638001758994 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.185 " "Worst-case hold slack is 0.185" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638001759014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638001759014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185               0.000 clock32\[0\]  " "    0.185               0.000 clock32\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638001759014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.194               0.000 clk  " "    0.194               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638001759014 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638001759014 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1638001759018 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1638001759020 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638001759023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638001759023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -75.472 clk  " "   -3.000             -75.472 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638001759023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000           -1844.000 clock32\[0\]  " "   -1.000           -1844.000 clock32\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638001759023 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638001759023 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1638001759535 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1638001759537 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4977 " "Peak virtual memory: 4977 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638001759599 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 27 16:29:19 2021 " "Processing ended: Sat Nov 27 16:29:19 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638001759599 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638001759599 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638001759599 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1638001759599 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1638001760427 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638001760427 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 27 16:29:20 2021 " "Processing started: Sat Nov 27 16:29:20 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638001760427 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1638001760427 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off RISC-V-Processor -c RISC-V-Processor " "Command: quartus_eda --read_settings_files=off --write_settings_files=off RISC-V-Processor -c RISC-V-Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1638001760427 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1638001760760 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RISC-V-Processor.vo C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/simulation/modelsim/ simulation " "Generated file RISC-V-Processor.vo in folder \"C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1638001761393 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4673 " "Peak virtual memory: 4673 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638001761431 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 27 16:29:21 2021 " "Processing ended: Sat Nov 27 16:29:21 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638001761431 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638001761431 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638001761431 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1638001761431 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 142 s " "Quartus Prime Full Compilation was successful. 0 errors, 142 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1638001762018 ""}
