// Seed: 537060190
module module_0 (
    input wire id_0,
    output tri1 id_1,
    output tri0 id_2,
    output tri id_3,
    output wire id_4,
    input uwire id_5,
    input wor id_6,
    output wor id_7,
    input tri id_8,
    input wire id_9,
    input tri id_10,
    output tri0 id_11,
    input tri id_12,
    input uwire id_13,
    input tri1 id_14,
    input supply1 id_15,
    output tri0 id_16,
    input wor id_17,
    input wand id_18,
    input tri id_19,
    input uwire id_20,
    input tri0 id_21,
    input wor id_22,
    input tri1 id_23,
    input supply1 id_24,
    output uwire id_25,
    input wor id_26
);
  wire id_28;
endmodule
module module_1 (
    input tri1 id_0,
    output wor id_1,
    output tri id_2,
    output wand id_3,
    output supply1 id_4
    , id_7,
    input wand id_5
);
  assign id_3 = id_0 != id_7;
  module_0(
      id_0,
      id_1,
      id_4,
      id_2,
      id_3,
      id_0,
      id_5,
      id_1,
      id_0,
      id_5,
      id_0,
      id_2,
      id_0,
      id_0,
      id_0,
      id_5,
      id_1,
      id_5,
      id_5,
      id_0,
      id_5,
      id_5,
      id_5,
      id_0,
      id_5,
      id_3,
      id_5
  );
endmodule
