Analysis & Synthesis report for testsuite
Wed Oct 23 13:26:22 2013
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |testsuite|cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state
 11. State Machine - |testsuite|cq_viola:inst|cq_viola_sdram:sdram|m_next
 12. State Machine - |testsuite|cq_viola:inst|cq_viola_sdram:sdram|m_state
 13. State Machine - |testsuite|cq_viola:inst|cq_viola_sdram:sdram|i_next
 14. State Machine - |testsuite|cq_viola:inst|cq_viola_sdram:sdram|i_state
 15. State Machine - |testsuite|cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|DRsize
 16. Registers Protected by Synthesis
 17. Registers Removed During Synthesis
 18. Removed Registers Triggering Further Register Optimizations
 19. General Register Statistics
 20. Inverted Register Statistics
 21. Multiplexer Restructuring Statistics (Restructuring Performed)
 22. Source assignments for cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_register_bank_a_module:cq_viola_nios2_e_register_bank_a|altsyncram:the_altsyncram|altsyncram_mjg1:auto_generated
 23. Source assignments for cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_register_bank_b_module:cq_viola_nios2_e_register_bank_b|altsyncram:the_altsyncram|altsyncram_njg1:auto_generated
 24. Source assignments for cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_debug:the_cq_viola_nios2_e_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 25. Source assignments for cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_ocimem:the_cq_viola_nios2_e_nios2_ocimem|cq_viola_nios2_e_ociram_sp_ram_module:cq_viola_nios2_e_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_q081:auto_generated
 26. Source assignments for cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 27. Source assignments for cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 28. Source assignments for cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 29. Source assignments for cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 30. Source assignments for cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1
 31. Source assignments for cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1
 32. Source assignments for cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated
 33. Source assignments for cq_viola:inst|cq_viola_sdram:sdram
 34. Source assignments for cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component
 35. Source assignments for cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated
 36. Source assignments for cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p
 37. Source assignments for cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p
 38. Source assignments for cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp
 39. Source assignments for cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9
 40. Source assignments for cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_brp
 41. Source assignments for cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_bwp
 42. Source assignments for cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp
 43. Source assignments for cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13
 44. Source assignments for cq_viola:inst|altera_reset_controller:rst_controller
 45. Source assignments for cq_viola:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 46. Source assignments for cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 47. Source assignments for cq_viola:inst|cq_viola_cmd_xbar_demux:cmd_xbar_demux
 48. Source assignments for cq_viola:inst|cq_viola_cmd_xbar_demux_001:cmd_xbar_demux_001
 49. Source assignments for cq_viola:inst|cq_viola_cmd_xbar_demux_002:cmd_xbar_demux_002
 50. Source assignments for cq_viola:inst|cq_viola_rsp_xbar_demux:rsp_xbar_demux
 51. Source assignments for cq_viola:inst|cq_viola_cmd_xbar_demux:rsp_xbar_demux_001
 52. Source assignments for cq_viola:inst|cq_viola_cmd_xbar_demux:rsp_xbar_demux_002
 53. Source assignments for cq_viola:inst|cq_viola_rsp_xbar_demux:rsp_xbar_demux_003
 54. Source assignments for cq_viola:inst|cq_viola_cmd_xbar_demux_003:cmd_xbar_demux_003
 55. Source assignments for cq_viola:inst|cq_viola_rsp_xbar_demux_004:rsp_xbar_demux_004
 56. Source assignments for cq_viola:inst|cq_viola_rsp_xbar_demux_004:rsp_xbar_demux_005
 57. Source assignments for cq_viola:inst|cq_viola_rsp_xbar_demux_004:rsp_xbar_demux_006
 58. Source assignments for cq_viola:inst|cq_viola_rsp_xbar_demux_004:rsp_xbar_demux_007
 59. Source assignments for cq_viola:inst|cq_viola_rsp_xbar_demux_004:rsp_xbar_demux_008
 60. Source assignments for cq_viola:inst|cq_viola_rsp_xbar_demux_004:rsp_xbar_demux_009
 61. Source assignments for cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 62. Source assignments for cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 63. Source assignments for cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 64. Source assignments for cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 65. Source assignments for cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 66. Source assignments for cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 67. Source assignments for cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 68. Source assignments for cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 69. Source assignments for cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u
 70. Source assignments for cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u
 71. Source assignments for cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u
 72. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_register_bank_a_module:cq_viola_nios2_e_register_bank_a
 73. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_register_bank_a_module:cq_viola_nios2_e_register_bank_a|altsyncram:the_altsyncram
 74. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_register_bank_b_module:cq_viola_nios2_e_register_bank_b
 75. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_register_bank_b_module:cq_viola_nios2_e_register_bank_b|altsyncram:the_altsyncram
 76. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_debug:the_cq_viola_nios2_e_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 77. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_ocimem:the_cq_viola_nios2_e_nios2_ocimem|cq_viola_nios2_e_ociram_sp_ram_module:cq_viola_nios2_e_ociram_sp_ram
 78. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_ocimem:the_cq_viola_nios2_e_nios2_ocimem|cq_viola_nios2_e_ociram_sp_ram_module:cq_viola_nios2_e_ociram_sp_ram|altsyncram:the_altsyncram
 79. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 80. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 81. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 82. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 83. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cq_viola_nios2_e_jtag_debug_module_phy
 84. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo
 85. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo
 86. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_ipl_memory:ipl_memory
 87. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram
 88. Parameter Settings for User Entity Instance: cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans
 89. Parameter Settings for User Entity Instance: cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m
 90. Parameter Settings for User Entity Instance: cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_bytes_to_packets:inst_by2pk
 91. Parameter Settings for User Entity Instance: cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by
 92. Parameter Settings for User Entity Instance: cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component
 93. Parameter Settings for User Entity Instance: cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge
 94. Parameter Settings for User Entity Instance: cq_viola:inst|altera_merlin_master_translator:nios2_e_instruction_master_translator
 95. Parameter Settings for User Entity Instance: cq_viola:inst|altera_merlin_master_translator:nios2_e_data_master_translator
 96. Parameter Settings for User Entity Instance: cq_viola:inst|altera_merlin_master_translator:physicaloid_bridge_avalon_master_translator
 97. Parameter Settings for User Entity Instance: cq_viola:inst|altera_merlin_slave_translator:nios2_e_jtag_debug_module_translator
 98. Parameter Settings for User Entity Instance: cq_viola:inst|altera_merlin_slave_translator:ipl_memory_s1_translator
 99. Parameter Settings for User Entity Instance: cq_viola:inst|altera_merlin_slave_translator:sdram_s1_translator
100. Parameter Settings for User Entity Instance: cq_viola:inst|altera_merlin_slave_translator:peripherals_bridge_s0_translator
101. Parameter Settings for User Entity Instance: cq_viola:inst|altera_merlin_master_translator:peripherals_bridge_m0_translator
102. Parameter Settings for User Entity Instance: cq_viola:inst|altera_merlin_slave_translator:sysid_control_slave_translator
103. Parameter Settings for User Entity Instance: cq_viola:inst|altera_merlin_slave_translator:systimer_s1_translator
104. Parameter Settings for User Entity Instance: cq_viola:inst|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator
105. Parameter Settings for User Entity Instance: cq_viola:inst|altera_merlin_slave_translator:led_s1_translator
106. Parameter Settings for User Entity Instance: cq_viola:inst|altera_merlin_slave_translator:gpio_0_s1_translator
107. Parameter Settings for User Entity Instance: cq_viola:inst|altera_merlin_slave_translator:epcs_spi_spi_control_port_translator
108. Parameter Settings for User Entity Instance: cq_viola:inst|altera_merlin_master_agent:nios2_e_instruction_master_translator_avalon_universal_master_0_agent
109. Parameter Settings for User Entity Instance: cq_viola:inst|altera_merlin_master_agent:nios2_e_data_master_translator_avalon_universal_master_0_agent
110. Parameter Settings for User Entity Instance: cq_viola:inst|altera_merlin_master_agent:physicaloid_bridge_avalon_master_translator_avalon_universal_master_0_agent
111. Parameter Settings for User Entity Instance: cq_viola:inst|altera_merlin_slave_agent:nios2_e_jtag_debug_module_translator_avalon_universal_slave_0_agent
112. Parameter Settings for User Entity Instance: cq_viola:inst|altera_merlin_slave_agent:nios2_e_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
113. Parameter Settings for User Entity Instance: cq_viola:inst|altera_avalon_sc_fifo:nios2_e_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
114. Parameter Settings for User Entity Instance: cq_viola:inst|altera_merlin_slave_agent:ipl_memory_s1_translator_avalon_universal_slave_0_agent
115. Parameter Settings for User Entity Instance: cq_viola:inst|altera_merlin_slave_agent:ipl_memory_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
116. Parameter Settings for User Entity Instance: cq_viola:inst|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
117. Parameter Settings for User Entity Instance: cq_viola:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent
118. Parameter Settings for User Entity Instance: cq_viola:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
119. Parameter Settings for User Entity Instance: cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
120. Parameter Settings for User Entity Instance: cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo
121. Parameter Settings for User Entity Instance: cq_viola:inst|altera_merlin_slave_agent:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent
122. Parameter Settings for User Entity Instance: cq_viola:inst|altera_merlin_slave_agent:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
123. Parameter Settings for User Entity Instance: cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo
124. Parameter Settings for User Entity Instance: cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo
125. Parameter Settings for User Entity Instance: cq_viola:inst|altera_merlin_master_agent:peripherals_bridge_m0_translator_avalon_universal_master_0_agent
126. Parameter Settings for User Entity Instance: cq_viola:inst|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent
127. Parameter Settings for User Entity Instance: cq_viola:inst|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
128. Parameter Settings for User Entity Instance: cq_viola:inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo
129. Parameter Settings for User Entity Instance: cq_viola:inst|altera_merlin_slave_agent:systimer_s1_translator_avalon_universal_slave_0_agent
130. Parameter Settings for User Entity Instance: cq_viola:inst|altera_merlin_slave_agent:systimer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
131. Parameter Settings for User Entity Instance: cq_viola:inst|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
132. Parameter Settings for User Entity Instance: cq_viola:inst|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent
133. Parameter Settings for User Entity Instance: cq_viola:inst|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
134. Parameter Settings for User Entity Instance: cq_viola:inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo
135. Parameter Settings for User Entity Instance: cq_viola:inst|altera_merlin_slave_agent:led_s1_translator_avalon_universal_slave_0_agent
136. Parameter Settings for User Entity Instance: cq_viola:inst|altera_merlin_slave_agent:led_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
137. Parameter Settings for User Entity Instance: cq_viola:inst|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
138. Parameter Settings for User Entity Instance: cq_viola:inst|altera_merlin_slave_agent:gpio_0_s1_translator_avalon_universal_slave_0_agent
139. Parameter Settings for User Entity Instance: cq_viola:inst|altera_merlin_slave_agent:gpio_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
140. Parameter Settings for User Entity Instance: cq_viola:inst|altera_avalon_sc_fifo:gpio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
141. Parameter Settings for User Entity Instance: cq_viola:inst|altera_merlin_slave_agent:epcs_spi_spi_control_port_translator_avalon_universal_slave_0_agent
142. Parameter Settings for User Entity Instance: cq_viola:inst|altera_merlin_slave_agent:epcs_spi_spi_control_port_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
143. Parameter Settings for User Entity Instance: cq_viola:inst|altera_avalon_sc_fifo:epcs_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo
144. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_addr_router:addr_router|cq_viola_addr_router_default_decode:the_default_decode
145. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_addr_router_001:addr_router_001|cq_viola_addr_router_001_default_decode:the_default_decode
146. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_addr_router_002:addr_router_002|cq_viola_addr_router_002_default_decode:the_default_decode
147. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_id_router:id_router|cq_viola_id_router_default_decode:the_default_decode
148. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_id_router_001:id_router_001|cq_viola_id_router_001_default_decode:the_default_decode
149. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_id_router_002:id_router_002|cq_viola_id_router_002_default_decode:the_default_decode
150. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_id_router_003:id_router_003|cq_viola_id_router_003_default_decode:the_default_decode
151. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_addr_router_003:addr_router_003|cq_viola_addr_router_003_default_decode:the_default_decode
152. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_id_router_004:id_router_004|cq_viola_id_router_004_default_decode:the_default_decode
153. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_id_router_004:id_router_005|cq_viola_id_router_004_default_decode:the_default_decode
154. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_id_router_004:id_router_006|cq_viola_id_router_004_default_decode:the_default_decode
155. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_id_router_004:id_router_007|cq_viola_id_router_004_default_decode:the_default_decode
156. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_id_router_004:id_router_008|cq_viola_id_router_004_default_decode:the_default_decode
157. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_id_router_004:id_router_009|cq_viola_id_router_004_default_decode:the_default_decode
158. Parameter Settings for User Entity Instance: cq_viola:inst|altera_merlin_traffic_limiter:limiter
159. Parameter Settings for User Entity Instance: cq_viola:inst|altera_merlin_traffic_limiter:limiter_001
160. Parameter Settings for User Entity Instance: cq_viola:inst|altera_merlin_burst_adapter:burst_adapter
161. Parameter Settings for User Entity Instance: cq_viola:inst|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba
162. Parameter Settings for User Entity Instance: cq_viola:inst|altera_reset_controller:rst_controller
163. Parameter Settings for User Entity Instance: cq_viola:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
164. Parameter Settings for User Entity Instance: cq_viola:inst|altera_reset_controller:rst_controller_001
165. Parameter Settings for User Entity Instance: cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
166. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb
167. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
168. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_cmd_xbar_mux_001:cmd_xbar_mux_001|altera_merlin_arbitrator:arb
169. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_cmd_xbar_mux_001:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
170. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_cmd_xbar_mux_001:cmd_xbar_mux_002|altera_merlin_arbitrator:arb
171. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_cmd_xbar_mux_001:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
172. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_cmd_xbar_mux:cmd_xbar_mux_003|altera_merlin_arbitrator:arb
173. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_cmd_xbar_mux:cmd_xbar_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
174. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb
175. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
176. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb
177. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
178. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_rsp_xbar_mux:rsp_xbar_mux_002|altera_merlin_arbitrator:arb
179. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_rsp_xbar_mux:rsp_xbar_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
180. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_rsp_xbar_mux_003:rsp_xbar_mux_003|altera_merlin_arbitrator:arb
181. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_rsp_xbar_mux_003:rsp_xbar_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
182. Parameter Settings for User Entity Instance: cq_viola:inst|altera_merlin_width_adapter:width_adapter
183. Parameter Settings for User Entity Instance: cq_viola:inst|altera_merlin_width_adapter:width_adapter_001
184. Parameter Settings for User Entity Instance: cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor
185. Parameter Settings for User Entity Instance: cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser
186. Parameter Settings for User Entity Instance: cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer
187. Parameter Settings for User Entity Instance: cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
188. Parameter Settings for User Entity Instance: cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
189. Parameter Settings for User Entity Instance: cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001
190. Parameter Settings for User Entity Instance: cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer
191. Parameter Settings for User Entity Instance: cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
192. Parameter Settings for User Entity Instance: cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
193. Parameter Settings for User Entity Instance: cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002
194. Parameter Settings for User Entity Instance: cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer
195. Parameter Settings for User Entity Instance: cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
196. Parameter Settings for User Entity Instance: cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
197. Parameter Settings for User Entity Instance: cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003
198. Parameter Settings for User Entity Instance: cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer
199. Parameter Settings for User Entity Instance: cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
200. Parameter Settings for User Entity Instance: cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
201. Parameter Settings for User Entity Instance: cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer
202. Parameter Settings for User Entity Instance: cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync
203. Parameter Settings for User Entity Instance: cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_001
204. Parameter Settings for User Entity Instance: cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync
205. Parameter Settings for User Entity Instance: cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_002
206. Parameter Settings for User Entity Instance: cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync
207. Parameter Settings for User Entity Instance: syspll:inst_syspll|altpll:altpll_component
208. Parameter Settings for User Entity Instance: syspll:inst_peripll|altpll:altpll_component
209. altsyncram Parameter Settings by Entity Instance
210. scfifo Parameter Settings by Entity Instance
211. dcfifo Parameter Settings by Entity Instance
212. altpll Parameter Settings by Entity Instance
213. Port Connectivity Checks: "cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003"
214. Port Connectivity Checks: "cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002"
215. Port Connectivity Checks: "cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001"
216. Port Connectivity Checks: "cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser"
217. Port Connectivity Checks: "cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor"
218. Port Connectivity Checks: "cq_viola:inst|altera_merlin_width_adapter:width_adapter_001"
219. Port Connectivity Checks: "cq_viola:inst|altera_merlin_width_adapter:width_adapter"
220. Port Connectivity Checks: "cq_viola:inst|cq_viola_rsp_xbar_mux_003:rsp_xbar_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
221. Port Connectivity Checks: "cq_viola:inst|cq_viola_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
222. Port Connectivity Checks: "cq_viola:inst|cq_viola_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
223. Port Connectivity Checks: "cq_viola:inst|cq_viola_cmd_xbar_mux_001:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
224. Port Connectivity Checks: "cq_viola:inst|cq_viola_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
225. Port Connectivity Checks: "cq_viola:inst|altera_reset_controller:rst_controller_001"
226. Port Connectivity Checks: "cq_viola:inst|altera_reset_controller:rst_controller"
227. Port Connectivity Checks: "cq_viola:inst|cq_viola_id_router_004:id_router_004|cq_viola_id_router_004_default_decode:the_default_decode"
228. Port Connectivity Checks: "cq_viola:inst|cq_viola_addr_router_003:addr_router_003|cq_viola_addr_router_003_default_decode:the_default_decode"
229. Port Connectivity Checks: "cq_viola:inst|cq_viola_id_router_003:id_router_003|cq_viola_id_router_003_default_decode:the_default_decode"
230. Port Connectivity Checks: "cq_viola:inst|cq_viola_id_router_002:id_router_002|cq_viola_id_router_002_default_decode:the_default_decode"
231. Port Connectivity Checks: "cq_viola:inst|cq_viola_id_router_001:id_router_001|cq_viola_id_router_001_default_decode:the_default_decode"
232. Port Connectivity Checks: "cq_viola:inst|cq_viola_id_router:id_router|cq_viola_id_router_default_decode:the_default_decode"
233. Port Connectivity Checks: "cq_viola:inst|cq_viola_addr_router_002:addr_router_002|cq_viola_addr_router_002_default_decode:the_default_decode"
234. Port Connectivity Checks: "cq_viola:inst|cq_viola_addr_router_001:addr_router_001|cq_viola_addr_router_001_default_decode:the_default_decode"
235. Port Connectivity Checks: "cq_viola:inst|cq_viola_addr_router:addr_router|cq_viola_addr_router_default_decode:the_default_decode"
236. Port Connectivity Checks: "cq_viola:inst|altera_avalon_sc_fifo:epcs_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo"
237. Port Connectivity Checks: "cq_viola:inst|altera_merlin_slave_agent:epcs_spi_spi_control_port_translator_avalon_universal_slave_0_agent"
238. Port Connectivity Checks: "cq_viola:inst|altera_avalon_sc_fifo:gpio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
239. Port Connectivity Checks: "cq_viola:inst|altera_merlin_slave_agent:gpio_0_s1_translator_avalon_universal_slave_0_agent"
240. Port Connectivity Checks: "cq_viola:inst|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
241. Port Connectivity Checks: "cq_viola:inst|altera_merlin_slave_agent:led_s1_translator_avalon_universal_slave_0_agent"
242. Port Connectivity Checks: "cq_viola:inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"
243. Port Connectivity Checks: "cq_viola:inst|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent"
244. Port Connectivity Checks: "cq_viola:inst|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
245. Port Connectivity Checks: "cq_viola:inst|altera_merlin_slave_agent:systimer_s1_translator_avalon_universal_slave_0_agent"
246. Port Connectivity Checks: "cq_viola:inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"
247. Port Connectivity Checks: "cq_viola:inst|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent"
248. Port Connectivity Checks: "cq_viola:inst|altera_merlin_master_agent:peripherals_bridge_m0_translator_avalon_universal_master_0_agent"
249. Port Connectivity Checks: "cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo"
250. Port Connectivity Checks: "cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo"
251. Port Connectivity Checks: "cq_viola:inst|altera_merlin_slave_agent:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent"
252. Port Connectivity Checks: "cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"
253. Port Connectivity Checks: "cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
254. Port Connectivity Checks: "cq_viola:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent"
255. Port Connectivity Checks: "cq_viola:inst|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
256. Port Connectivity Checks: "cq_viola:inst|altera_merlin_slave_agent:ipl_memory_s1_translator_avalon_universal_slave_0_agent"
257. Port Connectivity Checks: "cq_viola:inst|altera_avalon_sc_fifo:nios2_e_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
258. Port Connectivity Checks: "cq_viola:inst|altera_merlin_slave_agent:nios2_e_jtag_debug_module_translator_avalon_universal_slave_0_agent"
259. Port Connectivity Checks: "cq_viola:inst|altera_merlin_master_agent:physicaloid_bridge_avalon_master_translator_avalon_universal_master_0_agent"
260. Port Connectivity Checks: "cq_viola:inst|altera_merlin_master_agent:nios2_e_data_master_translator_avalon_universal_master_0_agent"
261. Port Connectivity Checks: "cq_viola:inst|altera_merlin_master_agent:nios2_e_instruction_master_translator_avalon_universal_master_0_agent"
262. Port Connectivity Checks: "cq_viola:inst|altera_merlin_slave_translator:epcs_spi_spi_control_port_translator"
263. Port Connectivity Checks: "cq_viola:inst|altera_merlin_slave_translator:gpio_0_s1_translator"
264. Port Connectivity Checks: "cq_viola:inst|altera_merlin_slave_translator:led_s1_translator"
265. Port Connectivity Checks: "cq_viola:inst|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"
266. Port Connectivity Checks: "cq_viola:inst|altera_merlin_slave_translator:systimer_s1_translator"
267. Port Connectivity Checks: "cq_viola:inst|altera_merlin_slave_translator:sysid_control_slave_translator"
268. Port Connectivity Checks: "cq_viola:inst|altera_merlin_master_translator:peripherals_bridge_m0_translator"
269. Port Connectivity Checks: "cq_viola:inst|altera_merlin_slave_translator:peripherals_bridge_s0_translator"
270. Port Connectivity Checks: "cq_viola:inst|altera_merlin_slave_translator:sdram_s1_translator"
271. Port Connectivity Checks: "cq_viola:inst|altera_merlin_slave_translator:ipl_memory_s1_translator"
272. Port Connectivity Checks: "cq_viola:inst|altera_merlin_slave_translator:nios2_e_jtag_debug_module_translator"
273. Port Connectivity Checks: "cq_viola:inst|altera_merlin_master_translator:physicaloid_bridge_avalon_master_translator"
274. Port Connectivity Checks: "cq_viola:inst|altera_merlin_master_translator:nios2_e_data_master_translator"
275. Port Connectivity Checks: "cq_viola:inst|altera_merlin_master_translator:nios2_e_instruction_master_translator"
276. Port Connectivity Checks: "cq_viola:inst|cq_viola_epcs_spi:epcs_spi"
277. Port Connectivity Checks: "cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif"
278. Port Connectivity Checks: "cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by"
279. Port Connectivity Checks: "cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_bytes_to_packets:inst_by2pk"
280. Port Connectivity Checks: "cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module"
281. Port Connectivity Checks: "cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic"
282. Port Connectivity Checks: "cq_viola:inst|cq_viola_jtag_uart:jtag_uart"
283. Port Connectivity Checks: "cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cq_viola_nios2_e_jtag_debug_module_phy"
284. Port Connectivity Checks: "cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
285. Port Connectivity Checks: "cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
286. Port Connectivity Checks: "cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_pib:the_cq_viola_nios2_e_nios2_oci_pib"
287. Port Connectivity Checks: "cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_fifo:the_cq_viola_nios2_e_nios2_oci_fifo|cq_viola_nios2_e_nios2_oci_fifowp_inc:cq_viola_nios2_e_nios2_oci_fifowp_inc_fifowp"
288. Port Connectivity Checks: "cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_dtrace:the_cq_viola_nios2_e_nios2_oci_dtrace|cq_viola_nios2_e_nios2_oci_td_mode:cq_viola_nios2_e_nios2_oci_trc_ctrl_td_mode"
289. Port Connectivity Checks: "cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_itrace:the_cq_viola_nios2_e_nios2_oci_itrace"
290. Port Connectivity Checks: "cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_dbrk:the_cq_viola_nios2_e_nios2_oci_dbrk"
291. Port Connectivity Checks: "cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_xbrk:the_cq_viola_nios2_e_nios2_oci_xbrk"
292. Port Connectivity Checks: "cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_debug:the_cq_viola_nios2_e_nios2_oci_debug"
293. Port Connectivity Checks: "cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci"
294. Port Connectivity Checks: "cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_test_bench:the_cq_viola_nios2_e_test_bench"
295. Port Connectivity Checks: "cq_viola:inst|cq_viola_nios2_e:nios2_e"
296. Elapsed Time Per Partition
297. Analysis & Synthesis Messages
298. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Oct 23 13:26:22 2013           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; testsuite                                       ;
; Top-level Entity Name              ; testsuite                                       ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 4,514                                           ;
;     Total combinational functions  ; 3,416                                           ;
;     Dedicated logic registers      ; 2,740                                           ;
; Total registers                    ; 2740                                            ;
; Total pins                         ; 78                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 142,336                                         ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 2                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE6E22C8        ;                    ;
; Top-level entity name                                                      ; testsuite          ; testsuite          ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                              ;
+----------------------------------------------------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+----------+
; File Name with User-Entered Path                                           ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                                                                         ; Library  ;
+----------------------------------------------------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+----------+
; cq_viola/synthesis/cq_viola.v                                              ; yes             ; User Verilog HDL File              ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_testsuite/cq_viola/synthesis/cq_viola.v                                              ; cq_viola ;
; cq_viola/synthesis/submodules/altera_irq_clock_crosser.sv                  ; yes             ; User SystemVerilog HDL File        ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_testsuite/cq_viola/synthesis/submodules/altera_irq_clock_crosser.sv                  ; cq_viola ;
; cq_viola/synthesis/submodules/cq_viola_irq_mapper.sv                       ; yes             ; User SystemVerilog HDL File        ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_testsuite/cq_viola/synthesis/submodules/cq_viola_irq_mapper.sv                       ; cq_viola ;
; cq_viola/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v   ; yes             ; User Verilog HDL File              ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_testsuite/cq_viola/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v   ; cq_viola ;
; cq_viola/synthesis/submodules/altera_avalon_st_clock_crosser.v             ; yes             ; User Verilog HDL File              ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_testsuite/cq_viola/synthesis/submodules/altera_avalon_st_clock_crosser.v             ; cq_viola ;
; cq_viola/synthesis/submodules/altera_merlin_width_adapter.sv               ; yes             ; User SystemVerilog HDL File        ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_testsuite/cq_viola/synthesis/submodules/altera_merlin_width_adapter.sv               ; cq_viola ;
; cq_viola/synthesis/submodules/altera_merlin_burst_uncompressor.sv          ; yes             ; User SystemVerilog HDL File        ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_testsuite/cq_viola/synthesis/submodules/altera_merlin_burst_uncompressor.sv          ; cq_viola ;
; cq_viola/synthesis/submodules/altera_merlin_arbitrator.sv                  ; yes             ; User SystemVerilog HDL File        ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_testsuite/cq_viola/synthesis/submodules/altera_merlin_arbitrator.sv                  ; cq_viola ;
; cq_viola/synthesis/submodules/cq_viola_rsp_xbar_mux_003.sv                 ; yes             ; User SystemVerilog HDL File        ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_testsuite/cq_viola/synthesis/submodules/cq_viola_rsp_xbar_mux_003.sv                 ; cq_viola ;
; cq_viola/synthesis/submodules/cq_viola_rsp_xbar_demux_004.sv               ; yes             ; User SystemVerilog HDL File        ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_testsuite/cq_viola/synthesis/submodules/cq_viola_rsp_xbar_demux_004.sv               ; cq_viola ;
; cq_viola/synthesis/submodules/cq_viola_cmd_xbar_demux_003.sv               ; yes             ; User SystemVerilog HDL File        ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_testsuite/cq_viola/synthesis/submodules/cq_viola_cmd_xbar_demux_003.sv               ; cq_viola ;
; cq_viola/synthesis/submodules/cq_viola_rsp_xbar_mux_001.sv                 ; yes             ; User SystemVerilog HDL File        ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_testsuite/cq_viola/synthesis/submodules/cq_viola_rsp_xbar_mux_001.sv                 ; cq_viola ;
; cq_viola/synthesis/submodules/cq_viola_rsp_xbar_mux.sv                     ; yes             ; User SystemVerilog HDL File        ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_testsuite/cq_viola/synthesis/submodules/cq_viola_rsp_xbar_mux.sv                     ; cq_viola ;
; cq_viola/synthesis/submodules/cq_viola_rsp_xbar_demux.sv                   ; yes             ; User SystemVerilog HDL File        ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_testsuite/cq_viola/synthesis/submodules/cq_viola_rsp_xbar_demux.sv                   ; cq_viola ;
; cq_viola/synthesis/submodules/cq_viola_cmd_xbar_mux_001.sv                 ; yes             ; User SystemVerilog HDL File        ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_testsuite/cq_viola/synthesis/submodules/cq_viola_cmd_xbar_mux_001.sv                 ; cq_viola ;
; cq_viola/synthesis/submodules/cq_viola_cmd_xbar_mux.sv                     ; yes             ; User SystemVerilog HDL File        ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_testsuite/cq_viola/synthesis/submodules/cq_viola_cmd_xbar_mux.sv                     ; cq_viola ;
; cq_viola/synthesis/submodules/cq_viola_cmd_xbar_demux_002.sv               ; yes             ; User SystemVerilog HDL File        ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_testsuite/cq_viola/synthesis/submodules/cq_viola_cmd_xbar_demux_002.sv               ; cq_viola ;
; cq_viola/synthesis/submodules/cq_viola_cmd_xbar_demux_001.sv               ; yes             ; User SystemVerilog HDL File        ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_testsuite/cq_viola/synthesis/submodules/cq_viola_cmd_xbar_demux_001.sv               ; cq_viola ;
; cq_viola/synthesis/submodules/cq_viola_cmd_xbar_demux.sv                   ; yes             ; User SystemVerilog HDL File        ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_testsuite/cq_viola/synthesis/submodules/cq_viola_cmd_xbar_demux.sv                   ; cq_viola ;
; cq_viola/synthesis/submodules/altera_reset_controller.v                    ; yes             ; User Verilog HDL File              ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_testsuite/cq_viola/synthesis/submodules/altera_reset_controller.v                    ; cq_viola ;
; cq_viola/synthesis/submodules/altera_reset_synchronizer.v                  ; yes             ; User Verilog HDL File              ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_testsuite/cq_viola/synthesis/submodules/altera_reset_synchronizer.v                  ; cq_viola ;
; cq_viola/synthesis/submodules/altera_merlin_burst_adapter.sv               ; yes             ; User SystemVerilog HDL File        ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_testsuite/cq_viola/synthesis/submodules/altera_merlin_burst_adapter.sv               ; cq_viola ;
; cq_viola/synthesis/submodules/altera_merlin_traffic_limiter.sv             ; yes             ; User SystemVerilog HDL File        ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_testsuite/cq_viola/synthesis/submodules/altera_merlin_traffic_limiter.sv             ; cq_viola ;
; cq_viola/synthesis/submodules/cq_viola_id_router_004.sv                    ; yes             ; User SystemVerilog HDL File        ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_testsuite/cq_viola/synthesis/submodules/cq_viola_id_router_004.sv                    ; cq_viola ;
; cq_viola/synthesis/submodules/cq_viola_addr_router_003.sv                  ; yes             ; User SystemVerilog HDL File        ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_testsuite/cq_viola/synthesis/submodules/cq_viola_addr_router_003.sv                  ; cq_viola ;
; cq_viola/synthesis/submodules/cq_viola_id_router_003.sv                    ; yes             ; User SystemVerilog HDL File        ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_testsuite/cq_viola/synthesis/submodules/cq_viola_id_router_003.sv                    ; cq_viola ;
; cq_viola/synthesis/submodules/cq_viola_id_router_002.sv                    ; yes             ; User SystemVerilog HDL File        ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_testsuite/cq_viola/synthesis/submodules/cq_viola_id_router_002.sv                    ; cq_viola ;
; cq_viola/synthesis/submodules/cq_viola_id_router_001.sv                    ; yes             ; User SystemVerilog HDL File        ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_testsuite/cq_viola/synthesis/submodules/cq_viola_id_router_001.sv                    ; cq_viola ;
; cq_viola/synthesis/submodules/cq_viola_id_router.sv                        ; yes             ; User SystemVerilog HDL File        ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_testsuite/cq_viola/synthesis/submodules/cq_viola_id_router.sv                        ; cq_viola ;
; cq_viola/synthesis/submodules/cq_viola_addr_router_002.sv                  ; yes             ; User SystemVerilog HDL File        ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_testsuite/cq_viola/synthesis/submodules/cq_viola_addr_router_002.sv                  ; cq_viola ;
; cq_viola/synthesis/submodules/cq_viola_addr_router_001.sv                  ; yes             ; User SystemVerilog HDL File        ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_testsuite/cq_viola/synthesis/submodules/cq_viola_addr_router_001.sv                  ; cq_viola ;
; cq_viola/synthesis/submodules/cq_viola_addr_router.sv                      ; yes             ; User SystemVerilog HDL File        ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_testsuite/cq_viola/synthesis/submodules/cq_viola_addr_router.sv                      ; cq_viola ;
; cq_viola/synthesis/submodules/altera_avalon_sc_fifo.v                      ; yes             ; User Verilog HDL File              ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_testsuite/cq_viola/synthesis/submodules/altera_avalon_sc_fifo.v                      ; cq_viola ;
; cq_viola/synthesis/submodules/altera_merlin_slave_agent.sv                 ; yes             ; User SystemVerilog HDL File        ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_testsuite/cq_viola/synthesis/submodules/altera_merlin_slave_agent.sv                 ; cq_viola ;
; cq_viola/synthesis/submodules/altera_merlin_master_agent.sv                ; yes             ; User SystemVerilog HDL File        ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_testsuite/cq_viola/synthesis/submodules/altera_merlin_master_agent.sv                ; cq_viola ;
; cq_viola/synthesis/submodules/altera_merlin_slave_translator.sv            ; yes             ; User SystemVerilog HDL File        ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_testsuite/cq_viola/synthesis/submodules/altera_merlin_slave_translator.sv            ; cq_viola ;
; cq_viola/synthesis/submodules/altera_merlin_master_translator.sv           ; yes             ; User SystemVerilog HDL File        ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_testsuite/cq_viola/synthesis/submodules/altera_merlin_master_translator.sv           ; cq_viola ;
; cq_viola/synthesis/submodules/altera_avalon_mm_bridge.v                    ; yes             ; User Verilog HDL File              ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_testsuite/cq_viola/synthesis/submodules/altera_avalon_mm_bridge.v                    ; cq_viola ;
; cq_viola/synthesis/submodules/cq_viola_epcs_spi.v                          ; yes             ; User Verilog HDL File              ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_testsuite/cq_viola/synthesis/submodules/cq_viola_epcs_spi.v                          ; cq_viola ;
; cq_viola/synthesis/submodules/altera_avalon_packets_to_master.v            ; yes             ; User Verilog HDL File              ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_testsuite/cq_viola/synthesis/submodules/altera_avalon_packets_to_master.v            ; cq_viola ;
; cq_viola/synthesis/submodules/altera_avalon_st_bytes_to_packets.v          ; yes             ; User Verilog HDL File              ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_testsuite/cq_viola/synthesis/submodules/altera_avalon_st_bytes_to_packets.v          ; cq_viola ;
; cq_viola/synthesis/submodules/altera_avalon_st_packets_to_bytes.v          ; yes             ; User Verilog HDL File              ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_testsuite/cq_viola/synthesis/submodules/altera_avalon_st_packets_to_bytes.v          ; cq_viola ;
; cq_viola/synthesis/submodules/physicaloid_avalonmm_bridge.v                ; yes             ; User Verilog HDL File              ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_testsuite/cq_viola/synthesis/submodules/physicaloid_avalonmm_bridge.v                ; cq_viola ;
; cq_viola/synthesis/submodules/physicaloid_bytes_to_scif.v                  ; yes             ; User Verilog HDL File              ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_testsuite/cq_viola/synthesis/submodules/physicaloid_bytes_to_scif.v                  ; cq_viola ;
; cq_viola/synthesis/submodules/physicaloid_scif_infifo.v                    ; yes             ; User Wizard-Generated File         ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_testsuite/cq_viola/synthesis/submodules/physicaloid_scif_infifo.v                    ; cq_viola ;
; cq_viola/synthesis/submodules/cq_viola_gpio_0.v                            ; yes             ; User Verilog HDL File              ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_testsuite/cq_viola/synthesis/submodules/cq_viola_gpio_0.v                            ; cq_viola ;
; cq_viola/synthesis/submodules/cq_viola_sdram.v                             ; yes             ; User Verilog HDL File              ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_testsuite/cq_viola/synthesis/submodules/cq_viola_sdram.v                             ; cq_viola ;
; cq_viola/synthesis/submodules/cq_viola_led.v                               ; yes             ; User Verilog HDL File              ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_testsuite/cq_viola/synthesis/submodules/cq_viola_led.v                               ; cq_viola ;
; cq_viola/synthesis/submodules/cq_viola_systimer.v                          ; yes             ; User Verilog HDL File              ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_testsuite/cq_viola/synthesis/submodules/cq_viola_systimer.v                          ; cq_viola ;
; cq_viola/synthesis/submodules/cq_viola_sysid.v                             ; yes             ; User Verilog HDL File              ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_testsuite/cq_viola/synthesis/submodules/cq_viola_sysid.v                             ; cq_viola ;
; cq_viola/synthesis/submodules/cq_viola_ipl_memory.v                        ; yes             ; User Verilog HDL File              ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_testsuite/cq_viola/synthesis/submodules/cq_viola_ipl_memory.v                        ; cq_viola ;
; cq_viola/synthesis/submodules/cq_viola_jtag_uart.v                         ; yes             ; User Verilog HDL File              ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_testsuite/cq_viola/synthesis/submodules/cq_viola_jtag_uart.v                         ; cq_viola ;
; cq_viola/synthesis/submodules/cq_viola_nios2_e.v                           ; yes             ; User Verilog HDL File              ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_testsuite/cq_viola/synthesis/submodules/cq_viola_nios2_e.v                           ; cq_viola ;
; cq_viola/synthesis/submodules/cq_viola_nios2_e_jtag_debug_module_sysclk.v  ; yes             ; User Verilog HDL File              ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_testsuite/cq_viola/synthesis/submodules/cq_viola_nios2_e_jtag_debug_module_sysclk.v  ; cq_viola ;
; cq_viola/synthesis/submodules/cq_viola_nios2_e_jtag_debug_module_tck.v     ; yes             ; User Verilog HDL File              ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_testsuite/cq_viola/synthesis/submodules/cq_viola_nios2_e_jtag_debug_module_tck.v     ; cq_viola ;
; cq_viola/synthesis/submodules/cq_viola_nios2_e_jtag_debug_module_wrapper.v ; yes             ; User Verilog HDL File              ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_testsuite/cq_viola/synthesis/submodules/cq_viola_nios2_e_jtag_debug_module_wrapper.v ; cq_viola ;
; cq_viola/synthesis/submodules/cq_viola_nios2_e_ociram_default_contents.mif ; yes             ; User Memory Initialization File    ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_testsuite/cq_viola/synthesis/submodules/cq_viola_nios2_e_ociram_default_contents.mif ; cq_viola ;
; cq_viola/synthesis/submodules/cq_viola_nios2_e_oci_test_bench.v            ; yes             ; User Verilog HDL File              ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_testsuite/cq_viola/synthesis/submodules/cq_viola_nios2_e_oci_test_bench.v            ; cq_viola ;
; cq_viola/synthesis/submodules/cq_viola_nios2_e_rf_ram_a.mif                ; yes             ; User Memory Initialization File    ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_testsuite/cq_viola/synthesis/submodules/cq_viola_nios2_e_rf_ram_a.mif                ; cq_viola ;
; cq_viola/synthesis/submodules/cq_viola_nios2_e_rf_ram_b.mif                ; yes             ; User Memory Initialization File    ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_testsuite/cq_viola/synthesis/submodules/cq_viola_nios2_e_rf_ram_b.mif                ; cq_viola ;
; cq_viola/synthesis/submodules/cq_viola_nios2_e_test_bench.v                ; yes             ; User Verilog HDL File              ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_testsuite/cq_viola/synthesis/submodules/cq_viola_nios2_e_test_bench.v                ; cq_viola ;
; pll/syspll.vhd                                                             ; yes             ; User Wizard-Generated File         ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_testsuite/pll/syspll.vhd                                                             ;          ;
; testsuite.bdf                                                              ; yes             ; User Block Diagram/Schematic File  ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_testsuite/testsuite.bdf                                                              ;          ;
; altsyncram.tdf                                                             ; yes             ; Megafunction                       ; c:/develop/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf                                                             ;          ;
; stratix_ram_block.inc                                                      ; yes             ; Megafunction                       ; c:/develop/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                      ;          ;
; lpm_mux.inc                                                                ; yes             ; Megafunction                       ; c:/develop/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                                                                ;          ;
; lpm_decode.inc                                                             ; yes             ; Megafunction                       ; c:/develop/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc                                                             ;          ;
; aglobal130.inc                                                             ; yes             ; Megafunction                       ; c:/develop/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc                                                             ;          ;
; a_rdenreg.inc                                                              ; yes             ; Megafunction                       ; c:/develop/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc                                                              ;          ;
; altrom.inc                                                                 ; yes             ; Megafunction                       ; c:/develop/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc                                                                 ;          ;
; altram.inc                                                                 ; yes             ; Megafunction                       ; c:/develop/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc                                                                 ;          ;
; altdpram.inc                                                               ; yes             ; Megafunction                       ; c:/develop/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc                                                               ;          ;
; db/altsyncram_mjg1.tdf                                                     ; yes             ; Auto-Generated Megafunction        ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_testsuite/db/altsyncram_mjg1.tdf                                                     ;          ;
; db/altsyncram_njg1.tdf                                                     ; yes             ; Auto-Generated Megafunction        ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_testsuite/db/altsyncram_njg1.tdf                                                     ;          ;
; altera_std_synchronizer.v                                                  ; yes             ; Megafunction                       ; c:/develop/altera/13.0sp1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                  ;          ;
; db/altsyncram_q081.tdf                                                     ; yes             ; Auto-Generated Megafunction        ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_testsuite/db/altsyncram_q081.tdf                                                     ;          ;
; sld_virtual_jtag_basic.v                                                   ; yes             ; Megafunction                       ; c:/develop/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                   ;          ;
; scfifo.tdf                                                                 ; yes             ; Megafunction                       ; c:/develop/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf                                                                 ;          ;
; a_regfifo.inc                                                              ; yes             ; Megafunction                       ; c:/develop/altera/13.0sp1/quartus/libraries/megafunctions/a_regfifo.inc                                                              ;          ;
; a_dpfifo.inc                                                               ; yes             ; Megafunction                       ; c:/develop/altera/13.0sp1/quartus/libraries/megafunctions/a_dpfifo.inc                                                               ;          ;
; a_i2fifo.inc                                                               ; yes             ; Megafunction                       ; c:/develop/altera/13.0sp1/quartus/libraries/megafunctions/a_i2fifo.inc                                                               ;          ;
; a_fffifo.inc                                                               ; yes             ; Megafunction                       ; c:/develop/altera/13.0sp1/quartus/libraries/megafunctions/a_fffifo.inc                                                               ;          ;
; a_f2fifo.inc                                                               ; yes             ; Megafunction                       ; c:/develop/altera/13.0sp1/quartus/libraries/megafunctions/a_f2fifo.inc                                                               ;          ;
; db/scfifo_jr21.tdf                                                         ; yes             ; Auto-Generated Megafunction        ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_testsuite/db/scfifo_jr21.tdf                                                         ;          ;
; db/a_dpfifo_q131.tdf                                                       ; yes             ; Auto-Generated Megafunction        ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_testsuite/db/a_dpfifo_q131.tdf                                                       ;          ;
; db/a_fefifo_7cf.tdf                                                        ; yes             ; Auto-Generated Megafunction        ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_testsuite/db/a_fefifo_7cf.tdf                                                        ;          ;
; db/cntr_do7.tdf                                                            ; yes             ; Auto-Generated Megafunction        ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_testsuite/db/cntr_do7.tdf                                                            ;          ;
; db/dpram_nl21.tdf                                                          ; yes             ; Auto-Generated Megafunction        ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_testsuite/db/dpram_nl21.tdf                                                          ;          ;
; db/altsyncram_r1m1.tdf                                                     ; yes             ; Auto-Generated Megafunction        ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_testsuite/db/altsyncram_r1m1.tdf                                                     ;          ;
; db/cntr_1ob.tdf                                                            ; yes             ; Auto-Generated Megafunction        ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_testsuite/db/cntr_1ob.tdf                                                            ;          ;
; alt_jtag_atlantic.v                                                        ; yes             ; Encrypted Megafunction             ; c:/develop/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                        ;          ;
; db/altsyncram_h9c1.tdf                                                     ; yes             ; Auto-Generated Megafunction        ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_testsuite/db/altsyncram_h9c1.tdf                                                     ;          ;
; dcfifo.tdf                                                                 ; yes             ; Megafunction                       ; c:/develop/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf                                                                 ;          ;
; lpm_counter.inc                                                            ; yes             ; Megafunction                       ; c:/develop/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.inc                                                            ;          ;
; lpm_add_sub.inc                                                            ; yes             ; Megafunction                       ; c:/develop/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                            ;          ;
; a_graycounter.inc                                                          ; yes             ; Megafunction                       ; c:/develop/altera/13.0sp1/quartus/libraries/megafunctions/a_graycounter.inc                                                          ;          ;
; a_fefifo.inc                                                               ; yes             ; Megafunction                       ; c:/develop/altera/13.0sp1/quartus/libraries/megafunctions/a_fefifo.inc                                                               ;          ;
; a_gray2bin.inc                                                             ; yes             ; Megafunction                       ; c:/develop/altera/13.0sp1/quartus/libraries/megafunctions/a_gray2bin.inc                                                             ;          ;
; dffpipe.inc                                                                ; yes             ; Megafunction                       ; c:/develop/altera/13.0sp1/quartus/libraries/megafunctions/dffpipe.inc                                                                ;          ;
; alt_sync_fifo.inc                                                          ; yes             ; Megafunction                       ; c:/develop/altera/13.0sp1/quartus/libraries/megafunctions/alt_sync_fifo.inc                                                          ;          ;
; lpm_compare.inc                                                            ; yes             ; Megafunction                       ; c:/develop/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.inc                                                            ;          ;
; altsyncram_fifo.inc                                                        ; yes             ; Megafunction                       ; c:/develop/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram_fifo.inc                                                        ;          ;
; db/dcfifo_l5n1.tdf                                                         ; yes             ; Auto-Generated Megafunction        ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_testsuite/db/dcfifo_l5n1.tdf                                                         ;          ;
; db/a_gray2bin_ogb.tdf                                                      ; yes             ; Auto-Generated Megafunction        ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_testsuite/db/a_gray2bin_ogb.tdf                                                      ;          ;
; db/a_graycounter_n57.tdf                                                   ; yes             ; Auto-Generated Megafunction        ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_testsuite/db/a_graycounter_n57.tdf                                                   ;          ;
; db/a_graycounter_jjc.tdf                                                   ; yes             ; Auto-Generated Megafunction        ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_testsuite/db/a_graycounter_jjc.tdf                                                   ;          ;
; db/altsyncram_pn81.tdf                                                     ; yes             ; Auto-Generated Megafunction        ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_testsuite/db/altsyncram_pn81.tdf                                                     ;          ;
; db/decode_d87.tdf                                                          ; yes             ; Auto-Generated Megafunction        ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_testsuite/db/decode_d87.tdf                                                          ;          ;
; db/mux_t28.tdf                                                             ; yes             ; Auto-Generated Megafunction        ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_testsuite/db/mux_t28.tdf                                                             ;          ;
; db/alt_synch_pipe_ckd.tdf                                                  ; yes             ; Auto-Generated Megafunction        ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_testsuite/db/alt_synch_pipe_ckd.tdf                                                  ;          ;
; db/dffpipe_bd9.tdf                                                         ; yes             ; Auto-Generated Megafunction        ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_testsuite/db/dffpipe_bd9.tdf                                                         ;          ;
; db/dffpipe_ad9.tdf                                                         ; yes             ; Auto-Generated Megafunction        ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_testsuite/db/dffpipe_ad9.tdf                                                         ;          ;
; db/alt_synch_pipe_dkd.tdf                                                  ; yes             ; Auto-Generated Megafunction        ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_testsuite/db/alt_synch_pipe_dkd.tdf                                                  ;          ;
; db/dffpipe_cd9.tdf                                                         ; yes             ; Auto-Generated Megafunction        ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_testsuite/db/dffpipe_cd9.tdf                                                         ;          ;
; db/cmpr_966.tdf                                                            ; yes             ; Auto-Generated Megafunction        ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_testsuite/db/cmpr_966.tdf                                                            ;          ;
; altera_std_synchronizer_bundle.v                                           ; yes             ; Megafunction                       ; c:/develop/altera/13.0sp1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v                                           ;          ;
; altpll.tdf                                                                 ; yes             ; Megafunction                       ; c:/develop/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf                                                                 ;          ;
; stratix_pll.inc                                                            ; yes             ; Megafunction                       ; c:/develop/altera/13.0sp1/quartus/libraries/megafunctions/stratix_pll.inc                                                            ;          ;
; stratixii_pll.inc                                                          ; yes             ; Megafunction                       ; c:/develop/altera/13.0sp1/quartus/libraries/megafunctions/stratixii_pll.inc                                                          ;          ;
; cycloneii_pll.inc                                                          ; yes             ; Megafunction                       ; c:/develop/altera/13.0sp1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                          ;          ;
; db/syspll_altpll.v                                                         ; yes             ; Auto-Generated Megafunction        ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_testsuite/db/syspll_altpll.v                                                         ;          ;
; sld_hub.vhd                                                                ; yes             ; Encrypted Megafunction             ; c:/develop/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd                                                                ;          ;
; sld_jtag_hub.vhd                                                           ; yes             ; Encrypted Megafunction             ; c:/develop/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                           ;          ;
; sld_rom_sr.vhd                                                             ; yes             ; Encrypted Megafunction             ; c:/develop/altera/13.0sp1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                             ;          ;
+----------------------------------------------------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+----------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                            ;
+---------------------------------------------+------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                    ;
+---------------------------------------------+------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 4,514                                                                                    ;
;                                             ;                                                                                          ;
; Total combinational functions               ; 3416                                                                                     ;
; Logic element usage by number of LUT inputs ;                                                                                          ;
;     -- 4 input functions                    ; 1801                                                                                     ;
;     -- 3 input functions                    ; 1057                                                                                     ;
;     -- <=2 input functions                  ; 558                                                                                      ;
;                                             ;                                                                                          ;
; Logic elements by mode                      ;                                                                                          ;
;     -- normal mode                          ; 3156                                                                                     ;
;     -- arithmetic mode                      ; 260                                                                                      ;
;                                             ;                                                                                          ;
; Total registers                             ; 2740                                                                                     ;
;     -- Dedicated logic registers            ; 2740                                                                                     ;
;     -- I/O registers                        ; 0                                                                                        ;
;                                             ;                                                                                          ;
; I/O pins                                    ; 78                                                                                       ;
; Total memory bits                           ; 142336                                                                                   ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                        ;
; Total PLLs                                  ; 2                                                                                        ;
;     -- PLLs                                 ; 2                                                                                        ;
;                                             ;                                                                                          ;
; Maximum fan-out node                        ; syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 1685                                                                                     ;
; Total fan-out                               ; 23354                                                                                    ;
; Average fan-out                             ; 3.59                                                                                     ;
+---------------------------------------------+------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                     ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                ; Library Name ;
+----------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |testsuite                                                                                                     ; 3416 (2)          ; 2740 (0)     ; 142336      ; 0            ; 0       ; 0         ; 78   ; 0            ; |testsuite                                                                                                                                                                                                                                                                                                                                         ; work         ;
;    |cq_viola:inst|                                                                                             ; 3253 (0)          ; 2641 (0)     ; 142336      ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst                                                                                                                                                                                                                                                                                                                           ; cq_viola     ;
;       |altera_avalon_mm_bridge:peripherals_bridge|                                                             ; 42 (42)           ; 111 (111)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge                                                                                                                                                                                                                                                                                ; cq_viola     ;
;       |altera_avalon_sc_fifo:epcs_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|     ; 9 (9)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|altera_avalon_sc_fifo:epcs_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                        ; cq_viola     ;
;       |altera_avalon_sc_fifo:gpio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                     ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|altera_avalon_sc_fifo:gpio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                        ; cq_viola     ;
;       |altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                 ; 8 (8)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                    ; cq_viola     ;
;       |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|   ; 7 (7)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                      ; cq_viola     ;
;       |altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                        ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                           ; cq_viola     ;
;       |altera_avalon_sc_fifo:nios2_e_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|     ; 7 (7)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|altera_avalon_sc_fifo:nios2_e_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                        ; cq_viola     ;
;       |altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|       ; 64 (64)           ; 62 (62)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                                                                                                                          ; cq_viola     ;
;       |altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|         ; 11 (11)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                            ; cq_viola     ;
;       |altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|                    ; 105 (105)         ; 170 (170)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                                                                                                                                       ; cq_viola     ;
;       |altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                      ; 74 (74)           ; 72 (72)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                         ; cq_viola     ;
;       |altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|           ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                              ; cq_viola     ;
;       |altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                   ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                      ; cq_viola     ;
;       |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                   ; 6 (0)             ; 90 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                                                      ; cq_viola     ;
;          |altera_avalon_st_clock_crosser:clock_xer|                                                            ; 6 (6)             ; 90 (86)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                             ; cq_viola     ;
;             |altera_std_synchronizer:in_to_out_synchronizer|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                              ; work         ;
;             |altera_std_synchronizer:out_to_in_synchronizer|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                              ; work         ;
;       |altera_avalon_st_handshake_clock_crosser:crosser_002|                                                   ; 3 (0)             ; 72 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                                                                                                                      ; cq_viola     ;
;          |altera_avalon_st_clock_crosser:clock_xer|                                                            ; 3 (3)             ; 72 (68)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                             ; cq_viola     ;
;             |altera_std_synchronizer:in_to_out_synchronizer|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                              ; work         ;
;             |altera_std_synchronizer:out_to_in_synchronizer|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                              ; work         ;
;       |altera_avalon_st_handshake_clock_crosser:crosser_003|                                                   ; 3 (0)             ; 74 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                                                                                                                      ; cq_viola     ;
;          |altera_avalon_st_clock_crosser:clock_xer|                                                            ; 3 (3)             ; 74 (70)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                             ; cq_viola     ;
;             |altera_std_synchronizer:in_to_out_synchronizer|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                              ; work         ;
;             |altera_std_synchronizer:out_to_in_synchronizer|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                              ; work         ;
;       |altera_avalon_st_handshake_clock_crosser:crosser|                                                       ; 5 (0)             ; 88 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                                                          ; cq_viola     ;
;          |altera_avalon_st_clock_crosser:clock_xer|                                                            ; 5 (5)             ; 88 (84)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                 ; cq_viola     ;
;             |altera_std_synchronizer:in_to_out_synchronizer|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                                  ; work         ;
;             |altera_std_synchronizer:out_to_in_synchronizer|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                                  ; work         ;
;       |altera_irq_clock_crosser:irq_synchronizer_001|                                                          ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_001                                                                                                                                                                                                                                                                             ; cq_viola     ;
;          |altera_std_synchronizer_bundle:sync|                                                                 ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync                                                                                                                                                                                                                                         ; work         ;
;             |altera_std_synchronizer:sync[0].u|                                                                ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                                                                                       ; work         ;
;       |altera_irq_clock_crosser:irq_synchronizer_002|                                                          ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_002                                                                                                                                                                                                                                                                             ; cq_viola     ;
;          |altera_std_synchronizer_bundle:sync|                                                                 ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync                                                                                                                                                                                                                                         ; work         ;
;             |altera_std_synchronizer:sync[0].u|                                                                ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                                                                                       ; work         ;
;       |altera_irq_clock_crosser:irq_synchronizer|                                                              ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer                                                                                                                                                                                                                                                                                 ; cq_viola     ;
;          |altera_std_synchronizer_bundle:sync|                                                                 ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync                                                                                                                                                                                                                                             ; work         ;
;             |altera_std_synchronizer:sync[0].u|                                                                ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                                                                                           ; work         ;
;       |altera_merlin_master_agent:nios2_e_data_master_translator_avalon_universal_master_0_agent|              ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|altera_merlin_master_agent:nios2_e_data_master_translator_avalon_universal_master_0_agent                                                                                                                                                                                                                                 ; cq_viola     ;
;       |altera_merlin_master_agent:nios2_e_instruction_master_translator_avalon_universal_master_0_agent|       ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|altera_merlin_master_agent:nios2_e_instruction_master_translator_avalon_universal_master_0_agent                                                                                                                                                                                                                          ; cq_viola     ;
;       |altera_merlin_master_agent:peripherals_bridge_m0_translator_avalon_universal_master_0_agent|            ; 5 (5)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|altera_merlin_master_agent:peripherals_bridge_m0_translator_avalon_universal_master_0_agent                                                                                                                                                                                                                               ; cq_viola     ;
;       |altera_merlin_master_agent:physicaloid_bridge_avalon_master_translator_avalon_universal_master_0_agent| ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|altera_merlin_master_agent:physicaloid_bridge_avalon_master_translator_avalon_universal_master_0_agent                                                                                                                                                                                                                    ; cq_viola     ;
;       |altera_merlin_master_translator:nios2_e_data_master_translator|                                         ; 11 (11)           ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|altera_merlin_master_translator:nios2_e_data_master_translator                                                                                                                                                                                                                                                            ; cq_viola     ;
;       |altera_merlin_master_translator:nios2_e_instruction_master_translator|                                  ; 5 (5)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|altera_merlin_master_translator:nios2_e_instruction_master_translator                                                                                                                                                                                                                                                     ; cq_viola     ;
;       |altera_merlin_slave_agent:ipl_memory_s1_translator_avalon_universal_slave_0_agent|                      ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|altera_merlin_slave_agent:ipl_memory_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                         ; cq_viola     ;
;       |altera_merlin_slave_agent:nios2_e_jtag_debug_module_translator_avalon_universal_slave_0_agent|          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|altera_merlin_slave_agent:nios2_e_jtag_debug_module_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                             ; cq_viola     ;
;       |altera_merlin_slave_agent:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent|              ; 8 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|altera_merlin_slave_agent:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                 ; cq_viola     ;
;          |altera_merlin_burst_uncompressor:uncompressor|                                                       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|altera_merlin_slave_agent:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                   ; cq_viola     ;
;       |altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|                           ; 18 (9)            ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                              ; cq_viola     ;
;          |altera_merlin_burst_uncompressor:uncompressor|                                                       ; 9 (9)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                ; cq_viola     ;
;       |altera_merlin_slave_agent:systimer_s1_translator_avalon_universal_slave_0_agent|                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|altera_merlin_slave_agent:systimer_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                           ; cq_viola     ;
;       |altera_merlin_slave_translator:epcs_spi_spi_control_port_translator|                                    ; 6 (6)             ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|altera_merlin_slave_translator:epcs_spi_spi_control_port_translator                                                                                                                                                                                                                                                       ; cq_viola     ;
;       |altera_merlin_slave_translator:gpio_0_s1_translator|                                                    ; 8 (8)             ; 31 (31)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|altera_merlin_slave_translator:gpio_0_s1_translator                                                                                                                                                                                                                                                                       ; cq_viola     ;
;       |altera_merlin_slave_translator:ipl_memory_s1_translator|                                                ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|altera_merlin_slave_translator:ipl_memory_s1_translator                                                                                                                                                                                                                                                                   ; cq_viola     ;
;       |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                  ; 9 (9)             ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                                                                     ; cq_viola     ;
;       |altera_merlin_slave_translator:led_s1_translator|                                                       ; 7 (7)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|altera_merlin_slave_translator:led_s1_translator                                                                                                                                                                                                                                                                          ; cq_viola     ;
;       |altera_merlin_slave_translator:nios2_e_jtag_debug_module_translator|                                    ; 1 (1)             ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|altera_merlin_slave_translator:nios2_e_jtag_debug_module_translator                                                                                                                                                                                                                                                       ; cq_viola     ;
;       |altera_merlin_slave_translator:sysid_control_slave_translator|                                          ; 11 (11)           ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|altera_merlin_slave_translator:sysid_control_slave_translator                                                                                                                                                                                                                                                             ; cq_viola     ;
;       |altera_merlin_slave_translator:systimer_s1_translator|                                                  ; 7 (7)             ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|altera_merlin_slave_translator:systimer_s1_translator                                                                                                                                                                                                                                                                     ; cq_viola     ;
;       |altera_merlin_traffic_limiter:limiter_001|                                                              ; 12 (12)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|altera_merlin_traffic_limiter:limiter_001                                                                                                                                                                                                                                                                                 ; cq_viola     ;
;       |altera_merlin_traffic_limiter:limiter|                                                                  ; 17 (17)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|altera_merlin_traffic_limiter:limiter                                                                                                                                                                                                                                                                                     ; cq_viola     ;
;       |altera_merlin_width_adapter:width_adapter_001|                                                          ; 33 (33)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|altera_merlin_width_adapter:width_adapter_001                                                                                                                                                                                                                                                                             ; cq_viola     ;
;       |altera_merlin_width_adapter:width_adapter|                                                              ; 63 (63)           ; 43 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|altera_merlin_width_adapter:width_adapter                                                                                                                                                                                                                                                                                 ; cq_viola     ;
;       |altera_reset_controller:rst_controller_001|                                                             ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                ; cq_viola     ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                     ; cq_viola     ;
;       |altera_reset_controller:rst_controller|                                                                 ; 1 (1)             ; 9 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                    ; cq_viola     ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                         ; cq_viola     ;
;       |cq_viola_addr_router:addr_router|                                                                       ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|cq_viola_addr_router:addr_router                                                                                                                                                                                                                                                                                          ; cq_viola     ;
;       |cq_viola_addr_router_001:addr_router_001|                                                               ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|cq_viola_addr_router_001:addr_router_001                                                                                                                                                                                                                                                                                  ; cq_viola     ;
;       |cq_viola_addr_router_002:addr_router_002|                                                               ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|cq_viola_addr_router_002:addr_router_002                                                                                                                                                                                                                                                                                  ; cq_viola     ;
;       |cq_viola_addr_router_003:addr_router_003|                                                               ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|cq_viola_addr_router_003:addr_router_003                                                                                                                                                                                                                                                                                  ; cq_viola     ;
;       |cq_viola_cmd_xbar_demux:cmd_xbar_demux|                                                                 ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|cq_viola_cmd_xbar_demux:cmd_xbar_demux                                                                                                                                                                                                                                                                                    ; cq_viola     ;
;       |cq_viola_cmd_xbar_demux:rsp_xbar_demux_001|                                                             ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|cq_viola_cmd_xbar_demux:rsp_xbar_demux_001                                                                                                                                                                                                                                                                                ; cq_viola     ;
;       |cq_viola_cmd_xbar_demux:rsp_xbar_demux_002|                                                             ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|cq_viola_cmd_xbar_demux:rsp_xbar_demux_002                                                                                                                                                                                                                                                                                ; cq_viola     ;
;       |cq_viola_cmd_xbar_demux_001:cmd_xbar_demux_001|                                                         ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|cq_viola_cmd_xbar_demux_001:cmd_xbar_demux_001                                                                                                                                                                                                                                                                            ; cq_viola     ;
;       |cq_viola_cmd_xbar_demux_002:cmd_xbar_demux_002|                                                         ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|cq_viola_cmd_xbar_demux_002:cmd_xbar_demux_002                                                                                                                                                                                                                                                                            ; cq_viola     ;
;       |cq_viola_cmd_xbar_demux_003:cmd_xbar_demux_003|                                                         ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|cq_viola_cmd_xbar_demux_003:cmd_xbar_demux_003                                                                                                                                                                                                                                                                            ; cq_viola     ;
;       |cq_viola_cmd_xbar_mux:cmd_xbar_mux_003|                                                                 ; 46 (42)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|cq_viola_cmd_xbar_mux:cmd_xbar_mux_003                                                                                                                                                                                                                                                                                    ; cq_viola     ;
;          |altera_merlin_arbitrator:arb|                                                                        ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|cq_viola_cmd_xbar_mux:cmd_xbar_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                       ; cq_viola     ;
;       |cq_viola_cmd_xbar_mux:cmd_xbar_mux|                                                                     ; 54 (50)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|cq_viola_cmd_xbar_mux:cmd_xbar_mux                                                                                                                                                                                                                                                                                        ; cq_viola     ;
;          |altera_merlin_arbitrator:arb|                                                                        ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|cq_viola_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                           ; cq_viola     ;
;       |cq_viola_cmd_xbar_mux_001:cmd_xbar_mux_001|                                                             ; 82 (72)           ; 7 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|cq_viola_cmd_xbar_mux_001:cmd_xbar_mux_001                                                                                                                                                                                                                                                                                ; cq_viola     ;
;          |altera_merlin_arbitrator:arb|                                                                        ; 10 (7)            ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|cq_viola_cmd_xbar_mux_001:cmd_xbar_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                   ; cq_viola     ;
;             |altera_merlin_arb_adder:adder|                                                                    ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|cq_viola_cmd_xbar_mux_001:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                                                                                                     ; cq_viola     ;
;       |cq_viola_cmd_xbar_mux_001:cmd_xbar_mux_002|                                                             ; 84 (74)           ; 7 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|cq_viola_cmd_xbar_mux_001:cmd_xbar_mux_002                                                                                                                                                                                                                                                                                ; cq_viola     ;
;          |altera_merlin_arbitrator:arb|                                                                        ; 10 (6)            ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|cq_viola_cmd_xbar_mux_001:cmd_xbar_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                   ; cq_viola     ;
;             |altera_merlin_arb_adder:adder|                                                                    ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|cq_viola_cmd_xbar_mux_001:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                                                                                                     ; cq_viola     ;
;       |cq_viola_epcs_spi:epcs_spi|                                                                             ; 112 (112)         ; 115 (115)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|cq_viola_epcs_spi:epcs_spi                                                                                                                                                                                                                                                                                                ; cq_viola     ;
;       |cq_viola_gpio_0:gpio_0|                                                                                 ; 30 (30)           ; 84 (84)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|cq_viola_gpio_0:gpio_0                                                                                                                                                                                                                                                                                                    ; cq_viola     ;
;       |cq_viola_ipl_memory:ipl_memory|                                                                         ; 1 (1)             ; 0 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|cq_viola_ipl_memory:ipl_memory                                                                                                                                                                                                                                                                                            ; cq_viola     ;
;          |altsyncram:the_altsyncram|                                                                           ; 0 (0)             ; 0 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                  ; work         ;
;             |altsyncram_h9c1:auto_generated|                                                                   ; 0 (0)             ; 0 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated                                                                                                                                                                                                                                   ; work         ;
;       |cq_viola_jtag_uart:jtag_uart|                                                                           ; 143 (39)          ; 112 (13)     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|cq_viola_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                                              ; cq_viola     ;
;          |alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|                                              ; 53 (53)           ; 59 (59)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                                       ; work         ;
;          |cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|                                         ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r                                                                                                                                                                                                                                  ; cq_viola     ;
;             |scfifo:rfifo|                                                                                     ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                     ; work         ;
;                |scfifo_jr21:auto_generated|                                                                    ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated                                                                                                                                                                                          ; work         ;
;                   |a_dpfifo_q131:dpfifo|                                                                       ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo                                                                                                                                                                     ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                 ; 14 (8)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                             ; work         ;
;                         |cntr_do7:count_usedw|                                                                 ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                        ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                   ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                               ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                         ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                     ; work         ;
;                      |dpram_nl21:FIFOram|                                                                      ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram                                                                                                                                                  ; work         ;
;                         |altsyncram_r1m1:altsyncram1|                                                          ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1                                                                                                                      ; work         ;
;          |cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|                                         ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w                                                                                                                                                                                                                                  ; cq_viola     ;
;             |scfifo:wfifo|                                                                                     ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                     ; work         ;
;                |scfifo_jr21:auto_generated|                                                                    ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                                                                                                                                          ; work         ;
;                   |a_dpfifo_q131:dpfifo|                                                                       ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo                                                                                                                                                                     ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                 ; 13 (7)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                             ; work         ;
;                         |cntr_do7:count_usedw|                                                                 ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                        ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                   ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                               ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                         ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                     ; work         ;
;                      |dpram_nl21:FIFOram|                                                                      ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram                                                                                                                                                  ; work         ;
;                         |altsyncram_r1m1:altsyncram1|                                                          ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1                                                                                                                      ; work         ;
;       |cq_viola_led:led|                                                                                       ; 4 (4)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|cq_viola_led:led                                                                                                                                                                                                                                                                                                          ; cq_viola     ;
;       |cq_viola_nios2_e:nios2_e|                                                                               ; 995 (707)         ; 591 (320)    ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|cq_viola_nios2_e:nios2_e                                                                                                                                                                                                                                                                                                  ; cq_viola     ;
;          |cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|                                           ; 288 (34)          ; 270 (80)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci                                                                                                                                                                                                                                        ; cq_viola     ;
;             |cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|        ; 91 (0)            ; 96 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper                                                                                                                                              ; cq_viola     ;
;                |cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|       ; 6 (6)             ; 49 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk                                                      ; cq_viola     ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                       ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer4|                                       ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; work         ;
;                |cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|             ; 81 (81)           ; 47 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck                                                            ; cq_viola     ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                       ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                       ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; work         ;
;                |sld_virtual_jtag_basic:cq_viola_nios2_e_jtag_debug_module_phy|                                 ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cq_viola_nios2_e_jtag_debug_module_phy                                                                                ; work         ;
;             |cq_viola_nios2_e_nios2_avalon_reg:the_cq_viola_nios2_e_nios2_avalon_reg|                          ; 11 (11)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_avalon_reg:the_cq_viola_nios2_e_nios2_avalon_reg                                                                                                                                                                ; cq_viola     ;
;             |cq_viola_nios2_e_nios2_oci_break:the_cq_viola_nios2_e_nios2_oci_break|                            ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_break:the_cq_viola_nios2_e_nios2_oci_break                                                                                                                                                                  ; cq_viola     ;
;             |cq_viola_nios2_e_nios2_oci_debug:the_cq_viola_nios2_e_nios2_oci_debug|                            ; 9 (8)             ; 8 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_debug:the_cq_viola_nios2_e_nios2_oci_debug                                                                                                                                                                  ; cq_viola     ;
;                |altera_std_synchronizer:the_altera_std_synchronizer|                                           ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_debug:the_cq_viola_nios2_e_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                              ; work         ;
;             |cq_viola_nios2_e_nios2_ocimem:the_cq_viola_nios2_e_nios2_ocimem|                                  ; 111 (111)         ; 49 (49)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_ocimem:the_cq_viola_nios2_e_nios2_ocimem                                                                                                                                                                        ; cq_viola     ;
;                |cq_viola_nios2_e_ociram_sp_ram_module:cq_viola_nios2_e_ociram_sp_ram|                          ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_ocimem:the_cq_viola_nios2_e_nios2_ocimem|cq_viola_nios2_e_ociram_sp_ram_module:cq_viola_nios2_e_ociram_sp_ram                                                                                                   ; cq_viola     ;
;                   |altsyncram:the_altsyncram|                                                                  ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_ocimem:the_cq_viola_nios2_e_nios2_ocimem|cq_viola_nios2_e_ociram_sp_ram_module:cq_viola_nios2_e_ociram_sp_ram|altsyncram:the_altsyncram                                                                         ; work         ;
;                      |altsyncram_q081:auto_generated|                                                          ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_ocimem:the_cq_viola_nios2_e_nios2_ocimem|cq_viola_nios2_e_ociram_sp_ram_module:cq_viola_nios2_e_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_q081:auto_generated                                          ; work         ;
;          |cq_viola_nios2_e_register_bank_a_module:cq_viola_nios2_e_register_bank_a|                            ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_register_bank_a_module:cq_viola_nios2_e_register_bank_a                                                                                                                                                                                                                         ; cq_viola     ;
;             |altsyncram:the_altsyncram|                                                                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_register_bank_a_module:cq_viola_nios2_e_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                               ; work         ;
;                |altsyncram_mjg1:auto_generated|                                                                ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_register_bank_a_module:cq_viola_nios2_e_register_bank_a|altsyncram:the_altsyncram|altsyncram_mjg1:auto_generated                                                                                                                                                                ; work         ;
;          |cq_viola_nios2_e_register_bank_b_module:cq_viola_nios2_e_register_bank_b|                            ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_register_bank_b_module:cq_viola_nios2_e_register_bank_b                                                                                                                                                                                                                         ; cq_viola     ;
;             |altsyncram:the_altsyncram|                                                                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_register_bank_b_module:cq_viola_nios2_e_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                               ; work         ;
;                |altsyncram_njg1:auto_generated|                                                                ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_register_bank_b_module:cq_viola_nios2_e_register_bank_b|altsyncram:the_altsyncram|altsyncram_njg1:auto_generated                                                                                                                                                                ; work         ;
;          |cq_viola_nios2_e_test_bench:the_cq_viola_nios2_e_test_bench|                                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_test_bench:the_cq_viola_nios2_e_test_bench                                                                                                                                                                                                                                      ; cq_viola     ;
;       |cq_viola_rsp_xbar_demux:rsp_xbar_demux_003|                                                             ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|cq_viola_rsp_xbar_demux:rsp_xbar_demux_003                                                                                                                                                                                                                                                                                ; cq_viola     ;
;       |cq_viola_rsp_xbar_demux:rsp_xbar_demux|                                                                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|cq_viola_rsp_xbar_demux:rsp_xbar_demux                                                                                                                                                                                                                                                                                    ; cq_viola     ;
;       |cq_viola_rsp_xbar_mux:rsp_xbar_mux_002|                                                                 ; 59 (59)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|cq_viola_rsp_xbar_mux:rsp_xbar_mux_002                                                                                                                                                                                                                                                                                    ; cq_viola     ;
;       |cq_viola_rsp_xbar_mux:rsp_xbar_mux|                                                                     ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|cq_viola_rsp_xbar_mux:rsp_xbar_mux                                                                                                                                                                                                                                                                                        ; cq_viola     ;
;       |cq_viola_rsp_xbar_mux_001:rsp_xbar_mux_001|                                                             ; 51 (51)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|cq_viola_rsp_xbar_mux_001:rsp_xbar_mux_001                                                                                                                                                                                                                                                                                ; cq_viola     ;
;       |cq_viola_rsp_xbar_mux_003:rsp_xbar_mux_003|                                                             ; 71 (71)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|cq_viola_rsp_xbar_mux_003:rsp_xbar_mux_003                                                                                                                                                                                                                                                                                ; cq_viola     ;
;       |cq_viola_sdram:sdram|                                                                                   ; 278 (229)         ; 240 (154)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|cq_viola_sdram:sdram                                                                                                                                                                                                                                                                                                      ; cq_viola     ;
;          |cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|                             ; 49 (49)           ; 86 (86)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module                                                                                                                                                                                                                              ; cq_viola     ;
;       |cq_viola_systimer:systimer|                                                                             ; 127 (127)         ; 120 (120)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|cq_viola_systimer:systimer                                                                                                                                                                                                                                                                                                ; cq_viola     ;
;       |physicaloid_avalonmm_bridge:physicaloid_bridge|                                                         ; 417 (0)           ; 308 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge                                                                                                                                                                                                                                                                            ; cq_viola     ;
;          |altera_avalon_packets_to_master:inst_pk2trans|                                                       ; 293 (0)           ; 149 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans                                                                                                                                                                                                                              ; cq_viola     ;
;             |packets_to_master:p2m|                                                                            ; 293 (293)         ; 149 (149)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m                                                                                                                                                                                                        ; cq_viola     ;
;          |altera_avalon_st_bytes_to_packets:inst_by2pk|                                                        ; 12 (12)           ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_bytes_to_packets:inst_by2pk                                                                                                                                                                                                                               ; cq_viola     ;
;          |altera_avalon_st_packets_to_bytes:inst_pk2by|                                                        ; 30 (30)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by                                                                                                                                                                                                                               ; cq_viola     ;
;          |physicaloid_bytes_to_scif:inst_by2scif|                                                              ; 82 (31)           ; 140 (54)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif                                                                                                                                                                                                                                     ; cq_viola     ;
;             |physicaloid_scif_infifo:inst_infifo|                                                              ; 51 (0)            ; 86 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo                                                                                                                                                                                                 ; cq_viola     ;
;                |dcfifo:dcfifo_component|                                                                       ; 51 (0)            ; 86 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component                                                                                                                                                                         ; work         ;
;                   |dcfifo_l5n1:auto_generated|                                                                 ; 51 (5)            ; 86 (9)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated                                                                                                                                              ; work         ;
;                      |a_gray2bin_ogb:wrptr_g_gray2bin|                                                         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_gray2bin_ogb:wrptr_g_gray2bin                                                                                                              ; work         ;
;                      |a_gray2bin_ogb:ws_dgrp_gray2bin|                                                         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_gray2bin_ogb:ws_dgrp_gray2bin                                                                                                              ; work         ;
;                      |a_graycounter_jjc:wrptr_g1p|                                                             ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p                                                                                                                  ; work         ;
;                      |a_graycounter_n57:rdptr_g1p|                                                             ; 5 (5)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p                                                                                                                  ; work         ;
;                      |alt_synch_pipe_ckd:rs_dgwp|                                                              ; 0 (0)             ; 6 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp                                                                                                                   ; work         ;
;                         |dffpipe_bd9:dffpipe9|                                                                 ; 0 (0)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9                                                                                              ; work         ;
;                      |alt_synch_pipe_dkd:ws_dgrp|                                                              ; 0 (0)             ; 6 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp                                                                                                                   ; work         ;
;                         |dffpipe_cd9:dffpipe13|                                                                ; 0 (0)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13                                                                                             ; work         ;
;                      |altsyncram_pn81:fifo_ram|                                                                ; 31 (11)           ; 53 (53)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram                                                                                                                     ; work         ;
;                         |decode_d87:address_decoder|                                                           ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|decode_d87:address_decoder                                                                                          ; work         ;
;                         |mux_t28:output_mux|                                                                   ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|mux_t28:output_mux                                                                                                  ; work         ;
;                      |cmpr_966:rdempty_eq_comp|                                                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|cmpr_966:rdempty_eq_comp                                                                                                                     ; work         ;
;                      |cmpr_966:wrfull_eq_comp|                                                                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|cmpr_966:wrfull_eq_comp                                                                                                                      ; work         ;
;                      |dffpipe_ad9:ws_brp|                                                                      ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_brp                                                                                                                           ; work         ;
;                      |dffpipe_ad9:ws_bwp|                                                                      ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_bwp                                                                                                                           ; work         ;
;    |sld_hub:auto_hub|                                                                                          ; 161 (1)           ; 97 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                        ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                           ; 160 (119)         ; 97 (69)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                           ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                             ; 24 (24)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                   ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                           ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                                 ; work         ;
;    |syspll:inst_peripll|                                                                                       ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|syspll:inst_peripll                                                                                                                                                                                                                                                                                                                     ; work         ;
;       |altpll:altpll_component|                                                                                ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|syspll:inst_peripll|altpll:altpll_component                                                                                                                                                                                                                                                                                             ; work         ;
;          |syspll_altpll:auto_generated|                                                                        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|syspll:inst_peripll|altpll:altpll_component|syspll_altpll:auto_generated                                                                                                                                                                                                                                                                ; work         ;
;    |syspll:inst_syspll|                                                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|syspll:inst_syspll                                                                                                                                                                                                                                                                                                                      ; work         ;
;       |altpll:altpll_component|                                                                                ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|syspll:inst_syspll|altpll:altpll_component                                                                                                                                                                                                                                                                                              ; work         ;
;          |syspll_altpll:auto_generated|                                                                        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testsuite|syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated                                                                                                                                                                                                                                                                 ; work         ;
+----------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                      ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------------------------+
; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated|ALTSYNCRAM                                                                                                                                                                                          ; AUTO ; Single Port      ; 4096         ; 32           ; --           ; --           ; 131072 ; None                                         ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ALTSYNCRAM                                                                             ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                                         ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ALTSYNCRAM                                                                             ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                                         ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_ocimem:the_cq_viola_nios2_e_nios2_ocimem|cq_viola_nios2_e_ociram_sp_ram_module:cq_viola_nios2_e_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_q081:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192   ; cq_viola_nios2_e_ociram_default_contents.mif ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_register_bank_a_module:cq_viola_nios2_e_register_bank_a|altsyncram:the_altsyncram|altsyncram_mjg1:auto_generated|ALTSYNCRAM                                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; cq_viola_nios2_e_rf_ram_a.mif                ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_register_bank_b_module:cq_viola_nios2_e_register_bank_b|altsyncram:the_altsyncram|altsyncram_njg1:auto_generated|ALTSYNCRAM                                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; cq_viola_nios2_e_rf_ram_b.mif                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                             ;
+--------+------------------------------------------+-------------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+
; Vendor ; IP Core Name                             ; Version     ; Release Date ; License Type ; Entity Instance                                                                                                                                                        ; IP Include File                                                          ;
+--------+------------------------------------------+-------------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+
; Altera ; Qsys                                     ; 13.0sp1     ; N/A          ; N/A          ; |testsuite|cq_viola:inst                                                                                                                                               ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_merlin_router                     ; 13.0        ; N/A          ; N/A          ; |testsuite|cq_viola:inst|cq_viola_addr_router:addr_router                                                                                                              ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_nios2_qsys                        ; 13.0        ; N/A          ; N/A          ; |testsuite|cq_viola:inst|cq_viola_addr_router:addr_router|cq_viola_addr_router_default_decode:the_default_decode                                                       ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_merlin_router                     ; 13.0        ; N/A          ; N/A          ; |testsuite|cq_viola:inst|cq_viola_addr_router_001:addr_router_001                                                                                                      ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_nios2_qsys                        ; 13.0        ; N/A          ; N/A          ; |testsuite|cq_viola:inst|cq_viola_addr_router_001:addr_router_001|cq_viola_addr_router_001_default_decode:the_default_decode                                           ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_merlin_router                     ; 13.0        ; N/A          ; N/A          ; |testsuite|cq_viola:inst|cq_viola_addr_router_002:addr_router_002                                                                                                      ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_nios2_qsys                        ; 13.0        ; N/A          ; N/A          ; |testsuite|cq_viola:inst|cq_viola_addr_router_002:addr_router_002|cq_viola_addr_router_002_default_decode:the_default_decode                                           ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_merlin_router                     ; 13.0        ; N/A          ; N/A          ; |testsuite|cq_viola:inst|cq_viola_addr_router_003:addr_router_003                                                                                                      ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_nios2_qsys                        ; 13.0        ; N/A          ; N/A          ; |testsuite|cq_viola:inst|cq_viola_addr_router_003:addr_router_003|cq_viola_addr_router_003_default_decode:the_default_decode                                           ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_merlin_burst_adapter              ; 13.0        ; N/A          ; N/A          ; |testsuite|cq_viola:inst|altera_merlin_burst_adapter:burst_adapter                                                                                                     ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_nios2_qsys                        ; 13.0        ; N/A          ; N/A          ; |testsuite|cq_viola:inst|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba  ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_merlin_demultiplexer              ; 13.0        ; N/A          ; N/A          ; |testsuite|cq_viola:inst|cq_viola_cmd_xbar_demux:cmd_xbar_demux                                                                                                        ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_merlin_demultiplexer              ; 13.0        ; N/A          ; N/A          ; |testsuite|cq_viola:inst|cq_viola_cmd_xbar_demux_001:cmd_xbar_demux_001                                                                                                ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_merlin_demultiplexer              ; 13.0        ; N/A          ; N/A          ; |testsuite|cq_viola:inst|cq_viola_cmd_xbar_demux_002:cmd_xbar_demux_002                                                                                                ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_merlin_demultiplexer              ; 13.0        ; N/A          ; N/A          ; |testsuite|cq_viola:inst|cq_viola_cmd_xbar_demux_003:cmd_xbar_demux_003                                                                                                ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_merlin_multiplexer                ; 13.0        ; N/A          ; N/A          ; |testsuite|cq_viola:inst|cq_viola_cmd_xbar_mux:cmd_xbar_mux                                                                                                            ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_nios2_qsys                        ; 13.0        ; N/A          ; N/A          ; |testsuite|cq_viola:inst|cq_viola_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb                                                                               ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_merlin_multiplexer                ; 13.0        ; N/A          ; N/A          ; |testsuite|cq_viola:inst|cq_viola_cmd_xbar_mux_001:cmd_xbar_mux_001                                                                                                    ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_nios2_qsys                        ; 13.0        ; N/A          ; N/A          ; |testsuite|cq_viola:inst|cq_viola_cmd_xbar_mux_001:cmd_xbar_mux_001|altera_merlin_arbitrator:arb                                                                       ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_merlin_multiplexer                ; 13.0        ; N/A          ; N/A          ; |testsuite|cq_viola:inst|cq_viola_cmd_xbar_mux_001:cmd_xbar_mux_002                                                                                                    ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_nios2_qsys                        ; 13.0        ; N/A          ; N/A          ; |testsuite|cq_viola:inst|cq_viola_cmd_xbar_mux_001:cmd_xbar_mux_002|altera_merlin_arbitrator:arb                                                                       ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_merlin_multiplexer                ; 13.0        ; N/A          ; N/A          ; |testsuite|cq_viola:inst|cq_viola_cmd_xbar_mux:cmd_xbar_mux_003                                                                                                        ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_nios2_qsys                        ; 13.0        ; N/A          ; N/A          ; |testsuite|cq_viola:inst|cq_viola_cmd_xbar_mux:cmd_xbar_mux_003|altera_merlin_arbitrator:arb                                                                           ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 13.0        ; N/A          ; N/A          ; |testsuite|cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser                                                                                              ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_nios2_qsys                        ; 13.0        ; N/A          ; N/A          ; |testsuite|cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                     ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 13.0        ; N/A          ; N/A          ; |testsuite|cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                          ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_nios2_qsys                        ; 13.0        ; N/A          ; N/A          ; |testsuite|cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                 ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 13.0        ; N/A          ; N/A          ; |testsuite|cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                          ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_nios2_qsys                        ; 13.0        ; N/A          ; N/A          ; |testsuite|cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer                                                 ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 13.0        ; N/A          ; N/A          ; |testsuite|cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                          ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_nios2_qsys                        ; 13.0        ; N/A          ; N/A          ; |testsuite|cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer                                                 ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_avalon_spi                        ; 13.0.1.99.2 ; N/A          ; N/A          ; |testsuite|cq_viola:inst|cq_viola_epcs_spi:epcs_spi                                                                                                                    ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_merlin_slave_translator           ; 13.0        ; N/A          ; N/A          ; |testsuite|cq_viola:inst|altera_merlin_slave_translator:epcs_spi_spi_control_port_translator                                                                           ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_merlin_slave_agent                ; 13.0        ; N/A          ; N/A          ; |testsuite|cq_viola:inst|altera_merlin_slave_agent:epcs_spi_spi_control_port_translator_avalon_universal_slave_0_agent                                                 ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_nios2_qsys                        ; 13.0        ; N/A          ; N/A          ; |testsuite|cq_viola:inst|altera_merlin_slave_agent:epcs_spi_spi_control_port_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor   ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_avalon_sc_fifo                    ; 13.0        ; N/A          ; N/A          ; |testsuite|cq_viola:inst|altera_avalon_sc_fifo:epcs_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo                                            ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_avalon_pio                        ; 13.0.1.99.2 ; N/A          ; N/A          ; |testsuite|cq_viola:inst|cq_viola_gpio_0:gpio_0                                                                                                                        ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_merlin_slave_translator           ; 13.0        ; N/A          ; N/A          ; |testsuite|cq_viola:inst|altera_merlin_slave_translator:gpio_0_s1_translator                                                                                           ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_merlin_slave_agent                ; 13.0        ; N/A          ; N/A          ; |testsuite|cq_viola:inst|altera_merlin_slave_agent:gpio_0_s1_translator_avalon_universal_slave_0_agent                                                                 ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_nios2_qsys                        ; 13.0        ; N/A          ; N/A          ; |testsuite|cq_viola:inst|altera_merlin_slave_agent:gpio_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                   ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_avalon_sc_fifo                    ; 13.0        ; N/A          ; N/A          ; |testsuite|cq_viola:inst|altera_avalon_sc_fifo:gpio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                            ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_merlin_router                     ; 13.0        ; N/A          ; N/A          ; |testsuite|cq_viola:inst|cq_viola_id_router:id_router                                                                                                                  ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_nios2_qsys                        ; 13.0        ; N/A          ; N/A          ; |testsuite|cq_viola:inst|cq_viola_id_router:id_router|cq_viola_id_router_default_decode:the_default_decode                                                             ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_merlin_router                     ; 13.0        ; N/A          ; N/A          ; |testsuite|cq_viola:inst|cq_viola_id_router_001:id_router_001                                                                                                          ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_nios2_qsys                        ; 13.0        ; N/A          ; N/A          ; |testsuite|cq_viola:inst|cq_viola_id_router_001:id_router_001|cq_viola_id_router_001_default_decode:the_default_decode                                                 ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_merlin_router                     ; 13.0        ; N/A          ; N/A          ; |testsuite|cq_viola:inst|cq_viola_id_router_002:id_router_002                                                                                                          ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_nios2_qsys                        ; 13.0        ; N/A          ; N/A          ; |testsuite|cq_viola:inst|cq_viola_id_router_002:id_router_002|cq_viola_id_router_002_default_decode:the_default_decode                                                 ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_merlin_router                     ; 13.0        ; N/A          ; N/A          ; |testsuite|cq_viola:inst|cq_viola_id_router_003:id_router_003                                                                                                          ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_nios2_qsys                        ; 13.0        ; N/A          ; N/A          ; |testsuite|cq_viola:inst|cq_viola_id_router_003:id_router_003|cq_viola_id_router_003_default_decode:the_default_decode                                                 ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_merlin_router                     ; 13.0        ; N/A          ; N/A          ; |testsuite|cq_viola:inst|cq_viola_id_router_004:id_router_004                                                                                                          ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_nios2_qsys                        ; 13.0        ; N/A          ; N/A          ; |testsuite|cq_viola:inst|cq_viola_id_router_004:id_router_004|cq_viola_id_router_004_default_decode:the_default_decode                                                 ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_merlin_router                     ; 13.0        ; N/A          ; N/A          ; |testsuite|cq_viola:inst|cq_viola_id_router_004:id_router_005                                                                                                          ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_nios2_qsys                        ; 13.0        ; N/A          ; N/A          ; |testsuite|cq_viola:inst|cq_viola_id_router_004:id_router_005|cq_viola_id_router_004_default_decode:the_default_decode                                                 ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_merlin_router                     ; 13.0        ; N/A          ; N/A          ; |testsuite|cq_viola:inst|cq_viola_id_router_004:id_router_006                                                                                                          ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_nios2_qsys                        ; 13.0        ; N/A          ; N/A          ; |testsuite|cq_viola:inst|cq_viola_id_router_004:id_router_006|cq_viola_id_router_004_default_decode:the_default_decode                                                 ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_merlin_router                     ; 13.0        ; N/A          ; N/A          ; |testsuite|cq_viola:inst|cq_viola_id_router_004:id_router_007                                                                                                          ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_nios2_qsys                        ; 13.0        ; N/A          ; N/A          ; |testsuite|cq_viola:inst|cq_viola_id_router_004:id_router_007|cq_viola_id_router_004_default_decode:the_default_decode                                                 ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_merlin_router                     ; 13.0        ; N/A          ; N/A          ; |testsuite|cq_viola:inst|cq_viola_id_router_004:id_router_008                                                                                                          ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_nios2_qsys                        ; 13.0        ; N/A          ; N/A          ; |testsuite|cq_viola:inst|cq_viola_id_router_004:id_router_008|cq_viola_id_router_004_default_decode:the_default_decode                                                 ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_merlin_router                     ; 13.0        ; N/A          ; N/A          ; |testsuite|cq_viola:inst|cq_viola_id_router_004:id_router_009                                                                                                          ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_nios2_qsys                        ; 13.0        ; N/A          ; N/A          ; |testsuite|cq_viola:inst|cq_viola_id_router_004:id_router_009|cq_viola_id_router_004_default_decode:the_default_decode                                                 ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_avalon_onchip_memory2             ; 13.0.1.99.2 ; N/A          ; N/A          ; |testsuite|cq_viola:inst|cq_viola_ipl_memory:ipl_memory                                                                                                                ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_merlin_slave_translator           ; 13.0        ; N/A          ; N/A          ; |testsuite|cq_viola:inst|altera_merlin_slave_translator:ipl_memory_s1_translator                                                                                       ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_merlin_slave_agent                ; 13.0        ; N/A          ; N/A          ; |testsuite|cq_viola:inst|altera_merlin_slave_agent:ipl_memory_s1_translator_avalon_universal_slave_0_agent                                                             ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_nios2_qsys                        ; 13.0        ; N/A          ; N/A          ; |testsuite|cq_viola:inst|altera_merlin_slave_agent:ipl_memory_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor               ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_avalon_sc_fifo                    ; 13.0        ; N/A          ; N/A          ; |testsuite|cq_viola:inst|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                        ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_irq_mapper                        ; 13.0        ; N/A          ; N/A          ; |testsuite|cq_viola:inst|cq_viola_irq_mapper:irq_mapper                                                                                                                ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_irq_clock_crosser                 ; 13.0        ; N/A          ; N/A          ; |testsuite|cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer                                                                                                     ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_irq_clock_crosser                 ; 13.0        ; N/A          ; N/A          ; |testsuite|cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_001                                                                                                 ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_irq_clock_crosser                 ; 13.0        ; N/A          ; N/A          ; |testsuite|cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_002                                                                                                 ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_avalon_jtag_uart                  ; 13.0.1.99.2 ; N/A          ; N/A          ; |testsuite|cq_viola:inst|cq_viola_jtag_uart:jtag_uart                                                                                                                  ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_nios2_qsys                        ; 13.0        ; N/A          ; N/A          ; |testsuite|cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r                                                      ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_nios2_qsys                        ; 13.0        ; N/A          ; N/A          ; |testsuite|cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w                                                      ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_merlin_slave_translator           ; 13.0        ; N/A          ; N/A          ; |testsuite|cq_viola:inst|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                         ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_merlin_slave_agent                ; 13.0        ; N/A          ; N/A          ; |testsuite|cq_viola:inst|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent                                               ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_nios2_qsys                        ; 13.0        ; N/A          ; N/A          ; |testsuite|cq_viola:inst|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_avalon_sc_fifo                    ; 13.0        ; N/A          ; N/A          ; |testsuite|cq_viola:inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                          ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_avalon_pio                        ; 13.0.1.99.2 ; N/A          ; N/A          ; |testsuite|cq_viola:inst|cq_viola_led:led                                                                                                                              ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_merlin_slave_translator           ; 13.0        ; N/A          ; N/A          ; |testsuite|cq_viola:inst|altera_merlin_slave_translator:led_s1_translator                                                                                              ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_merlin_slave_agent                ; 13.0        ; N/A          ; N/A          ; |testsuite|cq_viola:inst|altera_merlin_slave_agent:led_s1_translator_avalon_universal_slave_0_agent                                                                    ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_nios2_qsys                        ; 13.0        ; N/A          ; N/A          ; |testsuite|cq_viola:inst|altera_merlin_slave_agent:led_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                      ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_avalon_sc_fifo                    ; 13.0        ; N/A          ; N/A          ; |testsuite|cq_viola:inst|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                               ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_merlin_traffic_limiter            ; 13.0        ; N/A          ; N/A          ; |testsuite|cq_viola:inst|altera_merlin_traffic_limiter:limiter                                                                                                         ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_merlin_traffic_limiter            ; 13.0        ; N/A          ; N/A          ; |testsuite|cq_viola:inst|altera_merlin_traffic_limiter:limiter_001                                                                                                     ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_nios2_qsys                        ; 13.0        ; N/A          ; N/A          ; |testsuite|cq_viola:inst|cq_viola_nios2_e:nios2_e                                                                                                                      ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_merlin_master_translator          ; 13.0        ; N/A          ; N/A          ; |testsuite|cq_viola:inst|altera_merlin_master_translator:nios2_e_data_master_translator                                                                                ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_merlin_master_agent               ; 13.0        ; N/A          ; N/A          ; |testsuite|cq_viola:inst|altera_merlin_master_agent:nios2_e_data_master_translator_avalon_universal_master_0_agent                                                     ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_merlin_master_translator          ; 13.0        ; N/A          ; N/A          ; |testsuite|cq_viola:inst|altera_merlin_master_translator:nios2_e_instruction_master_translator                                                                         ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_merlin_master_agent               ; 13.0        ; N/A          ; N/A          ; |testsuite|cq_viola:inst|altera_merlin_master_agent:nios2_e_instruction_master_translator_avalon_universal_master_0_agent                                              ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_merlin_slave_translator           ; 13.0        ; N/A          ; N/A          ; |testsuite|cq_viola:inst|altera_merlin_slave_translator:nios2_e_jtag_debug_module_translator                                                                           ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_merlin_slave_agent                ; 13.0        ; N/A          ; N/A          ; |testsuite|cq_viola:inst|altera_merlin_slave_agent:nios2_e_jtag_debug_module_translator_avalon_universal_slave_0_agent                                                 ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_nios2_qsys                        ; 13.0        ; N/A          ; N/A          ; |testsuite|cq_viola:inst|altera_merlin_slave_agent:nios2_e_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor   ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_avalon_sc_fifo                    ; 13.0        ; N/A          ; N/A          ; |testsuite|cq_viola:inst|altera_avalon_sc_fifo:nios2_e_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo                                            ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_avalon_mm_bridge                  ; 13.0        ; N/A          ; N/A          ; |testsuite|cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge                                                                                                    ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_merlin_master_translator          ; 13.0        ; N/A          ; N/A          ; |testsuite|cq_viola:inst|altera_merlin_master_translator:peripherals_bridge_m0_translator                                                                              ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_merlin_master_agent               ; 13.0        ; N/A          ; N/A          ; |testsuite|cq_viola:inst|altera_merlin_master_agent:peripherals_bridge_m0_translator_avalon_universal_master_0_agent                                                   ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_merlin_slave_translator           ; 13.0        ; N/A          ; N/A          ; |testsuite|cq_viola:inst|altera_merlin_slave_translator:peripherals_bridge_s0_translator                                                                               ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_merlin_slave_agent                ; 13.0        ; N/A          ; N/A          ; |testsuite|cq_viola:inst|altera_merlin_slave_agent:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent                                                     ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_nios2_qsys                        ; 13.0        ; N/A          ; N/A          ; |testsuite|cq_viola:inst|altera_merlin_slave_agent:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor       ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_avalon_sc_fifo                    ; 13.0        ; N/A          ; N/A          ; |testsuite|cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo                                              ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_avalon_sc_fifo                    ; 13.0        ; N/A          ; N/A          ; |testsuite|cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo                                                ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_nios2_qsys                        ; 13.0        ; N/A          ; N/A          ; |testsuite|cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge                                                                                                ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; FIFO                                     ; 13.0        ; N/A          ; N/A          ; |testsuite|cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo                     ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_merlin_master_translator          ; 13.0        ; N/A          ; N/A          ; |testsuite|cq_viola:inst|altera_merlin_master_translator:physicaloid_bridge_avalon_master_translator                                                                   ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_merlin_master_agent               ; 13.0        ; N/A          ; N/A          ; |testsuite|cq_viola:inst|altera_merlin_master_agent:physicaloid_bridge_avalon_master_translator_avalon_universal_master_0_agent                                        ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_merlin_demultiplexer              ; 13.0        ; N/A          ; N/A          ; |testsuite|cq_viola:inst|cq_viola_rsp_xbar_demux:rsp_xbar_demux                                                                                                        ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_merlin_demultiplexer              ; 13.0        ; N/A          ; N/A          ; |testsuite|cq_viola:inst|cq_viola_cmd_xbar_demux:rsp_xbar_demux_001                                                                                                    ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_merlin_demultiplexer              ; 13.0        ; N/A          ; N/A          ; |testsuite|cq_viola:inst|cq_viola_cmd_xbar_demux:rsp_xbar_demux_002                                                                                                    ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_merlin_demultiplexer              ; 13.0        ; N/A          ; N/A          ; |testsuite|cq_viola:inst|cq_viola_rsp_xbar_demux:rsp_xbar_demux_003                                                                                                    ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_merlin_demultiplexer              ; 13.0        ; N/A          ; N/A          ; |testsuite|cq_viola:inst|cq_viola_rsp_xbar_demux_004:rsp_xbar_demux_004                                                                                                ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_merlin_demultiplexer              ; 13.0        ; N/A          ; N/A          ; |testsuite|cq_viola:inst|cq_viola_rsp_xbar_demux_004:rsp_xbar_demux_005                                                                                                ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_merlin_demultiplexer              ; 13.0        ; N/A          ; N/A          ; |testsuite|cq_viola:inst|cq_viola_rsp_xbar_demux_004:rsp_xbar_demux_006                                                                                                ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_merlin_demultiplexer              ; 13.0        ; N/A          ; N/A          ; |testsuite|cq_viola:inst|cq_viola_rsp_xbar_demux_004:rsp_xbar_demux_007                                                                                                ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_merlin_demultiplexer              ; 13.0        ; N/A          ; N/A          ; |testsuite|cq_viola:inst|cq_viola_rsp_xbar_demux_004:rsp_xbar_demux_008                                                                                                ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_merlin_demultiplexer              ; 13.0        ; N/A          ; N/A          ; |testsuite|cq_viola:inst|cq_viola_rsp_xbar_demux_004:rsp_xbar_demux_009                                                                                                ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_merlin_multiplexer                ; 13.0        ; N/A          ; N/A          ; |testsuite|cq_viola:inst|cq_viola_rsp_xbar_mux:rsp_xbar_mux                                                                                                            ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_nios2_qsys                        ; 13.0        ; N/A          ; N/A          ; |testsuite|cq_viola:inst|cq_viola_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb                                                                               ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_merlin_multiplexer                ; 13.0        ; N/A          ; N/A          ; |testsuite|cq_viola:inst|cq_viola_rsp_xbar_mux_001:rsp_xbar_mux_001                                                                                                    ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_nios2_qsys                        ; 13.0        ; N/A          ; N/A          ; |testsuite|cq_viola:inst|cq_viola_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb                                                                       ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_merlin_multiplexer                ; 13.0        ; N/A          ; N/A          ; |testsuite|cq_viola:inst|cq_viola_rsp_xbar_mux:rsp_xbar_mux_002                                                                                                        ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_nios2_qsys                        ; 13.0        ; N/A          ; N/A          ; |testsuite|cq_viola:inst|cq_viola_rsp_xbar_mux:rsp_xbar_mux_002|altera_merlin_arbitrator:arb                                                                           ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_merlin_multiplexer                ; 13.0        ; N/A          ; N/A          ; |testsuite|cq_viola:inst|cq_viola_rsp_xbar_mux_003:rsp_xbar_mux_003                                                                                                    ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_nios2_qsys                        ; 13.0        ; N/A          ; N/A          ; |testsuite|cq_viola:inst|cq_viola_rsp_xbar_mux_003:rsp_xbar_mux_003|altera_merlin_arbitrator:arb                                                                       ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_reset_controller                  ; 13.0        ; N/A          ; N/A          ; |testsuite|cq_viola:inst|altera_reset_controller:rst_controller                                                                                                        ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_nios2_qsys                        ; 13.0        ; N/A          ; N/A          ; |testsuite|cq_viola:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                             ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_reset_controller                  ; 13.0        ; N/A          ; N/A          ; |testsuite|cq_viola:inst|altera_reset_controller:rst_controller_001                                                                                                    ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_nios2_qsys                        ; 13.0        ; N/A          ; N/A          ; |testsuite|cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                         ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_avalon_new_sdram_controller       ; 13.0.1.99.2 ; N/A          ; N/A          ; |testsuite|cq_viola:inst|cq_viola_sdram:sdram                                                                                                                          ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_nios2_qsys                        ; 13.0        ; N/A          ; N/A          ; |testsuite|cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module                                                  ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_merlin_slave_translator           ; 13.0        ; N/A          ; N/A          ; |testsuite|cq_viola:inst|altera_merlin_slave_translator:sdram_s1_translator                                                                                            ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_merlin_slave_agent                ; 13.0        ; N/A          ; N/A          ; |testsuite|cq_viola:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent                                                                  ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_nios2_qsys                        ; 13.0        ; N/A          ; N/A          ; |testsuite|cq_viola:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                    ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_avalon_sc_fifo                    ; 13.0        ; N/A          ; N/A          ; |testsuite|cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo                                                           ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_avalon_sc_fifo                    ; 13.0        ; N/A          ; N/A          ; |testsuite|cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                             ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_avalon_sysid_qsys                 ; 13.0        ; N/A          ; N/A          ; |testsuite|cq_viola:inst|cq_viola_sysid:sysid                                                                                                                          ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_merlin_slave_translator           ; 13.0        ; N/A          ; N/A          ; |testsuite|cq_viola:inst|altera_merlin_slave_translator:sysid_control_slave_translator                                                                                 ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_merlin_slave_agent                ; 13.0        ; N/A          ; N/A          ; |testsuite|cq_viola:inst|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent                                                       ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_nios2_qsys                        ; 13.0        ; N/A          ; N/A          ; |testsuite|cq_viola:inst|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor         ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_avalon_sc_fifo                    ; 13.0        ; N/A          ; N/A          ; |testsuite|cq_viola:inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                  ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_avalon_timer                      ; 13.0.1.99.2 ; N/A          ; N/A          ; |testsuite|cq_viola:inst|cq_viola_systimer:systimer                                                                                                                    ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_merlin_slave_translator           ; 13.0        ; N/A          ; N/A          ; |testsuite|cq_viola:inst|altera_merlin_slave_translator:systimer_s1_translator                                                                                         ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_merlin_slave_agent                ; 13.0        ; N/A          ; N/A          ; |testsuite|cq_viola:inst|altera_merlin_slave_agent:systimer_s1_translator_avalon_universal_slave_0_agent                                                               ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_nios2_qsys                        ; 13.0        ; N/A          ; N/A          ; |testsuite|cq_viola:inst|altera_merlin_slave_agent:systimer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                 ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_avalon_sc_fifo                    ; 13.0        ; N/A          ; N/A          ; |testsuite|cq_viola:inst|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                          ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_merlin_width_adapter              ; 13.0        ; N/A          ; N/A          ; |testsuite|cq_viola:inst|altera_merlin_width_adapter:width_adapter                                                                                                     ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_merlin_width_adapter              ; 13.0        ; N/A          ; N/A          ; |testsuite|cq_viola:inst|altera_merlin_width_adapter:width_adapter_001                                                                                                 ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; altera_nios2_qsys                        ; 13.0        ; N/A          ; N/A          ; |testsuite|cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor                                                   ; cq_viola/synthesis/../../cq_viola.qsys                                   ;
; Altera ; ALTPLL                                   ; 13.0        ; N/A          ; N/A          ; |testsuite|syspll:inst_peripll                                                                                                                                         ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_testsuite/pll/syspll.vhd ;
; Altera ; ALTPLL                                   ; 13.0        ; N/A          ; N/A          ; |testsuite|syspll:inst_syspll                                                                                                                                          ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_testsuite/pll/syspll.vhd ;
+--------+------------------------------------------+-------------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |testsuite|cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state                                                                                                                                                                                ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+
; Name                  ; state.READ_SEND_WAIT ; state.READ_SEND_ISSUE ; state.READ_DATA_WAIT ; state.READ_CMD_WAIT ; state.READ_ASSERT ; state.RETURN_PACKET ; state.WRITE_WAIT ; state.GET_WRITE_DATA ; state.GET_ADDR4 ; state.GET_ADDR3 ; state.GET_ADDR2 ; state.GET_ADDR1 ; state.GET_SIZE2 ; state.GET_SIZE1 ; state.GET_EXTRA ; state.0000 ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+
; state.0000            ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0          ;
; state.GET_EXTRA       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 1          ;
; state.GET_SIZE1       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 1          ;
; state.GET_SIZE2       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 1          ;
; state.GET_ADDR1       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR2       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR3       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR4       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_WRITE_DATA  ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 1                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.WRITE_WAIT      ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 1                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.RETURN_PACKET   ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 1                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_ASSERT     ; 0                    ; 0                     ; 0                    ; 0                   ; 1                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_CMD_WAIT   ; 0                    ; 0                     ; 0                    ; 1                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_DATA_WAIT  ; 0                    ; 0                     ; 1                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_SEND_ISSUE ; 0                    ; 1                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_SEND_WAIT  ; 1                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |testsuite|cq_viola:inst|cq_viola_sdram:sdram|m_next                         ;
+------------------+------------------+------------------+------------------+------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001 ;
+------------------+------------------+------------------+------------------+------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |testsuite|cq_viola:inst|cq_viola_sdram:sdram|m_state                                                                                                                                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------+
; State Machine - |testsuite|cq_viola:inst|cq_viola_sdram:sdram|i_next ;
+------------+------------+------------+------------+------------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000       ;
+------------+------------+------------+------------+------------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0                ;
; i_next.010 ; 0          ; 0          ; 1          ; 1                ;
; i_next.101 ; 0          ; 1          ; 0          ; 1                ;
; i_next.111 ; 1          ; 0          ; 0          ; 1                ;
+------------+------------+------------+------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |testsuite|cq_viola:inst|cq_viola_sdram:sdram|i_state                           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |testsuite|cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                       ;
+------------+------------+------------+------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                ;
+------------+------------+------------+------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                   ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; cq_viola:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; cq_viola:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_debug:the_cq_viola_nios2_e_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                              ; yes                                                              ; yes                                        ;
; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; cq_viola:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_debug:the_cq_viola_nios2_e_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                               ; yes                                                              ; yes                                        ;
; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; cq_viola:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; cq_viola:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                           ; Reason for Removal                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68,72,74,75,89]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68,72,74,75,89]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68,72,74,75,89,90]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68,72,74,75,89,90]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|p0_use_reg                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..2]                                                                                                                                           ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_cmd_xbar_mux:cmd_xbar_mux_003|locked[0,1]                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_cmd_xbar_mux_001:cmd_xbar_mux_002|locked[0..2]                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_cmd_xbar_mux_001:cmd_xbar_mux_001|locked[0..2]                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_cmd_xbar_mux:cmd_xbar_mux|locked[0,1]                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|altera_merlin_slave_translator:epcs_spi_spi_control_port_translator|av_chipselect_pre                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|altera_merlin_slave_translator:gpio_0_s1_translator|av_chipselect_pre                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|altera_merlin_slave_translator:led_s1_translator|av_chipselect_pre                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|altera_merlin_slave_translator:systimer_s1_translator|av_chipselect_pre                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[3,5,7,9,14,15,19,23,24,26,27]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|altera_merlin_slave_translator:ipl_memory_s1_translator|av_chipselect_pre                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|stored_channel[8]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_gpio_0:gpio_0|readdata[28..31]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_sdram:sdram|i_addr[5]                                                                                                                                                                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_ienable_reg[1..7,10..31]                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_ipending_reg[1..7,10..31]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|R_ctrl_custom                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_im:the_cq_viola_nios2_e_nios2_oci_im|trc_im_addr[0..6]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_im:the_cq_viola_nios2_e_nios2_oci_im|trc_wrap                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_dbrk:the_cq_viola_nios2_e_nios2_oci_dbrk|dbrk_goto1                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_dbrk:the_cq_viola_nios2_e_nios2_oci_dbrk|dbrk_break_pulse                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_dbrk:the_cq_viola_nios2_e_nios2_oci_dbrk|dbrk_goto0                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_xbrk:the_cq_viola_nios2_e_nios2_oci_xbrk|xbrk_break                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|altera_merlin_slave_translator:gpio_0_s1_translator|av_readdata_pre[28..31]                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_control_rd_data[1..7,10..31]                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|p0_reg_endofpacket                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[0..15]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[1]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|p0_reg_byte_cnt_field[0..2]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|p0_reg_last_field[34]                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|p0_reg_channel[0..2]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:epcs_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:epcs_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:epcs_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:epcs_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:epcs_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:epcs_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:gpio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:gpio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:gpio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:gpio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:gpio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:gpio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_bytes_to_packets:inst_by2pk|received_varchannel                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_bwp|dffe12a[2]                                                                ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_brp|dffe12a[2]                                                                ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|stored_channel[1]                                                                                                                                                             ; Merged with cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|stored_channel[2]                                                                                                                                                             ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|stored_channel[2]                                                                                                                                                             ; Merged with cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|stored_channel[3]                                                                                                                                                             ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|stored_channel[3]                                                                                                                                                             ; Merged with cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|stored_channel[4]                                                                                                                                                             ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|stored_channel[4]                                                                                                                                                             ; Merged with cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|stored_channel[6]                                                                                                                                                             ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|stored_channel[6]                                                                                                                                                             ; Merged with cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|stored_channel[7]                                                                                                                                                             ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|stored_channel[7]                                                                                                                                                             ; Merged with cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|stored_channel[0]                                                                                                                                                             ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|stored_channel[0]                                                                                                                                                             ; Merged with cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|stored_channel[5]                                                                                                                                                             ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_avalon_reg:the_cq_viola_nios2_e_nios2_avalon_reg|oci_ienable[18]                                                                                                ; Merged with cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_avalon_reg:the_cq_viola_nios2_e_nios2_avalon_reg|oci_ienable[19]                                                                                                ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_avalon_reg:the_cq_viola_nios2_e_nios2_avalon_reg|oci_ienable[19]                                                                                                ; Merged with cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_avalon_reg:the_cq_viola_nios2_e_nios2_avalon_reg|oci_ienable[20]                                                                                                ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_avalon_reg:the_cq_viola_nios2_e_nios2_avalon_reg|oci_ienable[20]                                                                                                ; Merged with cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_avalon_reg:the_cq_viola_nios2_e_nios2_avalon_reg|oci_ienable[21]                                                                                                ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_avalon_reg:the_cq_viola_nios2_e_nios2_avalon_reg|oci_ienable[21]                                                                                                ; Merged with cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_avalon_reg:the_cq_viola_nios2_e_nios2_avalon_reg|oci_ienable[22]                                                                                                ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_avalon_reg:the_cq_viola_nios2_e_nios2_avalon_reg|oci_ienable[22]                                                                                                ; Merged with cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_avalon_reg:the_cq_viola_nios2_e_nios2_avalon_reg|oci_ienable[23]                                                                                                ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_avalon_reg:the_cq_viola_nios2_e_nios2_avalon_reg|oci_ienable[23]                                                                                                ; Merged with cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_avalon_reg:the_cq_viola_nios2_e_nios2_avalon_reg|oci_ienable[24]                                                                                                ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_avalon_reg:the_cq_viola_nios2_e_nios2_avalon_reg|oci_ienable[24]                                                                                                ; Merged with cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_avalon_reg:the_cq_viola_nios2_e_nios2_avalon_reg|oci_ienable[6]                                                                                                 ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_avalon_reg:the_cq_viola_nios2_e_nios2_avalon_reg|oci_ienable[6]                                                                                                 ; Merged with cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_avalon_reg:the_cq_viola_nios2_e_nios2_avalon_reg|oci_ienable[26]                                                                                                ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_avalon_reg:the_cq_viola_nios2_e_nios2_avalon_reg|oci_ienable[26]                                                                                                ; Merged with cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_avalon_reg:the_cq_viola_nios2_e_nios2_avalon_reg|oci_ienable[27]                                                                                                ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_avalon_reg:the_cq_viola_nios2_e_nios2_avalon_reg|oci_ienable[27]                                                                                                ; Merged with cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_avalon_reg:the_cq_viola_nios2_e_nios2_avalon_reg|oci_ienable[28]                                                                                                ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_avalon_reg:the_cq_viola_nios2_e_nios2_avalon_reg|oci_ienable[28]                                                                                                ; Merged with cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_avalon_reg:the_cq_viola_nios2_e_nios2_avalon_reg|oci_ienable[29]                                                                                                ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_avalon_reg:the_cq_viola_nios2_e_nios2_avalon_reg|oci_ienable[29]                                                                                                ; Merged with cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_avalon_reg:the_cq_viola_nios2_e_nios2_avalon_reg|oci_ienable[30]                                                                                                ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_avalon_reg:the_cq_viola_nios2_e_nios2_avalon_reg|oci_ienable[30]                                                                                                ; Merged with cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_avalon_reg:the_cq_viola_nios2_e_nios2_avalon_reg|oci_ienable[31]                                                                                                ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_avalon_reg:the_cq_viola_nios2_e_nios2_avalon_reg|oci_ienable[31]                                                                                                ; Merged with cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_avalon_reg:the_cq_viola_nios2_e_nios2_avalon_reg|oci_ienable[1]                                                                                                 ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_avalon_reg:the_cq_viola_nios2_e_nios2_avalon_reg|oci_ienable[1]                                                                                                 ; Merged with cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_avalon_reg:the_cq_viola_nios2_e_nios2_avalon_reg|oci_ienable[2]                                                                                                 ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_avalon_reg:the_cq_viola_nios2_e_nios2_avalon_reg|oci_ienable[2]                                                                                                 ; Merged with cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_avalon_reg:the_cq_viola_nios2_e_nios2_avalon_reg|oci_ienable[3]                                                                                                 ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_avalon_reg:the_cq_viola_nios2_e_nios2_avalon_reg|oci_ienable[3]                                                                                                 ; Merged with cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_avalon_reg:the_cq_viola_nios2_e_nios2_avalon_reg|oci_ienable[4]                                                                                                 ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_avalon_reg:the_cq_viola_nios2_e_nios2_avalon_reg|oci_ienable[4]                                                                                                 ; Merged with cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_avalon_reg:the_cq_viola_nios2_e_nios2_avalon_reg|oci_ienable[5]                                                                                                 ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_avalon_reg:the_cq_viola_nios2_e_nios2_avalon_reg|oci_ienable[5]                                                                                                 ; Merged with cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_avalon_reg:the_cq_viola_nios2_e_nios2_avalon_reg|oci_ienable[7]                                                                                                 ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_avalon_reg:the_cq_viola_nios2_e_nios2_avalon_reg|oci_ienable[7]                                                                                                 ; Merged with cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_avalon_reg:the_cq_viola_nios2_e_nios2_avalon_reg|oci_ienable[10]                                                                                                ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_avalon_reg:the_cq_viola_nios2_e_nios2_avalon_reg|oci_ienable[10]                                                                                                ; Merged with cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_avalon_reg:the_cq_viola_nios2_e_nios2_avalon_reg|oci_ienable[11]                                                                                                ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_avalon_reg:the_cq_viola_nios2_e_nios2_avalon_reg|oci_ienable[11]                                                                                                ; Merged with cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_avalon_reg:the_cq_viola_nios2_e_nios2_avalon_reg|oci_ienable[12]                                                                                                ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_avalon_reg:the_cq_viola_nios2_e_nios2_avalon_reg|oci_ienable[12]                                                                                                ; Merged with cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_avalon_reg:the_cq_viola_nios2_e_nios2_avalon_reg|oci_ienable[25]                                                                                                ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_avalon_reg:the_cq_viola_nios2_e_nios2_avalon_reg|oci_ienable[25]                                                                                                ; Merged with cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_avalon_reg:the_cq_viola_nios2_e_nios2_avalon_reg|oci_ienable[13]                                                                                                ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_avalon_reg:the_cq_viola_nios2_e_nios2_avalon_reg|oci_ienable[13]                                                                                                ; Merged with cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_avalon_reg:the_cq_viola_nios2_e_nios2_avalon_reg|oci_ienable[14]                                                                                                ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_avalon_reg:the_cq_viola_nios2_e_nios2_avalon_reg|oci_ienable[14]                                                                                                ; Merged with cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_avalon_reg:the_cq_viola_nios2_e_nios2_avalon_reg|oci_ienable[15]                                                                                                ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_avalon_reg:the_cq_viola_nios2_e_nios2_avalon_reg|oci_ienable[15]                                                                                                ; Merged with cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_avalon_reg:the_cq_viola_nios2_e_nios2_avalon_reg|oci_ienable[16]                                                                                                ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_avalon_reg:the_cq_viola_nios2_e_nios2_avalon_reg|oci_ienable[16]                                                                                                ; Merged with cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_avalon_reg:the_cq_viola_nios2_e_nios2_avalon_reg|oci_ienable[17]                                                                                                ;
; cq_viola:inst|altera_merlin_width_adapter:width_adapter|byteen_reg[2]                                                                                                                                                                                                                   ; Merged with cq_viola:inst|altera_merlin_width_adapter:width_adapter|byteen_reg[3]                                                                                                                                                                                                                   ;
; cq_viola:inst|altera_avalon_sc_fifo:epcs_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                                                                                             ; Merged with cq_viola:inst|altera_avalon_sc_fifo:epcs_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                                                                             ;
; cq_viola:inst|altera_avalon_sc_fifo:epcs_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]                                                                                                                                                             ; Merged with cq_viola:inst|altera_avalon_sc_fifo:epcs_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                                                                             ;
; cq_viola:inst|altera_avalon_sc_fifo:gpio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                                                                                                             ; Merged with cq_viola:inst|altera_avalon_sc_fifo:gpio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                                                                                             ;
; cq_viola:inst|altera_avalon_sc_fifo:gpio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]                                                                                                                                                                             ; Merged with cq_viola:inst|altera_avalon_sc_fifo:gpio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                                                                                             ;
; cq_viola:inst|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                ; Merged with cq_viola:inst|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                ;
; cq_viola:inst|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]                                                                                                                                                                                ; Merged with cq_viola:inst|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                ;
; cq_viola:inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                                                                                           ; Merged with cq_viola:inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                                                                           ;
; cq_viola:inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]                                                                                                                                                           ; Merged with cq_viola:inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                                                                           ;
; cq_viola:inst|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]                                                                                                                                                                           ; Merged with cq_viola:inst|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                                                                                           ;
; cq_viola:inst|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                                                                                                           ; Merged with cq_viola:inst|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                                                                                           ;
; cq_viola:inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                                                                                                   ; Merged with cq_viola:inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                                                                                   ;
; cq_viola:inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]                                                                                                                                                                   ; Merged with cq_viola:inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                                                                                   ;
; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]                                                                                                                                                                 ; Merged with cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]                                                                                                                                                                 ;
; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                                                                                 ; Merged with cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]                                                                                                                                                                 ;
; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                                                                                                                                                 ; Merged with cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]                                                                                                                                                                 ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][58]                                                                                                                                                                              ; Merged with cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][64]                                                                                                                                                                              ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][56]                                                                                                                                                                              ; Merged with cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][64]                                                                                                                                                                              ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][50]                                                                                                                                                                              ; Merged with cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][64]                                                                                                                                                                              ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][59]                                                                                                                                                                              ; Merged with cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][60]                                                                                                                                                                              ;
; cq_viola:inst|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                                                                                         ; Merged with cq_viola:inst|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][104]                                                                                                                                                                        ;
; cq_viola:inst|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                                                                                                                                                         ; Merged with cq_viola:inst|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                                                                                         ; Merged with cq_viola:inst|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:nios2_e_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                                                                                                                                             ; Merged with cq_viola:inst|altera_avalon_sc_fifo:nios2_e_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][90]                                                                                                                                                             ;
; cq_viola:inst|altera_avalon_sc_fifo:nios2_e_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]                                                                                                                                                             ; Merged with cq_viola:inst|altera_avalon_sc_fifo:nios2_e_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][90]                                                                                                                                                             ;
; cq_viola:inst|altera_avalon_sc_fifo:nios2_e_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                                                                             ; Merged with cq_viola:inst|altera_avalon_sc_fifo:nios2_e_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][90]                                                                                                                                                             ;
; cq_viola:inst|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[1,2,20,29]                                                                                                                                                                                  ; Merged with cq_viola:inst|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[31]                                                                                                                                                                                         ;
; cq_viola:inst|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[6,10,12,13,18,21,22,25,28]                                                                                                                                                                  ; Merged with cq_viola:inst|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[30]                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_sdram:sdram|i_addr[0..4,6..10]                                                                                                                                                                                                                                   ; Merged with cq_viola:inst|cq_viola_sdram:sdram|i_addr[11]                                                                                                                                                                                                                                           ;
; cq_viola:inst|altera_merlin_traffic_limiter:limiter|last_dest_id[0]                                                                                                                                                                                                                     ; Merged with cq_viola:inst|altera_merlin_traffic_limiter:limiter|last_channel[1]                                                                                                                                                                                                                     ;
; cq_viola:inst|altera_avalon_sc_fifo:epcs_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                                                                                                                                                             ; Merged with cq_viola:inst|altera_avalon_sc_fifo:epcs_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                                                                                             ;
; cq_viola:inst|altera_avalon_sc_fifo:epcs_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][59]                                                                                                                                                             ; Merged with cq_viola:inst|altera_avalon_sc_fifo:epcs_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                                                                                             ;
; cq_viola:inst|altera_merlin_slave_agent:epcs_spi_spi_control_port_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                              ; Merged with cq_viola:inst|altera_merlin_slave_agent:epcs_spi_spi_control_port_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                              ;
; cq_viola:inst|altera_avalon_sc_fifo:gpio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                                                                                                                                                                             ; Merged with cq_viola:inst|altera_avalon_sc_fifo:gpio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                                                                                                             ;
; cq_viola:inst|altera_avalon_sc_fifo:gpio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][59]                                                                                                                                                                             ; Merged with cq_viola:inst|altera_avalon_sc_fifo:gpio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                                                                                                             ;
; cq_viola:inst|altera_merlin_slave_agent:gpio_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                              ; Merged with cq_viola:inst|altera_merlin_slave_agent:gpio_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                              ;
; cq_viola:inst|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                ; Merged with cq_viola:inst|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                ;
; cq_viola:inst|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                ; Merged with cq_viola:inst|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                ;
; cq_viola:inst|altera_merlin_slave_agent:led_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                 ; Merged with cq_viola:inst|altera_merlin_slave_agent:led_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                 ;
; cq_viola:inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                                                                                                                                                           ; Merged with cq_viola:inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                                                                                           ;
; cq_viola:inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][59]                                                                                                                                                           ; Merged with cq_viola:inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                                                                                           ;
; cq_viola:inst|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                            ; Merged with cq_viola:inst|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                            ;
; cq_viola:inst|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                                                                                                                                                                           ; Merged with cq_viola:inst|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                                                                                                           ;
; cq_viola:inst|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][59]                                                                                                                                                                           ; Merged with cq_viola:inst|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                                                                                                           ;
; cq_viola:inst|altera_merlin_slave_agent:systimer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                            ; Merged with cq_viola:inst|altera_merlin_slave_agent:systimer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                            ;
; cq_viola:inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                                                                                                                                                                   ; Merged with cq_viola:inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                                                                                                   ;
; cq_viola:inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][59]                                                                                                                                                                   ; Merged with cq_viola:inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                                                                                                   ;
; cq_viola:inst|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                    ; Merged with cq_viola:inst|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                    ;
; cq_viola:inst|altera_merlin_slave_translator:epcs_spi_spi_control_port_translator|waitrequest_reset_override                                                                                                                                                                            ; Merged with cq_viola:inst|altera_merlin_master_agent:peripherals_bridge_m0_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                                                                                              ;
; cq_viola:inst|altera_merlin_slave_translator:gpio_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                            ; Merged with cq_viola:inst|altera_merlin_master_agent:peripherals_bridge_m0_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                                                                                              ;
; cq_viola:inst|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                                          ; Merged with cq_viola:inst|altera_merlin_master_agent:peripherals_bridge_m0_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                                                                                              ;
; cq_viola:inst|altera_merlin_slave_translator:led_s1_translator|waitrequest_reset_override                                                                                                                                                                                               ; Merged with cq_viola:inst|altera_merlin_master_agent:peripherals_bridge_m0_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                                                                                              ;
; cq_viola:inst|altera_merlin_slave_translator:sysid_control_slave_translator|waitrequest_reset_override                                                                                                                                                                                  ; Merged with cq_viola:inst|altera_merlin_master_agent:peripherals_bridge_m0_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                                                                                              ;
; cq_viola:inst|altera_merlin_slave_translator:systimer_s1_translator|waitrequest_reset_override                                                                                                                                                                                          ; Merged with cq_viola:inst|altera_merlin_master_agent:peripherals_bridge_m0_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                                                                                              ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                  ; Merged with cq_viola:inst|altera_merlin_master_agent:peripherals_bridge_m0_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                                                                                              ;
; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][31]                                                                                                                                                               ; Merged with cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][29]                                                                                                                                                               ;
; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][30]                                                                                                                                                               ; Merged with cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][28]                                                                                                                                                               ;
; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                               ; Merged with cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                                                                                                                                               ;
; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                                               ; Merged with cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                                                                                                                                               ;
; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]                                                                                                                                                                 ; Merged with cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                                                                                 ;
; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]                                                                                                                                                                 ; Merged with cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                                                                                 ;
; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89]                                                                                                                                                                 ; Merged with cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                                                                                 ;
; cq_viola:inst|altera_merlin_slave_agent:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                  ; Merged with cq_viola:inst|altera_merlin_slave_agent:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                  ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                                                                                                                                                              ; Merged with cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][50]                                                                                                                                                                              ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                                                                                                                                                                              ; Merged with cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][50]                                                                                                                                                                              ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                                                                                                                              ; Merged with cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][50]                                                                                                                                                                              ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]                                                                                                                                                                              ; Merged with cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][59]                                                                                                                                                                              ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]                                                                                                                                                                              ; Merged with cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][50]                                                                                                                                                                              ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                                                                                                              ; Merged with cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][50]                                                                                                                                                                              ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                                              ; Merged with cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][50]                                                                                                                                                                              ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                                                                                              ; Merged with cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                                                                                              ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][56]                                                                                                                                                                              ; Merged with cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][50]                                                                                                                                                                              ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][58]                                                                                                                                                                              ; Merged with cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][50]                                                                                                                                                                              ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][64]                                                                                                                                                                              ; Merged with cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][50]                                                                                                                                                                              ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][60]                                                                                                                                                                              ; Merged with cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][59]                                                                                                                                                                              ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][56]                                                                                                                                                                              ; Merged with cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][50]                                                                                                                                                                              ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][58]                                                                                                                                                                              ; Merged with cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][50]                                                                                                                                                                              ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][64]                                                                                                                                                                              ; Merged with cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][50]                                                                                                                                                                              ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][60]                                                                                                                                                                              ; Merged with cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][59]                                                                                                                                                                              ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][56]                                                                                                                                                                              ; Merged with cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][50]                                                                                                                                                                              ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][58]                                                                                                                                                                              ; Merged with cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][50]                                                                                                                                                                              ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][64]                                                                                                                                                                              ; Merged with cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][50]                                                                                                                                                                              ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][60]                                                                                                                                                                              ; Merged with cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][59]                                                                                                                                                                              ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][56]                                                                                                                                                                              ; Merged with cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][50]                                                                                                                                                                              ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][58]                                                                                                                                                                              ; Merged with cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][50]                                                                                                                                                                              ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][64]                                                                                                                                                                              ; Merged with cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][50]                                                                                                                                                                              ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][60]                                                                                                                                                                              ; Merged with cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][59]                                                                                                                                                                              ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][56]                                                                                                                                                                              ; Merged with cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][50]                                                                                                                                                                              ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][58]                                                                                                                                                                              ; Merged with cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][50]                                                                                                                                                                              ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][64]                                                                                                                                                                              ; Merged with cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][50]                                                                                                                                                                              ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][60]                                                                                                                                                                              ; Merged with cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][59]                                                                                                                                                                              ;
; cq_viola:inst|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]                                                                                                                                                                         ; Merged with cq_viola:inst|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][104]                                                                                                                                                                        ;
; cq_viola:inst|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]                                                                                                                                                                         ; Merged with cq_viola:inst|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]                                                                                                                                                                         ; Merged with cq_viola:inst|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                                                                                         ;
; cq_viola:inst|altera_merlin_slave_agent:ipl_memory_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                          ; Merged with cq_viola:inst|altera_merlin_slave_agent:ipl_memory_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                          ;
; cq_viola:inst|altera_avalon_sc_fifo:nios2_e_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]                                                                                                                                                             ; Merged with cq_viola:inst|altera_avalon_sc_fifo:nios2_e_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                                                                             ;
; cq_viola:inst|altera_avalon_sc_fifo:nios2_e_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]                                                                                                                                                             ; Merged with cq_viola:inst|altera_avalon_sc_fifo:nios2_e_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                                                                             ;
; cq_viola:inst|altera_avalon_sc_fifo:nios2_e_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][90]                                                                                                                                                             ; Merged with cq_viola:inst|altera_avalon_sc_fifo:nios2_e_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                                                                             ;
; cq_viola:inst|altera_merlin_slave_agent:nios2_e_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                              ; Merged with cq_viola:inst|altera_merlin_slave_agent:nios2_e_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                              ;
; cq_viola:inst|altera_merlin_master_agent:nios2_e_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                                                                                         ; Merged with cq_viola:inst|altera_merlin_master_agent:nios2_e_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                                                                                                ;
; cq_viola:inst|altera_merlin_master_agent:physicaloid_bridge_avalon_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                                                                                   ; Merged with cq_viola:inst|altera_merlin_master_agent:nios2_e_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                                                                                                ;
; cq_viola:inst|altera_merlin_slave_translator:ipl_memory_s1_translator|waitrequest_reset_override                                                                                                                                                                                        ; Merged with cq_viola:inst|altera_merlin_master_agent:nios2_e_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                                                                                                ;
; cq_viola:inst|altera_merlin_slave_translator:nios2_e_jtag_debug_module_translator|waitrequest_reset_override                                                                                                                                                                            ; Merged with cq_viola:inst|altera_merlin_master_agent:nios2_e_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                                                                                                ;
; cq_viola:inst|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[4,8,11,16,17]                                                                                                                                                                               ; Merged with cq_viola:inst|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[0]                                                                                                                                                                                          ;
; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[31]                                                                                                                                                                                                               ; Merged with cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[29]                                                                                                                                                                                                               ;
; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[30]                                                                                                                                                                                                               ; Merged with cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[28]                                                                                                                                                                                                               ;
; cq_viola:inst|altera_merlin_width_adapter:width_adapter|address_reg[0]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|altera_merlin_width_adapter:width_adapter|byteen_reg[3]                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|altera_avalon_sc_fifo:epcs_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|altera_avalon_sc_fifo:gpio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][64]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|altera_avalon_sc_fifo:nios2_e_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][90]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|channel_needs_esc                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_break:the_cq_viola_nios2_e_nios2_oci_break|trigger_state                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|altera_avalon_sc_fifo:epcs_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|altera_merlin_slave_agent:epcs_spi_spi_control_port_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|altera_merlin_slave_agent:epcs_spi_spi_control_port_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|altera_avalon_sc_fifo:gpio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|altera_merlin_slave_agent:gpio_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|altera_merlin_slave_agent:gpio_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|altera_merlin_slave_agent:led_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|altera_merlin_slave_agent:led_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|altera_merlin_slave_agent:systimer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|altera_merlin_slave_agent:systimer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|altera_merlin_slave_agent:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|altera_merlin_slave_agent:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][50]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|altera_merlin_slave_agent:ipl_memory_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|altera_merlin_slave_agent:ipl_memory_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|altera_avalon_sc_fifo:nios2_e_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|altera_merlin_slave_agent:nios2_e_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|altera_merlin_slave_agent:nios2_e_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][50]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][50]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][50]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][50]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][50]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][50]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..2]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][18]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|channel_escaped                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][18]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][18]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][18]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][18]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][18]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][18]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][18]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_dbrk:the_cq_viola_nios2_e_nios2_oci_dbrk|dbrk_break                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][63]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_break:the_cq_viola_nios2_e_nios2_oci_break|trigbrktype                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][63]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][63]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][63]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][63]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][63]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|altera_reset_controller:rst_controller|r_early_rst                                                                                                                                                                                                                        ; Merged with cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst_dly                                                                                                                                                                                                                     ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][57]                                                                                                                                                                              ; Merged with cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][62]                                                                                                                                                                              ;
; cq_viola:inst|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][87]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][87]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][87]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|altera_avalon_sc_fifo:gpio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][87]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|altera_avalon_sc_fifo:epcs_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][87]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|altera_avalon_sc_fifo:nios2_e_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][87]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][87]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][87]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|altera_avalon_sc_fifo:gpio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][87]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|altera_avalon_sc_fifo:epcs_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][87]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|altera_avalon_sc_fifo:nios2_e_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|slowcount[1]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_cmd_xbar_mux_001:cmd_xbar_mux_001|share_count_zero_flag                                                                                                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_cmd_xbar_mux_001:cmd_xbar_mux_002|share_count_zero_flag                                                                                                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_cmd_xbar_mux:cmd_xbar_mux_003|share_count_zero_flag                                                                                                                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_cmd_xbar_mux:cmd_xbar_mux|share_count_zero_flag                                                                                                                                                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_cmd_xbar_mux_001:cmd_xbar_mux_001|share_count[0]                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_cmd_xbar_mux_001:cmd_xbar_mux_002|share_count[0]                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_cmd_xbar_mux:cmd_xbar_mux_003|share_count[0]                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_cmd_xbar_mux:cmd_xbar_mux|share_count[0]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state~20                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state~21                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state~22                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state~23                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_sdram:sdram|m_next~9                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_sdram:sdram|m_next~10                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_sdram:sdram|m_next~13                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_sdram:sdram|m_next~14                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_sdram:sdram|m_next~16                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_sdram:sdram|i_next~4                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_sdram:sdram|i_next~5                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_sdram:sdram|i_next~6                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_sdram:sdram|i_state~14                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_sdram:sdram|i_state~15                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_sdram:sdram|i_state~16                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|DRsize.011 ; Merged with cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|DRsize.001 ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[29..31]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[31]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][49]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[30]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][48]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[29]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][47]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[28]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][46]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[27]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][45]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][44]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][43]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][42]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][41]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][40]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][39]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][38]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][37]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][36]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][35]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][34]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][33]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][32]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][31]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][30]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][29]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][28]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9]                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][27]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8]                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][26]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7]                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][25]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6]                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][24]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5]                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][23]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4]                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][22]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3]                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][21]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][20]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][49]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_merlin_width_adapter:width_adapter|address_reg[31]                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][48]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_merlin_width_adapter:width_adapter|address_reg[30]                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][47]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_merlin_width_adapter:width_adapter|address_reg[29]                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][46]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_merlin_width_adapter:width_adapter|address_reg[28]                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][45]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_merlin_width_adapter:width_adapter|address_reg[27]                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][44]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_merlin_width_adapter:width_adapter|address_reg[26]                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][43]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_merlin_width_adapter:width_adapter|address_reg[25]                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][42]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_merlin_width_adapter:width_adapter|address_reg[24]                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][41]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_merlin_width_adapter:width_adapter|address_reg[23]                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][40]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][39]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][38]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][37]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][36]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][35]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][34]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][33]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][32]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][31]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][30]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][29]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][28]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][27]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][26]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][25]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][24]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][23]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][22]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][21]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][20]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][49]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][48]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][47]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][46]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][45]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][44]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][43]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][42]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][41]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][40]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][39]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][38]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][37]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][36]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][35]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][34]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][33]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][32]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][31]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][30]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][29]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][28]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][27]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][26]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][25]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][24]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][23]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][22]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][21]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][20]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][61]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][49]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][48]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][47]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][46]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][45]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][44]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][43]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][42]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][41]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][40]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][39]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][38]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][37]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][36]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][35]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][34]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][33]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][32]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][31]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][30]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][29]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][28]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][27]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][26]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][25]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][24]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][23]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][22]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][21]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][20]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][61]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][49]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][48]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][47]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][46]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][45]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][44]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][43]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][42]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][41]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][40]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][39]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][38]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][37]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][36]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][35]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][34]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][33]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][32]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][31]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][30]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][29]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][28]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][27]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][26]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][25]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][24]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][23]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][22]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][21]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][20]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][61]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][49]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][48]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][47]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][46]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][45]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][44]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][43]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][42]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][41]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][40]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][39]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][38]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][37]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][36]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][35]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][34]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][33]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][32]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][31]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][30]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][29]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][28]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][27]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][26]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][25]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][24]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][23]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][22]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][21]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][20]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][61]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][49]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][48]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][47]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][46]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][45]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][44]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][43]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][42]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][41]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][40]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][39]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][38]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][37]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][36]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][35]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][34]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][33]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][32]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][31]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][30]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][29]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][28]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][27]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][26]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][25]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][24]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][23]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][22]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][21]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][20]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][61]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][49]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][48]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][47]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][46]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][45]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][44]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][43]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][42]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][41]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][40]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][39]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][38]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][37]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][36]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][35]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][34]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][33]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][32]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][31]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][30]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][29]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][28]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][27]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][26]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][25]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][24]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][23]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][22]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][21]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][20]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][61]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; Total Number of Removed Registers = 852                                                                                                                                                                                                                                                 ;                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                         ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cq_viola:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                        ; Stuck at GND                   ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][49],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][48],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][47],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][46],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][45],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][44],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25],                                                                                                           ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][43],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24],                                                                                                           ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][42],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23],                                                                                                           ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][41],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22],                                                                                                           ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][40],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21],                                                                                                           ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][39],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20],                                                                                                           ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][38],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19],                                                                                                           ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][37],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18],                                                                                                           ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][36],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17],                                                                                                           ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][35],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16],                                                                                                           ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][34],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15],                                                                                                           ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][33],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14],                                                                                                           ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][32],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13],                                                                                                           ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][31],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12],                                                                                                           ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][30],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11],                                                                                                           ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][29],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10],                                                                                                           ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][28],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9],                                                                                                            ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][27],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8],                                                                                                            ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][26],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7],                                                                                                            ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][25],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6],                                                                                                            ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][24],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5],                                                                                                            ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][23],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4],                                                                                                            ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][22],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3],                                                                                                            ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][21],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2],                                                                                                            ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][20],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][49],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_merlin_width_adapter:width_adapter|address_reg[31],                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][48],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_merlin_width_adapter:width_adapter|address_reg[30],                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][47],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_merlin_width_adapter:width_adapter|address_reg[29],                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][46],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_merlin_width_adapter:width_adapter|address_reg[28],                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][45],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_merlin_width_adapter:width_adapter|address_reg[27],                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][44],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_merlin_width_adapter:width_adapter|address_reg[26],                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][43],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_merlin_width_adapter:width_adapter|address_reg[25],                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][42],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_merlin_width_adapter:width_adapter|address_reg[24],                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][41],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_merlin_width_adapter:width_adapter|address_reg[23],                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][40],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][39],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][38],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][37],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][36],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][35],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][34],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][33],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][32],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][31],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][30],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][29],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][28],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][27],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][26],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][25],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][24],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][23],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][22],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][21],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][20],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][49],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][48],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][47],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][46],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][45],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][44],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][43],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][42],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][41],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][40],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][39],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][38],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][37],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][36],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][35],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][34],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][33],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][32],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][31],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][30],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][29],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][28],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][27],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][26],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][25],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][24],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][23],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][22],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][21],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][20],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][49],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][48],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][47],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][46],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][45],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][44],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][43],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][42],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][41],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][40],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][39],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][38],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][37],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][36],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][35],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][34],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][33],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][32],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][31],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][30],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][29],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][28],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][27],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][26],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][25],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][24],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][23],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][22],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][21],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][20],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][49],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][48],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][47],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][46],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][45],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][44],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][43],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][42],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][41],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][40],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][39],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][38],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][37],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][36],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][35],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][34],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][33],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][32],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][31],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][30],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][29],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][28],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][27],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][26],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][25],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][24],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][23],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][22],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][21],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][20],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][49],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][48],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][47],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][46],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][45],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][44],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][43],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][42],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][41],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][40],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][39],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][38],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][37],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][36],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][35],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][34],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][33],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][32],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][31],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][30],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][29],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][28],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][27],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][26],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][25],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][24],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][23],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][22],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][21],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][20],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][49],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][48],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][47],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][46],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][45],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][44],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][43],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][42],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][41],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][40],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][39],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][38],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][37],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][36],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][35],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][34],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][33],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][32],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][31],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][30],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][29],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][28],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][27],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][26],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][25],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][24],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][23],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][22],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][21],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][20],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][49],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][48],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][47],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][46],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][45],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][44],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][43],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][42],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][41],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][40],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][39],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][38],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][37],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][36],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][35],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][34],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][33],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][32],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][31],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][30],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][29],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][28],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][27],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][26],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][25],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][24],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][23],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][22],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][21],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][20]                                                                                                                                                                              ;
; cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|p0_use_reg                                                                                                                                                                                                                ; Stuck at GND                   ; cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|p0_reg_endofpacket,                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[15],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[12],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[11],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[10],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[9],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[8],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[7],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[6],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[5],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[4],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[3],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[2],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[1],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[0],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|p0_reg_byte_cnt_field[2],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|p0_reg_last_field[34],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|p0_reg_channel[2],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|p0_reg_channel[1],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|p0_reg_channel[0],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][50],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][50],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][50],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][50],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][50],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][50],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][50],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                              ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                              ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                              ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][18],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][18],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][18],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][18],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][18],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][18],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][18],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][63],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][63],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][63],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][63],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][63],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][61],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][61],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][61],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][61],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][61],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][61]                                                                                                                                                                              ;
; cq_viola:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[31]                                                                                                          ; Lost Fanouts                   ; cq_viola:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[30],                                                                                                           ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[29],                                                                                                           ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[28],                                                                                                           ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[27],                                                                                                           ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26]                                                                                                            ;
; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]                                                                                                                                                        ; Stuck at GND                   ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_merlin_slave_agent:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                  ;
; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[89]                                                                                                                                                        ; Stuck at GND                   ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[89],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]                                                                                                                                                                 ;
; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[72]                                                                                                                                                            ; Stuck at GND                   ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[72],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; cq_viola:inst|cq_viola_cmd_xbar_mux:cmd_xbar_mux_003|locked[0]                                                                                                                                                                                                                          ;
; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[72]                                                                                                                                                        ; Stuck at GND                   ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[72],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; cq_viola:inst|cq_viola_cmd_xbar_mux:cmd_xbar_mux_003|locked[1]                                                                                                                                                                                                                          ;
; cq_viola:inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                                                                         ; Stuck at GND                   ; cq_viola:inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; cq_viola:inst|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                            ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_dbrk:the_cq_viola_nios2_e_nios2_oci_dbrk|dbrk_break_pulse                                                                                                 ; Stuck at GND                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_dbrk:the_cq_viola_nios2_e_nios2_oci_dbrk|dbrk_break,                                                                                                        ;
;                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_break:the_cq_viola_nios2_e_nios2_oci_break|trigbrktype                                                                                                      ;
; cq_viola:inst|altera_avalon_sc_fifo:epcs_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                                                                           ; Stuck at GND                   ; cq_viola:inst|altera_avalon_sc_fifo:epcs_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; cq_viola:inst|altera_merlin_slave_agent:epcs_spi_spi_control_port_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                              ;
; cq_viola:inst|altera_avalon_sc_fifo:gpio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                                                                                           ; Stuck at GND                   ; cq_viola:inst|altera_avalon_sc_fifo:gpio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; cq_viola:inst|altera_merlin_slave_agent:gpio_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                              ;
; cq_viola:inst|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                                                                                              ; Stuck at GND                   ; cq_viola:inst|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; cq_viola:inst|altera_merlin_slave_agent:led_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                 ;
; cq_viola:inst|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                                                                                         ; Stuck at GND                   ; cq_viola:inst|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; cq_viola:inst|altera_merlin_slave_agent:systimer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                            ;
; cq_viola:inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                                                                                 ; Stuck at GND                   ; cq_viola:inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; cq_viola:inst|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                    ;
; cq_viola:inst|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]                                                                                                                                                                       ; Stuck at GND                   ; cq_viola:inst|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; cq_viola:inst|altera_merlin_slave_agent:ipl_memory_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                          ;
; cq_viola:inst|altera_avalon_sc_fifo:nios2_e_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][90]                                                                                                                                                           ; Stuck at GND                   ; cq_viola:inst|altera_avalon_sc_fifo:nios2_e_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; cq_viola:inst|altera_merlin_slave_agent:nios2_e_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                              ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[31]                                                                                                                                          ; Lost Fanouts                   ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[30],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[29]                                                                                                                                            ;
; cq_viola:inst|cq_viola_gpio_0:gpio_0|readdata[28]                                                                                                                                                                                                                                     ; Stuck at GND                   ; cq_viola:inst|altera_merlin_slave_translator:gpio_0_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_ienable_reg[31]                                                                                                                                                                                                                              ; Stuck at GND                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_control_rd_data[31]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_ienable_reg[30]                                                                                                                                                                                                                              ; Stuck at GND                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_control_rd_data[30]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_ienable_reg[29]                                                                                                                                                                                                                              ; Stuck at GND                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_control_rd_data[29]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_ienable_reg[28]                                                                                                                                                                                                                              ; Stuck at GND                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_control_rd_data[28]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_ienable_reg[27]                                                                                                                                                                                                                              ; Stuck at GND                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_control_rd_data[27]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_ienable_reg[26]                                                                                                                                                                                                                              ; Stuck at GND                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_control_rd_data[26]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_ienable_reg[25]                                                                                                                                                                                                                              ; Stuck at GND                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_control_rd_data[25]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_ienable_reg[24]                                                                                                                                                                                                                              ; Stuck at GND                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_control_rd_data[24]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_ienable_reg[23]                                                                                                                                                                                                                              ; Stuck at GND                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_control_rd_data[23]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_ienable_reg[22]                                                                                                                                                                                                                              ; Stuck at GND                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_control_rd_data[22]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_ienable_reg[21]                                                                                                                                                                                                                              ; Stuck at GND                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_control_rd_data[21]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_ienable_reg[20]                                                                                                                                                                                                                              ; Stuck at GND                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_control_rd_data[20]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_ienable_reg[19]                                                                                                                                                                                                                              ; Stuck at GND                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_control_rd_data[19]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_ienable_reg[18]                                                                                                                                                                                                                              ; Stuck at GND                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_control_rd_data[18]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_ienable_reg[17]                                                                                                                                                                                                                              ; Stuck at GND                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_control_rd_data[17]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_ienable_reg[16]                                                                                                                                                                                                                              ; Stuck at GND                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_control_rd_data[16]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_ienable_reg[15]                                                                                                                                                                                                                              ; Stuck at GND                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_control_rd_data[15]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[74]                                                                                                                                                            ; Stuck at GND                   ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[74]                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_ienable_reg[13]                                                                                                                                                                                                                              ; Stuck at GND                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_control_rd_data[13]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_ienable_reg[12]                                                                                                                                                                                                                              ; Stuck at GND                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_control_rd_data[12]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_ienable_reg[11]                                                                                                                                                                                                                              ; Stuck at GND                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_control_rd_data[11]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_ienable_reg[10]                                                                                                                                                                                                                              ; Stuck at GND                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_control_rd_data[10]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_ienable_reg[7]                                                                                                                                                                                                                               ; Stuck at GND                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_control_rd_data[7]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_ienable_reg[6]                                                                                                                                                                                                                               ; Stuck at GND                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_control_rd_data[6]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_ienable_reg[5]                                                                                                                                                                                                                               ; Stuck at GND                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_control_rd_data[5]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_ienable_reg[4]                                                                                                                                                                                                                               ; Stuck at GND                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_control_rd_data[4]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_ienable_reg[3]                                                                                                                                                                                                                               ; Stuck at GND                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_control_rd_data[3]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_ienable_reg[2]                                                                                                                                                                                                                               ; Stuck at GND                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_control_rd_data[2]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_ienable_reg[1]                                                                                                                                                                                                                               ; Stuck at GND                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_control_rd_data[1]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_dbrk:the_cq_viola_nios2_e_nios2_oci_dbrk|dbrk_goto1                                                                                                       ; Stuck at GND                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_break:the_cq_viola_nios2_e_nios2_oci_break|trigger_state                                                                                                    ;
;                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[75]                                                                                                                                                        ; Stuck at GND                   ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[75]                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_merlin_width_adapter:width_adapter|address_reg[0]                                                                                                                                                                                                                ; Stuck at GND                   ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][18]                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[74]                                                                                                                                                        ; Stuck at GND                   ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[74]                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[90]                                                                                                                                                            ; Stuck at GND                   ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[90]                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[89]                                                                                                                                                            ; Stuck at GND                   ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[89]                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[75]                                                                                                                                                            ; Stuck at GND                   ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[75]                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]                                                                                                                                                            ; Stuck at GND                   ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                       ; Stuck at GND                   ; cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                       ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|stored_channel[8]                                                                                                                                                           ; Stuck at GND                   ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|channel_escaped                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_gpio_0:gpio_0|readdata[31]                                                                                                                                                                                                                                     ; Stuck at GND                   ; cq_viola:inst|altera_merlin_slave_translator:gpio_0_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_gpio_0:gpio_0|readdata[30]                                                                                                                                                                                                                                     ; Stuck at GND                   ; cq_viola:inst|altera_merlin_slave_translator:gpio_0_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]                                                                                                                                                                      ; Stuck at GND                   ; cq_viola:inst|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][87]                                                                                                                                                                 ; Stuck at GND                   ; cq_viola:inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][87]                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_ienable_reg[14]                                                                                                                                                                                                                              ; Stuck at GND                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_control_rd_data[14]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][87]                                                                                                                                                         ; Stuck at GND                   ; cq_viola:inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][87]                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][87]                                                                                                                                                                              ; Stuck at GND                   ; cq_viola:inst|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:gpio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][87]                                                                                                                                                                           ; Stuck at GND                   ; cq_viola:inst|altera_avalon_sc_fifo:gpio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][87]                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:epcs_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][87]                                                                                                                                                           ; Stuck at GND                   ; cq_viola:inst|altera_avalon_sc_fifo:epcs_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][87]                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:nios2_e_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]                                                                                                                                                          ; Stuck at GND                   ; cq_viola:inst|altera_avalon_sc_fifo:nios2_e_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|DRsize~3 ; Lost Fanouts                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|DRsize.101 ;
; cq_viola:inst|cq_viola_gpio_0:gpio_0|readdata[29]                                                                                                                                                                                                                                     ; Stuck at GND                   ; cq_viola:inst|altera_merlin_slave_translator:gpio_0_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][87]                                                                                                                                                                         ; Stuck at GND                   ; cq_viola:inst|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][87]                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2740  ;
; Number of registers using Synchronous Clear  ; 118   ;
; Number of registers using Synchronous Load   ; 244   ;
; Number of registers using Asynchronous Clear ; 2079  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1561  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                 ; Fan out ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; cq_viola:inst|cq_viola_systimer:systimer|internal_counter[0]                                                                                                                                                                      ; 3       ;
; cq_viola:inst|cq_viola_systimer:systimer|internal_counter[1]                                                                                                                                                                      ; 3       ;
; cq_viola:inst|cq_viola_systimer:systimer|internal_counter[2]                                                                                                                                                                      ; 3       ;
; cq_viola:inst|cq_viola_systimer:systimer|internal_counter[3]                                                                                                                                                                      ; 3       ;
; cq_viola:inst|cq_viola_systimer:systimer|internal_counter[4]                                                                                                                                                                      ; 3       ;
; cq_viola:inst|cq_viola_systimer:systimer|internal_counter[5]                                                                                                                                                                      ; 3       ;
; cq_viola:inst|cq_viola_systimer:systimer|internal_counter[10]                                                                                                                                                                     ; 3       ;
; cq_viola:inst|cq_viola_systimer:systimer|internal_counter[11]                                                                                                                                                                     ; 3       ;
; cq_viola:inst|cq_viola_systimer:systimer|internal_counter[12]                                                                                                                                                                     ; 3       ;
; cq_viola:inst|cq_viola_systimer:systimer|internal_counter[15]                                                                                                                                                                     ; 3       ;
; cq_viola:inst|cq_viola_sdram:sdram|m_cmd[1]                                                                                                                                                                                       ; 2       ;
; cq_viola:inst|cq_viola_sdram:sdram|m_cmd[3]                                                                                                                                                                                       ; 1       ;
; cq_viola:inst|cq_viola_sdram:sdram|m_cmd[2]                                                                                                                                                                                       ; 2       ;
; cq_viola:inst|cq_viola_sdram:sdram|m_cmd[0]                                                                                                                                                                                       ; 2       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[0]                                                                                                             ; 1       ;
; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|spi_slave_select_reg[0]                                                                                                                                                                  ; 2       ;
; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|stateZero                                                                                                                                                                                ; 1       ;
; cq_viola:inst|cq_viola_sdram:sdram|i_cmd[1]                                                                                                                                                                                       ; 2       ;
; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                   ; 1106    ;
; cq_viola:inst|cq_viola_sdram:sdram|i_cmd[3]                                                                                                                                                                                       ; 2       ;
; cq_viola:inst|cq_viola_sdram:sdram|i_cmd[2]                                                                                                                                                                                       ; 2       ;
; cq_viola:inst|cq_viola_sdram:sdram|i_cmd[0]                                                                                                                                                                                       ; 2       ;
; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                       ; 893     ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[1]                                                                                                             ; 1       ;
; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|spi_slave_select_holding_reg[0]                                                                                                                                                          ; 1       ;
; cq_viola:inst|cq_viola_sdram:sdram|i_addr[11]                                                                                                                                                                                     ; 11      ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|i_read                                                                                                                                                                                     ; 7       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[25]                                                                                                                                                                                   ; 2       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[24]                                                                                                                                                                                   ; 2       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[23]                                                                                                                                                                                   ; 2       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[22]                                                                                                                                                                                   ; 2       ;
; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                          ; 2       ;
; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst_dly                                                                                                                                                               ; 33      ;
; cq_viola:inst|cq_viola_sdram:sdram|refresh_counter[14]                                                                                                                                                                            ; 2       ;
; cq_viola:inst|cq_viola_sdram:sdram|refresh_counter[11]                                                                                                                                                                            ; 2       ;
; cq_viola:inst|cq_viola_sdram:sdram|refresh_counter[10]                                                                                                                                                                            ; 2       ;
; cq_viola:inst|cq_viola_sdram:sdram|refresh_counter[9]                                                                                                                                                                             ; 2       ;
; cq_viola:inst|cq_viola_sdram:sdram|refresh_counter[5]                                                                                                                                                                             ; 2       ;
; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|use_reg                                                                                                                                                                  ; 40      ;
; cq_viola:inst|altera_merlin_master_agent:peripherals_bridge_m0_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                                        ; 8       ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|av_waitrequest                                                                                                                                                                         ; 6       ;
; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                        ; 1       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[2]                                                                                                             ; 1       ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                        ; 11      ;
; cq_viola:inst|cq_viola_cmd_xbar_mux_001:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                         ; 3       ;
; cq_viola:inst|altera_merlin_master_agent:nios2_e_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                                          ; 10      ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|stored_channel[5]                                                                                                       ; 3       ;
; cq_viola:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                       ; 1       ;
; cq_viola:inst|cq_viola_cmd_xbar_mux:cmd_xbar_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                             ; 2       ;
; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_waitrequest                                                                                                                                                       ; 4       ;
; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                        ; 1       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[3]                                                                                                             ; 1       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|hbreak_enabled                                                                                                                                                                             ; 9       ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|t_dav                                                                                                                                                                                  ; 3       ;
; cq_viola:inst|cq_viola_cmd_xbar_mux_001:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                         ; 3       ;
; cq_viola:inst|cq_viola_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                 ; 2       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a0 ; 7       ;
; cq_viola:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                       ; 1       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[4]                                                                                                             ; 1       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a0 ; 5       ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rst2                                                                                                                            ; 3       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_avalon_reg:the_cq_viola_nios2_e_nios2_avalon_reg|oci_ienable[9]                                           ; 2       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_avalon_reg:the_cq_viola_nios2_e_nios2_avalon_reg|oci_ienable[8]                                           ; 2       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_avalon_reg:the_cq_viola_nios2_e_nios2_avalon_reg|oci_ienable[0]                                           ; 2       ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|empty                                                                                                                           ; 2       ;
; cq_viola:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                       ; 1       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[5]                                                                                                             ; 1       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[9]                                                                                                              ; 2       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[2]                                                                                                              ; 2       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[7]                                                                                                              ; 2       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[6]                                                                                                              ; 2       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[5]                                                                                                              ; 2       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[8]                                                                                                              ; 2       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[3]                                                                                                              ; 2       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[4]                                                                                                              ; 2       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[1]                                                                                                              ; 1       ;
; cq_viola:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                           ; 1       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[6]                                                                                                             ; 1       ;
; cq_viola:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                            ; 1       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[7]                                                                                                             ; 1       ;
; cq_viola:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                            ; 1       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[8]                                                                                                             ; 2       ;
; cq_viola:inst|cq_viola_systimer:systimer|period_l_register[2]                                                                                                                                                                     ; 2       ;
; cq_viola:inst|cq_viola_systimer:systimer|period_l_register[1]                                                                                                                                                                     ; 2       ;
; cq_viola:inst|cq_viola_systimer:systimer|period_l_register[5]                                                                                                                                                                     ; 2       ;
; cq_viola:inst|cq_viola_systimer:systimer|period_l_register[4]                                                                                                                                                                     ; 2       ;
; cq_viola:inst|cq_viola_systimer:systimer|period_l_register[3]                                                                                                                                                                     ; 2       ;
; cq_viola:inst|cq_viola_systimer:systimer|period_l_register[0]                                                                                                                                                                     ; 2       ;
; cq_viola:inst|cq_viola_systimer:systimer|period_l_register[10]                                                                                                                                                                    ; 2       ;
; cq_viola:inst|cq_viola_systimer:systimer|period_l_register[11]                                                                                                                                                                    ; 2       ;
; cq_viola:inst|cq_viola_systimer:systimer|period_l_register[12]                                                                                                                                                                    ; 2       ;
; cq_viola:inst|cq_viola_systimer:systimer|period_l_register[15]                                                                                                                                                                    ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                      ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                      ; 3       ;
; Total number of inverted registers = 95                                                                                                                                                                                           ;         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |testsuite|cq_viola:inst|altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                                                                                                                                               ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |testsuite|cq_viola:inst|altera_merlin_width_adapter:width_adapter|address_reg[17]                                                                                                                                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |testsuite|cq_viola:inst|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[0]                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |testsuite|cq_viola:inst|cq_viola_nios2_e:nios2_e|d_byteenable[0]                                                                                                                                                                                                                              ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |testsuite|cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]                                                                                                                                                                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |testsuite|cq_viola:inst|altera_merlin_traffic_limiter:limiter|pending_response_count[3]                                                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |testsuite|cq_viola:inst|altera_merlin_slave_translator:epcs_spi_spi_control_port_translator|wait_latency_counter[0]                                                                                                                                                                           ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |testsuite|cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                          ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |testsuite|cq_viola:inst|cq_viola_nios2_e:nios2_e|D_iw[2]                                                                                                                                                                                                                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |testsuite|cq_viola:inst|cq_viola_nios2_e:nios2_e|E_src2[15]                                                                                                                                                                                                                                   ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |testsuite|cq_viola:inst|cq_viola_nios2_e:nios2_e|E_src1[29]                                                                                                                                                                                                                                   ;
; 3:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |testsuite|cq_viola:inst|cq_viola_nios2_e:nios2_e|E_src1[5]                                                                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |testsuite|cq_viola:inst|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |testsuite|cq_viola:inst|altera_merlin_slave_translator:systimer_s1_translator|wait_latency_counter[0]                                                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |testsuite|cq_viola:inst|altera_merlin_slave_translator:gpio_0_s1_translator|wait_latency_counter[0]                                                                                                                                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |testsuite|cq_viola:inst|cq_viola_nios2_e:nios2_e|av_ld_byte0_data[2]                                                                                                                                                                                                                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |testsuite|cq_viola:inst|cq_viola_nios2_e:nios2_e|av_ld_byte1_data[3]                                                                                                                                                                                                                          ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |testsuite|cq_viola:inst|cq_viola_nios2_e:nios2_e|E_shift_rot_result[0]                                                                                                                                                                                                                        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |testsuite|cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|readdata[1]                                                                                                                                                                        ;
; 8:1                ; 5 bits    ; 25 LEs        ; 10 LEs               ; 15 LEs                 ; Yes        ; |testsuite|cq_viola:inst|cq_viola_epcs_spi:epcs_spi|data_to_cpu[15]                                                                                                                                                                                                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; Yes        ; |testsuite|cq_viola:inst|cq_viola_epcs_spi:epcs_spi|data_to_cpu[8]                                                                                                                                                                                                                             ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |testsuite|cq_viola:inst|cq_viola_epcs_spi:epcs_spi|data_to_cpu[2]                                                                                                                                                                                                                             ;
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; Yes        ; |testsuite|cq_viola:inst|cq_viola_epcs_spi:epcs_spi|data_to_cpu[4]                                                                                                                                                                                                                             ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |testsuite|cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[1]                                                                                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |testsuite|cq_viola:inst|cq_viola_epcs_spi:epcs_spi|shift_reg[2]                                                                                                                                                                                                                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |testsuite|cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                       ;
; 4:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; Yes        ; |testsuite|cq_viola:inst|cq_viola_nios2_e:nios2_e|W_alu_result[11]                                                                                                                                                                                                                             ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |testsuite|cq_viola:inst|cq_viola_nios2_e:nios2_e|E_src2[26]                                                                                                                                                                                                                                   ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; Yes        ; |testsuite|cq_viola:inst|cq_viola_nios2_e:nios2_e|W_control_rd_data[9]                                                                                                                                                                                                                         ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; Yes        ; |testsuite|cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_ocimem:the_cq_viola_nios2_e_nios2_ocimem|MonDReg[14]                                                                                                        ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |testsuite|cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_ocimem:the_cq_viola_nios2_e_nios2_ocimem|MonDReg[10]                                                                                                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |testsuite|cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[1]                                                                                                                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |testsuite|cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|readdata[9]                                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |testsuite|cq_viola:inst|cq_viola_nios2_e:nios2_e|d_writedata[24]                                                                                                                                                                                                                              ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |testsuite|cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|unshifted_byteenable[0]                                                                                                                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |testsuite|cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[37] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |testsuite|cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[34] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |testsuite|cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[6]  ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |testsuite|cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[21] ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |testsuite|cq_viola:inst|cq_viola_nios2_e:nios2_e|W_alu_result[30]                                                                                                                                                                                                                             ;
; 4:1                ; 22 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; Yes        ; |testsuite|cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[3]                                                                                                                                                                                                                                      ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |testsuite|cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_ocimem:the_cq_viola_nios2_e_nios2_ocimem|MonAReg[8]                                                                                                         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |testsuite|cq_viola:inst|cq_viola_sdram:sdram|m_bank[1]                                                                                                                                                                                                                                        ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |testsuite|cq_viola:inst|cq_viola_nios2_e:nios2_e|d_byteenable[2]                                                                                                                                                                                                                              ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |testsuite|cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_break:the_cq_viola_nios2_e_nios2_oci_break|break_readreg[3]                                                                                             ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |testsuite|cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[10]                                                                                                                                        ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |testsuite|cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[0]                                                                                                                                         ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |testsuite|cq_viola:inst|cq_viola_sdram:sdram|m_addr[9]                                                                                                                                                                                                                                        ;
; 7:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |testsuite|cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|out_data[4]                                                                                                                                                               ;
; 7:1                ; 7 bits    ; 28 LEs        ; 21 LEs               ; 7 LEs                  ; Yes        ; |testsuite|cq_viola:inst|cq_viola_sdram:sdram|m_addr[4]                                                                                                                                                                                                                                        ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |testsuite|cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                       ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |testsuite|cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                       ;
; 8:1                ; 8 bits    ; 40 LEs        ; 8 LEs                ; 32 LEs                 ; Yes        ; |testsuite|cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[28]                                                                                                                                        ;
; 8:1                ; 8 bits    ; 40 LEs        ; 8 LEs                ; 32 LEs                 ; Yes        ; |testsuite|cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[22]                                                                                                                                        ;
; 8:1                ; 8 bits    ; 40 LEs        ; 8 LEs                ; 32 LEs                 ; Yes        ; |testsuite|cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[14]                                                                                                                                        ;
; 8:1                ; 6 bits    ; 30 LEs        ; 6 LEs                ; 24 LEs                 ; Yes        ; |testsuite|cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[3]                                                                                                                                         ;
; 12:1               ; 2 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |testsuite|cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|current_byte[1]                                                                                                                                    ;
; 12:1               ; 41 bits   ; 328 LEs       ; 0 LEs                ; 328 LEs                ; Yes        ; |testsuite|cq_viola:inst|cq_viola_sdram:sdram|active_data[7]                                                                                                                                                                                                                                   ;
; 18:1               ; 7 bits    ; 84 LEs        ; 35 LEs               ; 49 LEs                 ; Yes        ; |testsuite|cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[0]                                                                                                                                        ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |testsuite|cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[3]                                                                                                                                                               ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |testsuite|cq_viola:inst|cq_viola_sdram:sdram|m_data[15]                                                                                                                                                                                                                                       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |testsuite|cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[24]                                                                                                                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |testsuite|cq_viola:inst|cq_viola_addr_router_001:addr_router_001|src_channel[2]                                                                                                                                                                                                               ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |testsuite|cq_viola:inst|cq_viola_nios2_e:nios2_e|E_logic_result[3]                                                                                                                                                                                                                            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |testsuite|cq_viola:inst|cq_viola_addr_router_003:addr_router_003|src_data[76]                                                                                                                                                                                                                 ;
; 4:1                ; 29 bits   ; 58 LEs        ; 58 LEs               ; 0 LEs                  ; No         ; |testsuite|cq_viola:inst|cq_viola_nios2_e:nios2_e|W_rf_wr_data[21]                                                                                                                                                                                                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |testsuite|cq_viola:inst|cq_viola_nios2_e:nios2_e|W_rf_wr_data[9]                                                                                                                                                                                                                              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |testsuite|cq_viola:inst|cq_viola_nios2_e:nios2_e|D_dst_regnum[0]                                                                                                                                                                                                                              ;
; 11:1               ; 2 bits    ; 14 LEs        ; 4 LEs                ; 10 LEs                 ; No         ; |testsuite|cq_viola:inst|cq_viola_sdram:sdram|Selector35                                                                                                                                                                                                                                       ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |testsuite|cq_viola:inst|cq_viola_sdram:sdram|Selector27                                                                                                                                                                                                                                       ;
; 15:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |testsuite|cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state                                                                                                                                              ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |testsuite|cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state                                                                                                                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |testsuite|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                  ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |testsuite|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                                                     ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |testsuite|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                         ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |testsuite|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                         ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |testsuite|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                               ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |testsuite|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                  ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |testsuite|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                  ;
; 8:1                ; 5 bits    ; 25 LEs        ; 10 LEs               ; 15 LEs                 ; Yes        ; |testsuite|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                           ;
; 34:1               ; 4 bits    ; 88 LEs        ; 64 LEs               ; 24 LEs                 ; Yes        ; |testsuite|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                    ;
; 28:1               ; 4 bits    ; 72 LEs        ; 48 LEs               ; 24 LEs                 ; Yes        ; |testsuite|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_register_bank_a_module:cq_viola_nios2_e_register_bank_a|altsyncram:the_altsyncram|altsyncram_mjg1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_register_bank_b_module:cq_viola_nios2_e_register_bank_b|altsyncram:the_altsyncram|altsyncram_njg1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_debug:the_cq_viola_nios2_e_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                              ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_ocimem:the_cq_viola_nios2_e_nios2_ocimem|cq_viola_nios2_e_ociram_sp_ram_module:cq_viola_nios2_e_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_q081:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+---------------------------------------------------------------+
; Source assignments for cq_viola:inst|cq_viola_sdram:sdram     ;
+-----------------------------+-------+------+------------------+
; Assignment                  ; Value ; From ; To               ;
+-----------------------------+-------+------+------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0  ;
+-----------------------------+-------+------+------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                    ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                     ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                                                                         ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                                                                                          ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                                                                                          ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                                                                                          ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                                                                                    ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                                            ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity6                                                                                                                                                                                                       ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                                            ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter7a0                                                                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity8                                                                                                                                                                                                       ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                             ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                                                              ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                               ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                  ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                   ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                  ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                   ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                             ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                                                              ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Source assignments for cq_viola:inst|altera_reset_controller:rst_controller ;
+-------------------+-------+------+------------------------------------------+
; Assignment        ; Value ; From ; To                                       ;
+-------------------+-------+------+------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]   ;
+-------------------+-------+------+------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cq_viola:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                  ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                              ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                      ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Source assignments for cq_viola:inst|cq_viola_cmd_xbar_demux:cmd_xbar_demux ;
+-----------------+-------+------+--------------------------------------------+
; Assignment      ; Value ; From ; To                                         ;
+-----------------+-------+------+--------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                      ;
+-----------------+-------+------+--------------------------------------------+


+-------------------------------------------------------------------------------------+
; Source assignments for cq_viola:inst|cq_viola_cmd_xbar_demux_001:cmd_xbar_demux_001 ;
+-----------------+-------+------+----------------------------------------------------+
; Assignment      ; Value ; From ; To                                                 ;
+-----------------+-------+------+----------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                              ;
+-----------------+-------+------+----------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Source assignments for cq_viola:inst|cq_viola_cmd_xbar_demux_002:cmd_xbar_demux_002 ;
+-----------------+-------+------+----------------------------------------------------+
; Assignment      ; Value ; From ; To                                                 ;
+-----------------+-------+------+----------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                              ;
+-----------------+-------+------+----------------------------------------------------+


+-----------------------------------------------------------------------------+
; Source assignments for cq_viola:inst|cq_viola_rsp_xbar_demux:rsp_xbar_demux ;
+-----------------+-------+------+--------------------------------------------+
; Assignment      ; Value ; From ; To                                         ;
+-----------------+-------+------+--------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                      ;
+-----------------+-------+------+--------------------------------------------+


+---------------------------------------------------------------------------------+
; Source assignments for cq_viola:inst|cq_viola_cmd_xbar_demux:rsp_xbar_demux_001 ;
+-----------------+-------+------+------------------------------------------------+
; Assignment      ; Value ; From ; To                                             ;
+-----------------+-------+------+------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                          ;
+-----------------+-------+------+------------------------------------------------+


+---------------------------------------------------------------------------------+
; Source assignments for cq_viola:inst|cq_viola_cmd_xbar_demux:rsp_xbar_demux_002 ;
+-----------------+-------+------+------------------------------------------------+
; Assignment      ; Value ; From ; To                                             ;
+-----------------+-------+------+------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                          ;
+-----------------+-------+------+------------------------------------------------+


+---------------------------------------------------------------------------------+
; Source assignments for cq_viola:inst|cq_viola_rsp_xbar_demux:rsp_xbar_demux_003 ;
+-----------------+-------+------+------------------------------------------------+
; Assignment      ; Value ; From ; To                                             ;
+-----------------+-------+------+------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                          ;
+-----------------+-------+------+------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Source assignments for cq_viola:inst|cq_viola_cmd_xbar_demux_003:cmd_xbar_demux_003 ;
+-----------------+-------+------+----------------------------------------------------+
; Assignment      ; Value ; From ; To                                                 ;
+-----------------+-------+------+----------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                              ;
+-----------------+-------+------+----------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Source assignments for cq_viola:inst|cq_viola_rsp_xbar_demux_004:rsp_xbar_demux_004 ;
+-----------------+-------+------+----------------------------------------------------+
; Assignment      ; Value ; From ; To                                                 ;
+-----------------+-------+------+----------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                              ;
+-----------------+-------+------+----------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Source assignments for cq_viola:inst|cq_viola_rsp_xbar_demux_004:rsp_xbar_demux_005 ;
+-----------------+-------+------+----------------------------------------------------+
; Assignment      ; Value ; From ; To                                                 ;
+-----------------+-------+------+----------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                              ;
+-----------------+-------+------+----------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Source assignments for cq_viola:inst|cq_viola_rsp_xbar_demux_004:rsp_xbar_demux_006 ;
+-----------------+-------+------+----------------------------------------------------+
; Assignment      ; Value ; From ; To                                                 ;
+-----------------+-------+------+----------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                              ;
+-----------------+-------+------+----------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Source assignments for cq_viola:inst|cq_viola_rsp_xbar_demux_004:rsp_xbar_demux_007 ;
+-----------------+-------+------+----------------------------------------------------+
; Assignment      ; Value ; From ; To                                                 ;
+-----------------+-------+------+----------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                              ;
+-----------------+-------+------+----------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Source assignments for cq_viola:inst|cq_viola_rsp_xbar_demux_004:rsp_xbar_demux_008 ;
+-----------------+-------+------+----------------------------------------------------+
; Assignment      ; Value ; From ; To                                                 ;
+-----------------+-------+------+----------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                              ;
+-----------------+-------+------+----------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Source assignments for cq_viola:inst|cq_viola_rsp_xbar_demux_004:rsp_xbar_demux_009 ;
+-----------------+-------+------+----------------------------------------------------+
; Assignment      ; Value ; From ; To                                                 ;
+-----------------+-------+------+----------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                              ;
+-----------------+-------+------+----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                              ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                          ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                              ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                          ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                  ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                              ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                  ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                              ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                  ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                              ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                  ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                              ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                  ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                              ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                  ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                              ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                         ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                    ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                         ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                    ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_register_bank_a_module:cq_viola_nios2_e_register_bank_a ;
+----------------+-------------------------------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                         ; Type                                                                                                        ;
+----------------+-------------------------------+-------------------------------------------------------------------------------------------------------------+
; lpm_file       ; cq_viola_nios2_e_rf_ram_a.mif ; String                                                                                                      ;
+----------------+-------------------------------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_register_bank_a_module:cq_viola_nios2_e_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+-------------------------------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                         ; Type                                                                                                              ;
+------------------------------------+-------------------------------+-------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped                                                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY                                                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY                                                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE                                                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE                                                                                                    ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped                                                                                                           ;
; OPERATION_MODE                     ; DUAL_PORT                     ; Untyped                                                                                                           ;
; WIDTH_A                            ; 32                            ; Signed Integer                                                                                                    ;
; WIDTHAD_A                          ; 5                             ; Signed Integer                                                                                                    ;
; NUMWORDS_A                         ; 32                            ; Signed Integer                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped                                                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped                                                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped                                                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped                                                                                                           ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped                                                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped                                                                                                           ;
; WIDTH_B                            ; 32                            ; Signed Integer                                                                                                    ;
; WIDTHAD_B                          ; 5                             ; Signed Integer                                                                                                    ;
; NUMWORDS_B                         ; 32                            ; Signed Integer                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped                                                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped                                                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK0                        ; Untyped                                                                                                           ;
; ADDRESS_REG_B                      ; CLOCK0                        ; Untyped                                                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped                                                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped                                                                                                           ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped                                                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped                                                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped                                                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped                                                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped                                                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped                                                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                             ; Untyped                                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped                                                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped                                                                                                           ;
; BYTE_SIZE                          ; 8                             ; Untyped                                                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped                                                                                                           ;
; INIT_FILE                          ; cq_viola_nios2_e_rf_ram_a.mif ; Untyped                                                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped                                                                                                           ;
; MAXIMUM_DEPTH                      ; 0                             ; Signed Integer                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                        ; Untyped                                                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                        ; Untyped                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped                                                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped                                                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped                                                                                                           ;
; ENABLE_ECC                         ; FALSE                         ; Untyped                                                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped                                                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped                                                                                                           ;
; DEVICE_FAMILY                      ; Cyclone IV E                  ; Untyped                                                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_mjg1               ; Untyped                                                                                                           ;
+------------------------------------+-------------------------------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_register_bank_b_module:cq_viola_nios2_e_register_bank_b ;
+----------------+-------------------------------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                         ; Type                                                                                                        ;
+----------------+-------------------------------+-------------------------------------------------------------------------------------------------------------+
; lpm_file       ; cq_viola_nios2_e_rf_ram_b.mif ; String                                                                                                      ;
+----------------+-------------------------------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_register_bank_b_module:cq_viola_nios2_e_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+-------------------------------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                         ; Type                                                                                                              ;
+------------------------------------+-------------------------------+-------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped                                                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY                                                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY                                                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE                                                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE                                                                                                    ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped                                                                                                           ;
; OPERATION_MODE                     ; DUAL_PORT                     ; Untyped                                                                                                           ;
; WIDTH_A                            ; 32                            ; Signed Integer                                                                                                    ;
; WIDTHAD_A                          ; 5                             ; Signed Integer                                                                                                    ;
; NUMWORDS_A                         ; 32                            ; Signed Integer                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped                                                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped                                                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped                                                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped                                                                                                           ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped                                                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped                                                                                                           ;
; WIDTH_B                            ; 32                            ; Signed Integer                                                                                                    ;
; WIDTHAD_B                          ; 5                             ; Signed Integer                                                                                                    ;
; NUMWORDS_B                         ; 32                            ; Signed Integer                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped                                                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped                                                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK0                        ; Untyped                                                                                                           ;
; ADDRESS_REG_B                      ; CLOCK0                        ; Untyped                                                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped                                                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped                                                                                                           ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped                                                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped                                                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped                                                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped                                                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped                                                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped                                                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                             ; Untyped                                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped                                                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped                                                                                                           ;
; BYTE_SIZE                          ; 8                             ; Untyped                                                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped                                                                                                           ;
; INIT_FILE                          ; cq_viola_nios2_e_rf_ram_b.mif ; Untyped                                                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped                                                                                                           ;
; MAXIMUM_DEPTH                      ; 0                             ; Signed Integer                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                        ; Untyped                                                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                        ; Untyped                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped                                                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped                                                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped                                                                                                           ;
; ENABLE_ECC                         ; FALSE                         ; Untyped                                                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped                                                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped                                                                                                           ;
; DEVICE_FAMILY                      ; Cyclone IV E                  ; Untyped                                                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_njg1               ; Untyped                                                                                                           ;
+------------------------------------+-------------------------------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_debug:the_cq_viola_nios2_e_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_ocimem:the_cq_viola_nios2_e_nios2_ocimem|cq_viola_nios2_e_ociram_sp_ram_module:cq_viola_nios2_e_ociram_sp_ram ;
+----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                        ; Type                                                                                                                                                                                                               ;
+----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; cq_viola_nios2_e_ociram_default_contents.mif ; String                                                                                                                                                                                                             ;
+----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_ocimem:the_cq_viola_nios2_e_nios2_ocimem|cq_viola_nios2_e_ociram_sp_ram_module:cq_viola_nios2_e_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                        ; Type                                                                                                                                                                                                                     ;
+------------------------------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                            ; Untyped                                                                                                                                                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                                           ; AUTO_CARRY                                                                                                                                                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                                          ; IGNORE_CARRY                                                                                                                                                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                                           ; AUTO_CASCADE                                                                                                                                                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                          ; IGNORE_CASCADE                                                                                                                                                                                                           ;
; WIDTH_BYTEENA                      ; 1                                            ; Untyped                                                                                                                                                                                                                  ;
; OPERATION_MODE                     ; SINGLE_PORT                                  ; Untyped                                                                                                                                                                                                                  ;
; WIDTH_A                            ; 32                                           ; Signed Integer                                                                                                                                                                                                           ;
; WIDTHAD_A                          ; 8                                            ; Signed Integer                                                                                                                                                                                                           ;
; NUMWORDS_A                         ; 256                                          ; Signed Integer                                                                                                                                                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED                                 ; Untyped                                                                                                                                                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                                         ; Untyped                                                                                                                                                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                                         ; Untyped                                                                                                                                                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                                         ; Untyped                                                                                                                                                                                                                  ;
; INDATA_ACLR_A                      ; NONE                                         ; Untyped                                                                                                                                                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                                         ; Untyped                                                                                                                                                                                                                  ;
; WIDTH_B                            ; 1                                            ; Untyped                                                                                                                                                                                                                  ;
; WIDTHAD_B                          ; 1                                            ; Untyped                                                                                                                                                                                                                  ;
; NUMWORDS_B                         ; 1                                            ; Untyped                                                                                                                                                                                                                  ;
; INDATA_REG_B                       ; CLOCK1                                       ; Untyped                                                                                                                                                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                       ; Untyped                                                                                                                                                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1                                       ; Untyped                                                                                                                                                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK1                                       ; Untyped                                                                                                                                                                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                                 ; Untyped                                                                                                                                                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1                                       ; Untyped                                                                                                                                                                                                                  ;
; INDATA_ACLR_B                      ; NONE                                         ; Untyped                                                                                                                                                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                                         ; Untyped                                                                                                                                                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                                         ; Untyped                                                                                                                                                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                                         ; Untyped                                                                                                                                                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                                         ; Untyped                                                                                                                                                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                                         ; Untyped                                                                                                                                                                                                                  ;
; WIDTH_BYTEENA_A                    ; 4                                            ; Signed Integer                                                                                                                                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                                            ; Untyped                                                                                                                                                                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                                         ; Untyped                                                                                                                                                                                                                  ;
; BYTE_SIZE                          ; 8                                            ; Untyped                                                                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ; Untyped                                                                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                         ; Untyped                                                                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                         ; Untyped                                                                                                                                                                                                                  ;
; INIT_FILE                          ; cq_viola_nios2_e_ociram_default_contents.mif ; Untyped                                                                                                                                                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                                       ; Untyped                                                                                                                                                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                                            ; Signed Integer                                                                                                                                                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                       ; Untyped                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                       ; Untyped                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                       ; Untyped                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                       ; Untyped                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                              ; Untyped                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                              ; Untyped                                                                                                                                                                                                                  ;
; ENABLE_ECC                         ; FALSE                                        ; Untyped                                                                                                                                                                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                        ; Untyped                                                                                                                                                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                                            ; Untyped                                                                                                                                                                                                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E                                 ; Untyped                                                                                                                                                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_q081                              ; Untyped                                                                                                                                                                                                                  ;
+------------------------------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cq_viola_nios2_e_jtag_debug_module_phy ;
+-------------------------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                                               ;
+-------------------------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                                                                     ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                                                                     ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                                                                     ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                                                     ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                                             ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                                                                     ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                                                     ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                                             ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                                                     ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                                             ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                                             ;
+-------------------------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                    ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                            ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                          ;
; lpm_width               ; 8            ; Signed Integer                                                                                                          ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                          ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                          ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                 ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                 ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                 ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                 ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                 ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                 ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                 ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                 ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                 ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                 ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                                 ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                    ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                            ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                          ;
; lpm_width               ; 8            ; Signed Integer                                                                                                          ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                          ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                          ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                 ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                 ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                 ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                 ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                 ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                 ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                 ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                 ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                 ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                 ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                                 ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_ipl_memory:ipl_memory ;
+----------------+---------------------+----------------------------------------------------+
; Parameter Name ; Value               ; Type                                               ;
+----------------+---------------------+----------------------------------------------------+
; INIT_FILE      ; ipl_memory_boot.hex ; String                                             ;
+----------------+---------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+---------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                    ;
+------------------------------------+----------------------+---------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                 ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                 ;
; WIDTH_A                            ; 32                   ; Signed Integer                                          ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                          ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                 ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; INIT_FILE                          ; ipl_memory_boot.hex  ; Untyped                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                 ;
; MAXIMUM_DEPTH                      ; 4096                 ; Signed Integer                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                 ;
; CBXI_PARAMETER                     ; altsyncram_h9c1      ; Untyped                                                 ;
+------------------------------------+----------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                    ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; EXPORT_MASTER_SIGNALS ; 0     ; Signed Integer                                                                                                          ;
; FIFO_DEPTHS           ; 2     ; Signed Integer                                                                                                          ;
; FIFO_WIDTHU           ; 1     ; Signed Integer                                                                                                          ;
; FAST_VER              ; 0     ; Signed Integer                                                                                                          ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                                          ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; EXPORT_MASTER_SIGNALS ; 0     ; Signed Integer                                                                                                                                ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_bytes_to_packets:inst_by2pk ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; CHANNEL_WIDTH  ; 8     ; Signed Integer                                                                                                                ;
; ENCODING       ; 0     ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; CHANNEL_WIDTH  ; 8     ; Signed Integer                                                                                                                ;
; ENCODING       ; 0     ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                                                ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                                                                                             ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                                        ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                                                      ;
; LPM_WIDTH               ; 8            ; Signed Integer                                                                                                                                                      ;
; LPM_NUMWORDS            ; 4            ; Signed Integer                                                                                                                                                      ;
; LPM_WIDTHU              ; 2            ; Signed Integer                                                                                                                                                      ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                                                                                             ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                                                                                             ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                                                                                             ;
; USE_EAB                 ; OFF          ; Untyped                                                                                                                                                             ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                                             ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                                                                                             ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                                                                                             ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                                                                                                      ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                                                                                                      ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                                                                                             ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                                             ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                                             ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                                                                                             ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                                                                                             ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                                                                                             ;
; CBXI_PARAMETER          ; dcfifo_l5n1  ; Untyped                                                                                                                                                             ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge ;
+-------------------+-------+---------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                      ;
+-------------------+-------+---------------------------------------------------------------------------+
; DATA_WIDTH        ; 32    ; Signed Integer                                                            ;
; SYMBOL_WIDTH      ; 8     ; Signed Integer                                                            ;
; ADDRESS_WIDTH     ; 16    ; Signed Integer                                                            ;
; BURSTCOUNT_WIDTH  ; 1     ; Signed Integer                                                            ;
; PIPELINE_COMMAND  ; 1     ; Signed Integer                                                            ;
; PIPELINE_RESPONSE ; 1     ; Signed Integer                                                            ;
; BYTEEN_WIDTH      ; 4     ; Signed Integer                                                            ;
+-------------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|altera_merlin_master_translator:nios2_e_instruction_master_translator ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                       ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 28    ; Signed Integer                                                                             ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                             ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                             ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                             ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                             ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                             ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                             ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                             ;
; USE_READ                    ; 1     ; Signed Integer                                                                             ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                             ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                             ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                             ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                             ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                             ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                             ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                             ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                             ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                             ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                             ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                             ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                             ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|altera_merlin_master_translator:nios2_e_data_master_translator ;
+-----------------------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                ;
+-----------------------------+-------+-------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 29    ; Signed Integer                                                                      ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                      ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                      ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                      ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                      ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                      ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                      ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                      ;
; USE_READ                    ; 1     ; Signed Integer                                                                      ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                      ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                      ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                      ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                      ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                      ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                      ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                      ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                      ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                      ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                      ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                      ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                      ;
+-----------------------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|altera_merlin_master_translator:physicaloid_bridge_avalon_master_translator ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                             ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                   ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                   ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                   ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                   ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                   ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                   ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                   ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                   ;
; USE_READ                    ; 1     ; Signed Integer                                                                                   ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                   ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                   ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                   ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                   ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                   ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                   ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                   ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                   ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                   ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                   ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                   ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|altera_merlin_slave_translator:nios2_e_jtag_debug_module_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                  ;
+--------------------------------+-------+---------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                        ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                        ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                        ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                        ;
+--------------------------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|altera_merlin_slave_translator:ipl_memory_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 12    ; Signed Integer                                                            ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                            ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                            ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                            ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                            ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                            ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|altera_merlin_slave_translator:sdram_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                 ;
+--------------------------------+-------+----------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 22    ; Signed Integer                                                       ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                       ;
; AV_BYTEENABLE_W                ; 2     ; Signed Integer                                                       ;
; UAV_BYTEENABLE_W               ; 2     ; Signed Integer                                                       ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                       ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                       ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                       ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                       ;
; AV_SYMBOLS_PER_WORD            ; 2     ; Signed Integer                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                       ;
; BITS_PER_WORD                  ; 1     ; Signed Integer                                                       ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                       ;
; UAV_BURSTCOUNT_W               ; 2     ; Signed Integer                                                       ;
; UAV_DATA_W                     ; 16    ; Signed Integer                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|altera_merlin_slave_translator:peripherals_bridge_s0_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 16    ; Signed Integer                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                    ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                    ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                    ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                    ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 1     ; Signed Integer                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                    ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                    ;
+--------------------------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|altera_merlin_master_translator:peripherals_bridge_m0_translator ;
+-----------------------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                  ;
+-----------------------------+-------+---------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 16    ; Signed Integer                                                                        ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                        ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                        ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                        ;
; USE_BURSTCOUNT              ; 1     ; Signed Integer                                                                        ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                        ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                        ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                        ;
; USE_READ                    ; 1     ; Signed Integer                                                                        ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                        ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                        ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                        ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                        ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                        ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                        ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                        ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                        ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                        ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                        ;
; UAV_ADDRESS_W               ; 16    ; Signed Integer                                                                        ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                        ;
+-----------------------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|altera_merlin_slave_translator:sysid_control_slave_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                  ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                  ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                  ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                  ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                  ;
; UAV_ADDRESS_W                  ; 16    ; Signed Integer                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                  ;
+--------------------------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|altera_merlin_slave_translator:systimer_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                          ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                          ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                          ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                          ;
; UAV_ADDRESS_W                  ; 16    ; Signed Integer                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                          ;
+--------------------------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                    ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                          ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                          ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                          ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                          ;
; UAV_ADDRESS_W                  ; 16    ; Signed Integer                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                          ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|altera_merlin_slave_translator:led_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                               ;
+--------------------------------+-------+--------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                     ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                     ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                     ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                     ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                     ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                     ;
; UAV_ADDRESS_W                  ; 16    ; Signed Integer                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|altera_merlin_slave_translator:gpio_0_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                        ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                        ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                        ;
; UAV_ADDRESS_W                  ; 16    ; Signed Integer                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|altera_merlin_slave_translator:epcs_spi_spi_control_port_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                  ;
+--------------------------------+-------+---------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                        ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                        ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 1     ; Signed Integer                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                        ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                        ;
; UAV_ADDRESS_W                  ; 16    ; Signed Integer                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                        ;
+--------------------------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|altera_merlin_master_agent:nios2_e_instruction_master_translator_avalon_universal_master_0_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 88    ; Signed Integer                                                                                                          ;
; PKT_QOS_L                 ; 88    ; Signed Integer                                                                                                          ;
; PKT_DATA_SIDEBAND_H       ; 86    ; Signed Integer                                                                                                          ;
; PKT_DATA_SIDEBAND_L       ; 86    ; Signed Integer                                                                                                          ;
; PKT_ADDR_SIDEBAND_H       ; 85    ; Signed Integer                                                                                                          ;
; PKT_ADDR_SIDEBAND_L       ; 85    ; Signed Integer                                                                                                          ;
; PKT_CACHE_H               ; 100   ; Signed Integer                                                                                                          ;
; PKT_CACHE_L               ; 97    ; Signed Integer                                                                                                          ;
; PKT_THREAD_ID_H           ; 93    ; Signed Integer                                                                                                          ;
; PKT_THREAD_ID_L           ; 93    ; Signed Integer                                                                                                          ;
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                          ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                          ;
; PKT_BURST_TYPE_H          ; 84    ; Signed Integer                                                                                                          ;
; PKT_BURST_TYPE_L          ; 83    ; Signed Integer                                                                                                          ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                          ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                          ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                          ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                          ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_H              ; 90    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_L             ; 91    ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                          ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                                          ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                          ;
; ID                        ; 1     ; Signed Integer                                                                                                          ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                          ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                          ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                          ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                          ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                          ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_W              ; 2     ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_W             ; 2     ; Signed Integer                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|altera_merlin_master_agent:nios2_e_data_master_translator_avalon_universal_master_0_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 88    ; Signed Integer                                                                                                   ;
; PKT_QOS_L                 ; 88    ; Signed Integer                                                                                                   ;
; PKT_DATA_SIDEBAND_H       ; 86    ; Signed Integer                                                                                                   ;
; PKT_DATA_SIDEBAND_L       ; 86    ; Signed Integer                                                                                                   ;
; PKT_ADDR_SIDEBAND_H       ; 85    ; Signed Integer                                                                                                   ;
; PKT_ADDR_SIDEBAND_L       ; 85    ; Signed Integer                                                                                                   ;
; PKT_CACHE_H               ; 100   ; Signed Integer                                                                                                   ;
; PKT_CACHE_L               ; 97    ; Signed Integer                                                                                                   ;
; PKT_THREAD_ID_H           ; 93    ; Signed Integer                                                                                                   ;
; PKT_THREAD_ID_L           ; 93    ; Signed Integer                                                                                                   ;
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                   ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                   ;
; PKT_BURST_TYPE_H          ; 84    ; Signed Integer                                                                                                   ;
; PKT_BURST_TYPE_L          ; 83    ; Signed Integer                                                                                                   ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                   ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                   ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                   ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                   ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_H              ; 90    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_L             ; 91    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                   ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                                   ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                   ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                   ;
; ID                        ; 0     ; Signed Integer                                                                                                   ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                   ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                   ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                   ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                   ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                   ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_W              ; 2     ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_W             ; 2     ; Signed Integer                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|altera_merlin_master_agent:physicaloid_bridge_avalon_master_translator_avalon_universal_master_0_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 88    ; Signed Integer                                                                                                                ;
; PKT_QOS_L                 ; 88    ; Signed Integer                                                                                                                ;
; PKT_DATA_SIDEBAND_H       ; 86    ; Signed Integer                                                                                                                ;
; PKT_DATA_SIDEBAND_L       ; 86    ; Signed Integer                                                                                                                ;
; PKT_ADDR_SIDEBAND_H       ; 85    ; Signed Integer                                                                                                                ;
; PKT_ADDR_SIDEBAND_L       ; 85    ; Signed Integer                                                                                                                ;
; PKT_CACHE_H               ; 100   ; Signed Integer                                                                                                                ;
; PKT_CACHE_L               ; 97    ; Signed Integer                                                                                                                ;
; PKT_THREAD_ID_H           ; 93    ; Signed Integer                                                                                                                ;
; PKT_THREAD_ID_L           ; 93    ; Signed Integer                                                                                                                ;
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                ;
; PKT_BURST_TYPE_H          ; 84    ; Signed Integer                                                                                                                ;
; PKT_BURST_TYPE_L          ; 83    ; Signed Integer                                                                                                                ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_H              ; 90    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_L             ; 91    ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                                                ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                ;
; ID                        ; 2     ; Signed Integer                                                                                                                ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                                ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                                ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_W              ; 2     ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_W             ; 2     ; Signed Integer                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|altera_merlin_slave_agent:nios2_e_jtag_debug_module_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                       ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                       ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                       ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                       ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                       ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_H              ; 90    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_L             ; 91    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                       ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                                       ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                       ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                       ;
; FIFO_DATA_W               ; 104   ; Signed Integer                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|altera_merlin_slave_agent:nios2_e_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|altera_avalon_sc_fifo:nios2_e_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                  ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                  ;
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|altera_merlin_slave_agent:ipl_memory_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                           ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                           ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                           ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                           ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                           ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                           ;
; PKT_SRC_ID_H              ; 90    ; Signed Integer                                                                                           ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                           ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                           ;
; PKT_DEST_ID_L             ; 91    ; Signed Integer                                                                                           ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                           ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                           ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                           ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                           ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                           ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                           ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                           ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                           ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                           ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                           ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                           ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                           ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                           ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                           ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                           ;
; FIFO_DATA_W               ; 104   ; Signed Integer                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|altera_merlin_slave_agent:ipl_memory_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                    ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                    ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                    ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                      ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                      ;
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                      ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                      ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                      ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                      ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                      ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                      ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                      ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                      ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                      ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                      ;
; PKT_SRC_ID_H              ; 72    ; Signed Integer                                                                                      ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                                      ;
; PKT_DEST_ID_H             ; 74    ; Signed Integer                                                                                      ;
; PKT_DEST_ID_L             ; 73    ; Signed Integer                                                                                      ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                      ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                      ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                      ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                      ;
; PKT_PROTECTION_H          ; 78    ; Signed Integer                                                                                      ;
; PKT_PROTECTION_L          ; 76    ; Signed Integer                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 84    ; Signed Integer                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 83    ; Signed Integer                                                                                      ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                      ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                      ;
; ST_DATA_W                 ; 85    ; Signed Integer                                                                                      ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                      ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                      ;
; AVS_DATA_W                ; 16    ; Signed Integer                                                                                      ;
; AVS_BURSTCOUNT_W          ; 2     ; Signed Integer                                                                                      ;
; PKT_SYMBOLS               ; 2     ; Signed Integer                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                      ;
; AVS_BE_W                  ; 2     ; Signed Integer                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                      ;
; FIFO_DATA_W               ; 86    ; Signed Integer                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                               ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                           ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                 ;
; BITS_PER_SYMBOL     ; 86    ; Signed Integer                                                                                                 ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                 ;
; DATA_WIDTH          ; 86    ; Signed Integer                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                   ;
; BITS_PER_SYMBOL     ; 18    ; Signed Integer                                                                                                   ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                   ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                   ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                                   ;
; DATA_WIDTH          ; 18    ; Signed Integer                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|altera_merlin_slave_agent:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                   ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                   ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                   ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                   ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                   ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_H              ; 90    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_L             ; 91    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                   ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                                   ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                   ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                   ;
; FIFO_DATA_W               ; 104   ; Signed Integer                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|altera_merlin_slave_agent:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                              ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                              ;
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|altera_merlin_master_agent:peripherals_bridge_m0_translator_avalon_universal_master_0_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 70    ; Signed Integer                                                                                                     ;
; PKT_QOS_L                 ; 70    ; Signed Integer                                                                                                     ;
; PKT_DATA_SIDEBAND_H       ; 68    ; Signed Integer                                                                                                     ;
; PKT_DATA_SIDEBAND_L       ; 68    ; Signed Integer                                                                                                     ;
; PKT_ADDR_SIDEBAND_H       ; 67    ; Signed Integer                                                                                                     ;
; PKT_ADDR_SIDEBAND_L       ; 67    ; Signed Integer                                                                                                     ;
; PKT_CACHE_H               ; 84    ; Signed Integer                                                                                                     ;
; PKT_CACHE_L               ; 81    ; Signed Integer                                                                                                     ;
; PKT_THREAD_ID_H           ; 77    ; Signed Integer                                                                                                     ;
; PKT_THREAD_ID_L           ; 77    ; Signed Integer                                                                                                     ;
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_H          ; 80    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_L          ; 78    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_L            ; 58    ; Signed Integer                                                                                                     ;
; PKT_ADDR_H                ; 51    ; Signed Integer                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                                     ;
; PKT_BURST_TYPE_H          ; 66    ; Signed Integer                                                                                                     ;
; PKT_BURST_TYPE_L          ; 65    ; Signed Integer                                                                                                     ;
; PKT_TRANS_EXCLUSIVE       ; 57    ; Signed Integer                                                                                                     ;
; PKT_TRANS_LOCK            ; 56    ; Signed Integer                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 52    ; Signed Integer                                                                                                     ;
; PKT_TRANS_POSTED          ; 53    ; Signed Integer                                                                                                     ;
; PKT_TRANS_WRITE           ; 54    ; Signed Integer                                                                                                     ;
; PKT_TRANS_READ            ; 55    ; Signed Integer                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_H              ; 73    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_H             ; 76    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_L             ; 74    ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 85    ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 86    ; Signed Integer                                                                                                     ;
; ST_DATA_W                 ; 87    ; Signed Integer                                                                                                     ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                     ;
; ID                        ; 0     ; Signed Integer                                                                                                     ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                     ;
; BURSTWRAP_VALUE           ; 1     ; Signed Integer                                                                                                     ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                     ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_W           ; 1     ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                     ;
; PKT_ADDR_W                ; 16    ; Signed Integer                                                                                                     ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                 ;
; PKT_ADDR_H                ; 51    ; Signed Integer                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                 ;
; PKT_TRANS_LOCK            ; 56    ; Signed Integer                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 52    ; Signed Integer                                                                                                 ;
; PKT_TRANS_POSTED          ; 53    ; Signed Integer                                                                                                 ;
; PKT_TRANS_WRITE           ; 54    ; Signed Integer                                                                                                 ;
; PKT_TRANS_READ            ; 55    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_H              ; 73    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_H             ; 76    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_L             ; 74    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_L            ; 58    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_H          ; 80    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_L          ; 78    ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 86    ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 85    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                                 ;
; ST_DATA_W                 ; 87    ; Signed Integer                                                                                                 ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                 ;
; ADDR_W                    ; 16    ; Signed Integer                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                 ;
; FIFO_DATA_W               ; 88    ; Signed Integer                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 16    ; Signed Integer                                                                                                                                                          ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                            ;
; BITS_PER_SYMBOL     ; 88    ; Signed Integer                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                            ;
; DATA_WIDTH          ; 88    ; Signed Integer                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|altera_merlin_slave_agent:systimer_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                         ;
; PKT_ADDR_H                ; 51    ; Signed Integer                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                         ;
; PKT_TRANS_LOCK            ; 56    ; Signed Integer                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 52    ; Signed Integer                                                                                         ;
; PKT_TRANS_POSTED          ; 53    ; Signed Integer                                                                                         ;
; PKT_TRANS_WRITE           ; 54    ; Signed Integer                                                                                         ;
; PKT_TRANS_READ            ; 55    ; Signed Integer                                                                                         ;
; PKT_SRC_ID_H              ; 73    ; Signed Integer                                                                                         ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                                         ;
; PKT_DEST_ID_H             ; 76    ; Signed Integer                                                                                         ;
; PKT_DEST_ID_L             ; 74    ; Signed Integer                                                                                         ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                         ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                                         ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                         ;
; PKT_BYTE_CNT_L            ; 58    ; Signed Integer                                                                                         ;
; PKT_PROTECTION_H          ; 80    ; Signed Integer                                                                                         ;
; PKT_PROTECTION_L          ; 78    ; Signed Integer                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 86    ; Signed Integer                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 85    ; Signed Integer                                                                                         ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                         ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                         ;
; ST_DATA_W                 ; 87    ; Signed Integer                                                                                         ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                         ;
; ADDR_W                    ; 16    ; Signed Integer                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                         ;
; FIFO_DATA_W               ; 88    ; Signed Integer                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|altera_merlin_slave_agent:systimer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 16    ; Signed Integer                                                                                                                                                  ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                    ;
; BITS_PER_SYMBOL     ; 88    ; Signed Integer                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                    ;
; DATA_WIDTH          ; 88    ; Signed Integer                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                         ;
; PKT_ADDR_H                ; 51    ; Signed Integer                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                         ;
; PKT_TRANS_LOCK            ; 56    ; Signed Integer                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 52    ; Signed Integer                                                                                                         ;
; PKT_TRANS_POSTED          ; 53    ; Signed Integer                                                                                                         ;
; PKT_TRANS_WRITE           ; 54    ; Signed Integer                                                                                                         ;
; PKT_TRANS_READ            ; 55    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_H              ; 73    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_H             ; 76    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_L             ; 74    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_L            ; 58    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_H          ; 80    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_L          ; 78    ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 86    ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 85    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                                         ;
; ST_DATA_W                 ; 87    ; Signed Integer                                                                                                         ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                         ;
; ADDR_W                    ; 16    ; Signed Integer                                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                         ;
; FIFO_DATA_W               ; 88    ; Signed Integer                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 16    ; Signed Integer                                                                                                                                                                  ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                    ;
; BITS_PER_SYMBOL     ; 88    ; Signed Integer                                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                    ;
; DATA_WIDTH          ; 88    ; Signed Integer                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|altera_merlin_slave_agent:led_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                              ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                    ;
; PKT_ADDR_H                ; 51    ; Signed Integer                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                    ;
; PKT_TRANS_LOCK            ; 56    ; Signed Integer                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 52    ; Signed Integer                                                                                    ;
; PKT_TRANS_POSTED          ; 53    ; Signed Integer                                                                                    ;
; PKT_TRANS_WRITE           ; 54    ; Signed Integer                                                                                    ;
; PKT_TRANS_READ            ; 55    ; Signed Integer                                                                                    ;
; PKT_SRC_ID_H              ; 73    ; Signed Integer                                                                                    ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                                    ;
; PKT_DEST_ID_H             ; 76    ; Signed Integer                                                                                    ;
; PKT_DEST_ID_L             ; 74    ; Signed Integer                                                                                    ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                    ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                                    ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                    ;
; PKT_BYTE_CNT_L            ; 58    ; Signed Integer                                                                                    ;
; PKT_PROTECTION_H          ; 80    ; Signed Integer                                                                                    ;
; PKT_PROTECTION_L          ; 78    ; Signed Integer                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 86    ; Signed Integer                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 85    ; Signed Integer                                                                                    ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                    ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                    ;
; ST_DATA_W                 ; 87    ; Signed Integer                                                                                    ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                    ;
; ADDR_W                    ; 16    ; Signed Integer                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                    ;
; FIFO_DATA_W               ; 88    ; Signed Integer                                                                                    ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|altera_merlin_slave_agent:led_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 16    ; Signed Integer                                                                                                                                             ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                               ;
; BITS_PER_SYMBOL     ; 88    ; Signed Integer                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                               ;
; DATA_WIDTH          ; 88    ; Signed Integer                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|altera_merlin_slave_agent:gpio_0_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                 ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                       ;
; PKT_ADDR_H                ; 51    ; Signed Integer                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                       ;
; PKT_TRANS_LOCK            ; 56    ; Signed Integer                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 52    ; Signed Integer                                                                                       ;
; PKT_TRANS_POSTED          ; 53    ; Signed Integer                                                                                       ;
; PKT_TRANS_WRITE           ; 54    ; Signed Integer                                                                                       ;
; PKT_TRANS_READ            ; 55    ; Signed Integer                                                                                       ;
; PKT_SRC_ID_H              ; 73    ; Signed Integer                                                                                       ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                                       ;
; PKT_DEST_ID_H             ; 76    ; Signed Integer                                                                                       ;
; PKT_DEST_ID_L             ; 74    ; Signed Integer                                                                                       ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                       ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                                       ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                       ;
; PKT_BYTE_CNT_L            ; 58    ; Signed Integer                                                                                       ;
; PKT_PROTECTION_H          ; 80    ; Signed Integer                                                                                       ;
; PKT_PROTECTION_L          ; 78    ; Signed Integer                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 86    ; Signed Integer                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 85    ; Signed Integer                                                                                       ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                       ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                       ;
; ST_DATA_W                 ; 87    ; Signed Integer                                                                                       ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                       ;
; ADDR_W                    ; 16    ; Signed Integer                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                       ;
; FIFO_DATA_W               ; 88    ; Signed Integer                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|altera_merlin_slave_agent:gpio_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 16    ; Signed Integer                                                                                                                                                ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|altera_avalon_sc_fifo:gpio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                  ;
; BITS_PER_SYMBOL     ; 88    ; Signed Integer                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                  ;
; DATA_WIDTH          ; 88    ; Signed Integer                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|altera_merlin_slave_agent:epcs_spi_spi_control_port_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                       ;
; PKT_ADDR_H                ; 51    ; Signed Integer                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                       ;
; PKT_TRANS_LOCK            ; 56    ; Signed Integer                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 52    ; Signed Integer                                                                                                       ;
; PKT_TRANS_POSTED          ; 53    ; Signed Integer                                                                                                       ;
; PKT_TRANS_WRITE           ; 54    ; Signed Integer                                                                                                       ;
; PKT_TRANS_READ            ; 55    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_H              ; 73    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_H             ; 76    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_L             ; 74    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_L            ; 58    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_H          ; 80    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_L          ; 78    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 86    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 85    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                                       ;
; ST_DATA_W                 ; 87    ; Signed Integer                                                                                                       ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                       ;
; ADDR_W                    ; 16    ; Signed Integer                                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                       ;
; FIFO_DATA_W               ; 88    ; Signed Integer                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|altera_merlin_slave_agent:epcs_spi_spi_control_port_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 16    ; Signed Integer                                                                                                                                                                ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|altera_avalon_sc_fifo:epcs_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                  ;
; BITS_PER_SYMBOL     ; 88    ; Signed Integer                                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                  ;
; DATA_WIDTH          ; 88    ; Signed Integer                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_addr_router:addr_router|cq_viola_addr_router_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 2     ; Signed Integer                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                        ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_addr_router_001:addr_router_001|cq_viola_addr_router_001_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 2     ; Signed Integer                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                    ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_addr_router_002:addr_router_002|cq_viola_addr_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                    ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_id_router:id_router|cq_viola_id_router_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                  ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                  ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                  ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_id_router_001:id_router_001|cq_viola_id_router_001_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                              ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                              ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                              ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_id_router_002:id_router_002|cq_viola_id_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                              ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                              ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                              ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_id_router_003:id_router_003|cq_viola_id_router_003_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                              ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                              ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                              ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_addr_router_003:addr_router_003|cq_viola_addr_router_003_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                    ;
; DEFAULT_DESTID     ; 5     ; Signed Integer                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_id_router_004:id_router_004|cq_viola_id_router_004_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                              ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                              ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                              ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_id_router_004:id_router_005|cq_viola_id_router_004_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                              ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                              ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                              ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_id_router_004:id_router_006|cq_viola_id_router_004_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                              ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                              ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                              ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_id_router_004:id_router_007|cq_viola_id_router_004_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                              ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                              ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                              ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_id_router_004:id_router_008|cq_viola_id_router_004_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                              ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                              ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                              ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_id_router_004:id_router_009|cq_viola_id_router_004_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                              ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                              ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                              ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|altera_merlin_traffic_limiter:limiter ;
+---------------------------+-------+--------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                         ;
+---------------------------+-------+--------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                               ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                               ;
; PKT_DEST_ID_L             ; 91    ; Signed Integer                                               ;
; ST_DATA_W                 ; 103   ; Signed Integer                                               ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                               ;
; MAX_OUTSTANDING_RESPONSES ; 9     ; Signed Integer                                               ;
; PIPELINED                 ; 0     ; Signed Integer                                               ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                               ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                               ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                               ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                               ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                               ;
; VALID_WIDTH               ; 4     ; Signed Integer                                               ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                               ;
+---------------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|altera_merlin_traffic_limiter:limiter_001 ;
+---------------------------+-------+------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                             ;
+---------------------------+-------+------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 53    ; Signed Integer                                                   ;
; PKT_DEST_ID_H             ; 76    ; Signed Integer                                                   ;
; PKT_DEST_ID_L             ; 74    ; Signed Integer                                                   ;
; ST_DATA_W                 ; 87    ; Signed Integer                                                   ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                   ;
; MAX_OUTSTANDING_RESPONSES ; 1     ; Signed Integer                                                   ;
; PIPELINED                 ; 0     ; Signed Integer                                                   ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                   ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                   ;
; PKT_BYTE_CNT_L            ; 58    ; Signed Integer                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                   ;
; PKT_TRANS_WRITE           ; 54    ; Signed Integer                                                   ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                   ;
; VALID_WIDTH               ; 6     ; Signed Integer                                                   ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                   ;
+---------------------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|altera_merlin_burst_adapter:burst_adapter ;
+---------------------------+-------+------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                             ;
+---------------------------+-------+------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                   ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                   ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                   ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                   ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                   ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                   ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                   ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                   ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                   ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                   ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                   ;
; PKT_BURST_TYPE_H          ; 66    ; Signed Integer                                                   ;
; PKT_BURST_TYPE_L          ; 65    ; Signed Integer                                                   ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                   ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                   ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                   ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                   ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                   ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                   ;
; ST_DATA_W                 ; 85    ; Signed Integer                                                   ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                   ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                   ;
; BURSTWRAP_CONST_MASK      ; 3     ; Signed Integer                                                   ;
; BURSTWRAP_CONST_VALUE     ; 3     ; Signed Integer                                                   ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                   ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                   ;
; OUT_BYTE_CNT_H            ; 57    ; Signed Integer                                                   ;
; OUT_BURSTWRAP_H           ; 61    ; Signed Integer                                                   ;
; COMPRESSED_READ_SUPPORT   ; 0     ; Signed Integer                                                   ;
+---------------------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_H ; 58    ; Signed Integer                                                                                                                                                                 ;
; PKT_BYTE_CNT_L ; 56    ; Signed Integer                                                                                                                                                                 ;
; PKT_BYTEEN_H   ; 17    ; Signed Integer                                                                                                                                                                 ;
; PKT_BYTEEN_L   ; 16    ; Signed Integer                                                                                                                                                                 ;
; ST_DATA_W      ; 85    ; Signed Integer                                                                                                                                                                 ;
; ST_CHANNEL_W   ; 4     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|altera_reset_controller:rst_controller ;
+-------------------------+----------+--------------------------------------------------------------+
; Parameter Name          ; Value    ; Type                                                         ;
+-------------------------+----------+--------------------------------------------------------------+
; NUM_RESET_INPUTS        ; 1        ; Signed Integer                                               ;
; OUTPUT_RESET_SYNC_EDGES ; deassert ; String                                                       ;
; SYNC_DEPTH              ; 2        ; Signed Integer                                               ;
; RESET_REQUEST_PRESENT   ; 1        ; Signed Integer                                               ;
+-------------------------+----------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                     ;
; DEPTH          ; 2     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|altera_reset_controller:rst_controller_001 ;
+-------------------------+----------+------------------------------------------------------------------+
; Parameter Name          ; Value    ; Type                                                             ;
+-------------------------+----------+------------------------------------------------------------------+
; NUM_RESET_INPUTS        ; 1        ; Signed Integer                                                   ;
; OUTPUT_RESET_SYNC_EDGES ; deassert ; String                                                           ;
; SYNC_DEPTH              ; 2        ; Signed Integer                                                   ;
; RESET_REQUEST_PRESENT   ; 0        ; Signed Integer                                                   ;
+-------------------------+----------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                         ;
; DEPTH          ; 2     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                        ;
+----------------+-------------+---------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                              ;
; SCHEME         ; round-robin ; String                                                                                      ;
; PIPELINE       ; 1           ; Signed Integer                                                                              ;
+----------------+-------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_cmd_xbar_mux_001:cmd_xbar_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3           ; Signed Integer                                                                                      ;
; SCHEME         ; round-robin ; String                                                                                              ;
; PIPELINE       ; 1           ; Signed Integer                                                                                      ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_cmd_xbar_mux_001:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_cmd_xbar_mux_001:cmd_xbar_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3           ; Signed Integer                                                                                      ;
; SCHEME         ; round-robin ; String                                                                                              ;
; PIPELINE       ; 1           ; Signed Integer                                                                                      ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_cmd_xbar_mux_001:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_cmd_xbar_mux:cmd_xbar_mux_003|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                            ;
+----------------+-------------+-------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                  ;
; SCHEME         ; round-robin ; String                                                                                          ;
; PIPELINE       ; 1           ; Signed Integer                                                                                  ;
+----------------+-------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_cmd_xbar_mux:cmd_xbar_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                             ;
+----------------+--------+--------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3      ; Signed Integer                                                                                   ;
; SCHEME         ; no-arb ; String                                                                                           ;
; PIPELINE       ; 0      ; Signed Integer                                                                                   ;
+----------------+--------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                     ;
+----------------+--------+----------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 4      ; Signed Integer                                                                                           ;
; SCHEME         ; no-arb ; String                                                                                                   ;
; PIPELINE       ; 0      ; Signed Integer                                                                                           ;
+----------------+--------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_rsp_xbar_mux:rsp_xbar_mux_002|altera_merlin_arbitrator:arb ;
+----------------+--------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                 ;
+----------------+--------+------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3      ; Signed Integer                                                                                       ;
; SCHEME         ; no-arb ; String                                                                                               ;
; PIPELINE       ; 0      ; Signed Integer                                                                                       ;
+----------------+--------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_rsp_xbar_mux:rsp_xbar_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_rsp_xbar_mux_003:rsp_xbar_mux_003|altera_merlin_arbitrator:arb ;
+----------------+--------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                     ;
+----------------+--------+----------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 6      ; Signed Integer                                                                                           ;
; SCHEME         ; no-arb ; String                                                                                                   ;
; PIPELINE       ; 0      ; Signed Integer                                                                                           ;
+----------------+--------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_rsp_xbar_mux_003:rsp_xbar_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 12    ; Signed Integer                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|altera_merlin_width_adapter:width_adapter ;
+-------------------------------+-------+--------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                         ;
+-------------------------------+-------+--------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                               ;
; IN_PKT_ADDR_H                 ; 67    ; Signed Integer                                               ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                               ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                               ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                               ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                               ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 68    ; Signed Integer                                               ;
; IN_PKT_BYTE_CNT_L             ; 74    ; Signed Integer                                               ;
; IN_PKT_BYTE_CNT_H             ; 76    ; Signed Integer                                               ;
; IN_PKT_BURSTWRAP_L            ; 77    ; Signed Integer                                               ;
; IN_PKT_BURSTWRAP_H            ; 79    ; Signed Integer                                               ;
; IN_PKT_BURST_SIZE_L           ; 80    ; Signed Integer                                               ;
; IN_PKT_BURST_SIZE_H           ; 82    ; Signed Integer                                               ;
; IN_PKT_RESPONSE_STATUS_L      ; 101   ; Signed Integer                                               ;
; IN_PKT_RESPONSE_STATUS_H      ; 102   ; Signed Integer                                               ;
; IN_PKT_TRANS_EXCLUSIVE        ; 73    ; Signed Integer                                               ;
; IN_PKT_BURST_TYPE_L           ; 83    ; Signed Integer                                               ;
; IN_PKT_BURST_TYPE_H           ; 84    ; Signed Integer                                               ;
; IN_ST_DATA_W                  ; 103   ; Signed Integer                                               ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                               ;
; OUT_PKT_ADDR_H                ; 49    ; Signed Integer                                               ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                               ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                               ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                               ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                               ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                               ;
; OUT_PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                               ;
; OUT_PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                               ;
; OUT_PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                               ;
; OUT_PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                               ;
; OUT_PKT_RESPONSE_STATUS_L     ; 83    ; Signed Integer                                               ;
; OUT_PKT_RESPONSE_STATUS_H     ; 84    ; Signed Integer                                               ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 55    ; Signed Integer                                               ;
; OUT_PKT_BURST_TYPE_L          ; 65    ; Signed Integer                                               ;
; OUT_PKT_BURST_TYPE_H          ; 66    ; Signed Integer                                               ;
; OUT_ST_DATA_W                 ; 85    ; Signed Integer                                               ;
; ST_CHANNEL_W                  ; 4     ; Signed Integer                                               ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                               ;
; PACKING                       ; 1     ; Signed Integer                                               ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                               ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                               ;
+-------------------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|altera_merlin_width_adapter:width_adapter_001 ;
+-------------------------------+-------+------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                             ;
+-------------------------------+-------+------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                   ;
; IN_PKT_ADDR_H                 ; 49    ; Signed Integer                                                   ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                   ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                   ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                   ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                   ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 50    ; Signed Integer                                                   ;
; IN_PKT_BYTE_CNT_L             ; 56    ; Signed Integer                                                   ;
; IN_PKT_BYTE_CNT_H             ; 58    ; Signed Integer                                                   ;
; IN_PKT_BURSTWRAP_L            ; 59    ; Signed Integer                                                   ;
; IN_PKT_BURSTWRAP_H            ; 61    ; Signed Integer                                                   ;
; IN_PKT_BURST_SIZE_L           ; 62    ; Signed Integer                                                   ;
; IN_PKT_BURST_SIZE_H           ; 64    ; Signed Integer                                                   ;
; IN_PKT_RESPONSE_STATUS_L      ; 83    ; Signed Integer                                                   ;
; IN_PKT_RESPONSE_STATUS_H      ; 84    ; Signed Integer                                                   ;
; IN_PKT_TRANS_EXCLUSIVE        ; 55    ; Signed Integer                                                   ;
; IN_PKT_BURST_TYPE_L           ; 65    ; Signed Integer                                                   ;
; IN_PKT_BURST_TYPE_H           ; 66    ; Signed Integer                                                   ;
; IN_ST_DATA_W                  ; 85    ; Signed Integer                                                   ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                   ;
; OUT_PKT_ADDR_H                ; 67    ; Signed Integer                                                   ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                   ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                   ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                   ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                   ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                   ;
; OUT_PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                   ;
; OUT_PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                   ;
; OUT_PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                   ;
; OUT_PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                   ;
; OUT_PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                   ;
; OUT_PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                   ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                   ;
; OUT_PKT_BURST_TYPE_L          ; 83    ; Signed Integer                                                   ;
; OUT_PKT_BURST_TYPE_H          ; 84    ; Signed Integer                                                   ;
; OUT_ST_DATA_W                 ; 103   ; Signed Integer                                                   ;
; ST_CHANNEL_W                  ; 4     ; Signed Integer                                                   ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                   ;
; PACKING                       ; 1     ; Signed Integer                                                   ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                   ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                   ;
+-------------------------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser ;
+---------------------+-------+-------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------+
; DATA_WIDTH          ; 103   ; Signed Integer                                                                ;
; BITS_PER_SYMBOL     ; 103   ; Signed Integer                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                ;
; CHANNEL_WIDTH       ; 4     ; Signed Integer                                                                ;
; USE_ERROR           ; 0     ; Signed Integer                                                                ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                         ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                         ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                         ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                         ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001 ;
+---------------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------+
; DATA_WIDTH          ; 103   ; Signed Integer                                                                    ;
; BITS_PER_SYMBOL     ; 103   ; Signed Integer                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                    ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                    ;
; CHANNEL_WIDTH       ; 4     ; Signed Integer                                                                    ;
; USE_ERROR           ; 0     ; Signed Integer                                                                    ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                    ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                    ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                    ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                    ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                             ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                             ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                             ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                             ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002 ;
+---------------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------+
; DATA_WIDTH          ; 103   ; Signed Integer                                                                    ;
; BITS_PER_SYMBOL     ; 103   ; Signed Integer                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                    ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                    ;
; CHANNEL_WIDTH       ; 4     ; Signed Integer                                                                    ;
; USE_ERROR           ; 0     ; Signed Integer                                                                    ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                    ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                    ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                    ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                    ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                             ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                             ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                             ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                             ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003 ;
+---------------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------+
; DATA_WIDTH          ; 103   ; Signed Integer                                                                    ;
; BITS_PER_SYMBOL     ; 103   ; Signed Integer                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                    ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                    ;
; CHANNEL_WIDTH       ; 4     ; Signed Integer                                                                    ;
; USE_ERROR           ; 0     ; Signed Integer                                                                    ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                    ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                    ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                    ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                    ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                             ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                             ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                             ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                             ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer ;
+--------------------+-------+-------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------+
; IRQ_WIDTH          ; 1     ; Signed Integer                                                          ;
; SYNCHRONIZER_DEPTH ; 3     ; Signed Integer                                                          ;
+--------------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                  ;
; depth          ; 3     ; Signed Integer                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_001 ;
+--------------------+-------+-----------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------+
; IRQ_WIDTH          ; 1     ; Signed Integer                                                              ;
; SYNCHRONIZER_DEPTH ; 3     ; Signed Integer                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                      ;
; depth          ; 3     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_002 ;
+--------------------+-------+-----------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------+
; IRQ_WIDTH          ; 1     ; Signed Integer                                                              ;
; SYNCHRONIZER_DEPTH ; 3     ; Signed Integer                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                      ;
; depth          ; 3     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: syspll:inst_syspll|altpll:altpll_component ;
+-------------------------------+--------------------------+------------------------------+
; Parameter Name                ; Value                    ; Type                         ;
+-------------------------------+--------------------------+------------------------------+
; OPERATION_MODE                ; NORMAL                   ; Untyped                      ;
; PLL_TYPE                      ; AUTO                     ; Untyped                      ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=syspll ; Untyped                      ;
; QUALIFY_CONF_DONE             ; OFF                      ; Untyped                      ;
; COMPENSATE_CLOCK              ; CLK0                     ; Untyped                      ;
; SCAN_CHAIN                    ; LONG                     ; Untyped                      ;
; PRIMARY_CLOCK                 ; INCLK0                   ; Untyped                      ;
; INCLK0_INPUT_FREQUENCY        ; 20000                    ; Signed Integer               ;
; INCLK1_INPUT_FREQUENCY        ; 0                        ; Untyped                      ;
; GATE_LOCK_SIGNAL              ; NO                       ; Untyped                      ;
; GATE_LOCK_COUNTER             ; 0                        ; Untyped                      ;
; LOCK_HIGH                     ; 1                        ; Untyped                      ;
; LOCK_LOW                      ; 1                        ; Untyped                      ;
; VALID_LOCK_MULTIPLIER         ; 1                        ; Untyped                      ;
; INVALID_LOCK_MULTIPLIER       ; 5                        ; Untyped                      ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                      ; Untyped                      ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                      ; Untyped                      ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                      ; Untyped                      ;
; SKIP_VCO                      ; OFF                      ; Untyped                      ;
; SWITCH_OVER_COUNTER           ; 0                        ; Untyped                      ;
; SWITCH_OVER_TYPE              ; AUTO                     ; Untyped                      ;
; FEEDBACK_SOURCE               ; EXTCLK0                  ; Untyped                      ;
; BANDWIDTH                     ; 0                        ; Untyped                      ;
; BANDWIDTH_TYPE                ; AUTO                     ; Untyped                      ;
; SPREAD_FREQUENCY              ; 0                        ; Untyped                      ;
; DOWN_SPREAD                   ; 0                        ; Untyped                      ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                      ; Untyped                      ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                      ; Untyped                      ;
; CLK9_MULTIPLY_BY              ; 0                        ; Untyped                      ;
; CLK8_MULTIPLY_BY              ; 0                        ; Untyped                      ;
; CLK7_MULTIPLY_BY              ; 0                        ; Untyped                      ;
; CLK6_MULTIPLY_BY              ; 0                        ; Untyped                      ;
; CLK5_MULTIPLY_BY              ; 1                        ; Untyped                      ;
; CLK4_MULTIPLY_BY              ; 1                        ; Untyped                      ;
; CLK3_MULTIPLY_BY              ; 1                        ; Signed Integer               ;
; CLK2_MULTIPLY_BY              ; 4                        ; Signed Integer               ;
; CLK1_MULTIPLY_BY              ; 2                        ; Signed Integer               ;
; CLK0_MULTIPLY_BY              ; 2                        ; Signed Integer               ;
; CLK9_DIVIDE_BY                ; 0                        ; Untyped                      ;
; CLK8_DIVIDE_BY                ; 0                        ; Untyped                      ;
; CLK7_DIVIDE_BY                ; 0                        ; Untyped                      ;
; CLK6_DIVIDE_BY                ; 0                        ; Untyped                      ;
; CLK5_DIVIDE_BY                ; 1                        ; Untyped                      ;
; CLK4_DIVIDE_BY                ; 1                        ; Untyped                      ;
; CLK3_DIVIDE_BY                ; 2                        ; Signed Integer               ;
; CLK2_DIVIDE_BY                ; 5                        ; Signed Integer               ;
; CLK1_DIVIDE_BY                ; 1                        ; Signed Integer               ;
; CLK0_DIVIDE_BY                ; 1                        ; Signed Integer               ;
; CLK9_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK8_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK7_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK6_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK5_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK4_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK3_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK2_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK1_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK0_PHASE_SHIFT              ; -2180                    ; Untyped                      ;
; CLK5_TIME_DELAY               ; 0                        ; Untyped                      ;
; CLK4_TIME_DELAY               ; 0                        ; Untyped                      ;
; CLK3_TIME_DELAY               ; 0                        ; Untyped                      ;
; CLK2_TIME_DELAY               ; 0                        ; Untyped                      ;
; CLK1_TIME_DELAY               ; 0                        ; Untyped                      ;
; CLK0_TIME_DELAY               ; 0                        ; Untyped                      ;
; CLK9_DUTY_CYCLE               ; 50                       ; Untyped                      ;
; CLK8_DUTY_CYCLE               ; 50                       ; Untyped                      ;
; CLK7_DUTY_CYCLE               ; 50                       ; Untyped                      ;
; CLK6_DUTY_CYCLE               ; 50                       ; Untyped                      ;
; CLK5_DUTY_CYCLE               ; 50                       ; Untyped                      ;
; CLK4_DUTY_CYCLE               ; 50                       ; Untyped                      ;
; CLK3_DUTY_CYCLE               ; 50                       ; Signed Integer               ;
; CLK2_DUTY_CYCLE               ; 50                       ; Signed Integer               ;
; CLK1_DUTY_CYCLE               ; 50                       ; Signed Integer               ;
; CLK0_DUTY_CYCLE               ; 50                       ; Signed Integer               ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; LOCK_WINDOW_UI                ;  0.05                    ; Untyped                      ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                   ; Untyped                      ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                   ; Untyped                      ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                   ; Untyped                      ;
; DPA_MULTIPLY_BY               ; 0                        ; Untyped                      ;
; DPA_DIVIDE_BY                 ; 1                        ; Untyped                      ;
; DPA_DIVIDER                   ; 0                        ; Untyped                      ;
; EXTCLK3_MULTIPLY_BY           ; 1                        ; Untyped                      ;
; EXTCLK2_MULTIPLY_BY           ; 1                        ; Untyped                      ;
; EXTCLK1_MULTIPLY_BY           ; 1                        ; Untyped                      ;
; EXTCLK0_MULTIPLY_BY           ; 1                        ; Untyped                      ;
; EXTCLK3_DIVIDE_BY             ; 1                        ; Untyped                      ;
; EXTCLK2_DIVIDE_BY             ; 1                        ; Untyped                      ;
; EXTCLK1_DIVIDE_BY             ; 1                        ; Untyped                      ;
; EXTCLK0_DIVIDE_BY             ; 1                        ; Untyped                      ;
; EXTCLK3_PHASE_SHIFT           ; 0                        ; Untyped                      ;
; EXTCLK2_PHASE_SHIFT           ; 0                        ; Untyped                      ;
; EXTCLK1_PHASE_SHIFT           ; 0                        ; Untyped                      ;
; EXTCLK0_PHASE_SHIFT           ; 0                        ; Untyped                      ;
; EXTCLK3_TIME_DELAY            ; 0                        ; Untyped                      ;
; EXTCLK2_TIME_DELAY            ; 0                        ; Untyped                      ;
; EXTCLK1_TIME_DELAY            ; 0                        ; Untyped                      ;
; EXTCLK0_TIME_DELAY            ; 0                        ; Untyped                      ;
; EXTCLK3_DUTY_CYCLE            ; 50                       ; Untyped                      ;
; EXTCLK2_DUTY_CYCLE            ; 50                       ; Untyped                      ;
; EXTCLK1_DUTY_CYCLE            ; 50                       ; Untyped                      ;
; EXTCLK0_DUTY_CYCLE            ; 50                       ; Untyped                      ;
; VCO_MULTIPLY_BY               ; 0                        ; Untyped                      ;
; VCO_DIVIDE_BY                 ; 0                        ; Untyped                      ;
; SCLKOUT0_PHASE_SHIFT          ; 0                        ; Untyped                      ;
; SCLKOUT1_PHASE_SHIFT          ; 0                        ; Untyped                      ;
; VCO_MIN                       ; 0                        ; Untyped                      ;
; VCO_MAX                       ; 0                        ; Untyped                      ;
; VCO_CENTER                    ; 0                        ; Untyped                      ;
; PFD_MIN                       ; 0                        ; Untyped                      ;
; PFD_MAX                       ; 0                        ; Untyped                      ;
; M_INITIAL                     ; 0                        ; Untyped                      ;
; M                             ; 0                        ; Untyped                      ;
; N                             ; 1                        ; Untyped                      ;
; M2                            ; 1                        ; Untyped                      ;
; N2                            ; 1                        ; Untyped                      ;
; SS                            ; 1                        ; Untyped                      ;
; C0_HIGH                       ; 0                        ; Untyped                      ;
; C1_HIGH                       ; 0                        ; Untyped                      ;
; C2_HIGH                       ; 0                        ; Untyped                      ;
; C3_HIGH                       ; 0                        ; Untyped                      ;
; C4_HIGH                       ; 0                        ; Untyped                      ;
; C5_HIGH                       ; 0                        ; Untyped                      ;
; C6_HIGH                       ; 0                        ; Untyped                      ;
; C7_HIGH                       ; 0                        ; Untyped                      ;
; C8_HIGH                       ; 0                        ; Untyped                      ;
; C9_HIGH                       ; 0                        ; Untyped                      ;
; C0_LOW                        ; 0                        ; Untyped                      ;
; C1_LOW                        ; 0                        ; Untyped                      ;
; C2_LOW                        ; 0                        ; Untyped                      ;
; C3_LOW                        ; 0                        ; Untyped                      ;
; C4_LOW                        ; 0                        ; Untyped                      ;
; C5_LOW                        ; 0                        ; Untyped                      ;
; C6_LOW                        ; 0                        ; Untyped                      ;
; C7_LOW                        ; 0                        ; Untyped                      ;
; C8_LOW                        ; 0                        ; Untyped                      ;
; C9_LOW                        ; 0                        ; Untyped                      ;
; C0_INITIAL                    ; 0                        ; Untyped                      ;
; C1_INITIAL                    ; 0                        ; Untyped                      ;
; C2_INITIAL                    ; 0                        ; Untyped                      ;
; C3_INITIAL                    ; 0                        ; Untyped                      ;
; C4_INITIAL                    ; 0                        ; Untyped                      ;
; C5_INITIAL                    ; 0                        ; Untyped                      ;
; C6_INITIAL                    ; 0                        ; Untyped                      ;
; C7_INITIAL                    ; 0                        ; Untyped                      ;
; C8_INITIAL                    ; 0                        ; Untyped                      ;
; C9_INITIAL                    ; 0                        ; Untyped                      ;
; C0_MODE                       ; BYPASS                   ; Untyped                      ;
; C1_MODE                       ; BYPASS                   ; Untyped                      ;
; C2_MODE                       ; BYPASS                   ; Untyped                      ;
; C3_MODE                       ; BYPASS                   ; Untyped                      ;
; C4_MODE                       ; BYPASS                   ; Untyped                      ;
; C5_MODE                       ; BYPASS                   ; Untyped                      ;
; C6_MODE                       ; BYPASS                   ; Untyped                      ;
; C7_MODE                       ; BYPASS                   ; Untyped                      ;
; C8_MODE                       ; BYPASS                   ; Untyped                      ;
; C9_MODE                       ; BYPASS                   ; Untyped                      ;
; C0_PH                         ; 0                        ; Untyped                      ;
; C1_PH                         ; 0                        ; Untyped                      ;
; C2_PH                         ; 0                        ; Untyped                      ;
; C3_PH                         ; 0                        ; Untyped                      ;
; C4_PH                         ; 0                        ; Untyped                      ;
; C5_PH                         ; 0                        ; Untyped                      ;
; C6_PH                         ; 0                        ; Untyped                      ;
; C7_PH                         ; 0                        ; Untyped                      ;
; C8_PH                         ; 0                        ; Untyped                      ;
; C9_PH                         ; 0                        ; Untyped                      ;
; L0_HIGH                       ; 1                        ; Untyped                      ;
; L1_HIGH                       ; 1                        ; Untyped                      ;
; G0_HIGH                       ; 1                        ; Untyped                      ;
; G1_HIGH                       ; 1                        ; Untyped                      ;
; G2_HIGH                       ; 1                        ; Untyped                      ;
; G3_HIGH                       ; 1                        ; Untyped                      ;
; E0_HIGH                       ; 1                        ; Untyped                      ;
; E1_HIGH                       ; 1                        ; Untyped                      ;
; E2_HIGH                       ; 1                        ; Untyped                      ;
; E3_HIGH                       ; 1                        ; Untyped                      ;
; L0_LOW                        ; 1                        ; Untyped                      ;
; L1_LOW                        ; 1                        ; Untyped                      ;
; G0_LOW                        ; 1                        ; Untyped                      ;
; G1_LOW                        ; 1                        ; Untyped                      ;
; G2_LOW                        ; 1                        ; Untyped                      ;
; G3_LOW                        ; 1                        ; Untyped                      ;
; E0_LOW                        ; 1                        ; Untyped                      ;
; E1_LOW                        ; 1                        ; Untyped                      ;
; E2_LOW                        ; 1                        ; Untyped                      ;
; E3_LOW                        ; 1                        ; Untyped                      ;
; L0_INITIAL                    ; 1                        ; Untyped                      ;
; L1_INITIAL                    ; 1                        ; Untyped                      ;
; G0_INITIAL                    ; 1                        ; Untyped                      ;
; G1_INITIAL                    ; 1                        ; Untyped                      ;
; G2_INITIAL                    ; 1                        ; Untyped                      ;
; G3_INITIAL                    ; 1                        ; Untyped                      ;
; E0_INITIAL                    ; 1                        ; Untyped                      ;
; E1_INITIAL                    ; 1                        ; Untyped                      ;
; E2_INITIAL                    ; 1                        ; Untyped                      ;
; E3_INITIAL                    ; 1                        ; Untyped                      ;
; L0_MODE                       ; BYPASS                   ; Untyped                      ;
; L1_MODE                       ; BYPASS                   ; Untyped                      ;
; G0_MODE                       ; BYPASS                   ; Untyped                      ;
; G1_MODE                       ; BYPASS                   ; Untyped                      ;
; G2_MODE                       ; BYPASS                   ; Untyped                      ;
; G3_MODE                       ; BYPASS                   ; Untyped                      ;
; E0_MODE                       ; BYPASS                   ; Untyped                      ;
; E1_MODE                       ; BYPASS                   ; Untyped                      ;
; E2_MODE                       ; BYPASS                   ; Untyped                      ;
; E3_MODE                       ; BYPASS                   ; Untyped                      ;
; L0_PH                         ; 0                        ; Untyped                      ;
; L1_PH                         ; 0                        ; Untyped                      ;
; G0_PH                         ; 0                        ; Untyped                      ;
; G1_PH                         ; 0                        ; Untyped                      ;
; G2_PH                         ; 0                        ; Untyped                      ;
; G3_PH                         ; 0                        ; Untyped                      ;
; E0_PH                         ; 0                        ; Untyped                      ;
; E1_PH                         ; 0                        ; Untyped                      ;
; E2_PH                         ; 0                        ; Untyped                      ;
; E3_PH                         ; 0                        ; Untyped                      ;
; M_PH                          ; 0                        ; Untyped                      ;
; C1_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; C2_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; C3_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; C4_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; C5_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; C6_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; C7_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; C8_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; C9_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; CLK0_COUNTER                  ; G0                       ; Untyped                      ;
; CLK1_COUNTER                  ; G0                       ; Untyped                      ;
; CLK2_COUNTER                  ; G0                       ; Untyped                      ;
; CLK3_COUNTER                  ; G0                       ; Untyped                      ;
; CLK4_COUNTER                  ; G0                       ; Untyped                      ;
; CLK5_COUNTER                  ; G0                       ; Untyped                      ;
; CLK6_COUNTER                  ; E0                       ; Untyped                      ;
; CLK7_COUNTER                  ; E1                       ; Untyped                      ;
; CLK8_COUNTER                  ; E2                       ; Untyped                      ;
; CLK9_COUNTER                  ; E3                       ; Untyped                      ;
; L0_TIME_DELAY                 ; 0                        ; Untyped                      ;
; L1_TIME_DELAY                 ; 0                        ; Untyped                      ;
; G0_TIME_DELAY                 ; 0                        ; Untyped                      ;
; G1_TIME_DELAY                 ; 0                        ; Untyped                      ;
; G2_TIME_DELAY                 ; 0                        ; Untyped                      ;
; G3_TIME_DELAY                 ; 0                        ; Untyped                      ;
; E0_TIME_DELAY                 ; 0                        ; Untyped                      ;
; E1_TIME_DELAY                 ; 0                        ; Untyped                      ;
; E2_TIME_DELAY                 ; 0                        ; Untyped                      ;
; E3_TIME_DELAY                 ; 0                        ; Untyped                      ;
; M_TIME_DELAY                  ; 0                        ; Untyped                      ;
; N_TIME_DELAY                  ; 0                        ; Untyped                      ;
; EXTCLK3_COUNTER               ; E3                       ; Untyped                      ;
; EXTCLK2_COUNTER               ; E2                       ; Untyped                      ;
; EXTCLK1_COUNTER               ; E1                       ; Untyped                      ;
; EXTCLK0_COUNTER               ; E0                       ; Untyped                      ;
; ENABLE0_COUNTER               ; L0                       ; Untyped                      ;
; ENABLE1_COUNTER               ; L0                       ; Untyped                      ;
; CHARGE_PUMP_CURRENT           ; 2                        ; Untyped                      ;
; LOOP_FILTER_R                 ;  1.000000                ; Untyped                      ;
; LOOP_FILTER_C                 ; 5                        ; Untyped                      ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                     ; Untyped                      ;
; LOOP_FILTER_R_BITS            ; 9999                     ; Untyped                      ;
; LOOP_FILTER_C_BITS            ; 9999                     ; Untyped                      ;
; VCO_POST_SCALE                ; 0                        ; Untyped                      ;
; CLK2_OUTPUT_FREQUENCY         ; 0                        ; Untyped                      ;
; CLK1_OUTPUT_FREQUENCY         ; 0                        ; Untyped                      ;
; CLK0_OUTPUT_FREQUENCY         ; 0                        ; Untyped                      ;
; INTENDED_DEVICE_FAMILY        ; Cyclone III              ; Untyped                      ;
; PORT_CLKENA0                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKENA1                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKENA2                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKENA3                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKENA4                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKENA5                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_EXTCLK0                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_EXTCLK1                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_EXTCLK2                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_EXTCLK3                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKBAD0                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKBAD1                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLK0                     ; PORT_USED                ; Untyped                      ;
; PORT_CLK1                     ; PORT_USED                ; Untyped                      ;
; PORT_CLK2                     ; PORT_USED                ; Untyped                      ;
; PORT_CLK3                     ; PORT_USED                ; Untyped                      ;
; PORT_CLK4                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLK5                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLK6                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLK7                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLK8                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLK9                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCANDATA                 ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCANDATAOUT              ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCANDONE                 ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKLOSS                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_INCLK1                   ; PORT_UNUSED              ; Untyped                      ;
; PORT_INCLK0                   ; PORT_USED                ; Untyped                      ;
; PORT_FBIN                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_PLLENA                   ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKSWITCH                ; PORT_UNUSED              ; Untyped                      ;
; PORT_ARESET                   ; PORT_USED                ; Untyped                      ;
; PORT_PFDENA                   ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCANCLK                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCANACLR                 ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCANREAD                 ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCANWRITE                ; PORT_UNUSED              ; Untyped                      ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_LOCKED                   ; PORT_USED                ; Untyped                      ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED              ; Untyped                      ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_PHASEDONE                ; PORT_UNUSED              ; Untyped                      ;
; PORT_PHASESTEP                ; PORT_UNUSED              ; Untyped                      ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCANCLKENA               ; PORT_UNUSED              ; Untyped                      ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED              ; Untyped                      ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY        ; Untyped                      ;
; M_TEST_SOURCE                 ; 5                        ; Untyped                      ;
; C0_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C1_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C2_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C3_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C4_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C5_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C6_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C7_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C8_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C9_TEST_SOURCE                ; 5                        ; Untyped                      ;
; CBXI_PARAMETER                ; syspll_altpll            ; Untyped                      ;
; VCO_FREQUENCY_CONTROL         ; AUTO                     ; Untyped                      ;
; VCO_PHASE_SHIFT_STEP          ; 0                        ; Untyped                      ;
; WIDTH_CLOCK                   ; 5                        ; Signed Integer               ;
; WIDTH_PHASECOUNTERSELECT      ; 4                        ; Untyped                      ;
; USING_FBMIMICBIDIR_PORT       ; OFF                      ; Untyped                      ;
; DEVICE_FAMILY                 ; Cyclone IV E             ; Untyped                      ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                   ; Untyped                      ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                      ; Untyped                      ;
; AUTO_CARRY_CHAINS             ; ON                       ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS          ; OFF                      ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS           ; ON                       ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS        ; OFF                      ; IGNORE_CASCADE               ;
+-------------------------------+--------------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: syspll:inst_peripll|altpll:altpll_component ;
+-------------------------------+--------------------------+-------------------------------+
; Parameter Name                ; Value                    ; Type                          ;
+-------------------------------+--------------------------+-------------------------------+
; OPERATION_MODE                ; NORMAL                   ; Untyped                       ;
; PLL_TYPE                      ; AUTO                     ; Untyped                       ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=syspll ; Untyped                       ;
; QUALIFY_CONF_DONE             ; OFF                      ; Untyped                       ;
; COMPENSATE_CLOCK              ; CLK0                     ; Untyped                       ;
; SCAN_CHAIN                    ; LONG                     ; Untyped                       ;
; PRIMARY_CLOCK                 ; INCLK0                   ; Untyped                       ;
; INCLK0_INPUT_FREQUENCY        ; 20000                    ; Signed Integer                ;
; INCLK1_INPUT_FREQUENCY        ; 0                        ; Untyped                       ;
; GATE_LOCK_SIGNAL              ; NO                       ; Untyped                       ;
; GATE_LOCK_COUNTER             ; 0                        ; Untyped                       ;
; LOCK_HIGH                     ; 1                        ; Untyped                       ;
; LOCK_LOW                      ; 1                        ; Untyped                       ;
; VALID_LOCK_MULTIPLIER         ; 1                        ; Untyped                       ;
; INVALID_LOCK_MULTIPLIER       ; 5                        ; Untyped                       ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                      ; Untyped                       ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                      ; Untyped                       ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                      ; Untyped                       ;
; SKIP_VCO                      ; OFF                      ; Untyped                       ;
; SWITCH_OVER_COUNTER           ; 0                        ; Untyped                       ;
; SWITCH_OVER_TYPE              ; AUTO                     ; Untyped                       ;
; FEEDBACK_SOURCE               ; EXTCLK0                  ; Untyped                       ;
; BANDWIDTH                     ; 0                        ; Untyped                       ;
; BANDWIDTH_TYPE                ; AUTO                     ; Untyped                       ;
; SPREAD_FREQUENCY              ; 0                        ; Untyped                       ;
; DOWN_SPREAD                   ; 0                        ; Untyped                       ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                      ; Untyped                       ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                      ; Untyped                       ;
; CLK9_MULTIPLY_BY              ; 0                        ; Untyped                       ;
; CLK8_MULTIPLY_BY              ; 0                        ; Untyped                       ;
; CLK7_MULTIPLY_BY              ; 0                        ; Untyped                       ;
; CLK6_MULTIPLY_BY              ; 0                        ; Untyped                       ;
; CLK5_MULTIPLY_BY              ; 1                        ; Untyped                       ;
; CLK4_MULTIPLY_BY              ; 1                        ; Untyped                       ;
; CLK3_MULTIPLY_BY              ; 1                        ; Signed Integer                ;
; CLK2_MULTIPLY_BY              ; 4                        ; Signed Integer                ;
; CLK1_MULTIPLY_BY              ; 2                        ; Signed Integer                ;
; CLK0_MULTIPLY_BY              ; 2                        ; Signed Integer                ;
; CLK9_DIVIDE_BY                ; 0                        ; Untyped                       ;
; CLK8_DIVIDE_BY                ; 0                        ; Untyped                       ;
; CLK7_DIVIDE_BY                ; 0                        ; Untyped                       ;
; CLK6_DIVIDE_BY                ; 0                        ; Untyped                       ;
; CLK5_DIVIDE_BY                ; 1                        ; Untyped                       ;
; CLK4_DIVIDE_BY                ; 1                        ; Untyped                       ;
; CLK3_DIVIDE_BY                ; 2                        ; Signed Integer                ;
; CLK2_DIVIDE_BY                ; 5                        ; Signed Integer                ;
; CLK1_DIVIDE_BY                ; 1                        ; Signed Integer                ;
; CLK0_DIVIDE_BY                ; 1                        ; Signed Integer                ;
; CLK9_PHASE_SHIFT              ; 0                        ; Untyped                       ;
; CLK8_PHASE_SHIFT              ; 0                        ; Untyped                       ;
; CLK7_PHASE_SHIFT              ; 0                        ; Untyped                       ;
; CLK6_PHASE_SHIFT              ; 0                        ; Untyped                       ;
; CLK5_PHASE_SHIFT              ; 0                        ; Untyped                       ;
; CLK4_PHASE_SHIFT              ; 0                        ; Untyped                       ;
; CLK3_PHASE_SHIFT              ; 0                        ; Untyped                       ;
; CLK2_PHASE_SHIFT              ; 0                        ; Untyped                       ;
; CLK1_PHASE_SHIFT              ; 0                        ; Untyped                       ;
; CLK0_PHASE_SHIFT              ; -2180                    ; Untyped                       ;
; CLK5_TIME_DELAY               ; 0                        ; Untyped                       ;
; CLK4_TIME_DELAY               ; 0                        ; Untyped                       ;
; CLK3_TIME_DELAY               ; 0                        ; Untyped                       ;
; CLK2_TIME_DELAY               ; 0                        ; Untyped                       ;
; CLK1_TIME_DELAY               ; 0                        ; Untyped                       ;
; CLK0_TIME_DELAY               ; 0                        ; Untyped                       ;
; CLK9_DUTY_CYCLE               ; 50                       ; Untyped                       ;
; CLK8_DUTY_CYCLE               ; 50                       ; Untyped                       ;
; CLK7_DUTY_CYCLE               ; 50                       ; Untyped                       ;
; CLK6_DUTY_CYCLE               ; 50                       ; Untyped                       ;
; CLK5_DUTY_CYCLE               ; 50                       ; Untyped                       ;
; CLK4_DUTY_CYCLE               ; 50                       ; Untyped                       ;
; CLK3_DUTY_CYCLE               ; 50                       ; Signed Integer                ;
; CLK2_DUTY_CYCLE               ; 50                       ; Signed Integer                ;
; CLK1_DUTY_CYCLE               ; 50                       ; Signed Integer                ;
; CLK0_DUTY_CYCLE               ; 50                       ; Signed Integer                ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                       ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                       ;
; LOCK_WINDOW_UI                ;  0.05                    ; Untyped                       ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                   ; Untyped                       ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                   ; Untyped                       ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                   ; Untyped                       ;
; DPA_MULTIPLY_BY               ; 0                        ; Untyped                       ;
; DPA_DIVIDE_BY                 ; 1                        ; Untyped                       ;
; DPA_DIVIDER                   ; 0                        ; Untyped                       ;
; EXTCLK3_MULTIPLY_BY           ; 1                        ; Untyped                       ;
; EXTCLK2_MULTIPLY_BY           ; 1                        ; Untyped                       ;
; EXTCLK1_MULTIPLY_BY           ; 1                        ; Untyped                       ;
; EXTCLK0_MULTIPLY_BY           ; 1                        ; Untyped                       ;
; EXTCLK3_DIVIDE_BY             ; 1                        ; Untyped                       ;
; EXTCLK2_DIVIDE_BY             ; 1                        ; Untyped                       ;
; EXTCLK1_DIVIDE_BY             ; 1                        ; Untyped                       ;
; EXTCLK0_DIVIDE_BY             ; 1                        ; Untyped                       ;
; EXTCLK3_PHASE_SHIFT           ; 0                        ; Untyped                       ;
; EXTCLK2_PHASE_SHIFT           ; 0                        ; Untyped                       ;
; EXTCLK1_PHASE_SHIFT           ; 0                        ; Untyped                       ;
; EXTCLK0_PHASE_SHIFT           ; 0                        ; Untyped                       ;
; EXTCLK3_TIME_DELAY            ; 0                        ; Untyped                       ;
; EXTCLK2_TIME_DELAY            ; 0                        ; Untyped                       ;
; EXTCLK1_TIME_DELAY            ; 0                        ; Untyped                       ;
; EXTCLK0_TIME_DELAY            ; 0                        ; Untyped                       ;
; EXTCLK3_DUTY_CYCLE            ; 50                       ; Untyped                       ;
; EXTCLK2_DUTY_CYCLE            ; 50                       ; Untyped                       ;
; EXTCLK1_DUTY_CYCLE            ; 50                       ; Untyped                       ;
; EXTCLK0_DUTY_CYCLE            ; 50                       ; Untyped                       ;
; VCO_MULTIPLY_BY               ; 0                        ; Untyped                       ;
; VCO_DIVIDE_BY                 ; 0                        ; Untyped                       ;
; SCLKOUT0_PHASE_SHIFT          ; 0                        ; Untyped                       ;
; SCLKOUT1_PHASE_SHIFT          ; 0                        ; Untyped                       ;
; VCO_MIN                       ; 0                        ; Untyped                       ;
; VCO_MAX                       ; 0                        ; Untyped                       ;
; VCO_CENTER                    ; 0                        ; Untyped                       ;
; PFD_MIN                       ; 0                        ; Untyped                       ;
; PFD_MAX                       ; 0                        ; Untyped                       ;
; M_INITIAL                     ; 0                        ; Untyped                       ;
; M                             ; 0                        ; Untyped                       ;
; N                             ; 1                        ; Untyped                       ;
; M2                            ; 1                        ; Untyped                       ;
; N2                            ; 1                        ; Untyped                       ;
; SS                            ; 1                        ; Untyped                       ;
; C0_HIGH                       ; 0                        ; Untyped                       ;
; C1_HIGH                       ; 0                        ; Untyped                       ;
; C2_HIGH                       ; 0                        ; Untyped                       ;
; C3_HIGH                       ; 0                        ; Untyped                       ;
; C4_HIGH                       ; 0                        ; Untyped                       ;
; C5_HIGH                       ; 0                        ; Untyped                       ;
; C6_HIGH                       ; 0                        ; Untyped                       ;
; C7_HIGH                       ; 0                        ; Untyped                       ;
; C8_HIGH                       ; 0                        ; Untyped                       ;
; C9_HIGH                       ; 0                        ; Untyped                       ;
; C0_LOW                        ; 0                        ; Untyped                       ;
; C1_LOW                        ; 0                        ; Untyped                       ;
; C2_LOW                        ; 0                        ; Untyped                       ;
; C3_LOW                        ; 0                        ; Untyped                       ;
; C4_LOW                        ; 0                        ; Untyped                       ;
; C5_LOW                        ; 0                        ; Untyped                       ;
; C6_LOW                        ; 0                        ; Untyped                       ;
; C7_LOW                        ; 0                        ; Untyped                       ;
; C8_LOW                        ; 0                        ; Untyped                       ;
; C9_LOW                        ; 0                        ; Untyped                       ;
; C0_INITIAL                    ; 0                        ; Untyped                       ;
; C1_INITIAL                    ; 0                        ; Untyped                       ;
; C2_INITIAL                    ; 0                        ; Untyped                       ;
; C3_INITIAL                    ; 0                        ; Untyped                       ;
; C4_INITIAL                    ; 0                        ; Untyped                       ;
; C5_INITIAL                    ; 0                        ; Untyped                       ;
; C6_INITIAL                    ; 0                        ; Untyped                       ;
; C7_INITIAL                    ; 0                        ; Untyped                       ;
; C8_INITIAL                    ; 0                        ; Untyped                       ;
; C9_INITIAL                    ; 0                        ; Untyped                       ;
; C0_MODE                       ; BYPASS                   ; Untyped                       ;
; C1_MODE                       ; BYPASS                   ; Untyped                       ;
; C2_MODE                       ; BYPASS                   ; Untyped                       ;
; C3_MODE                       ; BYPASS                   ; Untyped                       ;
; C4_MODE                       ; BYPASS                   ; Untyped                       ;
; C5_MODE                       ; BYPASS                   ; Untyped                       ;
; C6_MODE                       ; BYPASS                   ; Untyped                       ;
; C7_MODE                       ; BYPASS                   ; Untyped                       ;
; C8_MODE                       ; BYPASS                   ; Untyped                       ;
; C9_MODE                       ; BYPASS                   ; Untyped                       ;
; C0_PH                         ; 0                        ; Untyped                       ;
; C1_PH                         ; 0                        ; Untyped                       ;
; C2_PH                         ; 0                        ; Untyped                       ;
; C3_PH                         ; 0                        ; Untyped                       ;
; C4_PH                         ; 0                        ; Untyped                       ;
; C5_PH                         ; 0                        ; Untyped                       ;
; C6_PH                         ; 0                        ; Untyped                       ;
; C7_PH                         ; 0                        ; Untyped                       ;
; C8_PH                         ; 0                        ; Untyped                       ;
; C9_PH                         ; 0                        ; Untyped                       ;
; L0_HIGH                       ; 1                        ; Untyped                       ;
; L1_HIGH                       ; 1                        ; Untyped                       ;
; G0_HIGH                       ; 1                        ; Untyped                       ;
; G1_HIGH                       ; 1                        ; Untyped                       ;
; G2_HIGH                       ; 1                        ; Untyped                       ;
; G3_HIGH                       ; 1                        ; Untyped                       ;
; E0_HIGH                       ; 1                        ; Untyped                       ;
; E1_HIGH                       ; 1                        ; Untyped                       ;
; E2_HIGH                       ; 1                        ; Untyped                       ;
; E3_HIGH                       ; 1                        ; Untyped                       ;
; L0_LOW                        ; 1                        ; Untyped                       ;
; L1_LOW                        ; 1                        ; Untyped                       ;
; G0_LOW                        ; 1                        ; Untyped                       ;
; G1_LOW                        ; 1                        ; Untyped                       ;
; G2_LOW                        ; 1                        ; Untyped                       ;
; G3_LOW                        ; 1                        ; Untyped                       ;
; E0_LOW                        ; 1                        ; Untyped                       ;
; E1_LOW                        ; 1                        ; Untyped                       ;
; E2_LOW                        ; 1                        ; Untyped                       ;
; E3_LOW                        ; 1                        ; Untyped                       ;
; L0_INITIAL                    ; 1                        ; Untyped                       ;
; L1_INITIAL                    ; 1                        ; Untyped                       ;
; G0_INITIAL                    ; 1                        ; Untyped                       ;
; G1_INITIAL                    ; 1                        ; Untyped                       ;
; G2_INITIAL                    ; 1                        ; Untyped                       ;
; G3_INITIAL                    ; 1                        ; Untyped                       ;
; E0_INITIAL                    ; 1                        ; Untyped                       ;
; E1_INITIAL                    ; 1                        ; Untyped                       ;
; E2_INITIAL                    ; 1                        ; Untyped                       ;
; E3_INITIAL                    ; 1                        ; Untyped                       ;
; L0_MODE                       ; BYPASS                   ; Untyped                       ;
; L1_MODE                       ; BYPASS                   ; Untyped                       ;
; G0_MODE                       ; BYPASS                   ; Untyped                       ;
; G1_MODE                       ; BYPASS                   ; Untyped                       ;
; G2_MODE                       ; BYPASS                   ; Untyped                       ;
; G3_MODE                       ; BYPASS                   ; Untyped                       ;
; E0_MODE                       ; BYPASS                   ; Untyped                       ;
; E1_MODE                       ; BYPASS                   ; Untyped                       ;
; E2_MODE                       ; BYPASS                   ; Untyped                       ;
; E3_MODE                       ; BYPASS                   ; Untyped                       ;
; L0_PH                         ; 0                        ; Untyped                       ;
; L1_PH                         ; 0                        ; Untyped                       ;
; G0_PH                         ; 0                        ; Untyped                       ;
; G1_PH                         ; 0                        ; Untyped                       ;
; G2_PH                         ; 0                        ; Untyped                       ;
; G3_PH                         ; 0                        ; Untyped                       ;
; E0_PH                         ; 0                        ; Untyped                       ;
; E1_PH                         ; 0                        ; Untyped                       ;
; E2_PH                         ; 0                        ; Untyped                       ;
; E3_PH                         ; 0                        ; Untyped                       ;
; M_PH                          ; 0                        ; Untyped                       ;
; C1_USE_CASC_IN                ; OFF                      ; Untyped                       ;
; C2_USE_CASC_IN                ; OFF                      ; Untyped                       ;
; C3_USE_CASC_IN                ; OFF                      ; Untyped                       ;
; C4_USE_CASC_IN                ; OFF                      ; Untyped                       ;
; C5_USE_CASC_IN                ; OFF                      ; Untyped                       ;
; C6_USE_CASC_IN                ; OFF                      ; Untyped                       ;
; C7_USE_CASC_IN                ; OFF                      ; Untyped                       ;
; C8_USE_CASC_IN                ; OFF                      ; Untyped                       ;
; C9_USE_CASC_IN                ; OFF                      ; Untyped                       ;
; CLK0_COUNTER                  ; G0                       ; Untyped                       ;
; CLK1_COUNTER                  ; G0                       ; Untyped                       ;
; CLK2_COUNTER                  ; G0                       ; Untyped                       ;
; CLK3_COUNTER                  ; G0                       ; Untyped                       ;
; CLK4_COUNTER                  ; G0                       ; Untyped                       ;
; CLK5_COUNTER                  ; G0                       ; Untyped                       ;
; CLK6_COUNTER                  ; E0                       ; Untyped                       ;
; CLK7_COUNTER                  ; E1                       ; Untyped                       ;
; CLK8_COUNTER                  ; E2                       ; Untyped                       ;
; CLK9_COUNTER                  ; E3                       ; Untyped                       ;
; L0_TIME_DELAY                 ; 0                        ; Untyped                       ;
; L1_TIME_DELAY                 ; 0                        ; Untyped                       ;
; G0_TIME_DELAY                 ; 0                        ; Untyped                       ;
; G1_TIME_DELAY                 ; 0                        ; Untyped                       ;
; G2_TIME_DELAY                 ; 0                        ; Untyped                       ;
; G3_TIME_DELAY                 ; 0                        ; Untyped                       ;
; E0_TIME_DELAY                 ; 0                        ; Untyped                       ;
; E1_TIME_DELAY                 ; 0                        ; Untyped                       ;
; E2_TIME_DELAY                 ; 0                        ; Untyped                       ;
; E3_TIME_DELAY                 ; 0                        ; Untyped                       ;
; M_TIME_DELAY                  ; 0                        ; Untyped                       ;
; N_TIME_DELAY                  ; 0                        ; Untyped                       ;
; EXTCLK3_COUNTER               ; E3                       ; Untyped                       ;
; EXTCLK2_COUNTER               ; E2                       ; Untyped                       ;
; EXTCLK1_COUNTER               ; E1                       ; Untyped                       ;
; EXTCLK0_COUNTER               ; E0                       ; Untyped                       ;
; ENABLE0_COUNTER               ; L0                       ; Untyped                       ;
; ENABLE1_COUNTER               ; L0                       ; Untyped                       ;
; CHARGE_PUMP_CURRENT           ; 2                        ; Untyped                       ;
; LOOP_FILTER_R                 ;  1.000000                ; Untyped                       ;
; LOOP_FILTER_C                 ; 5                        ; Untyped                       ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                     ; Untyped                       ;
; LOOP_FILTER_R_BITS            ; 9999                     ; Untyped                       ;
; LOOP_FILTER_C_BITS            ; 9999                     ; Untyped                       ;
; VCO_POST_SCALE                ; 0                        ; Untyped                       ;
; CLK2_OUTPUT_FREQUENCY         ; 0                        ; Untyped                       ;
; CLK1_OUTPUT_FREQUENCY         ; 0                        ; Untyped                       ;
; CLK0_OUTPUT_FREQUENCY         ; 0                        ; Untyped                       ;
; INTENDED_DEVICE_FAMILY        ; Cyclone III              ; Untyped                       ;
; PORT_CLKENA0                  ; PORT_UNUSED              ; Untyped                       ;
; PORT_CLKENA1                  ; PORT_UNUSED              ; Untyped                       ;
; PORT_CLKENA2                  ; PORT_UNUSED              ; Untyped                       ;
; PORT_CLKENA3                  ; PORT_UNUSED              ; Untyped                       ;
; PORT_CLKENA4                  ; PORT_UNUSED              ; Untyped                       ;
; PORT_CLKENA5                  ; PORT_UNUSED              ; Untyped                       ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY        ; Untyped                       ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY        ; Untyped                       ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY        ; Untyped                       ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY        ; Untyped                       ;
; PORT_EXTCLK0                  ; PORT_UNUSED              ; Untyped                       ;
; PORT_EXTCLK1                  ; PORT_UNUSED              ; Untyped                       ;
; PORT_EXTCLK2                  ; PORT_UNUSED              ; Untyped                       ;
; PORT_EXTCLK3                  ; PORT_UNUSED              ; Untyped                       ;
; PORT_CLKBAD0                  ; PORT_UNUSED              ; Untyped                       ;
; PORT_CLKBAD1                  ; PORT_UNUSED              ; Untyped                       ;
; PORT_CLK0                     ; PORT_USED                ; Untyped                       ;
; PORT_CLK1                     ; PORT_USED                ; Untyped                       ;
; PORT_CLK2                     ; PORT_USED                ; Untyped                       ;
; PORT_CLK3                     ; PORT_USED                ; Untyped                       ;
; PORT_CLK4                     ; PORT_UNUSED              ; Untyped                       ;
; PORT_CLK5                     ; PORT_UNUSED              ; Untyped                       ;
; PORT_CLK6                     ; PORT_UNUSED              ; Untyped                       ;
; PORT_CLK7                     ; PORT_UNUSED              ; Untyped                       ;
; PORT_CLK8                     ; PORT_UNUSED              ; Untyped                       ;
; PORT_CLK9                     ; PORT_UNUSED              ; Untyped                       ;
; PORT_SCANDATA                 ; PORT_UNUSED              ; Untyped                       ;
; PORT_SCANDATAOUT              ; PORT_UNUSED              ; Untyped                       ;
; PORT_SCANDONE                 ; PORT_UNUSED              ; Untyped                       ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY        ; Untyped                       ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY        ; Untyped                       ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED              ; Untyped                       ;
; PORT_CLKLOSS                  ; PORT_UNUSED              ; Untyped                       ;
; PORT_INCLK1                   ; PORT_UNUSED              ; Untyped                       ;
; PORT_INCLK0                   ; PORT_USED                ; Untyped                       ;
; PORT_FBIN                     ; PORT_UNUSED              ; Untyped                       ;
; PORT_PLLENA                   ; PORT_UNUSED              ; Untyped                       ;
; PORT_CLKSWITCH                ; PORT_UNUSED              ; Untyped                       ;
; PORT_ARESET                   ; PORT_USED                ; Untyped                       ;
; PORT_PFDENA                   ; PORT_UNUSED              ; Untyped                       ;
; PORT_SCANCLK                  ; PORT_UNUSED              ; Untyped                       ;
; PORT_SCANACLR                 ; PORT_UNUSED              ; Untyped                       ;
; PORT_SCANREAD                 ; PORT_UNUSED              ; Untyped                       ;
; PORT_SCANWRITE                ; PORT_UNUSED              ; Untyped                       ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY        ; Untyped                       ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY        ; Untyped                       ;
; PORT_LOCKED                   ; PORT_USED                ; Untyped                       ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED              ; Untyped                       ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY        ; Untyped                       ;
; PORT_PHASEDONE                ; PORT_UNUSED              ; Untyped                       ;
; PORT_PHASESTEP                ; PORT_UNUSED              ; Untyped                       ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED              ; Untyped                       ;
; PORT_SCANCLKENA               ; PORT_UNUSED              ; Untyped                       ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED              ; Untyped                       ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY        ; Untyped                       ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY        ; Untyped                       ;
; M_TEST_SOURCE                 ; 5                        ; Untyped                       ;
; C0_TEST_SOURCE                ; 5                        ; Untyped                       ;
; C1_TEST_SOURCE                ; 5                        ; Untyped                       ;
; C2_TEST_SOURCE                ; 5                        ; Untyped                       ;
; C3_TEST_SOURCE                ; 5                        ; Untyped                       ;
; C4_TEST_SOURCE                ; 5                        ; Untyped                       ;
; C5_TEST_SOURCE                ; 5                        ; Untyped                       ;
; C6_TEST_SOURCE                ; 5                        ; Untyped                       ;
; C7_TEST_SOURCE                ; 5                        ; Untyped                       ;
; C8_TEST_SOURCE                ; 5                        ; Untyped                       ;
; C9_TEST_SOURCE                ; 5                        ; Untyped                       ;
; CBXI_PARAMETER                ; syspll_altpll            ; Untyped                       ;
; VCO_FREQUENCY_CONTROL         ; AUTO                     ; Untyped                       ;
; VCO_PHASE_SHIFT_STEP          ; 0                        ; Untyped                       ;
; WIDTH_CLOCK                   ; 5                        ; Signed Integer                ;
; WIDTH_PHASECOUNTERSELECT      ; 4                        ; Untyped                       ;
; USING_FBMIMICBIDIR_PORT       ; OFF                      ; Untyped                       ;
; DEVICE_FAMILY                 ; Cyclone IV E             ; Untyped                       ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                   ; Untyped                       ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                      ; Untyped                       ;
; AUTO_CARRY_CHAINS             ; ON                       ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS          ; OFF                      ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS           ; ON                       ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS        ; OFF                      ; IGNORE_CASCADE                ;
+-------------------------------+--------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                            ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                           ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                                                                                                                                                                                                               ;
; Entity Instance                           ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_register_bank_a_module:cq_viola_nios2_e_register_bank_a|altsyncram:the_altsyncram                                                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                       ;
; Entity Instance                           ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_register_bank_b_module:cq_viola_nios2_e_register_bank_b|altsyncram:the_altsyncram                                                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                       ;
; Entity Instance                           ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_ocimem:the_cq_viola_nios2_e_nios2_ocimem|cq_viola_nios2_e_ociram_sp_ram_module:cq_viola_nios2_e_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                     ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                       ;
; Entity Instance                           ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram                                                                                                                                                                                          ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                     ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                       ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                     ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                               ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                   ;
; Entity Instance            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                        ;
;     -- lpm_width           ; 8                                                                                                                   ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                  ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                 ;
;     -- USE_EAB             ; ON                                                                                                                  ;
; Entity Instance            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                        ;
;     -- lpm_width           ; 8                                                                                                                   ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                  ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                 ;
;     -- USE_EAB             ; ON                                                                                                                  ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                                                                                                 ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                           ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                                                                                               ;
; Entity Instance            ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                                                                                      ;
;     -- LPM_WIDTH           ; 8                                                                                                                                                               ;
;     -- LPM_NUMWORDS        ; 4                                                                                                                                                               ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                              ;
;     -- USE_EAB             ; OFF                                                                                                                                                             ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                ;
+-------------------------------+---------------------------------------------+
; Name                          ; Value                                       ;
+-------------------------------+---------------------------------------------+
; Number of entity instances    ; 2                                           ;
; Entity Instance               ; syspll:inst_syspll|altpll:altpll_component  ;
;     -- OPERATION_MODE         ; NORMAL                                      ;
;     -- PLL_TYPE               ; AUTO                                        ;
;     -- PRIMARY_CLOCK          ; INCLK0                                      ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                       ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                           ;
;     -- VCO_MULTIPLY_BY        ; 0                                           ;
;     -- VCO_DIVIDE_BY          ; 0                                           ;
; Entity Instance               ; syspll:inst_peripll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                      ;
;     -- PLL_TYPE               ; AUTO                                        ;
;     -- PRIMARY_CLOCK          ; INCLK0                                      ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                       ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                           ;
;     -- VCO_MULTIPLY_BY        ; 0                                           ;
;     -- VCO_DIVIDE_BY          ; 0                                           ;
+-------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003" ;
+-----------+--------+----------+----------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                        ;
+-----------+--------+----------+----------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                   ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                   ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                         ;
; out_error ; Output ; Info     ; Explicitly unconnected                                         ;
+-----------+--------+----------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002" ;
+-----------+--------+----------+----------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                        ;
+-----------+--------+----------+----------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                   ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                   ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                         ;
; out_error ; Output ; Info     ; Explicitly unconnected                                         ;
+-----------+--------+----------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001" ;
+-----------+--------+----------+----------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                        ;
+-----------+--------+----------+----------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                   ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                   ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                         ;
; out_error ; Output ; Info     ; Explicitly unconnected                                         ;
+-----------+--------+----------+----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser" ;
+-----------+--------+----------+------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                    ;
+-----------+--------+----------+------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                               ;
; in_error  ; Input  ; Info     ; Stuck at GND                                               ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                     ;
; out_error ; Output ; Info     ; Explicitly unconnected                                     ;
+-----------+--------+----------+------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                    ;
+----------------------+--------+----------+--------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                               ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.        ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                               ;
; sink_burstsize[2..1] ; Input  ; Info     ; Stuck at GND                                                                               ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at VCC                                                                               ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.        ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.        ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.        ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                     ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.        ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                     ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                     ;
+----------------------+--------+----------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|altera_merlin_width_adapter:width_adapter_001" ;
+----------------------+-------+----------+-----------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                       ;
+----------------------+-------+----------+-----------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                  ;
+----------------------+-------+----------+-----------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|altera_merlin_width_adapter:width_adapter" ;
+----------------------+-------+----------+-------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                   ;
+----------------------+-------+----------+-------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                              ;
+----------------------+-------+----------+-------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|cq_viola_rsp_xbar_mux_003:rsp_xbar_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                          ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; b[11..1] ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                     ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                              ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|cq_viola_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                           ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; b[7..1] ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                      ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                               ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|cq_viola_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                   ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; b[5..1] ; Input  ; Info     ; Stuck at GND                                                                                              ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                              ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                       ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|cq_viola_cmd_xbar_mux_001:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                            ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; b[5..3] ; Input ; Info     ; Stuck at GND                                                                                                       ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|cq_viola_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                    ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                               ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|altera_reset_controller:rst_controller_001" ;
+------------+--------+----------+-----------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                             ;
+------------+--------+----------+-----------------------------------------------------+
; reset_req  ; Output ; Info     ; Explicitly unconnected                              ;
; reset_in1  ; Input  ; Info     ; Stuck at GND                                        ;
; reset_in2  ; Input  ; Info     ; Stuck at GND                                        ;
; reset_in3  ; Input  ; Info     ; Stuck at GND                                        ;
; reset_in4  ; Input  ; Info     ; Stuck at GND                                        ;
; reset_in5  ; Input  ; Info     ; Stuck at GND                                        ;
; reset_in6  ; Input  ; Info     ; Stuck at GND                                        ;
; reset_in7  ; Input  ; Info     ; Stuck at GND                                        ;
; reset_in8  ; Input  ; Info     ; Stuck at GND                                        ;
; reset_in9  ; Input  ; Info     ; Stuck at GND                                        ;
; reset_in10 ; Input  ; Info     ; Stuck at GND                                        ;
; reset_in11 ; Input  ; Info     ; Stuck at GND                                        ;
; reset_in12 ; Input  ; Info     ; Stuck at GND                                        ;
; reset_in13 ; Input  ; Info     ; Stuck at GND                                        ;
; reset_in14 ; Input  ; Info     ; Stuck at GND                                        ;
; reset_in15 ; Input  ; Info     ; Stuck at GND                                        ;
+------------+--------+----------+-----------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|altera_reset_controller:rst_controller" ;
+------------+-------+----------+--------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                          ;
+------------+-------+----------+--------------------------------------------------+
; reset_in1  ; Input ; Info     ; Stuck at GND                                     ;
; reset_in2  ; Input ; Info     ; Stuck at GND                                     ;
; reset_in3  ; Input ; Info     ; Stuck at GND                                     ;
; reset_in4  ; Input ; Info     ; Stuck at GND                                     ;
; reset_in5  ; Input ; Info     ; Stuck at GND                                     ;
; reset_in6  ; Input ; Info     ; Stuck at GND                                     ;
; reset_in7  ; Input ; Info     ; Stuck at GND                                     ;
; reset_in8  ; Input ; Info     ; Stuck at GND                                     ;
; reset_in9  ; Input ; Info     ; Stuck at GND                                     ;
; reset_in10 ; Input ; Info     ; Stuck at GND                                     ;
; reset_in11 ; Input ; Info     ; Stuck at GND                                     ;
; reset_in12 ; Input ; Info     ; Stuck at GND                                     ;
; reset_in13 ; Input ; Info     ; Stuck at GND                                     ;
; reset_in14 ; Input ; Info     ; Stuck at GND                                     ;
; reset_in15 ; Input ; Info     ; Stuck at GND                                     ;
+------------+-------+----------+--------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|cq_viola_id_router_004:id_router_004|cq_viola_id_router_004_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                    ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.        ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                     ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                     ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|cq_viola_addr_router_003:addr_router_003|cq_viola_addr_router_003_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                              ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                               ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                               ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|cq_viola_id_router_003:id_router_003|cq_viola_id_router_003_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                    ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.        ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                     ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                     ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|cq_viola_id_router_002:id_router_002|cq_viola_id_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                    ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.        ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                     ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                     ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|cq_viola_id_router_001:id_router_001|cq_viola_id_router_001_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                    ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.        ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                     ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                     ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|cq_viola_id_router:id_router|cq_viola_id_router_default_decode:the_default_decode"      ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                              ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                              ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|cq_viola_addr_router_002:addr_router_002|cq_viola_addr_router_002_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                              ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                               ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                               ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|cq_viola_addr_router_001:addr_router_001|cq_viola_addr_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                              ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                               ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                               ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|cq_viola_addr_router:addr_router|cq_viola_addr_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                  ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                   ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                   ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|altera_avalon_sc_fifo:epcs_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                              ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                               ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|altera_merlin_slave_agent:epcs_spi_spi_control_port_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                   ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                              ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                    ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                              ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|altera_avalon_sc_fifo:gpio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                              ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                               ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|altera_merlin_slave_agent:gpio_0_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+---------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                   ;
+-------------------------+--------+----------+---------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                              ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                    ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                              ;
+-------------------------+--------+----------+---------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                           ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                            ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|altera_merlin_slave_agent:led_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                ;
+-------------------------+--------+----------+------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                           ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                 ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                           ;
+-------------------------+--------+----------+------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                     ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                      ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                 ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|altera_merlin_slave_agent:systimer_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                     ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                      ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                        ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                         ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                             ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                        ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                              ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                        ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|altera_merlin_master_agent:peripherals_bridge_m0_translator_avalon_universal_master_0_agent" ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                 ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------+
; av_response             ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                            ;
; av_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                  ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                            ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                       ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                             ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                             ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                          ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                           ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|altera_merlin_slave_agent:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                               ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                          ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                          ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                               ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                          ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                              ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+--------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                  ;
+-------------------------+--------+----------+--------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                             ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                   ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                             ;
+-------------------------+--------+----------+--------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                  ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                   ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|altera_merlin_slave_agent:ipl_memory_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                       ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                  ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                        ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                  ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|altera_avalon_sc_fifo:nios2_e_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                              ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                               ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|altera_merlin_slave_agent:nios2_e_jtag_debug_module_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                   ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                              ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                    ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                              ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|altera_merlin_master_agent:physicaloid_bridge_avalon_master_translator_avalon_universal_master_0_agent" ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                            ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; av_response             ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                             ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|altera_merlin_master_agent:nios2_e_data_master_translator_avalon_universal_master_0_agent" ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                               ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------+
; av_response             ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                          ;
; av_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|altera_merlin_master_agent:nios2_e_instruction_master_translator_avalon_universal_master_0_agent" ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                      ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; av_response             ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                       ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|altera_merlin_slave_translator:epcs_spi_spi_control_port_translator" ;
+--------------------------+--------+----------+----------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                        ;
+--------------------------+--------+----------+----------------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                         ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                         ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                         ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                         ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                   ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                   ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                         ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                         ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                         ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                   ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                         ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                         ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                         ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                   ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                   ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                         ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                         ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                   ;
+--------------------------+--------+----------+----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|altera_merlin_slave_translator:gpio_0_s1_translator" ;
+--------------------------+--------+----------+------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                        ;
+--------------------------+--------+----------+------------------------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected                         ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                         ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                         ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                         ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                         ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                   ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                   ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                         ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                         ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                         ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                   ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                         ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                         ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                         ;
; av_response              ; Input  ; Info     ; Stuck at GND                                   ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                   ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                         ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                         ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                   ;
+--------------------------+--------+----------+------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|altera_merlin_slave_translator:led_s1_translator" ;
+--------------------------+--------+----------+---------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                     ;
+--------------------------+--------+----------+---------------------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected                      ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                      ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                      ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                      ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                      ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                      ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                      ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                      ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                      ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                      ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                      ;
; av_response              ; Input  ; Info     ; Stuck at GND                                ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                      ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                      ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                ;
+--------------------------+--------+----------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" ;
+--------------------------+--------+----------+------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                          ;
+--------------------------+--------+----------+------------------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                           ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                           ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                           ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                           ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                     ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                           ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                           ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                           ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                     ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                           ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                           ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                           ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                     ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                     ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                           ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                           ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                     ;
+--------------------------+--------+----------+------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|altera_merlin_slave_translator:systimer_s1_translator" ;
+--------------------------+--------+----------+--------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                          ;
+--------------------------+--------+----------+--------------------------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected                           ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                           ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                           ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                           ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                           ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                     ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                     ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                           ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                           ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                           ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                     ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                           ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                           ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                           ;
; av_response              ; Input  ; Info     ; Stuck at GND                                     ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                     ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                           ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                           ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                     ;
+--------------------------+--------+----------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|altera_merlin_slave_translator:sysid_control_slave_translator" ;
+--------------------------+--------+----------+----------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                  ;
+--------------------------+--------+----------+----------------------------------------------------------+
; av_write                 ; Output ; Info     ; Explicitly unconnected                                   ;
; av_read                  ; Output ; Info     ; Explicitly unconnected                                   ;
; av_writedata             ; Output ; Info     ; Explicitly unconnected                                   ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                   ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                   ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                   ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                   ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                             ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                             ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                   ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                   ;
; av_chipselect            ; Output ; Info     ; Explicitly unconnected                                   ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                   ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                             ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                   ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                   ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                   ;
; av_response              ; Input  ; Info     ; Stuck at GND                                             ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                             ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                   ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                   ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                             ;
+--------------------------+--------+----------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|altera_merlin_master_translator:peripherals_bridge_m0_translator" ;
+--------------------------+--------+----------+-------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                     ;
+--------------------------+--------+----------+-------------------------------------------------------------+
; av_beginbursttransfer    ; Input  ; Info     ; Stuck at GND                                                ;
; av_begintransfer         ; Input  ; Info     ; Stuck at GND                                                ;
; av_chipselect            ; Input  ; Info     ; Stuck at GND                                                ;
; av_lock                  ; Input  ; Info     ; Stuck at GND                                                ;
; uav_clken                ; Output ; Info     ; Explicitly unconnected                                      ;
; av_clken                 ; Input  ; Info     ; Stuck at VCC                                                ;
; uav_response             ; Input  ; Info     ; Stuck at GND                                                ;
; av_response              ; Output ; Info     ; Explicitly unconnected                                      ;
; uav_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                      ;
; uav_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                ;
; av_writeresponserequest  ; Input  ; Info     ; Stuck at GND                                                ;
; av_writeresponsevalid    ; Output ; Info     ; Explicitly unconnected                                      ;
+--------------------------+--------+----------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|altera_merlin_slave_translator:peripherals_bridge_s0_translator" ;
+--------------------------+--------+----------+------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                    ;
+--------------------------+--------+----------+------------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                     ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                     ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                     ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                     ;
; av_chipselect            ; Output ; Info     ; Explicitly unconnected                                     ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                     ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                               ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                     ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                     ;
; av_response              ; Input  ; Info     ; Stuck at GND                                               ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                               ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                     ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                     ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                               ;
+--------------------------+--------+----------+------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|altera_merlin_slave_translator:sdram_s1_translator" ;
+--------------------------+--------+----------+-----------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                       ;
+--------------------------+--------+----------+-----------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                        ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                        ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                        ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                        ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                        ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                        ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                  ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                        ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                        ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                        ;
; av_response              ; Input  ; Info     ; Stuck at GND                                  ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                  ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                        ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                        ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                  ;
+--------------------------+--------+----------+-----------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|altera_merlin_slave_translator:ipl_memory_s1_translator" ;
+--------------------------+--------+----------+----------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                            ;
+--------------------------+--------+----------+----------------------------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected                             ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                             ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                             ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                             ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                       ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                       ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                             ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                             ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                       ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                             ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                             ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                             ;
; av_response              ; Input  ; Info     ; Stuck at GND                                       ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                       ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                             ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                             ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                       ;
+--------------------------+--------+----------+----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|altera_merlin_slave_translator:nios2_e_jtag_debug_module_translator" ;
+--------------------------+--------+----------+----------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                        ;
+--------------------------+--------+----------+----------------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                         ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                         ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                         ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                   ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                         ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                         ;
; av_chipselect            ; Output ; Info     ; Explicitly unconnected                                         ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                         ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                   ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                         ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                         ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                   ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                   ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                         ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                         ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                   ;
+--------------------------+--------+----------+----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|altera_merlin_master_translator:physicaloid_bridge_avalon_master_translator" ;
+--------------------------+--------+----------+------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                ;
+--------------------------+--------+----------+------------------------------------------------------------------------+
; av_burstcount            ; Input  ; Info     ; Stuck at VCC                                                           ;
; av_beginbursttransfer    ; Input  ; Info     ; Stuck at GND                                                           ;
; av_begintransfer         ; Input  ; Info     ; Stuck at GND                                                           ;
; av_chipselect            ; Input  ; Info     ; Stuck at GND                                                           ;
; av_lock                  ; Input  ; Info     ; Stuck at GND                                                           ;
; av_debugaccess           ; Input  ; Info     ; Stuck at GND                                                           ;
; uav_clken                ; Output ; Info     ; Explicitly unconnected                                                 ;
; av_clken                 ; Input  ; Info     ; Stuck at VCC                                                           ;
; uav_response             ; Input  ; Info     ; Stuck at GND                                                           ;
; av_response              ; Output ; Info     ; Explicitly unconnected                                                 ;
; uav_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                 ;
; uav_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                           ;
; av_writeresponserequest  ; Input  ; Info     ; Stuck at GND                                                           ;
; av_writeresponsevalid    ; Output ; Info     ; Explicitly unconnected                                                 ;
+--------------------------+--------+----------+------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|altera_merlin_master_translator:nios2_e_data_master_translator" ;
+--------------------------+--------+----------+-----------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                   ;
+--------------------------+--------+----------+-----------------------------------------------------------+
; av_burstcount            ; Input  ; Info     ; Stuck at VCC                                              ;
; av_beginbursttransfer    ; Input  ; Info     ; Stuck at GND                                              ;
; av_begintransfer         ; Input  ; Info     ; Stuck at GND                                              ;
; av_chipselect            ; Input  ; Info     ; Stuck at GND                                              ;
; av_readdatavalid         ; Output ; Info     ; Explicitly unconnected                                    ;
; av_lock                  ; Input  ; Info     ; Stuck at GND                                              ;
; uav_clken                ; Output ; Info     ; Explicitly unconnected                                    ;
; av_clken                 ; Input  ; Info     ; Stuck at VCC                                              ;
; uav_response             ; Input  ; Info     ; Stuck at GND                                              ;
; av_response              ; Output ; Info     ; Explicitly unconnected                                    ;
; uav_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                    ;
; uav_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                              ;
; av_writeresponserequest  ; Input  ; Info     ; Stuck at GND                                              ;
; av_writeresponsevalid    ; Output ; Info     ; Explicitly unconnected                                    ;
+--------------------------+--------+----------+-----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|altera_merlin_master_translator:nios2_e_instruction_master_translator" ;
+--------------------------+--------+----------+------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                          ;
+--------------------------+--------+----------+------------------------------------------------------------------+
; av_burstcount            ; Input  ; Info     ; Stuck at VCC                                                     ;
; av_byteenable            ; Input  ; Info     ; Stuck at VCC                                                     ;
; av_beginbursttransfer    ; Input  ; Info     ; Stuck at GND                                                     ;
; av_begintransfer         ; Input  ; Info     ; Stuck at GND                                                     ;
; av_chipselect            ; Input  ; Info     ; Stuck at GND                                                     ;
; av_readdatavalid         ; Output ; Info     ; Explicitly unconnected                                           ;
; av_write                 ; Input  ; Info     ; Stuck at GND                                                     ;
; av_writedata             ; Input  ; Info     ; Stuck at GND                                                     ;
; av_lock                  ; Input  ; Info     ; Stuck at GND                                                     ;
; av_debugaccess           ; Input  ; Info     ; Stuck at GND                                                     ;
; uav_clken                ; Output ; Info     ; Explicitly unconnected                                           ;
; av_clken                 ; Input  ; Info     ; Stuck at VCC                                                     ;
; uav_response             ; Input  ; Info     ; Stuck at GND                                                     ;
; av_response              ; Output ; Info     ; Explicitly unconnected                                           ;
; uav_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                           ;
; uav_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                     ;
; av_writeresponserequest  ; Input  ; Info     ; Stuck at GND                                                     ;
; av_writeresponsevalid    ; Output ; Info     ; Explicitly unconnected                                           ;
+--------------------------+--------+----------+------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|cq_viola_epcs_spi:epcs_spi"                                                                         ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; endofpacket   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif"                      ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                  ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; test_infifo_usedw_sig ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by"                                              ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                            ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; in_channel ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "in_channel[7..1]" will be connected to GND. ;
; in_channel ; Input ; Info     ; Stuck at GND                                                                                                                                       ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_bytes_to_packets:inst_by2pk" ;
+-------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                             ;
+-------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; out_channel ; Output ; Info     ; Explicitly unconnected                                                                              ;
+-------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                             ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                 ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                 ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic"                                                     ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tck            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rti            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; shift          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; update         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; irq            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|cq_viola_jtag_uart:jtag_uart"                                                                       ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cq_viola_nios2_e_jtag_debug_module_phy" ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                     ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                    ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                    ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                    ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                    ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                    ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                    ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                    ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                    ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                    ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                    ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                    ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                    ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                    ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                    ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                    ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                    ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                    ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                    ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                    ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                    ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                           ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                           ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_pib:the_cq_viola_nios2_e_nios2_oci_pib" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                          ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clkx2   ; Input  ; Info     ; Stuck at GND                                                                                                                                                     ;
; tr_clk  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                              ;
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                              ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_fifo:the_cq_viola_nios2_e_nios2_oci_fifo|cq_viola_nios2_e_nios2_oci_fifowp_inc:cq_viola_nios2_e_nios2_oci_fifowp_inc_fifowp" ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                            ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifowp_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_dtrace:the_cq_viola_nios2_e_nios2_oci_dtrace|cq_viola_nios2_e_nios2_oci_td_mode:cq_viola_nios2_e_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                               ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                   ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_itrace:the_cq_viola_nios2_e_nios2_oci_itrace"          ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_dbrk:the_cq_viola_nios2_e_nios2_oci_dbrk" ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                       ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                           ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_xbrk:the_cq_viola_nios2_e_nios2_oci_xbrk" ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                       ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                           ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_debug:the_cq_viola_nios2_e_nios2_oci_debug" ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                              ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                                                         ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci"  ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                             ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; oci_ienable[31..10] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oci_ienable[7..1]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_test_bench:the_cq_viola_nios2_e_test_bench" ;
+-----------------+-------+----------+-------------------------------------------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                                                   ;
+-----------------+-------+----------+-------------------------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input ; Info     ; Stuck at GND                                                                              ;
; i_address[1..0] ; Input ; Info     ; Stuck at GND                                                                              ;
+-----------------+-------+----------+-------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|cq_viola_nios2_e:nios2_e"          ;
+--------------------------------+--------+----------+------------------------+
; Port                           ; Type   ; Severity ; Details                ;
+--------------------------------+--------+----------+------------------------+
; jtag_debug_module_resetrequest ; Output ; Info     ; Explicitly unconnected ;
; no_ci_readra                   ; Output ; Info     ; Explicitly unconnected ;
+--------------------------------+--------+----------+------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:12     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Oct 23 13:25:49 2013
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off testsuite -c testsuite
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Warning (12019): Can't analyze file -- file scif_test/scif_loopback.vhd is missing
Info (12021): Found 1 design units, including 1 entities, in source file cq_viola/synthesis/cq_viola.v
    Info (12023): Found entity 1: cq_viola
Info (12021): Found 1 design units, including 1 entities, in source file cq_viola/synthesis/submodules/altera_irq_clock_crosser.sv
    Info (12023): Found entity 1: altera_irq_clock_crosser
Info (12021): Found 1 design units, including 1 entities, in source file cq_viola/synthesis/submodules/cq_viola_irq_mapper.sv
    Info (12023): Found entity 1: cq_viola_irq_mapper
Info (12021): Found 1 design units, including 1 entities, in source file cq_viola/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_handshake_clock_crosser
Info (12021): Found 1 design units, including 1 entities, in source file cq_viola/synthesis/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser
Info (12021): Found 1 design units, including 1 entities, in source file cq_viola/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base
Info (12021): Found 1 design units, including 1 entities, in source file cq_viola/synthesis/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter
Info (12021): Found 1 design units, including 1 entities, in source file cq_viola/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment
Info (12021): Found 1 design units, including 1 entities, in source file cq_viola/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor
Info (12021): Found 2 design units, including 2 entities, in source file cq_viola/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator
    Info (12023): Found entity 2: altera_merlin_arb_adder
Info (12021): Found 1 design units, including 1 entities, in source file cq_viola/synthesis/submodules/cq_viola_rsp_xbar_mux_003.sv
    Info (12023): Found entity 1: cq_viola_rsp_xbar_mux_003
Info (12021): Found 1 design units, including 1 entities, in source file cq_viola/synthesis/submodules/cq_viola_rsp_xbar_demux_004.sv
    Info (12023): Found entity 1: cq_viola_rsp_xbar_demux_004
Info (12021): Found 1 design units, including 1 entities, in source file cq_viola/synthesis/submodules/cq_viola_cmd_xbar_demux_003.sv
    Info (12023): Found entity 1: cq_viola_cmd_xbar_demux_003
Info (12021): Found 1 design units, including 1 entities, in source file cq_viola/synthesis/submodules/cq_viola_rsp_xbar_mux_001.sv
    Info (12023): Found entity 1: cq_viola_rsp_xbar_mux_001
Info (12021): Found 1 design units, including 1 entities, in source file cq_viola/synthesis/submodules/cq_viola_rsp_xbar_mux.sv
    Info (12023): Found entity 1: cq_viola_rsp_xbar_mux
Info (12021): Found 1 design units, including 1 entities, in source file cq_viola/synthesis/submodules/cq_viola_rsp_xbar_demux.sv
    Info (12023): Found entity 1: cq_viola_rsp_xbar_demux
Info (12021): Found 1 design units, including 1 entities, in source file cq_viola/synthesis/submodules/cq_viola_cmd_xbar_mux_001.sv
    Info (12023): Found entity 1: cq_viola_cmd_xbar_mux_001
Info (12021): Found 1 design units, including 1 entities, in source file cq_viola/synthesis/submodules/cq_viola_cmd_xbar_mux.sv
    Info (12023): Found entity 1: cq_viola_cmd_xbar_mux
Info (12021): Found 1 design units, including 1 entities, in source file cq_viola/synthesis/submodules/cq_viola_cmd_xbar_demux_002.sv
    Info (12023): Found entity 1: cq_viola_cmd_xbar_demux_002
Info (12021): Found 1 design units, including 1 entities, in source file cq_viola/synthesis/submodules/cq_viola_cmd_xbar_demux_001.sv
    Info (12023): Found entity 1: cq_viola_cmd_xbar_demux_001
Info (12021): Found 1 design units, including 1 entities, in source file cq_viola/synthesis/submodules/cq_viola_cmd_xbar_demux.sv
    Info (12023): Found entity 1: cq_viola_cmd_xbar_demux
Info (12021): Found 1 design units, including 1 entities, in source file cq_viola/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file cq_viola/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Info (12021): Found 7 design units, including 7 entities, in source file cq_viola/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min
    Info (12023): Found entity 5: altera_merlin_burst_adapter
    Info (12023): Found entity 6: altera_merlin_burst_adapter_uncompressed_only
    Info (12023): Found entity 7: altera_merlin_burst_adapter_full
Info (12021): Found 1 design units, including 1 entities, in source file cq_viola/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter
Info (12021): Found 2 design units, including 2 entities, in source file cq_viola/synthesis/submodules/cq_viola_id_router_004.sv
    Info (12023): Found entity 1: cq_viola_id_router_004_default_decode
    Info (12023): Found entity 2: cq_viola_id_router_004
Info (12021): Found 2 design units, including 2 entities, in source file cq_viola/synthesis/submodules/cq_viola_addr_router_003.sv
    Info (12023): Found entity 1: cq_viola_addr_router_003_default_decode
    Info (12023): Found entity 2: cq_viola_addr_router_003
Info (12021): Found 2 design units, including 2 entities, in source file cq_viola/synthesis/submodules/cq_viola_id_router_003.sv
    Info (12023): Found entity 1: cq_viola_id_router_003_default_decode
    Info (12023): Found entity 2: cq_viola_id_router_003
Info (12021): Found 2 design units, including 2 entities, in source file cq_viola/synthesis/submodules/cq_viola_id_router_002.sv
    Info (12023): Found entity 1: cq_viola_id_router_002_default_decode
    Info (12023): Found entity 2: cq_viola_id_router_002
Info (12021): Found 2 design units, including 2 entities, in source file cq_viola/synthesis/submodules/cq_viola_id_router_001.sv
    Info (12023): Found entity 1: cq_viola_id_router_001_default_decode
    Info (12023): Found entity 2: cq_viola_id_router_001
Info (12021): Found 2 design units, including 2 entities, in source file cq_viola/synthesis/submodules/cq_viola_id_router.sv
    Info (12023): Found entity 1: cq_viola_id_router_default_decode
    Info (12023): Found entity 2: cq_viola_id_router
Info (12021): Found 2 design units, including 2 entities, in source file cq_viola/synthesis/submodules/cq_viola_addr_router_002.sv
    Info (12023): Found entity 1: cq_viola_addr_router_002_default_decode
    Info (12023): Found entity 2: cq_viola_addr_router_002
Info (12021): Found 2 design units, including 2 entities, in source file cq_viola/synthesis/submodules/cq_viola_addr_router_001.sv
    Info (12023): Found entity 1: cq_viola_addr_router_001_default_decode
    Info (12023): Found entity 2: cq_viola_addr_router_001
Info (12021): Found 2 design units, including 2 entities, in source file cq_viola/synthesis/submodules/cq_viola_addr_router.sv
    Info (12023): Found entity 1: cq_viola_addr_router_default_decode
    Info (12023): Found entity 2: cq_viola_addr_router
Info (12021): Found 1 design units, including 1 entities, in source file cq_viola/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo
Info (12021): Found 1 design units, including 1 entities, in source file cq_viola/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent
Info (12021): Found 1 design units, including 1 entities, in source file cq_viola/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent
Info (12021): Found 1 design units, including 1 entities, in source file cq_viola/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator
Info (12021): Found 1 design units, including 1 entities, in source file cq_viola/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator
Info (12021): Found 1 design units, including 1 entities, in source file cq_viola/synthesis/submodules/altera_avalon_mm_bridge.v
    Info (12023): Found entity 1: altera_avalon_mm_bridge
Info (12021): Found 1 design units, including 1 entities, in source file cq_viola/synthesis/submodules/cq_viola_epcs_spi.v
    Info (12023): Found entity 1: cq_viola_epcs_spi
Info (12021): Found 7 design units, including 7 entities, in source file cq_viola/synthesis/submodules/altera_avalon_packets_to_master.v
    Info (12023): Found entity 1: altera_avalon_packets_to_master
    Info (12023): Found entity 2: packets_to_fifo
    Info (12023): Found entity 3: fifo_buffer_single_clock_fifo
    Info (12023): Found entity 4: fifo_buffer_scfifo_with_controls
    Info (12023): Found entity 5: fifo_buffer
    Info (12023): Found entity 6: fifo_to_packet
    Info (12023): Found entity 7: packets_to_master
Info (12021): Found 1 design units, including 1 entities, in source file cq_viola/synthesis/submodules/altera_avalon_st_bytes_to_packets.v
    Info (12023): Found entity 1: altera_avalon_st_bytes_to_packets
Info (12021): Found 1 design units, including 1 entities, in source file cq_viola/synthesis/submodules/altera_avalon_st_packets_to_bytes.v
    Info (12023): Found entity 1: altera_avalon_st_packets_to_bytes
Info (12021): Found 1 design units, including 1 entities, in source file cq_viola/synthesis/submodules/physicaloid_avalonmm_bridge.v
    Info (12023): Found entity 1: physicaloid_avalonmm_bridge
Info (12021): Found 1 design units, including 1 entities, in source file cq_viola/synthesis/submodules/physicaloid_bytes_to_scif.v
    Info (12023): Found entity 1: physicaloid_bytes_to_scif
Info (12021): Found 1 design units, including 1 entities, in source file cq_viola/synthesis/submodules/physicaloid_scif_infifo.v
    Info (12023): Found entity 1: physicaloid_scif_infifo
Info (12021): Found 1 design units, including 1 entities, in source file cq_viola/synthesis/submodules/cq_viola_gpio_0.v
    Info (12023): Found entity 1: cq_viola_gpio_0
Info (12021): Found 2 design units, including 2 entities, in source file cq_viola/synthesis/submodules/cq_viola_sdram.v
    Info (12023): Found entity 1: cq_viola_sdram_input_efifo_module
    Info (12023): Found entity 2: cq_viola_sdram
Info (12021): Found 1 design units, including 1 entities, in source file cq_viola/synthesis/submodules/cq_viola_led.v
    Info (12023): Found entity 1: cq_viola_led
Info (12021): Found 1 design units, including 1 entities, in source file cq_viola/synthesis/submodules/cq_viola_systimer.v
    Info (12023): Found entity 1: cq_viola_systimer
Info (12021): Found 1 design units, including 1 entities, in source file cq_viola/synthesis/submodules/cq_viola_sysid.v
    Info (12023): Found entity 1: cq_viola_sysid
Info (12021): Found 1 design units, including 1 entities, in source file cq_viola/synthesis/submodules/cq_viola_ipl_memory.v
    Info (12023): Found entity 1: cq_viola_ipl_memory
Info (12021): Found 5 design units, including 5 entities, in source file cq_viola/synthesis/submodules/cq_viola_jtag_uart.v
    Info (12023): Found entity 1: cq_viola_jtag_uart_sim_scfifo_w
    Info (12023): Found entity 2: cq_viola_jtag_uart_scfifo_w
    Info (12023): Found entity 3: cq_viola_jtag_uart_sim_scfifo_r
    Info (12023): Found entity 4: cq_viola_jtag_uart_scfifo_r
    Info (12023): Found entity 5: cq_viola_jtag_uart
Info (12021): Found 21 design units, including 21 entities, in source file cq_viola/synthesis/submodules/cq_viola_nios2_e.v
    Info (12023): Found entity 1: cq_viola_nios2_e_register_bank_a_module
    Info (12023): Found entity 2: cq_viola_nios2_e_register_bank_b_module
    Info (12023): Found entity 3: cq_viola_nios2_e_nios2_oci_debug
    Info (12023): Found entity 4: cq_viola_nios2_e_ociram_sp_ram_module
    Info (12023): Found entity 5: cq_viola_nios2_e_nios2_ocimem
    Info (12023): Found entity 6: cq_viola_nios2_e_nios2_avalon_reg
    Info (12023): Found entity 7: cq_viola_nios2_e_nios2_oci_break
    Info (12023): Found entity 8: cq_viola_nios2_e_nios2_oci_xbrk
    Info (12023): Found entity 9: cq_viola_nios2_e_nios2_oci_dbrk
    Info (12023): Found entity 10: cq_viola_nios2_e_nios2_oci_itrace
    Info (12023): Found entity 11: cq_viola_nios2_e_nios2_oci_td_mode
    Info (12023): Found entity 12: cq_viola_nios2_e_nios2_oci_dtrace
    Info (12023): Found entity 13: cq_viola_nios2_e_nios2_oci_compute_tm_count
    Info (12023): Found entity 14: cq_viola_nios2_e_nios2_oci_fifowp_inc
    Info (12023): Found entity 15: cq_viola_nios2_e_nios2_oci_fifocount_inc
    Info (12023): Found entity 16: cq_viola_nios2_e_nios2_oci_fifo
    Info (12023): Found entity 17: cq_viola_nios2_e_nios2_oci_pib
    Info (12023): Found entity 18: cq_viola_nios2_e_nios2_oci_im
    Info (12023): Found entity 19: cq_viola_nios2_e_nios2_performance_monitors
    Info (12023): Found entity 20: cq_viola_nios2_e_nios2_oci
    Info (12023): Found entity 21: cq_viola_nios2_e
Info (12021): Found 1 design units, including 1 entities, in source file cq_viola/synthesis/submodules/cq_viola_nios2_e_jtag_debug_module_sysclk.v
    Info (12023): Found entity 1: cq_viola_nios2_e_jtag_debug_module_sysclk
Info (12021): Found 1 design units, including 1 entities, in source file cq_viola/synthesis/submodules/cq_viola_nios2_e_jtag_debug_module_tck.v
    Info (12023): Found entity 1: cq_viola_nios2_e_jtag_debug_module_tck
Info (12021): Found 1 design units, including 1 entities, in source file cq_viola/synthesis/submodules/cq_viola_nios2_e_jtag_debug_module_wrapper.v
    Info (12023): Found entity 1: cq_viola_nios2_e_jtag_debug_module_wrapper
Info (12021): Found 1 design units, including 1 entities, in source file cq_viola/synthesis/submodules/cq_viola_nios2_e_oci_test_bench.v
    Info (12023): Found entity 1: cq_viola_nios2_e_oci_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file cq_viola/synthesis/submodules/cq_viola_nios2_e_test_bench.v
    Info (12023): Found entity 1: cq_viola_nios2_e_test_bench
Info (12021): Found 2 design units, including 1 entities, in source file pll/syspll.vhd
    Info (12022): Found design unit 1: syspll-SYN
    Info (12023): Found entity 1: syspll
Info (12021): Found 1 design units, including 1 entities, in source file testsuite.bdf
    Info (12023): Found entity 1: testsuite
Warning (10037): Verilog HDL or VHDL warning at cq_viola_nios2_e.v(1567): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at cq_viola_nios2_e.v(1569): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at cq_viola_nios2_e.v(1725): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at cq_viola_nios2_e.v(2553): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at cq_viola_sdram.v(316): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at cq_viola_sdram.v(326): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at cq_viola_sdram.v(336): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at cq_viola_sdram.v(680): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at cq_viola_epcs_spi.v(401): conditional expression evaluates to a constant
Info (12127): Elaborating entity "testsuite" for the top level hierarchy
Info (12128): Elaborating entity "cq_viola" for hierarchy "cq_viola:inst"
Info (12128): Elaborating entity "cq_viola_nios2_e" for hierarchy "cq_viola:inst|cq_viola_nios2_e:nios2_e"
Info (12128): Elaborating entity "cq_viola_nios2_e_test_bench" for hierarchy "cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_test_bench:the_cq_viola_nios2_e_test_bench"
Info (12128): Elaborating entity "cq_viola_nios2_e_register_bank_a_module" for hierarchy "cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_register_bank_a_module:cq_viola_nios2_e_register_bank_a"
Info (12128): Elaborating entity "altsyncram" for hierarchy "cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_register_bank_a_module:cq_viola_nios2_e_register_bank_a|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_register_bank_a_module:cq_viola_nios2_e_register_bank_a|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_register_bank_a_module:cq_viola_nios2_e_register_bank_a|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "cq_viola_nios2_e_rf_ram_a.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mjg1.tdf
    Info (12023): Found entity 1: altsyncram_mjg1
Info (12128): Elaborating entity "altsyncram_mjg1" for hierarchy "cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_register_bank_a_module:cq_viola_nios2_e_register_bank_a|altsyncram:the_altsyncram|altsyncram_mjg1:auto_generated"
Info (12128): Elaborating entity "cq_viola_nios2_e_register_bank_b_module" for hierarchy "cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_register_bank_b_module:cq_viola_nios2_e_register_bank_b"
Info (12128): Elaborating entity "altsyncram" for hierarchy "cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_register_bank_b_module:cq_viola_nios2_e_register_bank_b|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_register_bank_b_module:cq_viola_nios2_e_register_bank_b|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_register_bank_b_module:cq_viola_nios2_e_register_bank_b|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "cq_viola_nios2_e_rf_ram_b.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_njg1.tdf
    Info (12023): Found entity 1: altsyncram_njg1
Info (12128): Elaborating entity "altsyncram_njg1" for hierarchy "cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_register_bank_b_module:cq_viola_nios2_e_register_bank_b|altsyncram:the_altsyncram|altsyncram_njg1:auto_generated"
Info (12128): Elaborating entity "cq_viola_nios2_e_nios2_oci" for hierarchy "cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci"
Info (12128): Elaborating entity "cq_viola_nios2_e_nios2_oci_debug" for hierarchy "cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_debug:the_cq_viola_nios2_e_nios2_oci_debug"
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_debug:the_cq_viola_nios2_e_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12130): Elaborated megafunction instantiation "cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_debug:the_cq_viola_nios2_e_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12133): Instantiated megafunction "cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_debug:the_cq_viola_nios2_e_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter:
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "cq_viola_nios2_e_nios2_ocimem" for hierarchy "cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_ocimem:the_cq_viola_nios2_e_nios2_ocimem"
Info (12128): Elaborating entity "cq_viola_nios2_e_ociram_sp_ram_module" for hierarchy "cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_ocimem:the_cq_viola_nios2_e_nios2_ocimem|cq_viola_nios2_e_ociram_sp_ram_module:cq_viola_nios2_e_ociram_sp_ram"
Info (12128): Elaborating entity "altsyncram" for hierarchy "cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_ocimem:the_cq_viola_nios2_e_nios2_ocimem|cq_viola_nios2_e_ociram_sp_ram_module:cq_viola_nios2_e_ociram_sp_ram|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_ocimem:the_cq_viola_nios2_e_nios2_ocimem|cq_viola_nios2_e_ociram_sp_ram_module:cq_viola_nios2_e_ociram_sp_ram|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_ocimem:the_cq_viola_nios2_e_nios2_ocimem|cq_viola_nios2_e_ociram_sp_ram_module:cq_viola_nios2_e_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "init_file" = "cq_viola_nios2_e_ociram_default_contents.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_q081.tdf
    Info (12023): Found entity 1: altsyncram_q081
Info (12128): Elaborating entity "altsyncram_q081" for hierarchy "cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_ocimem:the_cq_viola_nios2_e_nios2_ocimem|cq_viola_nios2_e_ociram_sp_ram_module:cq_viola_nios2_e_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_q081:auto_generated"
Info (12128): Elaborating entity "cq_viola_nios2_e_nios2_avalon_reg" for hierarchy "cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_avalon_reg:the_cq_viola_nios2_e_nios2_avalon_reg"
Info (12128): Elaborating entity "cq_viola_nios2_e_nios2_oci_break" for hierarchy "cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_break:the_cq_viola_nios2_e_nios2_oci_break"
Info (12128): Elaborating entity "cq_viola_nios2_e_nios2_oci_xbrk" for hierarchy "cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_xbrk:the_cq_viola_nios2_e_nios2_oci_xbrk"
Info (12128): Elaborating entity "cq_viola_nios2_e_nios2_oci_dbrk" for hierarchy "cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_dbrk:the_cq_viola_nios2_e_nios2_oci_dbrk"
Info (12128): Elaborating entity "cq_viola_nios2_e_nios2_oci_itrace" for hierarchy "cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_itrace:the_cq_viola_nios2_e_nios2_oci_itrace"
Info (12128): Elaborating entity "cq_viola_nios2_e_nios2_oci_dtrace" for hierarchy "cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_dtrace:the_cq_viola_nios2_e_nios2_oci_dtrace"
Info (12128): Elaborating entity "cq_viola_nios2_e_nios2_oci_td_mode" for hierarchy "cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_dtrace:the_cq_viola_nios2_e_nios2_oci_dtrace|cq_viola_nios2_e_nios2_oci_td_mode:cq_viola_nios2_e_nios2_oci_trc_ctrl_td_mode"
Info (12128): Elaborating entity "cq_viola_nios2_e_nios2_oci_fifo" for hierarchy "cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_fifo:the_cq_viola_nios2_e_nios2_oci_fifo"
Info (12128): Elaborating entity "cq_viola_nios2_e_nios2_oci_compute_tm_count" for hierarchy "cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_fifo:the_cq_viola_nios2_e_nios2_oci_fifo|cq_viola_nios2_e_nios2_oci_compute_tm_count:cq_viola_nios2_e_nios2_oci_compute_tm_count_tm_count"
Info (12128): Elaborating entity "cq_viola_nios2_e_nios2_oci_fifowp_inc" for hierarchy "cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_fifo:the_cq_viola_nios2_e_nios2_oci_fifo|cq_viola_nios2_e_nios2_oci_fifowp_inc:cq_viola_nios2_e_nios2_oci_fifowp_inc_fifowp"
Info (12128): Elaborating entity "cq_viola_nios2_e_nios2_oci_fifocount_inc" for hierarchy "cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_fifo:the_cq_viola_nios2_e_nios2_oci_fifo|cq_viola_nios2_e_nios2_oci_fifocount_inc:cq_viola_nios2_e_nios2_oci_fifocount_inc_fifocount"
Info (12128): Elaborating entity "cq_viola_nios2_e_oci_test_bench" for hierarchy "cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_fifo:the_cq_viola_nios2_e_nios2_oci_fifo|cq_viola_nios2_e_oci_test_bench:the_cq_viola_nios2_e_oci_test_bench"
Warning (12158): Entity "cq_viola_nios2_e_oci_test_bench" contains only dangling pins
Info (12128): Elaborating entity "cq_viola_nios2_e_nios2_oci_pib" for hierarchy "cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_pib:the_cq_viola_nios2_e_nios2_oci_pib"
Info (12128): Elaborating entity "cq_viola_nios2_e_nios2_oci_im" for hierarchy "cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_im:the_cq_viola_nios2_e_nios2_oci_im"
Info (12128): Elaborating entity "cq_viola_nios2_e_jtag_debug_module_wrapper" for hierarchy "cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper"
Info (12128): Elaborating entity "cq_viola_nios2_e_jtag_debug_module_tck" for hierarchy "cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck"
Info (12128): Elaborating entity "cq_viola_nios2_e_jtag_debug_module_sysclk" for hierarchy "cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk"
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cq_viola_nios2_e_jtag_debug_module_phy"
Info (12130): Elaborated megafunction instantiation "cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cq_viola_nios2_e_jtag_debug_module_phy"
Info (12133): Instantiated megafunction "cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cq_viola_nios2_e_jtag_debug_module_phy" with the following parameter:
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cq_viola_nios2_e_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst"
Info (12131): Elaborated megafunction instantiation "cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cq_viola_nios2_e_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cq_viola_nios2_e_jtag_debug_module_phy"
Info (12128): Elaborating entity "cq_viola_jtag_uart" for hierarchy "cq_viola:inst|cq_viola_jtag_uart:jtag_uart"
Info (12128): Elaborating entity "cq_viola_jtag_uart_scfifo_w" for hierarchy "cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w"
Info (12128): Elaborating entity "scfifo" for hierarchy "cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo"
Info (12130): Elaborated megafunction instantiation "cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo"
Info (12133): Instantiated megafunction "cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo" with the following parameter:
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf
    Info (12023): Found entity 1: scfifo_jr21
Info (12128): Elaborating entity "scfifo_jr21" for hierarchy "cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf
    Info (12023): Found entity 1: a_dpfifo_q131
Info (12128): Elaborating entity "a_dpfifo_q131" for hierarchy "cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf
    Info (12023): Found entity 1: cntr_do7
Info (12128): Elaborating entity "cntr_do7" for hierarchy "cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw"
Info (12021): Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf
    Info (12023): Found entity 1: dpram_nl21
Info (12128): Elaborating entity "dpram_nl21" for hierarchy "cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf
    Info (12023): Found entity 1: altsyncram_r1m1
Info (12128): Elaborating entity "altsyncram_r1m1" for hierarchy "cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf
    Info (12023): Found entity 1: cntr_1ob
Info (12128): Elaborating entity "cntr_1ob" for hierarchy "cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count"
Info (12128): Elaborating entity "cq_viola_jtag_uart_scfifo_r" for hierarchy "cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r"
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic"
Info (12130): Elaborated megafunction instantiation "cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic"
Info (12133): Instantiated megafunction "cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic" with the following parameter:
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "cq_viola_ipl_memory" for hierarchy "cq_viola:inst|cq_viola_ipl_memory:ipl_memory"
Info (12128): Elaborating entity "altsyncram" for hierarchy "cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "ipl_memory_boot.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "4096"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "12"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_h9c1.tdf
    Info (12023): Found entity 1: altsyncram_h9c1
Info (12128): Elaborating entity "altsyncram_h9c1" for hierarchy "cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated"
Critical Warning (127003): Can't find Memory Initialization File or Hexadecimal (Intel-Format) File C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_testsuite/ipl_memory_boot.hex -- setting all initial values to 0
Info (12128): Elaborating entity "cq_viola_sysid" for hierarchy "cq_viola:inst|cq_viola_sysid:sysid"
Info (12128): Elaborating entity "cq_viola_systimer" for hierarchy "cq_viola:inst|cq_viola_systimer:systimer"
Info (12128): Elaborating entity "cq_viola_led" for hierarchy "cq_viola:inst|cq_viola_led:led"
Info (12128): Elaborating entity "cq_viola_sdram" for hierarchy "cq_viola:inst|cq_viola_sdram:sdram"
Info (12128): Elaborating entity "cq_viola_sdram_input_efifo_module" for hierarchy "cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module"
Info (12128): Elaborating entity "cq_viola_gpio_0" for hierarchy "cq_viola:inst|cq_viola_gpio_0:gpio_0"
Info (12128): Elaborating entity "physicaloid_avalonmm_bridge" for hierarchy "cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge"
Info (12128): Elaborating entity "altera_avalon_packets_to_master" for hierarchy "cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans"
Info (12128): Elaborating entity "packets_to_master" for hierarchy "cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m"
Info (12128): Elaborating entity "altera_avalon_st_bytes_to_packets" for hierarchy "cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_bytes_to_packets:inst_by2pk"
Info (12128): Elaborating entity "altera_avalon_st_packets_to_bytes" for hierarchy "cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by"
Info (12128): Elaborating entity "physicaloid_bytes_to_scif" for hierarchy "cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif"
Info (12128): Elaborating entity "physicaloid_scif_infifo" for hierarchy "cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo"
Info (12128): Elaborating entity "dcfifo" for hierarchy "cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component"
Info (12130): Elaborated megafunction instantiation "cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component"
Info (12133): Instantiated megafunction "cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component" with the following parameter:
    Info (12134): Parameter "clocks_are_synchronized" = "FALSE"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_numwords" = "4"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "2"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "OFF"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_l5n1.tdf
    Info (12023): Found entity 1: dcfifo_l5n1
Info (12128): Elaborating entity "dcfifo_l5n1" for hierarchy "cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_ogb.tdf
    Info (12023): Found entity 1: a_gray2bin_ogb
Info (12128): Elaborating entity "a_gray2bin_ogb" for hierarchy "cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_gray2bin_ogb:wrptr_g_gray2bin"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_n57.tdf
    Info (12023): Found entity 1: a_graycounter_n57
Info (12128): Elaborating entity "a_graycounter_n57" for hierarchy "cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_jjc.tdf
    Info (12023): Found entity 1: a_graycounter_jjc
Info (12128): Elaborating entity "a_graycounter_jjc" for hierarchy "cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pn81.tdf
    Info (12023): Found entity 1: altsyncram_pn81
Info (12128): Elaborating entity "altsyncram_pn81" for hierarchy "cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_d87.tdf
    Info (12023): Found entity 1: decode_d87
Info (12128): Elaborating entity "decode_d87" for hierarchy "cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|decode_d87:address_decoder"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_t28.tdf
    Info (12023): Found entity 1: mux_t28
Info (12128): Elaborating entity "mux_t28" for hierarchy "cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|mux_t28:output_mux"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ckd.tdf
    Info (12023): Found entity 1: alt_synch_pipe_ckd
Info (12128): Elaborating entity "alt_synch_pipe_ckd" for hierarchy "cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_bd9.tdf
    Info (12023): Found entity 1: dffpipe_bd9
Info (12128): Elaborating entity "dffpipe_bd9" for hierarchy "cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_ad9.tdf
    Info (12023): Found entity 1: dffpipe_ad9
Info (12128): Elaborating entity "dffpipe_ad9" for hierarchy "cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_brp"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_dkd.tdf
    Info (12023): Found entity 1: alt_synch_pipe_dkd
Info (12128): Elaborating entity "alt_synch_pipe_dkd" for hierarchy "cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_cd9.tdf
    Info (12023): Found entity 1: dffpipe_cd9
Info (12128): Elaborating entity "dffpipe_cd9" for hierarchy "cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_966.tdf
    Info (12023): Found entity 1: cmpr_966
Info (12128): Elaborating entity "cmpr_966" for hierarchy "cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|cmpr_966:rdempty_eq_comp"
Info (12128): Elaborating entity "cq_viola_epcs_spi" for hierarchy "cq_viola:inst|cq_viola_epcs_spi:epcs_spi"
Info (12128): Elaborating entity "altera_avalon_mm_bridge" for hierarchy "cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "cq_viola:inst|altera_merlin_master_translator:nios2_e_instruction_master_translator"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "cq_viola:inst|altera_merlin_master_translator:nios2_e_data_master_translator"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "cq_viola:inst|altera_merlin_master_translator:physicaloid_bridge_avalon_master_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "cq_viola:inst|altera_merlin_slave_translator:nios2_e_jtag_debug_module_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "cq_viola:inst|altera_merlin_slave_translator:ipl_memory_s1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "cq_viola:inst|altera_merlin_slave_translator:sdram_s1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "cq_viola:inst|altera_merlin_slave_translator:peripherals_bridge_s0_translator"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "cq_viola:inst|altera_merlin_master_translator:peripherals_bridge_m0_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "cq_viola:inst|altera_merlin_slave_translator:sysid_control_slave_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "cq_viola:inst|altera_merlin_slave_translator:systimer_s1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "cq_viola:inst|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "cq_viola:inst|altera_merlin_slave_translator:led_s1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "cq_viola:inst|altera_merlin_slave_translator:epcs_spi_spi_control_port_translator"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "cq_viola:inst|altera_merlin_master_agent:nios2_e_instruction_master_translator_avalon_universal_master_0_agent"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "cq_viola:inst|altera_merlin_master_agent:nios2_e_data_master_translator_avalon_universal_master_0_agent"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "cq_viola:inst|altera_merlin_master_agent:physicaloid_bridge_avalon_master_translator_avalon_universal_master_0_agent"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "cq_viola:inst|altera_merlin_slave_agent:nios2_e_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "cq_viola:inst|altera_merlin_slave_agent:nios2_e_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "cq_viola:inst|altera_avalon_sc_fifo:nios2_e_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "cq_viola:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "cq_viola:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "cq_viola:inst|altera_merlin_master_agent:peripherals_bridge_m0_translator_avalon_universal_master_0_agent"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "cq_viola:inst|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "cq_viola:inst|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "cq_viola:inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info (12128): Elaborating entity "cq_viola_addr_router" for hierarchy "cq_viola:inst|cq_viola_addr_router:addr_router"
Info (12128): Elaborating entity "cq_viola_addr_router_default_decode" for hierarchy "cq_viola:inst|cq_viola_addr_router:addr_router|cq_viola_addr_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "cq_viola_addr_router_001" for hierarchy "cq_viola:inst|cq_viola_addr_router_001:addr_router_001"
Info (12128): Elaborating entity "cq_viola_addr_router_001_default_decode" for hierarchy "cq_viola:inst|cq_viola_addr_router_001:addr_router_001|cq_viola_addr_router_001_default_decode:the_default_decode"
Info (12128): Elaborating entity "cq_viola_addr_router_002" for hierarchy "cq_viola:inst|cq_viola_addr_router_002:addr_router_002"
Info (12128): Elaborating entity "cq_viola_addr_router_002_default_decode" for hierarchy "cq_viola:inst|cq_viola_addr_router_002:addr_router_002|cq_viola_addr_router_002_default_decode:the_default_decode"
Info (12128): Elaborating entity "cq_viola_id_router" for hierarchy "cq_viola:inst|cq_viola_id_router:id_router"
Info (12128): Elaborating entity "cq_viola_id_router_default_decode" for hierarchy "cq_viola:inst|cq_viola_id_router:id_router|cq_viola_id_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "cq_viola_id_router_001" for hierarchy "cq_viola:inst|cq_viola_id_router_001:id_router_001"
Info (12128): Elaborating entity "cq_viola_id_router_001_default_decode" for hierarchy "cq_viola:inst|cq_viola_id_router_001:id_router_001|cq_viola_id_router_001_default_decode:the_default_decode"
Info (12128): Elaborating entity "cq_viola_id_router_002" for hierarchy "cq_viola:inst|cq_viola_id_router_002:id_router_002"
Info (12128): Elaborating entity "cq_viola_id_router_002_default_decode" for hierarchy "cq_viola:inst|cq_viola_id_router_002:id_router_002|cq_viola_id_router_002_default_decode:the_default_decode"
Info (12128): Elaborating entity "cq_viola_id_router_003" for hierarchy "cq_viola:inst|cq_viola_id_router_003:id_router_003"
Info (12128): Elaborating entity "cq_viola_id_router_003_default_decode" for hierarchy "cq_viola:inst|cq_viola_id_router_003:id_router_003|cq_viola_id_router_003_default_decode:the_default_decode"
Info (12128): Elaborating entity "cq_viola_addr_router_003" for hierarchy "cq_viola:inst|cq_viola_addr_router_003:addr_router_003"
Info (12128): Elaborating entity "cq_viola_addr_router_003_default_decode" for hierarchy "cq_viola:inst|cq_viola_addr_router_003:addr_router_003|cq_viola_addr_router_003_default_decode:the_default_decode"
Info (12128): Elaborating entity "cq_viola_id_router_004" for hierarchy "cq_viola:inst|cq_viola_id_router_004:id_router_004"
Info (12128): Elaborating entity "cq_viola_id_router_004_default_decode" for hierarchy "cq_viola:inst|cq_viola_id_router_004:id_router_004|cq_viola_id_router_004_default_decode:the_default_decode"
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "cq_viola:inst|altera_merlin_traffic_limiter:limiter"
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "cq_viola:inst|altera_merlin_traffic_limiter:limiter_001"
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "cq_viola:inst|altera_merlin_burst_adapter:burst_adapter"
Info (12128): Elaborating entity "altera_merlin_burst_adapter_uncompressed_only" for hierarchy "cq_viola:inst|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "cq_viola:inst|altera_reset_controller:rst_controller"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "cq_viola:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "cq_viola:inst|altera_reset_controller:rst_controller_001"
Info (12128): Elaborating entity "cq_viola_cmd_xbar_demux" for hierarchy "cq_viola:inst|cq_viola_cmd_xbar_demux:cmd_xbar_demux"
Info (12128): Elaborating entity "cq_viola_cmd_xbar_demux_001" for hierarchy "cq_viola:inst|cq_viola_cmd_xbar_demux_001:cmd_xbar_demux_001"
Info (12128): Elaborating entity "cq_viola_cmd_xbar_demux_002" for hierarchy "cq_viola:inst|cq_viola_cmd_xbar_demux_002:cmd_xbar_demux_002"
Info (12128): Elaborating entity "cq_viola_cmd_xbar_mux" for hierarchy "cq_viola:inst|cq_viola_cmd_xbar_mux:cmd_xbar_mux"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "cq_viola:inst|cq_viola_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "cq_viola:inst|cq_viola_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "cq_viola_cmd_xbar_mux_001" for hierarchy "cq_viola:inst|cq_viola_cmd_xbar_mux_001:cmd_xbar_mux_001"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "cq_viola:inst|cq_viola_cmd_xbar_mux_001:cmd_xbar_mux_001|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "cq_viola:inst|cq_viola_cmd_xbar_mux_001:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "cq_viola_rsp_xbar_demux" for hierarchy "cq_viola:inst|cq_viola_rsp_xbar_demux:rsp_xbar_demux"
Info (12128): Elaborating entity "cq_viola_rsp_xbar_mux" for hierarchy "cq_viola:inst|cq_viola_rsp_xbar_mux:rsp_xbar_mux"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "cq_viola:inst|cq_viola_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "cq_viola_rsp_xbar_mux_001" for hierarchy "cq_viola:inst|cq_viola_rsp_xbar_mux_001:rsp_xbar_mux_001"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "cq_viola:inst|cq_viola_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "cq_viola:inst|cq_viola_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "cq_viola_cmd_xbar_demux_003" for hierarchy "cq_viola:inst|cq_viola_cmd_xbar_demux_003:cmd_xbar_demux_003"
Info (12128): Elaborating entity "cq_viola_rsp_xbar_demux_004" for hierarchy "cq_viola:inst|cq_viola_rsp_xbar_demux_004:rsp_xbar_demux_004"
Info (12128): Elaborating entity "cq_viola_rsp_xbar_mux_003" for hierarchy "cq_viola:inst|cq_viola_rsp_xbar_mux_003:rsp_xbar_mux_003"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "cq_viola:inst|cq_viola_rsp_xbar_mux_003:rsp_xbar_mux_003|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "cq_viola:inst|cq_viola_rsp_xbar_mux_003:rsp_xbar_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "cq_viola:inst|altera_merlin_width_adapter:width_adapter"
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "cq_viola:inst|altera_merlin_width_adapter:width_adapter_001"
Warning (10858): Verilog HDL warning at altera_merlin_width_adapter.sv(259): object in_burstwrap_field used but never assigned
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(717): object "aligned_addr" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(718): object "aligned_byte_cnt" assigned a value but never read
Warning (10030): Net "in_burstwrap_field" at altera_merlin_width_adapter.sv(259) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "altera_avalon_st_handshake_clock_crosser" for hierarchy "cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser"
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer"
Info (12128): Elaborating entity "cq_viola_irq_mapper" for hierarchy "cq_viola:inst|cq_viola_irq_mapper:irq_mapper"
Info (12128): Elaborating entity "altera_irq_clock_crosser" for hierarchy "cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer"
Info (12128): Elaborating entity "altera_std_synchronizer_bundle" for hierarchy "cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync"
Info (12130): Elaborated megafunction instantiation "cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync"
Info (12133): Instantiated megafunction "cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync" with the following parameter:
    Info (12134): Parameter "depth" = "3"
    Info (12134): Parameter "width" = "1"
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u"
Info (12131): Elaborated megafunction instantiation "cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u", which is child of megafunction instantiation "cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync"
Info (12128): Elaborating entity "syspll" for hierarchy "syspll:inst_syspll"
Info (12128): Elaborating entity "altpll" for hierarchy "syspll:inst_syspll|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "syspll:inst_syspll|altpll:altpll_component"
Info (12133): Instantiated megafunction "syspll:inst_syspll|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "-2180"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "5"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "4"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "clk3_divide_by" = "2"
    Info (12134): Parameter "clk3_duty_cycle" = "50"
    Info (12134): Parameter "clk3_multiply_by" = "1"
    Info (12134): Parameter "clk3_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=syspll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_USED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/syspll_altpll.v
    Info (12023): Found entity 1: syspll_altpll
Info (12128): Elaborating entity "syspll_altpll" for hierarchy "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated"
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem" is uninferred due to inappropriate RAM size
Warning (12241): 7 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "SDR_CKE" is stuck at VCC
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 376 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_testsuite/output_files/testsuite.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning (15899): PLL "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|pll1" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK[2] is not connected
Warning (15897): PLL "syspll:inst_peripll|altpll:altpll_component|syspll_altpll:auto_generated|pll1" has parameter compensate_clock set to clock0 but port CLK[0] is not connected
Warning (15899): PLL "syspll:inst_peripll|altpll:altpll_component|syspll_altpll:auto_generated|pll1" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK[0] is not connected
Info (21057): Implemented 5059 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 9 input pins
    Info (21059): Implemented 29 output pins
    Info (21060): Implemented 44 bidirectional pins
    Info (21061): Implemented 4830 logic cells
    Info (21064): Implemented 144 RAM segments
    Info (21065): Implemented 2 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 24 warnings
    Info: Peak virtual memory: 651 megabytes
    Info: Processing ended: Wed Oct 23 13:26:22 2013
    Info: Elapsed time: 00:00:33
    Info: Total CPU time (on all processors): 00:00:25


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_testsuite/output_files/testsuite.map.smsg.


