
*** Running vivado
    with args -log Top_module.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top_module.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source Top_module.tcl -notrace
Command: synth_design -top Top_module -part xc7a75tfgg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a75t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a75t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13284 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 387.004 ; gain = 97.406
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Top_module' [D:/project_b/kkl/kkl.srcs/sources_1/new/Top_module.v:23]
INFO: [Synth 8-638] synthesizing module 'frq_clk_1hz' [D:/project_b/kkl/kkl.srcs/sources_1/new/frq_clk_1hz.v:23]
	Parameter main_clk bound to: 100000000 - type: integer 
	Parameter output_freq bound to: 1 - type: integer 
	Parameter clk_hilow_cnt_value bound to: 49999999 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'frq_clk_1hz' (1#1) [D:/project_b/kkl/kkl.srcs/sources_1/new/frq_clk_1hz.v:23]
INFO: [Synth 8-638] synthesizing module 'traffic_light' [D:/project_b/kkl/kkl.srcs/sources_1/new/traffic_light.v:23]
	Parameter YY bound to: 3'b000 
	Parameter RY bound to: 3'b001 
	Parameter GR bound to: 3'b010 
	Parameter YR bound to: 3'b011 
	Parameter RG bound to: 3'b100 
	Parameter RGTime bound to: 10 - type: integer 
	Parameter RYTime bound to: 3 - type: integer 
	Parameter GRTime bound to: 15 - type: integer 
	Parameter YRTime bound to: 3 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [D:/project_b/kkl/kkl.srcs/sources_1/new/traffic_light.v:41]
WARNING: [Synth 8-5788] Register onTime_reg in module traffic_light is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/project_b/kkl/kkl.srcs/sources_1/new/traffic_light.v:43]
INFO: [Synth 8-256] done synthesizing module 'traffic_light' (2#1) [D:/project_b/kkl/kkl.srcs/sources_1/new/traffic_light.v:23]
INFO: [Synth 8-256] done synthesizing module 'Top_module' (3#1) [D:/project_b/kkl/kkl.srcs/sources_1/new/Top_module.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 439.070 ; gain = 149.473
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 439.070 ; gain = 149.473
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a75tfgg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/project_b/kkl/kkl.srcs/constrs_1/new/traffic_light.xdc]
Finished Parsing XDC File [D:/project_b/kkl/kkl.srcs/constrs_1/new/traffic_light.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/project_b/kkl/kkl.srcs/constrs_1/new/traffic_light.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 782.289 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 782.289 ; gain = 492.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a75tfgg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 782.289 ; gain = 492.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 782.289 ; gain = 492.691
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "clk_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'traffic_light'
INFO: [Synth 8-5544] ROM "TimeCnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "R1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element TimeCnt_reg was removed.  [D:/project_b/kkl/kkl.srcs/sources_1/new/traffic_light.v:39]
WARNING: [Synth 8-327] inferring latch for variable 'G1_reg' [D:/project_b/kkl/kkl.srcs/sources_1/new/traffic_light.v:82]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      YY |                            00001 |                              000
                      RY |                            00010 |                              001
                      GR |                            00100 |                              010
                      YR |                            01000 |                              011
                      RG |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'traffic_light'
WARNING: [Synth 8-327] inferring latch for variable 'Y1_reg' [D:/project_b/kkl/kkl.srcs/sources_1/new/traffic_light.v:82]
WARNING: [Synth 8-327] inferring latch for variable 'R1_reg' [D:/project_b/kkl/kkl.srcs/sources_1/new/traffic_light.v:82]
WARNING: [Synth 8-327] inferring latch for variable 'G2_reg' [D:/project_b/kkl/kkl.srcs/sources_1/new/traffic_light.v:83]
WARNING: [Synth 8-327] inferring latch for variable 'Y2_reg' [D:/project_b/kkl/kkl.srcs/sources_1/new/traffic_light.v:83]
WARNING: [Synth 8-327] inferring latch for variable 'R2_reg' [D:/project_b/kkl/kkl.srcs/sources_1/new/traffic_light.v:83]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 782.289 ; gain = 492.691
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module frq_clk_1hz 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module traffic_light 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 180 (col length:80)
BRAMs: 210 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "u0/clk_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "u0/clk_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element u1/TimeCnt_reg was removed.  [D:/project_b/kkl/kkl.srcs/sources_1/new/traffic_light.v:39]
INFO: [Synth 8-3886] merging instance 'u1/onTime_reg[4]' (FDE) to 'u1/onTime_reg[31]'
INFO: [Synth 8-3886] merging instance 'u1/onTime_reg[5]' (FDE) to 'u1/onTime_reg[31]'
INFO: [Synth 8-3886] merging instance 'u1/onTime_reg[6]' (FDE) to 'u1/onTime_reg[31]'
INFO: [Synth 8-3886] merging instance 'u1/onTime_reg[7]' (FDE) to 'u1/onTime_reg[31]'
INFO: [Synth 8-3886] merging instance 'u1/onTime_reg[8]' (FDE) to 'u1/onTime_reg[31]'
INFO: [Synth 8-3886] merging instance 'u1/onTime_reg[9]' (FDE) to 'u1/onTime_reg[31]'
INFO: [Synth 8-3886] merging instance 'u1/onTime_reg[10]' (FDE) to 'u1/onTime_reg[31]'
INFO: [Synth 8-3886] merging instance 'u1/onTime_reg[11]' (FDE) to 'u1/onTime_reg[31]'
INFO: [Synth 8-3886] merging instance 'u1/onTime_reg[12]' (FDE) to 'u1/onTime_reg[31]'
INFO: [Synth 8-3886] merging instance 'u1/onTime_reg[13]' (FDE) to 'u1/onTime_reg[31]'
INFO: [Synth 8-3886] merging instance 'u1/onTime_reg[14]' (FDE) to 'u1/onTime_reg[31]'
INFO: [Synth 8-3886] merging instance 'u1/onTime_reg[15]' (FDE) to 'u1/onTime_reg[31]'
INFO: [Synth 8-3886] merging instance 'u1/onTime_reg[16]' (FDE) to 'u1/onTime_reg[31]'
INFO: [Synth 8-3886] merging instance 'u1/onTime_reg[17]' (FDE) to 'u1/onTime_reg[31]'
INFO: [Synth 8-3886] merging instance 'u1/onTime_reg[18]' (FDE) to 'u1/onTime_reg[31]'
INFO: [Synth 8-3886] merging instance 'u1/onTime_reg[19]' (FDE) to 'u1/onTime_reg[31]'
INFO: [Synth 8-3886] merging instance 'u1/onTime_reg[20]' (FDE) to 'u1/onTime_reg[31]'
INFO: [Synth 8-3886] merging instance 'u1/onTime_reg[21]' (FDE) to 'u1/onTime_reg[31]'
INFO: [Synth 8-3886] merging instance 'u1/onTime_reg[22]' (FDE) to 'u1/onTime_reg[31]'
INFO: [Synth 8-3886] merging instance 'u1/onTime_reg[23]' (FDE) to 'u1/onTime_reg[31]'
INFO: [Synth 8-3886] merging instance 'u1/onTime_reg[24]' (FDE) to 'u1/onTime_reg[31]'
INFO: [Synth 8-3886] merging instance 'u1/onTime_reg[25]' (FDE) to 'u1/onTime_reg[31]'
INFO: [Synth 8-3886] merging instance 'u1/onTime_reg[26]' (FDE) to 'u1/onTime_reg[31]'
INFO: [Synth 8-3886] merging instance 'u1/onTime_reg[27]' (FDE) to 'u1/onTime_reg[31]'
INFO: [Synth 8-3886] merging instance 'u1/onTime_reg[28]' (FDE) to 'u1/onTime_reg[31]'
INFO: [Synth 8-3886] merging instance 'u1/onTime_reg[29]' (FDE) to 'u1/onTime_reg[31]'
INFO: [Synth 8-3886] merging instance 'u1/onTime_reg[30]' (FDE) to 'u1/onTime_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u1/onTime_reg[31] )
WARNING: [Synth 8-3332] Sequential element (u1/onTime_reg[31]) is unused and will be removed from module Top_module.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 782.289 ; gain = 492.691
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 782.289 ; gain = 492.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 782.289 ; gain = 492.691
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 799.527 ; gain = 509.930
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 799.527 ; gain = 509.930
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 799.527 ; gain = 509.930
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 799.527 ; gain = 509.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 799.527 ; gain = 509.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 799.527 ; gain = 509.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 799.527 ; gain = 509.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    19|
|3     |LUT1   |     2|
|4     |LUT2   |    40|
|5     |LUT3   |     9|
|6     |LUT4   |     6|
|7     |LUT5   |    38|
|8     |LUT6   |     2|
|9     |FDCE   |    69|
|10    |FDPE   |     1|
|11    |FDRE   |     4|
|12    |LD     |     6|
|13    |IBUF   |     2|
|14    |OBUF   |     6|
+------+-------+------+

Report Instance Areas: 
+------+---------+--------------+------+
|      |Instance |Module        |Cells |
+------+---------+--------------+------+
|1     |top      |              |   206|
|2     |  u0     |frq_clk_1hz   |    82|
|3     |  u1     |traffic_light |   114|
+------+---------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 799.527 ; gain = 509.930
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 799.527 ; gain = 166.711
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 799.527 ; gain = 509.930
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 27 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  LD => LDCE: 6 instances

INFO: [Common 17-83] Releasing license: Synthesis
55 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 799.527 ; gain = 522.254
INFO: [Common 17-1381] The checkpoint 'D:/project_b/kkl/kkl.runs/synth_1/Top_module.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_module_utilization_synth.rpt -pb Top_module_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 799.527 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Nov 24 10:31:46 2022...
