m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dE:/prime_for_FPGA/Lite/demo/frequency_divider_test/simulation/modelsim
vfrequency_divider_top
!s110 1544192367
!i10b 1
!s100 0_J5okUPi7FdgmZ^CTE[G3
ITGlz7CjWi9Y_g@8?;b`Ob1
V`JN@9S9cnhjKRR_L]QIcM3
R0
w1544192308
8E:/prime_for_FPGA/Lite/demo/frequency_divider_test/frequency_divider.v
FE:/prime_for_FPGA/Lite/demo/frequency_divider_test/frequency_divider.v
L0 3
OV;L;10.3d;59
r1
!s85 0
31
!s108 1544192367.807000
!s107 E:/prime_for_FPGA/Lite/demo/frequency_divider_test/frequency_divider.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/prime_for_FPGA/Lite/demo/frequency_divider_test|E:/prime_for_FPGA/Lite/demo/frequency_divider_test/frequency_divider.v|
!i113 1
o-vlog01compat -work work
!s92 -vlog01compat -work work +incdir+E:/prime_for_FPGA/Lite/demo/frequency_divider_test
