

================================================================
== Vitis HLS Report for 'B_IO_L2_in_x0'
================================================================
* Date:           Tue Sep  6 09:35:45 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    36869|    36869|  0.123 ms|  0.123 ms|  36869|  36869|     none|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                                                  |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                             Loop Name                            |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- B_IO_L2_in_x0_loop_1_B_IO_L2_in_x0_loop_2_B_IO_L2_in_x0_loop_3  |     4096|     4096|         2|          1|          1|   4096|       yes|
        |- B_IO_L2_in_x0_loop_4_B_IO_L2_in_x0_loop_5_B_IO_L2_in_x0_loop_6  |    32769|    32769|         3|          1|          1|  32768|       yes|
        +------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 2
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
  Pipeline-1 : II = 1, D = 3, States = { 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 5 
5 --> 8 6 
6 --> 7 
7 --> 5 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_B_PE_0_0_x055, void @empty_24, i32 0, i32 0, void @empty_401, i32 0, i32 0, void @empty_401, void @empty_401, void @empty_401, i32 0, i32 0, i32 0, i32 0, void @empty_401, void @empty_401"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_B_B_IO_L2_in_1_x015, void @empty_24, i32 0, i32 0, void @empty_401, i32 0, i32 0, void @empty_401, void @empty_401, void @empty_401, i32 0, i32 0, i32 0, i32 0, void @empty_401, void @empty_401"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_B_B_IO_L2_in_0_x014, void @empty_24, i32 0, i32 0, void @empty_401, i32 0, i32 0, void @empty_401, void @empty_401, void @empty_401, i32 0, i32 0, i32 0, i32 0, void @empty_401, void @empty_401"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%local_B_pong_V = alloca i64 1" [./dut.cpp:761]   --->   Operation 12 'alloca' 'local_B_pong_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2048> <RAM>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln761 = specmemcore void @_ssdm_op_SpecMemCore, i256 %local_B_pong_V, i64 666, i64 22, i64 18446744073709551615" [./dut.cpp:761]   --->   Operation 13 'specmemcore' 'specmemcore_ln761' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln762 = specmemcore void @_ssdm_op_SpecMemCore, i256 %local_B_pong_V, i64 666, i64 22, i64 18446744073709551615" [./dut.cpp:762]   --->   Operation 14 'specmemcore' 'specmemcore_ln762' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.38ns)   --->   "%br_ln767 = br void" [./dut.cpp:767]   --->   Operation 15 'br' 'br_ln767' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.38>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten13 = phi i13 0, void, i13 %add_ln890_264, void"   --->   Operation 16 'phi' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%c3_V = phi i2 0, void, i2 %select_ln890, void"   --->   Operation 17 'phi' 'c3_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i13 0, void, i13 %select_ln890_665, void"   --->   Operation 18 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%c4_V = phi i7 0, void, i7 %select_ln890_658, void"   --->   Operation 19 'phi' 'c4_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%c5_V_3 = phi i6 0, void, i6 %add_ln691_591, void"   --->   Operation 20 'phi' 'c5_V_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.75ns)   --->   "%add_ln890_264 = add i13 %indvar_flatten13, i13 1"   --->   Operation 21 'add' 'add_ln890_264' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.64ns)   --->   "%icmp_ln890 = icmp_eq  i13 %indvar_flatten13, i13 4096"   --->   Operation 22 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890, void %.split10, void %.preheader.preheader.preheader"   --->   Operation 23 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.43ns)   --->   "%add_ln691 = add i2 %c3_V, i2 1"   --->   Operation 24 'add' 'add_ln691' <Predicate = (!icmp_ln890)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.64ns)   --->   "%icmp_ln890_428 = icmp_eq  i13 %indvar_flatten, i13 2048"   --->   Operation 25 'icmp' 'icmp_ln890_428' <Predicate = (!icmp_ln890)> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.30ns)   --->   "%select_ln767 = select i1 %icmp_ln890_428, i7 0, i7 %c4_V" [./dut.cpp:767]   --->   Operation 26 'select' 'select_ln767' <Predicate = (!icmp_ln890)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.34ns)   --->   "%cmp_i_i72_mid1 = icmp_eq  i2 %add_ln691, i2 0"   --->   Operation 27 'icmp' 'cmp_i_i72_mid1' <Predicate = (!icmp_ln890)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.34ns)   --->   "%cmp_i_i7252 = icmp_eq  i2 %c3_V, i2 0"   --->   Operation 28 'icmp' 'cmp_i_i7252' <Predicate = (!icmp_ln890)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.27ns)   --->   "%select_ln767_1 = select i1 %icmp_ln890_428, i1 %cmp_i_i72_mid1, i1 %cmp_i_i7252" [./dut.cpp:767]   --->   Operation 29 'select' 'select_ln767_1' <Predicate = (!icmp_ln890)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node and_ln767)   --->   "%xor_ln767 = xor i1 %icmp_ln890_428, i1 1" [./dut.cpp:767]   --->   Operation 30 'xor' 'xor_ln767' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.61ns)   --->   "%icmp_ln890_429 = icmp_eq  i6 %c5_V_3, i6 32"   --->   Operation 31 'icmp' 'icmp_ln890_429' <Predicate = (!icmp_ln890)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln767 = and i1 %icmp_ln890_429, i1 %xor_ln767" [./dut.cpp:767]   --->   Operation 32 'and' 'and_ln767' <Predicate = (!icmp_ln890)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.27ns)   --->   "%select_ln890 = select i1 %icmp_ln890_428, i2 %add_ln691, i2 %c3_V"   --->   Operation 33 'select' 'select_ln890' <Predicate = (!icmp_ln890)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.70ns)   --->   "%add_ln691_587 = add i7 %select_ln767, i7 1"   --->   Operation 34 'add' 'add_ln691_587' <Predicate = (!icmp_ln890)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node select_ln890_656)   --->   "%or_ln890 = or i1 %and_ln767, i1 %icmp_ln890_428"   --->   Operation 35 'or' 'or_ln890' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln890_656 = select i1 %or_ln890, i6 0, i6 %c5_V_3"   --->   Operation 36 'select' 'select_ln890_656' <Predicate = (!icmp_ln890)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node add_ln776)   --->   "%trunc_ln776 = trunc i7 %add_ln691_587" [./dut.cpp:776]   --->   Operation 37 'trunc' 'trunc_ln776' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node add_ln776)   --->   "%trunc_ln776_1 = trunc i7 %c4_V" [./dut.cpp:776]   --->   Operation 38 'trunc' 'trunc_ln776_1' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node add_ln776)   --->   "%select_ln767_2 = select i1 %icmp_ln890_428, i6 0, i6 %trunc_ln776_1" [./dut.cpp:767]   --->   Operation 39 'select' 'select_ln767_2' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node add_ln776)   --->   "%select_ln890_657 = select i1 %and_ln767, i6 %trunc_ln776, i6 %select_ln767_2"   --->   Operation 40 'select' 'select_ln890_657' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node add_ln776)   --->   "%tmp_1918_cast = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %select_ln890_657, i5 0"   --->   Operation 41 'bitconcatenate' 'tmp_1918_cast' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.30ns)   --->   "%select_ln890_658 = select i1 %and_ln767, i7 %add_ln691_587, i7 %select_ln767"   --->   Operation 42 'select' 'select_ln890_658' <Predicate = (!icmp_ln890)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node add_ln776)   --->   "%zext_ln776 = zext i6 %select_ln890_656" [./dut.cpp:776]   --->   Operation 43 'zext' 'zext_ln776' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.73ns) (out node of the LUT)   --->   "%add_ln776 = add i11 %tmp_1918_cast, i11 %zext_ln776" [./dut.cpp:776]   --->   Operation 44 'add' 'add_ln776' <Predicate = (!icmp_ln890)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln775 = br i1 %select_ln767_1, void, void" [./dut.cpp:775]   --->   Operation 45 'br' 'br_ln775' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.70ns)   --->   "%add_ln691_591 = add i6 %select_ln890_656, i6 1"   --->   Operation 46 'add' 'add_ln691_591' <Predicate = (!icmp_ln890)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.75ns)   --->   "%add_ln890_263 = add i13 %indvar_flatten, i13 1"   --->   Operation 47 'add' 'add_ln890_263' <Predicate = (!icmp_ln890)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.32ns)   --->   "%select_ln890_665 = select i1 %icmp_ln890_428, i13 1, i13 %add_ln890_263"   --->   Operation 48 'select' 'select_ln890_665' <Predicate = (!icmp_ln890)> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 49 'br' 'br_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.43>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @B_IO_L2_in_x0_loop_1_B_IO_L2_in_x0_loop_2_B_IO_L2_in_x0_loop_3_str"   --->   Operation 50 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096"   --->   Operation 51 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @B_IO_L2_in_x0_loop_2_B_IO_L2_in_x0_loop_3_str"   --->   Operation 52 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln776_1 = zext i11 %add_ln776" [./dut.cpp:776]   --->   Operation 53 'zext' 'zext_ln776_1' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%local_B_pong_V_addr = getelementptr i256 %local_B_pong_V, i64 0, i64 %zext_ln776_1" [./dut.cpp:776]   --->   Operation 54 'getelementptr' 'local_B_pong_V_addr' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%specpipeline_ln772 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_401" [./dut.cpp:772]   --->   Operation 55 'specpipeline' 'specpipeline_ln772' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%specloopname_ln772 = specloopname void @_ssdm_op_SpecLoopName, void @empty_375" [./dut.cpp:772]   --->   Operation 56 'specloopname' 'specloopname_ln772' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (1.21ns)   --->   "%tmp = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %fifo_B_B_IO_L2_in_0_x014" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 57 'read' 'tmp' <Predicate = (!icmp_ln890)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_3 : Operation 58 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_B_B_IO_L2_in_1_x015, i256 %tmp" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 58 'write' 'write_ln174' <Predicate = (!select_ln767_1)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 59 'br' 'br_ln0' <Predicate = (!select_ln767_1)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (1.20ns)   --->   "%store_ln776 = store i256 %tmp, i11 %local_B_pong_V_addr" [./dut.cpp:776]   --->   Operation 60 'store' 'store_ln776' <Predicate = (select_ln767_1)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2048> <RAM>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln777 = br void" [./dut.cpp:777]   --->   Operation 61 'br' 'br_ln777' <Predicate = (select_ln767_1)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.38>
ST_4 : Operation 62 [1/1] (0.38ns)   --->   "%br_ln783 = br void %.preheader.preheader" [./dut.cpp:783]   --->   Operation 62 'br' 'br_ln783' <Predicate = true> <Delay = 0.38>

State 5 <SV = 3> <Delay = 1.95>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%indvar_flatten40 = phi i16 %add_ln890_262, void %.preheader, i16 0, void %.preheader.preheader.preheader"   --->   Operation 63 'phi' 'indvar_flatten40' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%c5_V = phi i6 %select_ln890_660, void %.preheader, i6 0, void %.preheader.preheader.preheader"   --->   Operation 64 'phi' 'c5_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%indvar_flatten22 = phi i12 %select_ln890_664, void %.preheader, i12 0, void %.preheader.preheader.preheader"   --->   Operation 65 'phi' 'indvar_flatten22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%c6_V = phi i7 %select_ln890_663, void %.preheader, i7 0, void %.preheader.preheader.preheader"   --->   Operation 66 'phi' 'c6_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%c7_V = phi i5 %select_ln691, void %.preheader, i5 0, void %.preheader.preheader.preheader"   --->   Operation 67 'phi' 'c7_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.78ns)   --->   "%add_ln890_262 = add i16 %indvar_flatten40, i16 1"   --->   Operation 68 'add' 'add_ln890_262' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln783 = zext i6 %c5_V" [./dut.cpp:783]   --->   Operation 69 'zext' 'zext_ln783' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%empty = trunc i7 %c6_V"   --->   Operation 70 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_cast = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %empty, i5 0"   --->   Operation 71 'bitconcatenate' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.73ns)   --->   "%empty_1078 = add i11 %tmp_cast, i11 %zext_ln783"   --->   Operation 72 'add' 'empty_1078' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.67ns)   --->   "%icmp_ln890_430 = icmp_eq  i16 %indvar_flatten40, i16 32768"   --->   Operation 73 'icmp' 'icmp_ln890_430' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890_430, void %.preheader, void"   --->   Operation 74 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.70ns)   --->   "%add_ln691_588 = add i6 %c5_V, i6 1"   --->   Operation 75 'add' 'add_ln691_588' <Predicate = (!icmp_ln890_430)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (0.62ns)   --->   "%icmp_ln890_431 = icmp_eq  i12 %indvar_flatten22, i12 1024"   --->   Operation 76 'icmp' 'icmp_ln890_431' <Predicate = (!icmp_ln890_430)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.30ns)   --->   "%select_ln890_659 = select i1 %icmp_ln890_431, i7 0, i7 %c6_V"   --->   Operation 77 'select' 'select_ln890_659' <Predicate = (!icmp_ln890_430)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.29ns)   --->   "%select_ln890_660 = select i1 %icmp_ln890_431, i6 %add_ln691_588, i6 %c5_V"   --->   Operation 78 'select' 'select_ln890_660' <Predicate = (!icmp_ln890_430)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node and_ln890)   --->   "%xor_ln890 = xor i1 %icmp_ln890_431, i1 1"   --->   Operation 79 'xor' 'xor_ln890' <Predicate = (!icmp_ln890_430)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.63ns)   --->   "%icmp_ln890_432 = icmp_eq  i5 %c7_V, i5 16"   --->   Operation 80 'icmp' 'icmp_ln890_432' <Predicate = (!icmp_ln890_430)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln890 = and i1 %icmp_ln890_432, i1 %xor_ln890"   --->   Operation 81 'and' 'and_ln890' <Predicate = (!icmp_ln890_430)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.70ns)   --->   "%add_ln691_589 = add i7 %select_ln890_659, i7 1"   --->   Operation 82 'add' 'add_ln691_589' <Predicate = (!icmp_ln890_430)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%empty_1079 = trunc i7 %add_ln691_589"   --->   Operation 83 'trunc' 'empty_1079' <Predicate = (!icmp_ln890_430)> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.30ns)   --->   "%select_ln890_663 = select i1 %and_ln890, i7 %add_ln691_589, i7 %select_ln890_659"   --->   Operation 84 'select' 'select_ln890_663' <Predicate = (!icmp_ln890_430)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (0.70ns)   --->   "%add_ln691_590 = add i5 %c7_V, i5 1"   --->   Operation 85 'add' 'add_ln691_590' <Predicate = (!icmp_ln890_430)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln691)   --->   "%or_ln691 = or i1 %and_ln890, i1 %icmp_ln890_431"   --->   Operation 86 'or' 'or_ln691' <Predicate = (!icmp_ln890_430)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln691 = select i1 %or_ln691, i5 1, i5 %add_ln691_590"   --->   Operation 87 'select' 'select_ln691' <Predicate = (!icmp_ln890_430)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (0.74ns)   --->   "%add_ln890 = add i12 %indvar_flatten22, i12 1"   --->   Operation 88 'add' 'add_ln890' <Predicate = (!icmp_ln890_430)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 89 [1/1] (0.29ns)   --->   "%select_ln890_664 = select i1 %icmp_ln890_431, i12 1, i12 %add_ln890"   --->   Operation 89 'select' 'select_ln890_664' <Predicate = (!icmp_ln890_430)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 4> <Delay = 2.23>
ST_6 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node select_ln890_662)   --->   "%zext_ln890 = zext i6 %add_ln691_588"   --->   Operation 90 'zext' 'zext_ln890' <Predicate = (!icmp_ln890_430 & icmp_ln890_431 & !and_ln890)> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln785 = zext i6 %select_ln890_660" [./dut.cpp:785]   --->   Operation 91 'zext' 'zext_ln785' <Predicate = (!icmp_ln890_430 & and_ln890)> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node select_ln890_662)   --->   "%select_ln890_661 = select i1 %icmp_ln890_431, i11 %zext_ln890, i11 %empty_1078"   --->   Operation 92 'select' 'select_ln890_661' <Predicate = (!icmp_ln890_430 & !and_ln890)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_1919_cast = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %empty_1079, i5 0"   --->   Operation 93 'bitconcatenate' 'tmp_1919_cast' <Predicate = (!icmp_ln890_430 & and_ln890)> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.73ns)   --->   "%empty_1080 = add i11 %tmp_1919_cast, i11 %zext_ln785"   --->   Operation 94 'add' 'empty_1080' <Predicate = (!icmp_ln890_430 & and_ln890)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 95 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln890_662 = select i1 %and_ln890, i11 %empty_1080, i11 %select_ln890_661"   --->   Operation 95 'select' 'select_ln890_662' <Predicate = (!icmp_ln890_430)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%select_ln890_743_cast = zext i11 %select_ln890_662"   --->   Operation 96 'zext' 'select_ln890_743_cast' <Predicate = (!icmp_ln890_430)> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%local_B_pong_V_addr_3 = getelementptr i256 %local_B_pong_V, i64 0, i64 %select_ln890_743_cast"   --->   Operation 97 'getelementptr' 'local_B_pong_V_addr_3' <Predicate = (!icmp_ln890_430)> <Delay = 0.00>
ST_6 : Operation 98 [2/2] (1.20ns)   --->   "%local_B_pong_V_load = load i11 %local_B_pong_V_addr_3"   --->   Operation 98 'load' 'local_B_pong_V_load' <Predicate = (!icmp_ln890_430)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2048> <RAM>

State 7 <SV = 5> <Delay = 2.41>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @B_IO_L2_in_x0_loop_4_B_IO_L2_in_x0_loop_5_B_IO_L2_in_x0_loop_6_str"   --->   Operation 99 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_430)> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32768, i64 32768, i64 32768"   --->   Operation 100 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890_430)> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @B_IO_L2_in_x0_loop_5_B_IO_L2_in_x0_loop_6_str"   --->   Operation 101 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_430)> <Delay = 0.00>
ST_7 : Operation 102 [1/2] (1.20ns)   --->   "%local_B_pong_V_load = load i11 %local_B_pong_V_addr_3"   --->   Operation 102 'load' 'local_B_pong_V_load' <Predicate = (!icmp_ln890_430)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2048> <RAM>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%specpipeline_ln787 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_401" [./dut.cpp:787]   --->   Operation 103 'specpipeline' 'specpipeline_ln787' <Predicate = (!icmp_ln890_430)> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%specloopname_ln787 = specloopname void @_ssdm_op_SpecLoopName, void @empty_68" [./dut.cpp:787]   --->   Operation 104 'specloopname' 'specloopname_ln787' <Predicate = (!icmp_ln890_430)> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_B_PE_0_0_x055, i256 %local_B_pong_V_load" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 105 'write' 'write_ln174' <Predicate = (!icmp_ln890_430)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 106 'br' 'br_ln0' <Predicate = (!icmp_ln890_430)> <Delay = 0.00>

State 8 <SV = 4> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "%ret_ln795 = ret" [./dut.cpp:795]   --->   Operation 107 'ret' 'ret_ln795' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten13') with incoming values : ('add_ln890_264') [12]  (0.387 ns)

 <State 2>: 2.39ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten') with incoming values : ('select_ln890_665') [14]  (0 ns)
	'icmp' operation ('icmp_ln890_428') [24]  (0.64 ns)
	'select' operation ('select_ln767', ./dut.cpp:767) [25]  (0.308 ns)
	'add' operation ('add_ln691_587') [33]  (0.706 ns)
	'select' operation ('select_ln890_657') [40]  (0 ns)
	'add' operation ('add_ln776', ./dut.cpp:776) [44]  (0.735 ns)

 <State 3>: 2.43ns
The critical path consists of the following:
	fifo read on port 'fifo_B_B_IO_L2_in_0_x014' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [49]  (1.22 ns)
	fifo write on port 'fifo_B_B_IO_L2_in_1_x015' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [52]  (1.22 ns)

 <State 4>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten40') with incoming values : ('add_ln890_262') [65]  (0.387 ns)

 <State 5>: 1.95ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten22') with incoming values : ('select_ln890_664') [67]  (0 ns)
	'icmp' operation ('icmp_ln890_431') [81]  (0.629 ns)
	'select' operation ('select_ln890_659') [82]  (0.308 ns)
	'add' operation ('add_ln691_589') [90]  (0.706 ns)
	'select' operation ('select_ln890_663') [99]  (0.308 ns)

 <State 6>: 2.24ns
The critical path consists of the following:
	'add' operation ('empty_1080') [94]  (0.735 ns)
	'select' operation ('select_ln890_662') [95]  (0.301 ns)
	'getelementptr' operation ('local_B_pong_V_addr_3') [97]  (0 ns)
	'load' operation ('local_B_pong_V_load') on array 'local_B_pong.V', ./dut.cpp:761 [98]  (1.2 ns)

 <State 7>: 2.42ns
The critical path consists of the following:
	'load' operation ('local_B_pong_V_load') on array 'local_B_pong.V', ./dut.cpp:761 [98]  (1.2 ns)
	fifo write on port 'fifo_B_PE_0_0_x055' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [102]  (1.22 ns)

 <State 8>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
