$date
	Wed Dec 17 11:02:35 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_counter_3bit $end
$var wire 3 ! ctr_out [2:0] $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var reg 3 $ ctr [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 $
x#
x"
b0 !
$end
#5
0#
0"
#50
b1 !
b1 $
1"
#100
0"
#150
b10 !
b10 $
1"
#200
0"
#250
b11 !
b11 $
1"
#300
0"
#350
b100 !
b100 $
1"
#400
0"
#450
b101 !
b101 $
1"
#500
0"
#550
b110 !
b110 $
1"
#600
0"
#650
b111 !
b111 $
1"
#700
0"
#750
b0 !
b0 $
1"
#800
0"
#850
b1 !
b1 $
1"
#900
0"
#950
b10 !
b10 $
1"
#1000
0"
#1050
b11 !
b11 $
1"
#1100
0"
#1150
b100 !
b100 $
1"
#1200
0"
#1250
b101 !
b101 $
1"
#1300
0"
#1305
b0 !
b0 $
1#
#1350
1"
#1400
0"
#1405
0#
#1450
b1 !
b1 $
1"
#1500
0"
#1550
b10 !
b10 $
1"
#1600
0"
#1650
b11 !
b11 $
1"
#1700
0"
#1750
b100 !
b100 $
1"
#1800
0"
#1850
b101 !
b101 $
1"
#1900
0"
#1950
b110 !
b110 $
1"
#2000
0"
#2050
b111 !
b111 $
1"
#2100
0"
#2150
b0 !
b0 $
1"
#2200
0"
#2250
b1 !
b1 $
1"
#2300
0"
#2350
b10 !
b10 $
1"
#2400
0"
#2450
b11 !
b11 $
1"
#2500
0"
#2550
b100 !
b100 $
1"
#2600
0"
#2650
b101 !
b101 $
1"
#2700
0"
#2750
b110 !
b110 $
1"
#2800
0"
#2850
b111 !
b111 $
1"
#2900
0"
#2950
b0 !
b0 $
1"
#3000
0"
#3005
