TimeQuest Timing Analyzer report for COMPLETA
Sun Apr 22 17:31:09 2018
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk'
 13. Slow 1200mV 85C Model Setup: 'divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]'
 14. Slow 1200mV 85C Model Setup: 'controladorcadeia:inst7|pr_state.incrementa_1'
 15. Slow 1200mV 85C Model Setup: 'divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0]'
 16. Slow 1200mV 85C Model Setup: 'dsf_LCD16xN:inst11|dsf_e_LCD_b'
 17. Slow 1200mV 85C Model Hold: 'divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]'
 18. Slow 1200mV 85C Model Hold: 'clk'
 19. Slow 1200mV 85C Model Hold: 'divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0]'
 20. Slow 1200mV 85C Model Hold: 'dsf_LCD16xN:inst11|dsf_e_LCD_b'
 21. Slow 1200mV 85C Model Hold: 'controladorcadeia:inst7|pr_state.incrementa_1'
 22. Slow 1200mV 85C Model Recovery: 'divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]'
 23. Slow 1200mV 85C Model Removal: 'divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]'
 24. Slow 1200mV 85C Model Minimum Pulse Width: 'clk'
 25. Slow 1200mV 85C Model Minimum Pulse Width: 'divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]'
 26. Slow 1200mV 85C Model Minimum Pulse Width: 'dsf_LCD16xN:inst11|dsf_e_LCD_b'
 27. Slow 1200mV 85C Model Minimum Pulse Width: 'divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0]'
 28. Slow 1200mV 85C Model Minimum Pulse Width: 'controladorcadeia:inst7|pr_state.incrementa_1'
 29. Setup Times
 30. Hold Times
 31. Clock to Output Times
 32. Minimum Clock to Output Times
 33. Propagation Delay
 34. Minimum Propagation Delay
 35. Slow 1200mV 85C Model Metastability Report
 36. Slow 1200mV 0C Model Fmax Summary
 37. Slow 1200mV 0C Model Setup Summary
 38. Slow 1200mV 0C Model Hold Summary
 39. Slow 1200mV 0C Model Recovery Summary
 40. Slow 1200mV 0C Model Removal Summary
 41. Slow 1200mV 0C Model Minimum Pulse Width Summary
 42. Slow 1200mV 0C Model Setup: 'clk'
 43. Slow 1200mV 0C Model Setup: 'divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]'
 44. Slow 1200mV 0C Model Setup: 'controladorcadeia:inst7|pr_state.incrementa_1'
 45. Slow 1200mV 0C Model Setup: 'divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0]'
 46. Slow 1200mV 0C Model Setup: 'dsf_LCD16xN:inst11|dsf_e_LCD_b'
 47. Slow 1200mV 0C Model Hold: 'divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]'
 48. Slow 1200mV 0C Model Hold: 'clk'
 49. Slow 1200mV 0C Model Hold: 'divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0]'
 50. Slow 1200mV 0C Model Hold: 'dsf_LCD16xN:inst11|dsf_e_LCD_b'
 51. Slow 1200mV 0C Model Hold: 'controladorcadeia:inst7|pr_state.incrementa_1'
 52. Slow 1200mV 0C Model Recovery: 'divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]'
 53. Slow 1200mV 0C Model Removal: 'divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]'
 54. Slow 1200mV 0C Model Minimum Pulse Width: 'clk'
 55. Slow 1200mV 0C Model Minimum Pulse Width: 'divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]'
 56. Slow 1200mV 0C Model Minimum Pulse Width: 'dsf_LCD16xN:inst11|dsf_e_LCD_b'
 57. Slow 1200mV 0C Model Minimum Pulse Width: 'divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0]'
 58. Slow 1200mV 0C Model Minimum Pulse Width: 'controladorcadeia:inst7|pr_state.incrementa_1'
 59. Setup Times
 60. Hold Times
 61. Clock to Output Times
 62. Minimum Clock to Output Times
 63. Propagation Delay
 64. Minimum Propagation Delay
 65. Slow 1200mV 0C Model Metastability Report
 66. Fast 1200mV 0C Model Setup Summary
 67. Fast 1200mV 0C Model Hold Summary
 68. Fast 1200mV 0C Model Recovery Summary
 69. Fast 1200mV 0C Model Removal Summary
 70. Fast 1200mV 0C Model Minimum Pulse Width Summary
 71. Fast 1200mV 0C Model Setup: 'clk'
 72. Fast 1200mV 0C Model Setup: 'divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]'
 73. Fast 1200mV 0C Model Setup: 'controladorcadeia:inst7|pr_state.incrementa_1'
 74. Fast 1200mV 0C Model Setup: 'divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0]'
 75. Fast 1200mV 0C Model Setup: 'dsf_LCD16xN:inst11|dsf_e_LCD_b'
 76. Fast 1200mV 0C Model Hold: 'divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]'
 77. Fast 1200mV 0C Model Hold: 'clk'
 78. Fast 1200mV 0C Model Hold: 'divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0]'
 79. Fast 1200mV 0C Model Hold: 'dsf_LCD16xN:inst11|dsf_e_LCD_b'
 80. Fast 1200mV 0C Model Hold: 'controladorcadeia:inst7|pr_state.incrementa_1'
 81. Fast 1200mV 0C Model Recovery: 'divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]'
 82. Fast 1200mV 0C Model Removal: 'divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]'
 83. Fast 1200mV 0C Model Minimum Pulse Width: 'clk'
 84. Fast 1200mV 0C Model Minimum Pulse Width: 'divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]'
 85. Fast 1200mV 0C Model Minimum Pulse Width: 'dsf_LCD16xN:inst11|dsf_e_LCD_b'
 86. Fast 1200mV 0C Model Minimum Pulse Width: 'divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0]'
 87. Fast 1200mV 0C Model Minimum Pulse Width: 'controladorcadeia:inst7|pr_state.incrementa_1'
 88. Setup Times
 89. Hold Times
 90. Clock to Output Times
 91. Minimum Clock to Output Times
 92. Propagation Delay
 93. Minimum Propagation Delay
 94. Fast 1200mV 0C Model Metastability Report
 95. Multicorner Timing Analysis Summary
 96. Setup Times
 97. Hold Times
 98. Clock to Output Times
 99. Minimum Clock to Output Times
100. Propagation Delay
101. Minimum Propagation Delay
102. Board Trace Model Assignments
103. Input Transition Times
104. Signal Integrity Metrics (Slow 1200mv 0c Model)
105. Signal Integrity Metrics (Slow 1200mv 85c Model)
106. Signal Integrity Metrics (Fast 1200mv 0c Model)
107. Setup Transfers
108. Hold Transfers
109. Recovery Transfers
110. Removal Transfers
111. Report TCCS
112. Report RSKM
113. Unconstrained Paths
114. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; COMPLETA                                           ;
; Device Family      ; Cyclone IV GX                                      ;
; Device Name        ; EP4CGX22CF19C6                                     ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                                        ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------------------------------------------------------------------------------+
; clk                                                                                                               ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                                                                                                               ;
; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { controladorcadeia:inst7|pr_state.incrementa_1 }                                                                     ;
; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] }  ;
; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] } ;
; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { dsf_LCD16xN:inst11|dsf_e_LCD_b }                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                                                                ;
+------------+-----------------+-------------------------------------------------------------------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                                        ; Note                                           ;
+------------+-----------------+-------------------------------------------------------------------------------------------------------------------+------------------------------------------------+
; 195.01 MHz ; 195.01 MHz      ; clk                                                                                                               ;                                                ;
; 292.48 MHz ; 292.48 MHz      ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ;                                                ;
; 463.18 MHz ; 463.18 MHz      ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ;                                                ;
; 784.93 MHz ; 500.0 MHz       ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+-------------------------------------------------------------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                             ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------------------------+--------+---------------+
; clk                                                                                                               ; -4.128 ; -64.019       ;
; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; -3.478 ; -265.818      ;
; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; -1.431 ; -1.431        ;
; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; -1.159 ; -12.809       ;
; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ; -0.274 ; -0.982        ;
+-------------------------------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                             ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------------------------+--------+---------------+
; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; -1.871 ; -9.554        ;
; clk                                                                                                               ; -1.617 ; -10.475       ;
; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; -0.282 ; -0.630        ;
; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ; 0.371  ; 0.000         ;
; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; 1.261  ; 0.000         ;
+-------------------------------------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                                                                                    ;
+------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                            ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------------------------------------+--------+---------------+
; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -0.401 ; -21.938       ;
+------------------------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                                                                                    ;
+------------------------------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                                            ; Slack ; End Point TNS ;
+------------------------------------------------------------------------------------------------------------------+-------+---------------+
; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.693 ; 0.000         ;
+------------------------------------------------------------------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                             ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------------------------+--------+---------------+
; clk                                                                                                               ; -3.000 ; -21.000       ;
; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; -1.000 ; -89.000       ;
; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ; -1.000 ; -41.000       ;
; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; -1.000 ; -30.000       ;
; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; 0.412  ; 0.000         ;
+-------------------------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                                                                                                                                                  ;
+--------+------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                        ; To Node                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.128 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[7] ; clk          ; clk         ; 1.000        ; -0.065     ; 5.058      ;
; -4.128 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[6] ; clk          ; clk         ; 1.000        ; -0.065     ; 5.058      ;
; -4.128 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 1.000        ; -0.065     ; 5.058      ;
; -4.128 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 1.000        ; -0.065     ; 5.058      ;
; -4.128 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 1.000        ; -0.065     ; 5.058      ;
; -4.128 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 1.000        ; -0.065     ; 5.058      ;
; -4.128 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[4] ; clk          ; clk         ; 1.000        ; -0.065     ; 5.058      ;
; -4.128 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[5] ; clk          ; clk         ; 1.000        ; -0.065     ; 5.058      ;
; -4.072 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[7] ; clk          ; clk         ; 1.000        ; -0.065     ; 5.002      ;
; -4.072 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[6] ; clk          ; clk         ; 1.000        ; -0.065     ; 5.002      ;
; -4.072 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 1.000        ; -0.065     ; 5.002      ;
; -4.072 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 1.000        ; -0.065     ; 5.002      ;
; -4.072 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 1.000        ; -0.065     ; 5.002      ;
; -4.072 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 1.000        ; -0.065     ; 5.002      ;
; -4.072 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[4] ; clk          ; clk         ; 1.000        ; -0.065     ; 5.002      ;
; -4.072 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[5] ; clk          ; clk         ; 1.000        ; -0.065     ; 5.002      ;
; -4.010 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[7] ; clk          ; clk         ; 1.000        ; -0.065     ; 4.940      ;
; -4.010 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[6] ; clk          ; clk         ; 1.000        ; -0.065     ; 4.940      ;
; -4.010 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 1.000        ; -0.065     ; 4.940      ;
; -4.010 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 1.000        ; -0.065     ; 4.940      ;
; -4.010 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 1.000        ; -0.065     ; 4.940      ;
; -4.010 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 1.000        ; -0.065     ; 4.940      ;
; -4.010 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[4] ; clk          ; clk         ; 1.000        ; -0.065     ; 4.940      ;
; -4.010 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[5] ; clk          ; clk         ; 1.000        ; -0.065     ; 4.940      ;
; -3.999 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 1.000        ; -0.065     ; 4.929      ;
; -3.970 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[7] ; clk          ; clk         ; 1.000        ; -0.065     ; 4.900      ;
; -3.970 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[6] ; clk          ; clk         ; 1.000        ; -0.065     ; 4.900      ;
; -3.970 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 1.000        ; -0.065     ; 4.900      ;
; -3.970 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 1.000        ; -0.065     ; 4.900      ;
; -3.970 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 1.000        ; -0.065     ; 4.900      ;
; -3.970 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 1.000        ; -0.065     ; 4.900      ;
; -3.970 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[4] ; clk          ; clk         ; 1.000        ; -0.065     ; 4.900      ;
; -3.970 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[5] ; clk          ; clk         ; 1.000        ; -0.065     ; 4.900      ;
; -3.941 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 1.000        ; -0.065     ; 4.871      ;
; -3.896 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[7] ; clk          ; clk         ; 1.000        ; -0.065     ; 4.826      ;
; -3.896 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[6] ; clk          ; clk         ; 1.000        ; -0.065     ; 4.826      ;
; -3.896 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 1.000        ; -0.065     ; 4.826      ;
; -3.896 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 1.000        ; -0.065     ; 4.826      ;
; -3.896 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 1.000        ; -0.065     ; 4.826      ;
; -3.896 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 1.000        ; -0.065     ; 4.826      ;
; -3.896 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[4] ; clk          ; clk         ; 1.000        ; -0.065     ; 4.826      ;
; -3.896 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[5] ; clk          ; clk         ; 1.000        ; -0.065     ; 4.826      ;
; -3.881 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 1.000        ; -0.065     ; 4.811      ;
; -3.840 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[7] ; clk          ; clk         ; 1.000        ; -0.065     ; 4.770      ;
; -3.840 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[6] ; clk          ; clk         ; 1.000        ; -0.065     ; 4.770      ;
; -3.840 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 1.000        ; -0.065     ; 4.770      ;
; -3.840 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 1.000        ; -0.065     ; 4.770      ;
; -3.840 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 1.000        ; -0.065     ; 4.770      ;
; -3.840 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 1.000        ; -0.065     ; 4.770      ;
; -3.840 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[4] ; clk          ; clk         ; 1.000        ; -0.065     ; 4.770      ;
; -3.840 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[5] ; clk          ; clk         ; 1.000        ; -0.065     ; 4.770      ;
; -3.839 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 1.000        ; -0.065     ; 4.769      ;
; -3.777 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[7] ; clk          ; clk         ; 1.000        ; -0.065     ; 4.707      ;
; -3.777 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[6] ; clk          ; clk         ; 1.000        ; -0.065     ; 4.707      ;
; -3.777 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 1.000        ; -0.065     ; 4.707      ;
; -3.777 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 1.000        ; -0.065     ; 4.707      ;
; -3.777 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 1.000        ; -0.065     ; 4.707      ;
; -3.777 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 1.000        ; -0.065     ; 4.707      ;
; -3.777 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[4] ; clk          ; clk         ; 1.000        ; -0.065     ; 4.707      ;
; -3.777 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[5] ; clk          ; clk         ; 1.000        ; -0.065     ; 4.707      ;
; -3.767 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 1.000        ; -0.065     ; 4.697      ;
; -3.721 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[7] ; clk          ; clk         ; 1.000        ; -0.065     ; 4.651      ;
; -3.721 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[6] ; clk          ; clk         ; 1.000        ; -0.065     ; 4.651      ;
; -3.721 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 1.000        ; -0.065     ; 4.651      ;
; -3.721 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 1.000        ; -0.065     ; 4.651      ;
; -3.721 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 1.000        ; -0.065     ; 4.651      ;
; -3.721 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 1.000        ; -0.065     ; 4.651      ;
; -3.721 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[4] ; clk          ; clk         ; 1.000        ; -0.065     ; 4.651      ;
; -3.721 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[5] ; clk          ; clk         ; 1.000        ; -0.065     ; 4.651      ;
; -3.709 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 1.000        ; -0.065     ; 4.639      ;
; -3.648 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 1.000        ; -0.065     ; 4.578      ;
; -3.590 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 1.000        ; -0.065     ; 4.520      ;
; -3.004 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; clk          ; clk         ; 1.000        ; -0.064     ; 3.935      ;
; -2.999 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8]  ; clk          ; clk         ; 1.000        ; -0.065     ; 3.929      ;
; -2.999 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1]  ; clk          ; clk         ; 1.000        ; -0.065     ; 3.929      ;
; -2.999 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2]  ; clk          ; clk         ; 1.000        ; -0.065     ; 3.929      ;
; -2.999 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3]  ; clk          ; clk         ; 1.000        ; -0.065     ; 3.929      ;
; -2.999 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4]  ; clk          ; clk         ; 1.000        ; -0.065     ; 3.929      ;
; -2.999 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5]  ; clk          ; clk         ; 1.000        ; -0.065     ; 3.929      ;
; -2.999 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6]  ; clk          ; clk         ; 1.000        ; -0.065     ; 3.929      ;
; -2.999 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7]  ; clk          ; clk         ; 1.000        ; -0.065     ; 3.929      ;
; -2.921 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; clk          ; clk         ; 1.000        ; -0.064     ; 3.852      ;
; -2.916 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8]  ; clk          ; clk         ; 1.000        ; -0.065     ; 3.846      ;
; -2.916 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1]  ; clk          ; clk         ; 1.000        ; -0.065     ; 3.846      ;
; -2.916 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2]  ; clk          ; clk         ; 1.000        ; -0.065     ; 3.846      ;
; -2.916 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3]  ; clk          ; clk         ; 1.000        ; -0.065     ; 3.846      ;
; -2.916 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4]  ; clk          ; clk         ; 1.000        ; -0.065     ; 3.846      ;
; -2.916 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5]  ; clk          ; clk         ; 1.000        ; -0.065     ; 3.846      ;
; -2.916 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6]  ; clk          ; clk         ; 1.000        ; -0.065     ; 3.846      ;
; -2.916 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7]  ; clk          ; clk         ; 1.000        ; -0.065     ; 3.846      ;
; -2.886 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; clk          ; clk         ; 1.000        ; -0.064     ; 3.817      ;
; -2.881 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8]  ; clk          ; clk         ; 1.000        ; -0.065     ; 3.811      ;
; -2.881 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1]  ; clk          ; clk         ; 1.000        ; -0.065     ; 3.811      ;
; -2.881 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2]  ; clk          ; clk         ; 1.000        ; -0.065     ; 3.811      ;
; -2.881 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3]  ; clk          ; clk         ; 1.000        ; -0.065     ; 3.811      ;
; -2.881 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4]  ; clk          ; clk         ; 1.000        ; -0.065     ; 3.811      ;
; -2.881 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5]  ; clk          ; clk         ; 1.000        ; -0.065     ; 3.811      ;
; -2.881 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6]  ; clk          ; clk         ; 1.000        ; -0.065     ; 3.811      ;
; -2.881 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7]  ; clk          ; clk         ; 1.000        ; -0.065     ; 3.811      ;
; -2.815 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; clk          ; clk         ; 1.000        ; -0.064     ; 3.746      ;
+--------+------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]'                                                                                                                                                                                                                                     ;
+--------+--------------------------------------------------------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                              ; To Node                           ; Launch Clock                                                                                                      ; Latch Clock                                                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -3.478 ; controladorcadeia:inst7|pr_state.imprime_dt_nl_0       ; dsf_LCD16xN:inst11|dsf_RAM[13][2] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.043     ; 4.430      ;
; -3.478 ; controladorcadeia:inst7|pr_state.imprime_dt_nl_0       ; dsf_LCD16xN:inst11|dsf_RAM[13][5] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.043     ; 4.430      ;
; -3.478 ; controladorcadeia:inst7|pr_state.imprime_dt_nl_0       ; dsf_LCD16xN:inst11|dsf_RAM[13][4] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.043     ; 4.430      ;
; -3.478 ; controladorcadeia:inst7|pr_state.imprime_dt_nl_0       ; dsf_LCD16xN:inst11|dsf_RAM[13][1] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.043     ; 4.430      ;
; -3.460 ; controladorcadeia:inst7|pr_state.imprime_dt_rl_0       ; dsf_LCD16xN:inst11|dsf_RAM[13][2] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.044     ; 4.411      ;
; -3.460 ; controladorcadeia:inst7|pr_state.imprime_dt_rl_0       ; dsf_LCD16xN:inst11|dsf_RAM[13][5] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.044     ; 4.411      ;
; -3.460 ; controladorcadeia:inst7|pr_state.imprime_dt_rl_0       ; dsf_LCD16xN:inst11|dsf_RAM[13][4] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.044     ; 4.411      ;
; -3.460 ; controladorcadeia:inst7|pr_state.imprime_dt_rl_0       ; dsf_LCD16xN:inst11|dsf_RAM[13][1] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.044     ; 4.411      ;
; -3.416 ; controladorcadeia:inst7|pr_state.imprime_dois_pontos_2 ; dsf_LCD16xN:inst11|dsf_RAM[13][2] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.044     ; 4.367      ;
; -3.416 ; controladorcadeia:inst7|pr_state.imprime_dois_pontos_2 ; dsf_LCD16xN:inst11|dsf_RAM[13][5] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.044     ; 4.367      ;
; -3.416 ; controladorcadeia:inst7|pr_state.imprime_dois_pontos_2 ; dsf_LCD16xN:inst11|dsf_RAM[13][4] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.044     ; 4.367      ;
; -3.416 ; controladorcadeia:inst7|pr_state.imprime_dois_pontos_2 ; dsf_LCD16xN:inst11|dsf_RAM[13][1] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.044     ; 4.367      ;
; -3.377 ; controladorcadeia:inst7|pr_state.imprime_e             ; dsf_LCD16xN:inst11|dsf_RAM[13][2] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.044     ; 4.328      ;
; -3.377 ; controladorcadeia:inst7|pr_state.imprime_e             ; dsf_LCD16xN:inst11|dsf_RAM[13][5] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.044     ; 4.328      ;
; -3.377 ; controladorcadeia:inst7|pr_state.imprime_e             ; dsf_LCD16xN:inst11|dsf_RAM[13][4] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.044     ; 4.328      ;
; -3.377 ; controladorcadeia:inst7|pr_state.imprime_e             ; dsf_LCD16xN:inst11|dsf_RAM[13][1] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.044     ; 4.328      ;
; -3.368 ; controladorcadeia:inst7|pr_state.imprime_dt_nl_0       ; dsf_LCD16xN:inst11|dsf_RAM[13][3] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.041     ; 4.322      ;
; -3.368 ; controladorcadeia:inst7|pr_state.imprime_dt_nl_0       ; dsf_LCD16xN:inst11|dsf_RAM[13][0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.041     ; 4.322      ;
; -3.350 ; controladorcadeia:inst7|pr_state.imprime_dt_rl_0       ; dsf_LCD16xN:inst11|dsf_RAM[13][3] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.042     ; 4.303      ;
; -3.350 ; controladorcadeia:inst7|pr_state.imprime_dt_rl_0       ; dsf_LCD16xN:inst11|dsf_RAM[13][0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.042     ; 4.303      ;
; -3.308 ; controladorcadeia:inst7|pr_state.imprime_dt_nl_0       ; dsf_LCD16xN:inst11|dsf_RAM[3][3]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.043     ; 4.260      ;
; -3.306 ; controladorcadeia:inst7|pr_state.imprime_dois_pontos_2 ; dsf_LCD16xN:inst11|dsf_RAM[13][3] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.042     ; 4.259      ;
; -3.306 ; controladorcadeia:inst7|pr_state.imprime_dois_pontos_2 ; dsf_LCD16xN:inst11|dsf_RAM[13][0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.042     ; 4.259      ;
; -3.303 ; controladorcadeia:inst7|pr_state.imprime_dt_nl_0       ; dsf_LCD16xN:inst11|dsf_RAM[3][1]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.042     ; 4.256      ;
; -3.301 ; controladorcadeia:inst7|pr_state.imprime_dt_nl_0       ; dsf_LCD16xN:inst11|dsf_RAM[4][2]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.040     ; 4.256      ;
; -3.301 ; controladorcadeia:inst7|pr_state.imprime_dt_nl_0       ; dsf_LCD16xN:inst11|dsf_RAM[4][5]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.040     ; 4.256      ;
; -3.301 ; controladorcadeia:inst7|pr_state.imprime_dt_nl_0       ; dsf_LCD16xN:inst11|dsf_RAM[4][4]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.040     ; 4.256      ;
; -3.301 ; controladorcadeia:inst7|pr_state.imprime_dt_nl_0       ; dsf_LCD16xN:inst11|dsf_RAM[4][3]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.040     ; 4.256      ;
; -3.301 ; controladorcadeia:inst7|pr_state.imprime_dt_nl_0       ; dsf_LCD16xN:inst11|dsf_RAM[4][1]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.040     ; 4.256      ;
; -3.301 ; controladorcadeia:inst7|pr_state.imprime_dt_nl_0       ; dsf_LCD16xN:inst11|dsf_RAM[4][0]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.040     ; 4.256      ;
; -3.294 ; controladorcadeia:inst7|pr_state.imprime_dt_nl_0       ; dsf_LCD16xN:inst11|dsf_RAM[3][5]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.039     ; 4.250      ;
; -3.294 ; controladorcadeia:inst7|pr_state.imprime_dt_nl_0       ; dsf_LCD16xN:inst11|dsf_RAM[3][4]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.039     ; 4.250      ;
; -3.294 ; controladorcadeia:inst7|pr_state.imprime_dt_nl_0       ; dsf_LCD16xN:inst11|dsf_RAM[3][0]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.039     ; 4.250      ;
; -3.290 ; controladorcadeia:inst7|pr_state.imprime_dt_rl_0       ; dsf_LCD16xN:inst11|dsf_RAM[3][3]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.044     ; 4.241      ;
; -3.285 ; controladorcadeia:inst7|pr_state.imprime_dt_rl_0       ; dsf_LCD16xN:inst11|dsf_RAM[3][1]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.043     ; 4.237      ;
; -3.283 ; controladorcadeia:inst7|pr_state.imprime_dt_rl_0       ; dsf_LCD16xN:inst11|dsf_RAM[4][2]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.041     ; 4.237      ;
; -3.283 ; controladorcadeia:inst7|pr_state.imprime_dt_rl_0       ; dsf_LCD16xN:inst11|dsf_RAM[4][5]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.041     ; 4.237      ;
; -3.283 ; controladorcadeia:inst7|pr_state.imprime_dt_rl_0       ; dsf_LCD16xN:inst11|dsf_RAM[4][4]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.041     ; 4.237      ;
; -3.283 ; controladorcadeia:inst7|pr_state.imprime_dt_rl_0       ; dsf_LCD16xN:inst11|dsf_RAM[4][3]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.041     ; 4.237      ;
; -3.283 ; controladorcadeia:inst7|pr_state.imprime_dt_rl_0       ; dsf_LCD16xN:inst11|dsf_RAM[4][1]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.041     ; 4.237      ;
; -3.283 ; controladorcadeia:inst7|pr_state.imprime_dt_rl_0       ; dsf_LCD16xN:inst11|dsf_RAM[4][0]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.041     ; 4.237      ;
; -3.277 ; controladorcadeia:inst7|pr_state.imprime_dt_nl_0       ; dsf_LCD16xN:inst11|dsf_RAM[5][2]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.040     ; 4.232      ;
; -3.277 ; controladorcadeia:inst7|pr_state.imprime_dt_nl_0       ; dsf_LCD16xN:inst11|dsf_RAM[5][5]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.040     ; 4.232      ;
; -3.277 ; controladorcadeia:inst7|pr_state.imprime_dt_nl_0       ; dsf_LCD16xN:inst11|dsf_RAM[5][4]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.040     ; 4.232      ;
; -3.277 ; controladorcadeia:inst7|pr_state.imprime_dt_nl_0       ; dsf_LCD16xN:inst11|dsf_RAM[5][3]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.040     ; 4.232      ;
; -3.277 ; controladorcadeia:inst7|pr_state.imprime_dt_nl_0       ; dsf_LCD16xN:inst11|dsf_RAM[5][1]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.040     ; 4.232      ;
; -3.277 ; controladorcadeia:inst7|pr_state.imprime_dt_nl_0       ; dsf_LCD16xN:inst11|dsf_RAM[5][0]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.040     ; 4.232      ;
; -3.276 ; controladorcadeia:inst7|pr_state.imprime_dt_rl_0       ; dsf_LCD16xN:inst11|dsf_RAM[3][5]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.040     ; 4.231      ;
; -3.276 ; controladorcadeia:inst7|pr_state.imprime_dt_rl_0       ; dsf_LCD16xN:inst11|dsf_RAM[3][4]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.040     ; 4.231      ;
; -3.276 ; controladorcadeia:inst7|pr_state.imprime_dt_rl_0       ; dsf_LCD16xN:inst11|dsf_RAM[3][0]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.040     ; 4.231      ;
; -3.268 ; controladorcadeia:inst7|pr_state.imprime_dt_nl_1       ; dsf_LCD16xN:inst11|dsf_RAM[10][2] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.038     ; 4.225      ;
; -3.268 ; controladorcadeia:inst7|pr_state.imprime_dt_nl_1       ; dsf_LCD16xN:inst11|dsf_RAM[10][5] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.038     ; 4.225      ;
; -3.268 ; controladorcadeia:inst7|pr_state.imprime_dt_nl_1       ; dsf_LCD16xN:inst11|dsf_RAM[10][4] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.038     ; 4.225      ;
; -3.268 ; controladorcadeia:inst7|pr_state.imprime_dt_nl_1       ; dsf_LCD16xN:inst11|dsf_RAM[10][3] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.038     ; 4.225      ;
; -3.268 ; controladorcadeia:inst7|pr_state.imprime_dt_nl_1       ; dsf_LCD16xN:inst11|dsf_RAM[10][1] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.038     ; 4.225      ;
; -3.268 ; controladorcadeia:inst7|pr_state.imprime_dt_nl_1       ; dsf_LCD16xN:inst11|dsf_RAM[10][0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.038     ; 4.225      ;
; -3.267 ; controladorcadeia:inst7|pr_state.imprime_e             ; dsf_LCD16xN:inst11|dsf_RAM[13][3] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.042     ; 4.220      ;
; -3.267 ; controladorcadeia:inst7|pr_state.imprime_e             ; dsf_LCD16xN:inst11|dsf_RAM[13][0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.042     ; 4.220      ;
; -3.259 ; controladorcadeia:inst7|pr_state.imprime_dt_rl_0       ; dsf_LCD16xN:inst11|dsf_RAM[5][2]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.041     ; 4.213      ;
; -3.259 ; controladorcadeia:inst7|pr_state.imprime_dt_rl_0       ; dsf_LCD16xN:inst11|dsf_RAM[5][5]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.041     ; 4.213      ;
; -3.259 ; controladorcadeia:inst7|pr_state.imprime_dt_rl_0       ; dsf_LCD16xN:inst11|dsf_RAM[5][4]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.041     ; 4.213      ;
; -3.259 ; controladorcadeia:inst7|pr_state.imprime_dt_rl_0       ; dsf_LCD16xN:inst11|dsf_RAM[5][3]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.041     ; 4.213      ;
; -3.259 ; controladorcadeia:inst7|pr_state.imprime_dt_rl_0       ; dsf_LCD16xN:inst11|dsf_RAM[5][1]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.041     ; 4.213      ;
; -3.259 ; controladorcadeia:inst7|pr_state.imprime_dt_rl_0       ; dsf_LCD16xN:inst11|dsf_RAM[5][0]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.041     ; 4.213      ;
; -3.246 ; controladorcadeia:inst7|pr_state.imprime_dois_pontos_2 ; dsf_LCD16xN:inst11|dsf_RAM[3][3]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.044     ; 4.197      ;
; -3.241 ; controladorcadeia:inst7|pr_state.imprime_dois_pontos_2 ; dsf_LCD16xN:inst11|dsf_RAM[3][1]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.043     ; 4.193      ;
; -3.239 ; controladorcadeia:inst7|pr_state.imprime_dois_pontos_2 ; dsf_LCD16xN:inst11|dsf_RAM[4][2]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.041     ; 4.193      ;
; -3.239 ; controladorcadeia:inst7|pr_state.imprime_dois_pontos_2 ; dsf_LCD16xN:inst11|dsf_RAM[4][5]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.041     ; 4.193      ;
; -3.239 ; controladorcadeia:inst7|pr_state.imprime_dois_pontos_2 ; dsf_LCD16xN:inst11|dsf_RAM[4][4]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.041     ; 4.193      ;
; -3.239 ; controladorcadeia:inst7|pr_state.imprime_dois_pontos_2 ; dsf_LCD16xN:inst11|dsf_RAM[4][3]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.041     ; 4.193      ;
; -3.239 ; controladorcadeia:inst7|pr_state.imprime_dois_pontos_2 ; dsf_LCD16xN:inst11|dsf_RAM[4][1]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.041     ; 4.193      ;
; -3.239 ; controladorcadeia:inst7|pr_state.imprime_dois_pontos_2 ; dsf_LCD16xN:inst11|dsf_RAM[4][0]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.041     ; 4.193      ;
; -3.232 ; controladorcadeia:inst7|pr_state.imprime_dois_pontos_2 ; dsf_LCD16xN:inst11|dsf_RAM[3][5]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.040     ; 4.187      ;
; -3.232 ; controladorcadeia:inst7|pr_state.imprime_dois_pontos_2 ; dsf_LCD16xN:inst11|dsf_RAM[3][4]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.040     ; 4.187      ;
; -3.232 ; controladorcadeia:inst7|pr_state.imprime_dois_pontos_2 ; dsf_LCD16xN:inst11|dsf_RAM[3][0]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.040     ; 4.187      ;
; -3.225 ; controladorcadeia:inst7|pr_state.imprime_n             ; dsf_LCD16xN:inst11|dsf_RAM[10][2] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.039     ; 4.181      ;
; -3.225 ; controladorcadeia:inst7|pr_state.imprime_n             ; dsf_LCD16xN:inst11|dsf_RAM[10][5] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.039     ; 4.181      ;
; -3.225 ; controladorcadeia:inst7|pr_state.imprime_n             ; dsf_LCD16xN:inst11|dsf_RAM[10][4] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.039     ; 4.181      ;
; -3.225 ; controladorcadeia:inst7|pr_state.imprime_n             ; dsf_LCD16xN:inst11|dsf_RAM[10][3] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.039     ; 4.181      ;
; -3.225 ; controladorcadeia:inst7|pr_state.imprime_n             ; dsf_LCD16xN:inst11|dsf_RAM[10][1] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.039     ; 4.181      ;
; -3.225 ; controladorcadeia:inst7|pr_state.imprime_n             ; dsf_LCD16xN:inst11|dsf_RAM[10][0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.039     ; 4.181      ;
; -3.218 ; controladorcadeia:inst7|pr_state.imprime_r             ; dsf_LCD16xN:inst11|dsf_RAM[8][1]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.041     ; 4.172      ;
; -3.215 ; controladorcadeia:inst7|pr_state.imprime_dois_pontos_2 ; dsf_LCD16xN:inst11|dsf_RAM[5][2]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.041     ; 4.169      ;
; -3.215 ; controladorcadeia:inst7|pr_state.imprime_dois_pontos_2 ; dsf_LCD16xN:inst11|dsf_RAM[5][5]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.041     ; 4.169      ;
; -3.215 ; controladorcadeia:inst7|pr_state.imprime_dois_pontos_2 ; dsf_LCD16xN:inst11|dsf_RAM[5][4]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.041     ; 4.169      ;
; -3.215 ; controladorcadeia:inst7|pr_state.imprime_dois_pontos_2 ; dsf_LCD16xN:inst11|dsf_RAM[5][3]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.041     ; 4.169      ;
; -3.215 ; controladorcadeia:inst7|pr_state.imprime_dois_pontos_2 ; dsf_LCD16xN:inst11|dsf_RAM[5][1]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.041     ; 4.169      ;
; -3.215 ; controladorcadeia:inst7|pr_state.imprime_dois_pontos_2 ; dsf_LCD16xN:inst11|dsf_RAM[5][0]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.041     ; 4.169      ;
; -3.207 ; controladorcadeia:inst7|pr_state.imprime_e             ; dsf_LCD16xN:inst11|dsf_RAM[3][3]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.044     ; 4.158      ;
; -3.202 ; controladorcadeia:inst7|pr_state.imprime_e             ; dsf_LCD16xN:inst11|dsf_RAM[3][1]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.043     ; 4.154      ;
; -3.200 ; controladorcadeia:inst7|pr_state.imprime_e             ; dsf_LCD16xN:inst11|dsf_RAM[4][2]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.041     ; 4.154      ;
; -3.200 ; controladorcadeia:inst7|pr_state.imprime_e             ; dsf_LCD16xN:inst11|dsf_RAM[4][5]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.041     ; 4.154      ;
; -3.200 ; controladorcadeia:inst7|pr_state.imprime_e             ; dsf_LCD16xN:inst11|dsf_RAM[4][4]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.041     ; 4.154      ;
; -3.200 ; controladorcadeia:inst7|pr_state.imprime_e             ; dsf_LCD16xN:inst11|dsf_RAM[4][3]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.041     ; 4.154      ;
; -3.200 ; controladorcadeia:inst7|pr_state.imprime_e             ; dsf_LCD16xN:inst11|dsf_RAM[4][1]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.041     ; 4.154      ;
; -3.200 ; controladorcadeia:inst7|pr_state.imprime_e             ; dsf_LCD16xN:inst11|dsf_RAM[4][0]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.041     ; 4.154      ;
; -3.193 ; controladorcadeia:inst7|pr_state.imprime_e             ; dsf_LCD16xN:inst11|dsf_RAM[3][5]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.040     ; 4.148      ;
; -3.193 ; controladorcadeia:inst7|pr_state.imprime_e             ; dsf_LCD16xN:inst11|dsf_RAM[3][4]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.040     ; 4.148      ;
; -3.193 ; controladorcadeia:inst7|pr_state.imprime_e             ; dsf_LCD16xN:inst11|dsf_RAM[3][0]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.040     ; 4.148      ;
; -3.189 ; controladorcadeia:inst7|pr_state.imprime_dt_nl_0       ; dsf_LCD16xN:inst11|dsf_RAM[12][2] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.042     ; 4.142      ;
+--------+--------------------------------------------------------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'controladorcadeia:inst7|pr_state.incrementa_1'                                                                                                                                                                                                                         ;
+--------+------------------------------------------------+-------------------------------+-------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                       ; Launch Clock                                                                                                      ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+-------------------------------+-------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; -1.431 ; controladorcadeia:inst7|pr_state.return_inicio ; controladorcadeia:inst7|reset ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; controladorcadeia:inst7|pr_state.incrementa_1 ; 1.000        ; -0.948     ; 0.623      ;
+--------+------------------------------------------------+-------------------------------+-------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0]'                                                                                                                                                                                                                                                          ;
+--------+--------------------------------------------------------+--------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                              ; To Node                                                ; Launch Clock                                                                                                      ; Latch Clock                                                                                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------+--------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.159 ; controladorcadeia:inst7|pr_state.imprime_l             ; controladorcadeia:inst7|pr_state.incrementa_7          ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.894     ; 1.260      ;
; -1.127 ; controladorcadeia:inst7|pr_state.imprime_n             ; controladorcadeia:inst7|pr_state.incrementa_6          ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.894     ; 1.228      ;
; -1.058 ; controladorcadeia:inst7|pr_state.imprime_l1            ; controladorcadeia:inst7|pr_state.incrementa_12         ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.849     ; 1.204      ;
; -1.037 ; controladorcadeia:inst7|pr_state.imprime_dois_pontos   ; controladorcadeia:inst7|pr_state.incrementa_3          ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.849     ; 1.183      ;
; -1.020 ; controladorcadeia:inst7|pr_state.imprime_dt_nl_0       ; controladorcadeia:inst7|pr_state.incrementa_9          ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.848     ; 1.167      ;
; -1.016 ; controladorcadeia:inst7|pr_state.imprime_e             ; controladorcadeia:inst7|pr_state.incrementa_2          ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.849     ; 1.162      ;
; -0.911 ; controladorcadeia:inst7|pr_state.imprime_dt_te_1       ; controladorcadeia:inst7|pr_state.incrementa_5          ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.894     ; 1.012      ;
; -0.883 ; controladorcadeia:inst7|pr_state.imprime_dois_pontos_2 ; controladorcadeia:inst7|pr_state.incrementa_13         ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.894     ; 0.984      ;
; -0.828 ; controladorcadeia:inst7|pr_state.imprime_dois_pontos_1 ; controladorcadeia:inst7|pr_state.incrementa_8          ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.849     ; 0.974      ;
; -0.795 ; controladorcadeia:inst7|pr_state.imprime_dt_rl_0       ; controladorcadeia:inst7|pr_state.incrementa_14         ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.894     ; 0.896      ;
; -0.768 ; controladorcadeia:inst7|pr_state.imprime_dt_te_0       ; controladorcadeia:inst7|pr_state.incrementa_4          ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.894     ; 0.869      ;
; -0.702 ; controladorcadeia:inst7|pr_state.imprime_r             ; controladorcadeia:inst7|pr_state.incrementa_11         ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.848     ; 0.849      ;
; -0.568 ; controladorcadeia:inst7|pr_state.imprime_dt_nl_1       ; controladorcadeia:inst7|pr_state.incrementa_10         ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.848     ; 0.715      ;
; -0.307 ; controladorcadeia:inst7|pr_state.incrementa_3          ; controladorcadeia:inst7|pr_state.imprime_dt_te_0       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.605      ; 1.907      ;
; -0.226 ; controladorcadeia:inst7|pr_state.imprime_dt_rl_1       ; controladorcadeia:inst7|pr_state.return_inicio         ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.064     ; 1.157      ;
; -0.132 ; controladorcadeia:inst7|pr_state.incrementa_4          ; controladorcadeia:inst7|pr_state.imprime_dt_te_1       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.652      ; 1.779      ;
; -0.103 ; controladorcadeia:inst7|pr_state.incrementa_6          ; controladorcadeia:inst7|pr_state.imprime_l             ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.652      ; 1.750      ;
; -0.076 ; controladorcadeia:inst7|pr_state.incrementa_14         ; controladorcadeia:inst7|pr_state.imprime_dt_rl_1       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.652      ; 1.723      ;
; -0.070 ; controladorcadeia:inst7|pr_state.incrementa_13         ; controladorcadeia:inst7|pr_state.imprime_dt_rl_0       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.652      ; 1.717      ;
; -0.023 ; controladorcadeia:inst7|pr_state.incrementa_11         ; controladorcadeia:inst7|pr_state.imprime_l1            ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.605      ; 1.623      ;
; 0.008  ; controladorcadeia:inst7|pr_state.incrementa_2          ; controladorcadeia:inst7|pr_state.imprime_dois_pontos   ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.605      ; 1.592      ;
; 0.111  ; controladorcadeia:inst7|pr_state.incrementa_8          ; controladorcadeia:inst7|pr_state.imprime_dt_nl_0       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.604      ; 1.488      ;
; 0.126  ; controladorcadeia:inst7|pr_state.imprime_t             ; controladorcadeia:inst7|pr_state.incrementa_1          ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.064     ; 0.805      ;
; 0.213  ; controladorcadeia:inst7|pr_state.return_inicio         ; controladorcadeia:inst7|pr_state.imprime_t             ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.064     ; 0.718      ;
; 0.236  ; controladorcadeia:inst7|pr_state.incrementa_1          ; controladorcadeia:inst7|pr_state.imprime_e             ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 0.500        ; 2.849      ; 3.317      ;
; 0.270  ; controladorcadeia:inst7|pr_state.incrementa_5          ; controladorcadeia:inst7|pr_state.imprime_n             ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.652      ; 1.377      ;
; 0.517  ; controladorcadeia:inst7|pr_state.incrementa_10         ; controladorcadeia:inst7|pr_state.imprime_r             ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.604      ; 1.082      ;
; 0.523  ; controladorcadeia:inst7|pr_state.incrementa_7          ; controladorcadeia:inst7|pr_state.imprime_dois_pontos_1 ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.652      ; 1.124      ;
; 0.566  ; controladorcadeia:inst7|pr_state.incrementa_12         ; controladorcadeia:inst7|pr_state.imprime_dois_pontos_2 ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.605      ; 1.034      ;
; 0.759  ; controladorcadeia:inst7|pr_state.incrementa_9          ; controladorcadeia:inst7|pr_state.imprime_dt_nl_1       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.604      ; 0.840      ;
; 0.863  ; controladorcadeia:inst7|pr_state.incrementa_1          ; controladorcadeia:inst7|pr_state.imprime_e             ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 2.849      ; 3.190      ;
+--------+--------------------------------------------------------+--------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'dsf_LCD16xN:inst11|dsf_e_LCD_b'                                                                                                                                                     ;
+--------+-----------------------------------------------+-----------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                       ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+-----------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; -0.274 ; dsf_LCD16xN:inst11|estado_ant.returnHome      ; dsf_LCD16xN:inst11|estado_ant.P0              ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 1.000        ; -0.428     ; 0.841      ;
; -0.242 ; dsf_LCD16xN:inst11|estado_ant.P1              ; dsf_LCD16xN:inst11|estado_ant.P2              ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 1.000        ; -0.068     ; 1.169      ;
; -0.188 ; dsf_LCD16xN:inst11|estado_ant.P11             ; dsf_LCD16xN:inst11|estado_ant.P12             ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 1.000        ; -0.066     ; 1.117      ;
; -0.158 ; dsf_LCD16xN:inst11|estado_ant.P5              ; dsf_LCD16xN:inst11|estado_ant.P6              ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 1.000        ; -0.427     ; 0.726      ;
; -0.098 ; dsf_LCD16xN:inst11|estado_ant.P16             ; dsf_LCD16xN:inst11|estado_ant.P17             ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 1.000        ; -0.065     ; 1.028      ;
; -0.022 ; dsf_LCD16xN:inst11|estado_ant.P31             ; dsf_LCD16xN:inst11|estado_ant.returnHome      ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 1.000        ; 0.291      ; 1.308      ;
; 0.070  ; dsf_LCD16xN:inst11|estado_ant.P3              ; dsf_LCD16xN:inst11|estado_ant.P4              ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 1.000        ; -0.064     ; 0.861      ;
; 0.076  ; dsf_LCD16xN:inst11|estado_ant.displayControl  ; dsf_LCD16xN:inst11|estado_ant.entryMode       ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 1.000        ; -0.064     ; 0.855      ;
; 0.082  ; dsf_LCD16xN:inst11|estado_ant.clearDisplay    ; dsf_LCD16xN:inst11|estado_ant.displayControl  ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 1.000        ; -0.064     ; 0.849      ;
; 0.086  ; dsf_LCD16xN:inst11|estado_ant.P2              ; dsf_LCD16xN:inst11|estado_ant.P3              ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 1.000        ; -0.064     ; 0.845      ;
; 0.087  ; dsf_LCD16xN:inst11|estado_ant.P8              ; dsf_LCD16xN:inst11|estado_ant.P9              ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 1.000        ; -0.064     ; 0.844      ;
; 0.108  ; dsf_LCD16xN:inst11|estado_ant.P26             ; dsf_LCD16xN:inst11|estado_ant.P27             ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 1.000        ; -0.063     ; 0.824      ;
; 0.109  ; dsf_LCD16xN:inst11|estado_ant.P28             ; dsf_LCD16xN:inst11|estado_ant.P29             ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 1.000        ; -0.063     ; 0.823      ;
; 0.109  ; dsf_LCD16xN:inst11|estado_ant.P24             ; dsf_LCD16xN:inst11|estado_ant.P25             ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 1.000        ; -0.063     ; 0.823      ;
; 0.110  ; dsf_LCD16xN:inst11|estado_ant.P27             ; dsf_LCD16xN:inst11|estado_ant.P28             ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 1.000        ; -0.063     ; 0.822      ;
; 0.110  ; dsf_LCD16xN:inst11|estado_ant.P21             ; dsf_LCD16xN:inst11|estado_ant.P22             ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 1.000        ; -0.063     ; 0.822      ;
; 0.153  ; dsf_LCD16xN:inst11|estado_ant.P4              ; dsf_LCD16xN:inst11|estado_ant.P5              ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 1.000        ; 0.287      ; 1.129      ;
; 0.195  ; dsf_LCD16xN:inst11|estado_ant.P12             ; dsf_LCD16xN:inst11|estado_ant.P13             ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 1.000        ; -0.064     ; 0.736      ;
; 0.205  ; dsf_LCD16xN:inst11|estado_ant.P14             ; dsf_LCD16xN:inst11|estado_ant.P15             ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 1.000        ; -0.064     ; 0.726      ;
; 0.206  ; dsf_LCD16xN:inst11|estado_ant.P13             ; dsf_LCD16xN:inst11|estado_ant.P14             ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 1.000        ; -0.064     ; 0.725      ;
; 0.210  ; dsf_LCD16xN:inst11|estado_ant.entryMode       ; dsf_LCD16xN:inst11|estado_ant.P0              ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 1.000        ; -0.064     ; 0.721      ;
; 0.224  ; dsf_LCD16xN:inst11|estado_ant.posicionaAbaixo ; dsf_LCD16xN:inst11|estado_ant.P16             ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 1.000        ; -0.064     ; 0.707      ;
; 0.225  ; dsf_LCD16xN:inst11|estado_ant.P10             ; dsf_LCD16xN:inst11|estado_ant.P11             ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 1.000        ; -0.064     ; 0.706      ;
; 0.225  ; dsf_LCD16xN:inst11|estado_ant.P7              ; dsf_LCD16xN:inst11|estado_ant.P8              ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 1.000        ; -0.064     ; 0.706      ;
; 0.225  ; dsf_LCD16xN:inst11|estado_ant.functionSet1    ; dsf_LCD16xN:inst11|estado_ant.functionSet2    ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 1.000        ; -0.064     ; 0.706      ;
; 0.226  ; dsf_LCD16xN:inst11|estado_ant.P9              ; dsf_LCD16xN:inst11|estado_ant.P10             ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 1.000        ; -0.064     ; 0.705      ;
; 0.226  ; dsf_LCD16xN:inst11|estado_ant.P0              ; dsf_LCD16xN:inst11|estado_ant.P1              ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 1.000        ; -0.064     ; 0.705      ;
; 0.234  ; dsf_LCD16xN:inst11|estado_ant.functionSet3    ; dsf_LCD16xN:inst11|estado_ant.functionSet4    ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 1.000        ; -0.064     ; 0.697      ;
; 0.236  ; dsf_LCD16xN:inst11|estado_ant.functionSet2    ; dsf_LCD16xN:inst11|estado_ant.functionSet3    ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 1.000        ; -0.064     ; 0.695      ;
; 0.239  ; dsf_LCD16xN:inst11|estado_ant.functionSet4    ; dsf_LCD16xN:inst11|estado_ant.clearDisplay    ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 1.000        ; -0.064     ; 0.692      ;
; 0.244  ; dsf_LCD16xN:inst11|estado_ant.P15             ; dsf_LCD16xN:inst11|estado_ant.posicionaAbaixo ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 1.000        ; -0.064     ; 0.687      ;
; 0.245  ; dsf_LCD16xN:inst11|estado_ant.P6              ; dsf_LCD16xN:inst11|estado_ant.P7              ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 1.000        ; -0.064     ; 0.686      ;
; 0.245  ; dsf_LCD16xN:inst11|estado_ant.P29             ; dsf_LCD16xN:inst11|estado_ant.P30             ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 1.000        ; -0.063     ; 0.687      ;
; 0.245  ; dsf_LCD16xN:inst11|estado_ant.P23             ; dsf_LCD16xN:inst11|estado_ant.P24             ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 1.000        ; -0.063     ; 0.687      ;
; 0.247  ; dsf_LCD16xN:inst11|estado_ant.P30             ; dsf_LCD16xN:inst11|estado_ant.P31             ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 1.000        ; -0.063     ; 0.685      ;
; 0.247  ; dsf_LCD16xN:inst11|estado_ant.P19             ; dsf_LCD16xN:inst11|estado_ant.P20             ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 1.000        ; -0.063     ; 0.685      ;
; 0.248  ; dsf_LCD16xN:inst11|estado_ant.P25             ; dsf_LCD16xN:inst11|estado_ant.P26             ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 1.000        ; -0.063     ; 0.684      ;
; 0.248  ; dsf_LCD16xN:inst11|estado_ant.P18             ; dsf_LCD16xN:inst11|estado_ant.P19             ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 1.000        ; -0.063     ; 0.684      ;
; 0.248  ; dsf_LCD16xN:inst11|estado_ant.P17             ; dsf_LCD16xN:inst11|estado_ant.P18             ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 1.000        ; -0.063     ; 0.684      ;
; 0.249  ; dsf_LCD16xN:inst11|estado_ant.P22             ; dsf_LCD16xN:inst11|estado_ant.P23             ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 1.000        ; -0.063     ; 0.683      ;
; 0.249  ; dsf_LCD16xN:inst11|estado_ant.P20             ; dsf_LCD16xN:inst11|estado_ant.P21             ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 1.000        ; -0.063     ; 0.683      ;
+--------+-----------------------------------------------+-----------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]'                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------+-----------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                           ; Launch Clock                                                                                                     ; Latch Clock                                                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+-----------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.871 ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[1][4]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 3.087      ; 1.582      ;
; -1.562 ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[3][0]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 3.087      ; 1.891      ;
; -1.350 ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[1][4]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -0.500       ; 3.087      ; 1.603      ;
; -1.242 ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[1][5]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 3.087      ; 2.211      ;
; -1.000 ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[3][0]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -0.500       ; 3.087      ; 1.953      ;
; -0.857 ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[2][2]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 3.083      ; 2.592      ;
; -0.730 ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[1][5]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -0.500       ; 3.087      ; 2.223      ;
; -0.446 ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[12][0] ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 3.084      ; 3.004      ;
; -0.413 ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[5][0]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 3.085      ; 3.038      ;
; -0.393 ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[9][0]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 3.087      ; 3.060      ;
; -0.385 ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[13][0] ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 3.084      ; 3.065      ;
; -0.376 ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[4][0]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 3.085      ; 3.075      ;
; -0.355 ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[2][2]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -0.500       ; 3.083      ; 2.594      ;
; -0.315 ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[1][0]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 3.087      ; 3.138      ;
; -0.305 ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[7][0]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 3.085      ; 3.146      ;
; -0.265 ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[8][0]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 3.085      ; 3.186      ;
; -0.245 ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[14][0] ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 3.084      ; 3.205      ;
; -0.243 ; dsf_LCD16xN:inst11|dsf_e_LCD_b                ; dsf_LCD16xN:inst11|dsf_e_LCD_b    ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                   ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 3.083      ; 3.216      ;
; -0.242 ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[10][0] ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 3.087      ; 3.211      ;
; -0.196 ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[11][0] ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 3.083      ; 3.253      ;
; -0.045 ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[11][2] ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 3.083      ; 3.404      ;
; -0.045 ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[13][3] ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 3.084      ; 3.405      ;
; -0.018 ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[14][5] ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 3.084      ; 3.432      ;
; -0.015 ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[9][5]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 3.087      ; 3.438      ;
; -0.015 ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[9][2]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 3.087      ; 3.438      ;
; -0.015 ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[1][2]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 3.087      ; 3.438      ;
; -0.015 ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[9][4]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 3.087      ; 3.438      ;
; -0.015 ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[9][3]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 3.087      ; 3.438      ;
; -0.015 ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[9][1]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 3.087      ; 3.438      ;
; 0.007  ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[5][4]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 3.085      ; 3.458      ;
; 0.021  ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[5][2]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 3.085      ; 3.472      ;
; 0.040  ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[8][2]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 3.085      ; 3.491      ;
; 0.044  ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[12][2] ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 3.084      ; 3.494      ;
; 0.052  ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[3][2]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 3.082      ; 3.500      ;
; 0.057  ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[13][5] ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 3.083      ; 3.506      ;
; 0.057  ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[13][2] ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 3.083      ; 3.506      ;
; 0.057  ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[13][4] ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 3.083      ; 3.506      ;
; 0.057  ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[13][1] ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 3.083      ; 3.506      ;
; 0.059  ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[3][4]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 3.087      ; 3.512      ;
; 0.063  ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[12][5] ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 3.084      ; 3.513      ;
; 0.068  ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[3][5]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 3.087      ; 3.521      ;
; 0.089  ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[10][5] ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 3.087      ; 3.542      ;
; 0.099  ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[14][4] ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 3.084      ; 3.549      ;
; 0.109  ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[5][5]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 3.085      ; 3.560      ;
; 0.110  ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[4][5]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 3.085      ; 3.561      ;
; 0.112  ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[11][5] ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 3.083      ; 3.561      ;
; 0.113  ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[8][5]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 3.085      ; 3.564      ;
; 0.113  ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[7][5]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 3.085      ; 3.564      ;
; 0.113  ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[2][5]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 3.083      ; 3.562      ;
; 0.136  ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[11][4] ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 3.083      ; 3.585      ;
; 0.136  ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[12][0] ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -0.500       ; 3.084      ; 3.086      ;
; 0.138  ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[7][4]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 3.085      ; 3.589      ;
; 0.163  ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[8][4]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 3.085      ; 3.614      ;
; 0.163  ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[8][3]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 3.085      ; 3.614      ;
; 0.163  ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[8][1]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 3.085      ; 3.614      ;
; 0.165  ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[9][0]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -0.500       ; 3.087      ; 3.118      ;
; 0.167  ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[4][2]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 3.085      ; 3.618      ;
; 0.169  ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[12][4] ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 3.084      ; 3.619      ;
; 0.169  ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[12][3] ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 3.084      ; 3.619      ;
; 0.169  ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[12][1] ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 3.084      ; 3.619      ;
; 0.176  ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[5][0]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -0.500       ; 3.085      ; 3.127      ;
; 0.182  ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[7][2]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 3.085      ; 3.633      ;
; 0.186  ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[10][2] ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 3.087      ; 3.639      ;
; 0.193  ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[13][0] ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -0.500       ; 3.084      ; 3.143      ;
; 0.195  ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[5][3]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 3.085      ; 3.646      ;
; 0.195  ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[5][1]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 3.085      ; 3.646      ;
; 0.195  ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[0][2]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 3.083      ; 3.644      ;
; 0.209  ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[14][2] ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 3.084      ; 3.659      ;
; 0.209  ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[14][3] ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 3.084      ; 3.659      ;
; 0.209  ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[14][1] ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 3.084      ; 3.659      ;
; 0.211  ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[4][4]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 3.085      ; 3.662      ;
; 0.211  ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[4][3]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 3.085      ; 3.662      ;
; 0.211  ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[4][1]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 3.085      ; 3.662      ;
; 0.216  ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[4][0]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -0.500       ; 3.085      ; 3.167      ;
; 0.234  ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[3][1]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 3.083      ; 3.683      ;
; 0.234  ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[1][0]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -0.500       ; 3.087      ; 3.187      ;
; 0.238  ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[3][3]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 3.083      ; 3.687      ;
; 0.265  ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[7][3]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 3.085      ; 3.716      ;
; 0.265  ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[7][1]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 3.085      ; 3.716      ;
; 0.267  ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[7][0]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -0.500       ; 3.085      ; 3.218      ;
; 0.269  ; dsf_LCD16xN:inst11|dsf_e_LCD_b                ; dsf_LCD16xN:inst11|dsf_e_LCD_b    ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                   ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -0.500       ; 3.083      ; 3.228      ;
; 0.272  ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[1][3]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 3.083      ; 3.721      ;
; 0.276  ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[11][3] ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 3.083      ; 3.725      ;
; 0.276  ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[11][1] ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 3.083      ; 3.725      ;
; 0.277  ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[1][1]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 3.083      ; 3.726      ;
; 0.297  ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[8][0]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -0.500       ; 3.085      ; 3.248      ;
; 0.311  ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[14][0] ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -0.500       ; 3.084      ; 3.261      ;
; 0.331  ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[10][0] ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -0.500       ; 3.087      ; 3.284      ;
; 0.353  ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[2][4]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 3.083      ; 3.802      ;
; 0.353  ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[2][3]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 3.083      ; 3.802      ;
; 0.353  ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[2][1]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 3.083      ; 3.802      ;
; 0.355  ; dsf_LCD16xN:inst11|dsf_RAM[0][2]              ; dsf_LCD16xN:inst11|dsf_RAM[0][2]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.065      ; 0.577      ;
; 0.375  ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[11][0] ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -0.500       ; 3.083      ; 3.324      ;
; 0.427  ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[10][4] ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 3.087      ; 3.880      ;
; 0.427  ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[10][3] ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 3.087      ; 3.880      ;
; 0.427  ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[10][1] ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 3.087      ; 3.880      ;
; 0.469  ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[11][2] ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -0.500       ; 3.083      ; 3.418      ;
; 0.484  ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[5][4]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -0.500       ; 3.085      ; 3.435      ;
; 0.490  ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[14][5] ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -0.500       ; 3.084      ; 3.440      ;
; 0.495  ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[1][2]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -0.500       ; 3.087      ; 3.448      ;
+--------+-----------------------------------------------+-----------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                         ; To Node                                                                                                           ; Launch Clock                                                                                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.617 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; clk         ; 0.000        ; 2.528      ; 1.297      ;
; -1.615 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; clk         ; 0.000        ; 2.528      ; 1.299      ;
; -1.505 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; clk         ; 0.000        ; 2.528      ; 1.409      ;
; -1.503 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; clk         ; 0.000        ; 2.528      ; 1.411      ;
; -1.393 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; clk         ; 0.000        ; 2.528      ; 1.521      ;
; -1.391 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; clk         ; 0.000        ; 2.528      ; 1.523      ;
; -1.281 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; clk         ; 0.000        ; 2.528      ; 1.633      ;
; -1.104 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; clk         ; -0.500       ; 2.528      ; 1.310      ;
; -0.994 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; clk         ; -0.500       ; 2.528      ; 1.420      ;
; -0.992 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; clk         ; -0.500       ; 2.528      ; 1.422      ;
; -0.882 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; clk         ; -0.500       ; 2.528      ; 1.532      ;
; -0.880 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; clk         ; -0.500       ; 2.528      ; 1.534      ;
; -0.770 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; clk         ; -0.500       ; 2.528      ; 1.644      ;
; -0.768 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; clk         ; -0.500       ; 2.528      ; 1.646      ;
; -0.170 ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; clk         ; 0.000        ; 2.527      ; 2.743      ;
; 0.077  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; clk         ; 0.000        ; 2.527      ; 2.990      ;
; 0.079  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[1] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; clk         ; 0.000        ; 2.527      ; 2.992      ;
; 0.189  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[2] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; clk         ; 0.000        ; 2.527      ; 3.102      ;
; 0.191  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[3] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; clk         ; 0.000        ; 2.527      ; 3.104      ;
; 0.301  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[4] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; clk         ; 0.000        ; 2.527      ; 3.214      ;
; 0.303  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[5] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; clk         ; 0.000        ; 2.527      ; 3.216      ;
; 0.413  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[6] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; clk         ; 0.000        ; 2.527      ; 3.326      ;
; 0.415  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[7] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; clk         ; 0.000        ; 2.527      ; 3.328      ;
; 0.432  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; clk         ; -0.500       ; 2.527      ; 2.845      ;
; 0.556  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8]  ; clk                                                                                                               ; clk         ; 0.000        ; 0.065      ; 0.778      ;
; 0.557  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4]  ; clk                                                                                                               ; clk         ; 0.000        ; 0.065      ; 0.779      ;
; 0.557  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6]  ; clk                                                                                                               ; clk         ; 0.000        ; 0.065      ; 0.779      ;
; 0.557  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7]  ; clk                                                                                                               ; clk         ; 0.000        ; 0.065      ; 0.779      ;
; 0.559  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[6] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[6] ; clk                                                                                                               ; clk         ; 0.000        ; 0.064      ; 0.780      ;
; 0.559  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[0] ; clk                                                                                                               ; clk         ; 0.000        ; 0.064      ; 0.780      ;
; 0.559  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2]  ; clk                                                                                                               ; clk         ; 0.000        ; 0.065      ; 0.781      ;
; 0.559  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5]  ; clk                                                                                                               ; clk         ; 0.000        ; 0.065      ; 0.781      ;
; 0.561  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[7] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[7] ; clk                                                                                                               ; clk         ; 0.000        ; 0.064      ; 0.782      ;
; 0.561  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[2] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[2] ; clk                                                                                                               ; clk         ; 0.000        ; 0.064      ; 0.782      ;
; 0.561  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[4] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[4] ; clk                                                                                                               ; clk         ; 0.000        ; 0.064      ; 0.782      ;
; 0.562  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[1] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[1] ; clk                                                                                                               ; clk         ; 0.000        ; 0.064      ; 0.783      ;
; 0.563  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[3] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[3] ; clk                                                                                                               ; clk         ; 0.000        ; 0.064      ; 0.784      ;
; 0.573  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3]  ; clk                                                                                                               ; clk         ; 0.000        ; 0.065      ; 0.795      ;
; 0.575  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[5] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[5] ; clk                                                                                                               ; clk         ; 0.000        ; 0.064      ; 0.796      ;
; 0.589  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; clk         ; 0.000        ; 2.528      ; 3.503      ;
; 0.651  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; clk         ; 0.000        ; 2.528      ; 3.565      ;
; 0.709  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; clk         ; -0.500       ; 2.527      ; 3.122      ;
; 0.819  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[1] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; clk         ; -0.500       ; 2.527      ; 3.232      ;
; 0.821  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[2] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; clk         ; -0.500       ; 2.527      ; 3.234      ;
; 0.831  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7]  ; clk                                                                                                               ; clk         ; 0.000        ; 0.065      ; 1.053      ;
; 0.831  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5]  ; clk                                                                                                               ; clk         ; 0.000        ; 0.065      ; 1.053      ;
; 0.833  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3]  ; clk                                                                                                               ; clk         ; 0.000        ; 0.065      ; 1.055      ;
; 0.834  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; clk         ; 0.000        ; 2.527      ; 3.747      ;
; 0.834  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[6] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[7] ; clk                                                                                                               ; clk         ; 0.000        ; 0.064      ; 1.055      ;
; 0.834  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[1] ; clk                                                                                                               ; clk         ; 0.000        ; 0.064      ; 1.055      ;
; 0.835  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[2] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[3] ; clk                                                                                                               ; clk         ; 0.000        ; 0.064      ; 1.056      ;
; 0.835  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[4] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[5] ; clk                                                                                                               ; clk         ; 0.000        ; 0.064      ; 1.056      ;
; 0.845  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8]  ; clk                                                                                                               ; clk         ; 0.000        ; 0.065      ; 1.067      ;
; 0.847  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6]  ; clk                                                                                                               ; clk         ; 0.000        ; 0.065      ; 1.069      ;
; 0.847  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2]  ; clk                                                                                                               ; clk         ; 0.000        ; 0.065      ; 1.069      ;
; 0.849  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7]  ; clk                                                                                                               ; clk         ; 0.000        ; 0.065      ; 1.071      ;
; 0.849  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3]  ; clk                                                                                                               ; clk         ; 0.000        ; 0.065      ; 1.071      ;
; 0.850  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[1] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[2] ; clk                                                                                                               ; clk         ; 0.000        ; 0.064      ; 1.071      ;
; 0.850  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[3] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[4] ; clk                                                                                                               ; clk         ; 0.000        ; 0.064      ; 1.071      ;
; 0.852  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[1] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[3] ; clk                                                                                                               ; clk         ; 0.000        ; 0.064      ; 1.073      ;
; 0.852  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[3] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[5] ; clk                                                                                                               ; clk         ; 0.000        ; 0.064      ; 1.073      ;
; 0.860  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4]  ; clk                                                                                                               ; clk         ; 0.000        ; 0.065      ; 1.082      ;
; 0.862  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[5] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[6] ; clk                                                                                                               ; clk         ; 0.000        ; 0.064      ; 1.083      ;
; 0.862  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5]  ; clk                                                                                                               ; clk         ; 0.000        ; 0.065      ; 1.084      ;
; 0.864  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[5] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[7] ; clk                                                                                                               ; clk         ; 0.000        ; 0.064      ; 1.085      ;
; 0.931  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[3] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; clk         ; -0.500       ; 2.527      ; 3.344      ;
; 0.933  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[4] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; clk         ; -0.500       ; 2.527      ; 3.346      ;
; 0.941  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8]  ; clk                                                                                                               ; clk         ; 0.000        ; 0.065      ; 1.163      ;
; 0.941  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6]  ; clk                                                                                                               ; clk         ; 0.000        ; 0.065      ; 1.163      ;
; 0.943  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7]  ; clk                                                                                                               ; clk         ; 0.000        ; 0.065      ; 1.165      ;
; 0.943  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4]  ; clk                                                                                                               ; clk         ; 0.000        ; 0.065      ; 1.165      ;
; 0.944  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[2] ; clk                                                                                                               ; clk         ; 0.000        ; 0.064      ; 1.165      ;
; 0.945  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[2] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[4] ; clk                                                                                                               ; clk         ; 0.000        ; 0.064      ; 1.166      ;
; 0.945  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[4] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[6] ; clk                                                                                                               ; clk         ; 0.000        ; 0.064      ; 1.166      ;
; 0.945  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5]  ; clk                                                                                                               ; clk         ; 0.000        ; 0.065      ; 1.167      ;
; 0.946  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[3] ; clk                                                                                                               ; clk         ; 0.000        ; 0.064      ; 1.167      ;
; 0.947  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[2] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[5] ; clk                                                                                                               ; clk         ; 0.000        ; 0.064      ; 1.168      ;
; 0.947  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[4] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[7] ; clk                                                                                                               ; clk         ; 0.000        ; 0.064      ; 1.168      ;
; 0.959  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8]  ; clk                                                                                                               ; clk         ; 0.000        ; 0.065      ; 1.181      ;
; 0.959  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4]  ; clk                                                                                                               ; clk         ; 0.000        ; 0.065      ; 1.181      ;
; 0.961  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5]  ; clk                                                                                                               ; clk         ; 0.000        ; 0.065      ; 1.183      ;
; 0.962  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[1] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[4] ; clk                                                                                                               ; clk         ; 0.000        ; 0.064      ; 1.183      ;
; 0.962  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[3] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[6] ; clk                                                                                                               ; clk         ; 0.000        ; 0.064      ; 1.183      ;
; 0.964  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[1] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[5] ; clk                                                                                                               ; clk         ; 0.000        ; 0.064      ; 1.185      ;
; 0.964  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[3] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[7] ; clk                                                                                                               ; clk         ; 0.000        ; 0.064      ; 1.185      ;
; 0.972  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6]  ; clk                                                                                                               ; clk         ; 0.000        ; 0.065      ; 1.194      ;
; 0.974  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7]  ; clk                                                                                                               ; clk         ; 0.000        ; 0.065      ; 1.196      ;
; 1.043  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[5] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; clk         ; -0.500       ; 2.527      ; 3.456      ;
; 1.045  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[6] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; clk         ; -0.500       ; 2.527      ; 3.458      ;
; 1.053  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8]  ; clk                                                                                                               ; clk         ; 0.000        ; 0.065      ; 1.275      ;
; 1.055  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6]  ; clk                                                                                                               ; clk         ; 0.000        ; 0.065      ; 1.277      ;
; 1.056  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[4] ; clk                                                                                                               ; clk         ; 0.000        ; 0.064      ; 1.277      ;
; 1.057  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[2] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[6] ; clk                                                                                                               ; clk         ; 0.000        ; 0.064      ; 1.278      ;
; 1.057  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7]  ; clk                                                                                                               ; clk         ; 0.000        ; 0.065      ; 1.279      ;
; 1.058  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[5] ; clk                                                                                                               ; clk         ; 0.000        ; 0.064      ; 1.279      ;
; 1.059  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[2] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[7] ; clk                                                                                                               ; clk         ; 0.000        ; 0.064      ; 1.280      ;
; 1.071  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6]  ; clk                                                                                                               ; clk         ; 0.000        ; 0.065      ; 1.293      ;
; 1.073  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7]  ; clk                                                                                                               ; clk         ; 0.000        ; 0.065      ; 1.295      ;
; 1.074  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[1] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[6] ; clk                                                                                                               ; clk         ; 0.000        ; 0.064      ; 1.295      ;
; 1.076  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[1] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[7] ; clk                                                                                                               ; clk         ; 0.000        ; 0.064      ; 1.297      ;
+--------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0]'                                                                                                                                                                                                                                                           ;
+--------+--------------------------------------------------------+--------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                              ; To Node                                                ; Launch Clock                                                                                                      ; Latch Clock                                                                                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------+--------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.282 ; controladorcadeia:inst7|pr_state.incrementa_1          ; controladorcadeia:inst7|pr_state.imprime_e             ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 2.986      ; 3.070      ;
; -0.259 ; controladorcadeia:inst7|pr_state.incrementa_9          ; controladorcadeia:inst7|pr_state.imprime_dt_nl_1       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.848      ; 0.746      ;
; -0.071 ; controladorcadeia:inst7|pr_state.incrementa_12         ; controladorcadeia:inst7|pr_state.imprime_dois_pontos_2 ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.849      ; 0.935      ;
; -0.017 ; controladorcadeia:inst7|pr_state.incrementa_10         ; controladorcadeia:inst7|pr_state.imprime_r             ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.848      ; 0.988      ;
; -0.001 ; controladorcadeia:inst7|pr_state.incrementa_7          ; controladorcadeia:inst7|pr_state.imprime_dois_pontos_1 ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.894      ; 1.050      ;
; 0.117  ; controladorcadeia:inst7|pr_state.incrementa_5          ; controladorcadeia:inst7|pr_state.imprime_n             ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.894      ; 1.168      ;
; 0.339  ; controladorcadeia:inst7|pr_state.incrementa_1          ; controladorcadeia:inst7|pr_state.imprime_e             ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; -0.500       ; 2.986      ; 3.191      ;
; 0.381  ; controladorcadeia:inst7|pr_state.incrementa_8          ; controladorcadeia:inst7|pr_state.imprime_dt_nl_0       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.848      ; 1.386      ;
; 0.394  ; controladorcadeia:inst7|pr_state.return_inicio         ; controladorcadeia:inst7|pr_state.imprime_t             ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.064      ; 0.615      ;
; 0.457  ; controladorcadeia:inst7|pr_state.incrementa_2          ; controladorcadeia:inst7|pr_state.imprime_dois_pontos   ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.849      ; 1.463      ;
; 0.494  ; controladorcadeia:inst7|pr_state.imprime_t             ; controladorcadeia:inst7|pr_state.incrementa_1          ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.064      ; 0.715      ;
; 0.522  ; controladorcadeia:inst7|pr_state.incrementa_11         ; controladorcadeia:inst7|pr_state.imprime_l1            ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.849      ; 1.528      ;
; 0.540  ; controladorcadeia:inst7|pr_state.incrementa_13         ; controladorcadeia:inst7|pr_state.imprime_dt_rl_0       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.894      ; 1.591      ;
; 0.560  ; controladorcadeia:inst7|pr_state.incrementa_14         ; controladorcadeia:inst7|pr_state.imprime_dt_rl_1       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.894      ; 1.611      ;
; 0.581  ; controladorcadeia:inst7|pr_state.incrementa_6          ; controladorcadeia:inst7|pr_state.imprime_l             ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.894      ; 1.632      ;
; 0.603  ; controladorcadeia:inst7|pr_state.incrementa_4          ; controladorcadeia:inst7|pr_state.imprime_dt_te_1       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.894      ; 1.654      ;
; 0.776  ; controladorcadeia:inst7|pr_state.incrementa_3          ; controladorcadeia:inst7|pr_state.imprime_dt_te_0       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.849      ; 1.782      ;
; 0.861  ; controladorcadeia:inst7|pr_state.imprime_dt_rl_1       ; controladorcadeia:inst7|pr_state.return_inicio         ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.064      ; 1.082      ;
; 1.059  ; controladorcadeia:inst7|pr_state.imprime_dt_nl_1       ; controladorcadeia:inst7|pr_state.incrementa_10         ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 0.000        ; -0.604     ; 0.612      ;
; 1.198  ; controladorcadeia:inst7|pr_state.imprime_r             ; controladorcadeia:inst7|pr_state.incrementa_11         ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 0.000        ; -0.604     ; 0.751      ;
; 1.266  ; controladorcadeia:inst7|pr_state.imprime_dt_te_0       ; controladorcadeia:inst7|pr_state.incrementa_4          ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 0.000        ; -0.652     ; 0.771      ;
; 1.283  ; controladorcadeia:inst7|pr_state.imprime_dt_rl_0       ; controladorcadeia:inst7|pr_state.incrementa_14         ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 0.000        ; -0.652     ; 0.788      ;
; 1.347  ; controladorcadeia:inst7|pr_state.imprime_dois_pontos_1 ; controladorcadeia:inst7|pr_state.incrementa_8          ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 0.000        ; -0.605     ; 0.899      ;
; 1.401  ; controladorcadeia:inst7|pr_state.imprime_dois_pontos_2 ; controladorcadeia:inst7|pr_state.incrementa_13         ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 0.000        ; -0.652     ; 0.906      ;
; 1.417  ; controladorcadeia:inst7|pr_state.imprime_dt_te_1       ; controladorcadeia:inst7|pr_state.incrementa_5          ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 0.000        ; -0.652     ; 0.922      ;
; 1.537  ; controladorcadeia:inst7|pr_state.imprime_e             ; controladorcadeia:inst7|pr_state.incrementa_2          ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 0.000        ; -0.605     ; 1.089      ;
; 1.539  ; controladorcadeia:inst7|pr_state.imprime_dt_nl_0       ; controladorcadeia:inst7|pr_state.incrementa_9          ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 0.000        ; -0.604     ; 1.092      ;
; 1.554  ; controladorcadeia:inst7|pr_state.imprime_dois_pontos   ; controladorcadeia:inst7|pr_state.incrementa_3          ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 0.000        ; -0.605     ; 1.106      ;
; 1.577  ; controladorcadeia:inst7|pr_state.imprime_l1            ; controladorcadeia:inst7|pr_state.incrementa_12         ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 0.000        ; -0.605     ; 1.129      ;
; 1.641  ; controladorcadeia:inst7|pr_state.imprime_n             ; controladorcadeia:inst7|pr_state.incrementa_6          ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 0.000        ; -0.652     ; 1.146      ;
; 1.648  ; controladorcadeia:inst7|pr_state.imprime_l             ; controladorcadeia:inst7|pr_state.incrementa_7          ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 0.000        ; -0.652     ; 1.153      ;
+--------+--------------------------------------------------------+--------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'dsf_LCD16xN:inst11|dsf_e_LCD_b'                                                                                                                                                     ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 0.371 ; dsf_LCD16xN:inst11|estado_ant.P30             ; dsf_LCD16xN:inst11|estado_ant.P31             ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 0.000        ; 0.063      ; 0.591      ;
; 0.371 ; dsf_LCD16xN:inst11|estado_ant.P20             ; dsf_LCD16xN:inst11|estado_ant.P21             ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 0.000        ; 0.063      ; 0.591      ;
; 0.372 ; dsf_LCD16xN:inst11|estado_ant.P25             ; dsf_LCD16xN:inst11|estado_ant.P26             ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; dsf_LCD16xN:inst11|estado_ant.P22             ; dsf_LCD16xN:inst11|estado_ant.P23             ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; dsf_LCD16xN:inst11|estado_ant.P18             ; dsf_LCD16xN:inst11|estado_ant.P19             ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; dsf_LCD16xN:inst11|estado_ant.P17             ; dsf_LCD16xN:inst11|estado_ant.P18             ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 0.000        ; 0.063      ; 0.592      ;
; 0.373 ; dsf_LCD16xN:inst11|estado_ant.P15             ; dsf_LCD16xN:inst11|estado_ant.posicionaAbaixo ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 0.000        ; 0.064      ; 0.594      ;
; 0.373 ; dsf_LCD16xN:inst11|estado_ant.P6              ; dsf_LCD16xN:inst11|estado_ant.P7              ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 0.000        ; 0.064      ; 0.594      ;
; 0.373 ; dsf_LCD16xN:inst11|estado_ant.P19             ; dsf_LCD16xN:inst11|estado_ant.P20             ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 0.000        ; 0.063      ; 0.593      ;
; 0.374 ; dsf_LCD16xN:inst11|estado_ant.P29             ; dsf_LCD16xN:inst11|estado_ant.P30             ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 0.000        ; 0.063      ; 0.594      ;
; 0.374 ; dsf_LCD16xN:inst11|estado_ant.P23             ; dsf_LCD16xN:inst11|estado_ant.P24             ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 0.000        ; 0.063      ; 0.594      ;
; 0.376 ; dsf_LCD16xN:inst11|estado_ant.functionSet4    ; dsf_LCD16xN:inst11|estado_ant.clearDisplay    ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 0.000        ; 0.064      ; 0.597      ;
; 0.378 ; dsf_LCD16xN:inst11|estado_ant.functionSet2    ; dsf_LCD16xN:inst11|estado_ant.functionSet3    ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 0.000        ; 0.064      ; 0.599      ;
; 0.380 ; dsf_LCD16xN:inst11|estado_ant.functionSet3    ; dsf_LCD16xN:inst11|estado_ant.functionSet4    ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 0.000        ; 0.064      ; 0.601      ;
; 0.388 ; dsf_LCD16xN:inst11|estado_ant.functionSet1    ; dsf_LCD16xN:inst11|estado_ant.functionSet2    ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 0.000        ; 0.064      ; 0.609      ;
; 0.390 ; dsf_LCD16xN:inst11|estado_ant.P9              ; dsf_LCD16xN:inst11|estado_ant.P10             ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 0.000        ; 0.064      ; 0.611      ;
; 0.390 ; dsf_LCD16xN:inst11|estado_ant.P7              ; dsf_LCD16xN:inst11|estado_ant.P8              ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 0.000        ; 0.064      ; 0.611      ;
; 0.390 ; dsf_LCD16xN:inst11|estado_ant.P0              ; dsf_LCD16xN:inst11|estado_ant.P1              ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 0.000        ; 0.064      ; 0.611      ;
; 0.391 ; dsf_LCD16xN:inst11|estado_ant.posicionaAbaixo ; dsf_LCD16xN:inst11|estado_ant.P16             ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 0.000        ; 0.064      ; 0.612      ;
; 0.391 ; dsf_LCD16xN:inst11|estado_ant.P10             ; dsf_LCD16xN:inst11|estado_ant.P11             ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 0.000        ; 0.064      ; 0.612      ;
; 0.400 ; dsf_LCD16xN:inst11|estado_ant.entryMode       ; dsf_LCD16xN:inst11|estado_ant.P0              ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 0.000        ; 0.064      ; 0.621      ;
; 0.408 ; dsf_LCD16xN:inst11|estado_ant.P12             ; dsf_LCD16xN:inst11|estado_ant.P13             ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 0.000        ; 0.064      ; 0.629      ;
; 0.410 ; dsf_LCD16xN:inst11|estado_ant.P14             ; dsf_LCD16xN:inst11|estado_ant.P15             ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 0.000        ; 0.064      ; 0.631      ;
; 0.410 ; dsf_LCD16xN:inst11|estado_ant.P13             ; dsf_LCD16xN:inst11|estado_ant.P14             ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 0.000        ; 0.064      ; 0.631      ;
; 0.434 ; dsf_LCD16xN:inst11|estado_ant.P4              ; dsf_LCD16xN:inst11|estado_ant.P5              ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 0.000        ; 0.429      ; 1.020      ;
; 0.480 ; dsf_LCD16xN:inst11|estado_ant.P21             ; dsf_LCD16xN:inst11|estado_ant.P22             ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 0.000        ; 0.063      ; 0.700      ;
; 0.481 ; dsf_LCD16xN:inst11|estado_ant.P27             ; dsf_LCD16xN:inst11|estado_ant.P28             ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 0.000        ; 0.063      ; 0.701      ;
; 0.481 ; dsf_LCD16xN:inst11|estado_ant.P24             ; dsf_LCD16xN:inst11|estado_ant.P25             ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 0.000        ; 0.063      ; 0.701      ;
; 0.482 ; dsf_LCD16xN:inst11|estado_ant.P28             ; dsf_LCD16xN:inst11|estado_ant.P29             ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 0.000        ; 0.063      ; 0.702      ;
; 0.482 ; dsf_LCD16xN:inst11|estado_ant.P26             ; dsf_LCD16xN:inst11|estado_ant.P27             ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 0.000        ; 0.063      ; 0.702      ;
; 0.500 ; dsf_LCD16xN:inst11|estado_ant.P8              ; dsf_LCD16xN:inst11|estado_ant.P9              ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 0.000        ; 0.064      ; 0.721      ;
; 0.500 ; dsf_LCD16xN:inst11|estado_ant.P2              ; dsf_LCD16xN:inst11|estado_ant.P3              ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 0.000        ; 0.064      ; 0.721      ;
; 0.507 ; dsf_LCD16xN:inst11|estado_ant.displayControl  ; dsf_LCD16xN:inst11|estado_ant.entryMode       ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 0.000        ; 0.064      ; 0.728      ;
; 0.517 ; dsf_LCD16xN:inst11|estado_ant.P3              ; dsf_LCD16xN:inst11|estado_ant.P4              ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 0.000        ; 0.064      ; 0.738      ;
; 0.530 ; dsf_LCD16xN:inst11|estado_ant.clearDisplay    ; dsf_LCD16xN:inst11|estado_ant.displayControl  ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 0.000        ; 0.064      ; 0.751      ;
; 0.605 ; dsf_LCD16xN:inst11|estado_ant.P31             ; dsf_LCD16xN:inst11|estado_ant.returnHome      ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 0.000        ; 0.433      ; 1.195      ;
; 0.725 ; dsf_LCD16xN:inst11|estado_ant.P16             ; dsf_LCD16xN:inst11|estado_ant.P17             ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 0.000        ; 0.062      ; 0.944      ;
; 0.759 ; dsf_LCD16xN:inst11|estado_ant.P5              ; dsf_LCD16xN:inst11|estado_ant.P6              ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 0.000        ; -0.285     ; 0.631      ;
; 0.789 ; dsf_LCD16xN:inst11|estado_ant.P11             ; dsf_LCD16xN:inst11|estado_ant.P12             ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 0.000        ; 0.062      ; 1.008      ;
; 0.831 ; dsf_LCD16xN:inst11|estado_ant.P1              ; dsf_LCD16xN:inst11|estado_ant.P2              ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 0.000        ; 0.060      ; 1.048      ;
; 0.844 ; dsf_LCD16xN:inst11|estado_ant.returnHome      ; dsf_LCD16xN:inst11|estado_ant.P0              ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 0.000        ; -0.285     ; 0.716      ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'controladorcadeia:inst7|pr_state.incrementa_1'                                                                                                                                                                                                                         ;
+-------+------------------------------------------------+-------------------------------+-------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                       ; Launch Clock                                                                                                      ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+-------------------------------+-------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; 1.261 ; controladorcadeia:inst7|pr_state.return_inicio ; controladorcadeia:inst7|reset ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; controladorcadeia:inst7|pr_state.incrementa_1 ; 0.000        ; -0.713     ; 0.558      ;
+-------+------------------------------------------------+-------------------------------+-------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]'                                                                                                                                     ;
+--------+-------------------------------+-----------------------------------+-----------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                           ; Launch Clock                                  ; Latch Clock                                                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-----------------------------------+-----------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.401 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[9][0]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.811      ; 2.217      ;
; -0.401 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[10][0] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.811      ; 2.217      ;
; -0.401 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[10][5] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.811      ; 2.217      ;
; -0.401 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[9][5]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.811      ; 2.217      ;
; -0.401 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[10][2] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.811      ; 2.217      ;
; -0.401 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[9][2]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.811      ; 2.217      ;
; -0.401 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[9][4]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.811      ; 2.217      ;
; -0.401 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[10][4] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.811      ; 2.217      ;
; -0.401 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[10][3] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.811      ; 2.217      ;
; -0.401 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[10][1] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.811      ; 2.217      ;
; -0.401 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[9][3]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.811      ; 2.217      ;
; -0.401 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[9][1]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.811      ; 2.217      ;
; -0.305 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[11][0] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.807      ; 2.117      ;
; -0.305 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[11][5] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.807      ; 2.117      ;
; -0.305 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[2][5]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.807      ; 2.117      ;
; -0.305 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[11][2] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.807      ; 2.117      ;
; -0.305 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[2][2]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.807      ; 2.117      ;
; -0.305 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[11][4] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.807      ; 2.117      ;
; -0.305 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[11][3] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.807      ; 2.117      ;
; -0.305 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[11][1] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.807      ; 2.117      ;
; -0.305 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[2][4]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.807      ; 2.117      ;
; -0.305 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[2][3]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.807      ; 2.117      ;
; -0.305 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[2][1]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.807      ; 2.117      ;
; -0.296 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[1][0]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.810      ; 2.111      ;
; -0.296 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[3][0]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.810      ; 2.111      ;
; -0.296 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[3][5]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.810      ; 2.111      ;
; -0.296 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[1][5]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.810      ; 2.111      ;
; -0.296 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[1][2]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.810      ; 2.111      ;
; -0.296 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[3][4]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.810      ; 2.111      ;
; -0.296 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[1][4]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.810      ; 2.111      ;
; -0.276 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[13][0] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.808      ; 2.089      ;
; -0.276 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[14][0] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.808      ; 2.089      ;
; -0.276 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[14][5] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.808      ; 2.089      ;
; -0.276 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[14][2] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.808      ; 2.089      ;
; -0.276 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[14][4] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.808      ; 2.089      ;
; -0.276 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[14][3] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.808      ; 2.089      ;
; -0.276 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[14][1] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.808      ; 2.089      ;
; -0.276 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[13][3] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.808      ; 2.089      ;
; -0.273 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[3][1]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.807      ; 2.085      ;
; -0.273 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[1][1]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.807      ; 2.085      ;
; -0.271 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[13][5] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.806      ; 2.082      ;
; -0.271 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[13][2] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.806      ; 2.082      ;
; -0.271 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[13][4] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.806      ; 2.082      ;
; -0.271 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[13][1] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.806      ; 2.082      ;
; -0.271 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[0][2]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.806      ; 2.082      ;
; -0.263 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[3][3]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.806      ; 2.074      ;
; -0.263 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[1][3]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.806      ; 2.074      ;
; -0.260 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[3][2]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.806      ; 2.071      ;
; -0.248 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[4][0]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.809      ; 2.062      ;
; -0.248 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[5][0]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.809      ; 2.062      ;
; -0.248 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[5][5]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.809      ; 2.062      ;
; -0.248 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[4][5]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.809      ; 2.062      ;
; -0.248 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[5][2]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.809      ; 2.062      ;
; -0.248 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[4][2]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.809      ; 2.062      ;
; -0.248 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[5][4]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.809      ; 2.062      ;
; -0.248 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[5][3]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.809      ; 2.062      ;
; -0.248 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[5][1]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.809      ; 2.062      ;
; -0.248 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[4][4]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.809      ; 2.062      ;
; -0.248 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[4][3]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.809      ; 2.062      ;
; -0.248 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[4][1]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.809      ; 2.062      ;
; -0.214 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[7][0]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.808      ; 2.027      ;
; -0.214 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[8][0]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.808      ; 2.027      ;
; -0.214 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[8][5]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.808      ; 2.027      ;
; -0.214 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[7][5]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.808      ; 2.027      ;
; -0.214 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[8][2]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.808      ; 2.027      ;
; -0.214 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[7][2]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.808      ; 2.027      ;
; -0.214 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[7][4]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.808      ; 2.027      ;
; -0.214 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[8][4]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.808      ; 2.027      ;
; -0.214 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[8][3]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.808      ; 2.027      ;
; -0.214 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[8][1]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.808      ; 2.027      ;
; -0.214 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[7][3]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.808      ; 2.027      ;
; -0.214 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[7][1]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.808      ; 2.027      ;
; -0.210 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[12][0] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.807      ; 2.022      ;
; -0.210 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[12][5] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.807      ; 2.022      ;
; -0.210 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[12][2] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.807      ; 2.022      ;
; -0.210 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[12][4] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.807      ; 2.022      ;
; -0.210 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[12][3] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.807      ; 2.022      ;
; -0.210 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[12][1] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.807      ; 2.022      ;
+--------+-------------------------------+-----------------------------------+-----------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]'                                                                                                                                     ;
+-------+-------------------------------+-----------------------------------+-----------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                           ; Launch Clock                                  ; Latch Clock                                                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-----------------------------------+-----------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.693 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[7][0]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.047      ; 1.907      ;
; 0.693 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[8][0]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.047      ; 1.907      ;
; 0.693 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[8][5]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.047      ; 1.907      ;
; 0.693 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[7][5]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.047      ; 1.907      ;
; 0.693 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[8][2]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.047      ; 1.907      ;
; 0.693 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[7][2]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.047      ; 1.907      ;
; 0.693 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[7][4]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.047      ; 1.907      ;
; 0.693 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[8][4]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.047      ; 1.907      ;
; 0.693 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[8][3]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.047      ; 1.907      ;
; 0.693 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[8][1]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.047      ; 1.907      ;
; 0.693 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[7][3]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.047      ; 1.907      ;
; 0.693 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[7][1]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.047      ; 1.907      ;
; 0.701 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[12][0] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.046      ; 1.914      ;
; 0.701 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[12][5] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.046      ; 1.914      ;
; 0.701 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[12][2] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.046      ; 1.914      ;
; 0.701 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[12][4] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.046      ; 1.914      ;
; 0.701 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[12][3] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.046      ; 1.914      ;
; 0.701 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[12][1] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.046      ; 1.914      ;
; 0.719 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[3][3]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.045      ; 1.931      ;
; 0.719 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[1][3]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.045      ; 1.931      ;
; 0.725 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[4][0]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.047      ; 1.939      ;
; 0.725 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[5][0]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.047      ; 1.939      ;
; 0.725 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[5][5]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.047      ; 1.939      ;
; 0.725 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[4][5]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.047      ; 1.939      ;
; 0.725 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[5][2]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.047      ; 1.939      ;
; 0.725 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[4][2]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.047      ; 1.939      ;
; 0.725 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[5][4]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.047      ; 1.939      ;
; 0.725 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[5][3]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.047      ; 1.939      ;
; 0.725 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[5][1]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.047      ; 1.939      ;
; 0.725 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[4][4]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.047      ; 1.939      ;
; 0.725 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[4][3]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.047      ; 1.939      ;
; 0.725 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[4][1]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.047      ; 1.939      ;
; 0.732 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[3][1]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.045      ; 1.944      ;
; 0.732 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[1][1]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.045      ; 1.944      ;
; 0.733 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[13][5] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.045      ; 1.945      ;
; 0.733 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[13][2] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.045      ; 1.945      ;
; 0.733 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[13][4] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.045      ; 1.945      ;
; 0.733 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[13][1] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.045      ; 1.945      ;
; 0.733 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[0][2]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.045      ; 1.945      ;
; 0.734 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[3][2]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.044      ; 1.945      ;
; 0.744 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[1][0]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.049      ; 1.960      ;
; 0.744 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[3][0]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.049      ; 1.960      ;
; 0.744 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[3][5]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.049      ; 1.960      ;
; 0.744 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[1][5]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.049      ; 1.960      ;
; 0.744 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[1][2]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.049      ; 1.960      ;
; 0.744 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[3][4]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.049      ; 1.960      ;
; 0.744 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[1][4]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.049      ; 1.960      ;
; 0.748 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[13][0] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.046      ; 1.961      ;
; 0.748 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[14][0] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.046      ; 1.961      ;
; 0.748 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[14][5] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.046      ; 1.961      ;
; 0.748 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[14][2] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.046      ; 1.961      ;
; 0.748 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[14][4] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.046      ; 1.961      ;
; 0.748 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[14][3] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.046      ; 1.961      ;
; 0.748 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[14][1] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.046      ; 1.961      ;
; 0.748 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[13][3] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.046      ; 1.961      ;
; 0.772 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[11][0] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.045      ; 1.984      ;
; 0.772 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[11][5] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.045      ; 1.984      ;
; 0.772 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[2][5]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.045      ; 1.984      ;
; 0.772 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[11][2] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.045      ; 1.984      ;
; 0.772 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[2][2]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.045      ; 1.984      ;
; 0.772 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[11][4] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.045      ; 1.984      ;
; 0.772 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[11][3] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.045      ; 1.984      ;
; 0.772 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[11][1] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.045      ; 1.984      ;
; 0.772 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[2][4]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.045      ; 1.984      ;
; 0.772 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[2][3]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.045      ; 1.984      ;
; 0.772 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[2][1]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.045      ; 1.984      ;
; 0.836 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[9][0]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.049      ; 2.052      ;
; 0.836 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[10][0] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.049      ; 2.052      ;
; 0.836 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[10][5] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.049      ; 2.052      ;
; 0.836 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[9][5]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.049      ; 2.052      ;
; 0.836 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[10][2] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.049      ; 2.052      ;
; 0.836 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[9][2]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.049      ; 2.052      ;
; 0.836 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[9][4]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.049      ; 2.052      ;
; 0.836 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[10][4] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.049      ; 2.052      ;
; 0.836 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[10][3] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.049      ; 2.052      ;
; 0.836 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[10][1] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.049      ; 2.052      ;
; 0.836 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[9][3]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.049      ; 2.052      ;
; 0.836 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[9][1]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.049      ; 2.052      ;
+-------+-------------------------------+-----------------------------------+-----------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk'                                                                                                                                                   ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ;
; 0.215  ; 0.399        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ;
; 0.215  ; 0.399        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1]  ;
; 0.215  ; 0.399        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2]  ;
; 0.215  ; 0.399        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3]  ;
; 0.215  ; 0.399        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4]  ;
; 0.215  ; 0.399        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5]  ;
; 0.215  ; 0.399        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6]  ;
; 0.215  ; 0.399        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7]  ;
; 0.215  ; 0.399        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8]  ;
; 0.215  ; 0.399        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[0] ;
; 0.215  ; 0.399        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[1] ;
; 0.215  ; 0.399        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[2] ;
; 0.215  ; 0.399        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[3] ;
; 0.215  ; 0.399        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[4] ;
; 0.215  ; 0.399        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[5] ;
; 0.215  ; 0.399        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[6] ;
; 0.215  ; 0.399        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[7] ;
; 0.215  ; 0.399        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ;
; 0.326  ; 0.326        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                                                                       ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                                                                                         ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|outclk                                                                                           ;
; 0.375  ; 0.375        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst6|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                        ;
; 0.375  ; 0.375        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst6|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                        ;
; 0.375  ; 0.375        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst6|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                        ;
; 0.375  ; 0.375        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst6|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                        ;
; 0.375  ; 0.375        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst6|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                        ;
; 0.375  ; 0.375        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst6|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                        ;
; 0.375  ; 0.375        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst6|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                        ;
; 0.375  ; 0.375        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst6|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                                        ;
; 0.376  ; 0.376        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst6|b2v_inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                       ;
; 0.376  ; 0.376        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst6|b2v_inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                       ;
; 0.376  ; 0.376        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst6|b2v_inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                       ;
; 0.376  ; 0.376        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst6|b2v_inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                       ;
; 0.376  ; 0.376        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst6|b2v_inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                       ;
; 0.376  ; 0.376        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst6|b2v_inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                       ;
; 0.376  ; 0.376        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst6|b2v_inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                       ;
; 0.376  ; 0.376        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst6|b2v_inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                       ;
; 0.376  ; 0.376        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst6|b2v_inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                       ;
; 0.376  ; 0.376        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst6|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                        ;
; 0.384  ; 0.600        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ;
; 0.384  ; 0.600        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1]  ;
; 0.384  ; 0.600        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2]  ;
; 0.384  ; 0.600        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3]  ;
; 0.384  ; 0.600        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4]  ;
; 0.384  ; 0.600        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5]  ;
; 0.384  ; 0.600        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6]  ;
; 0.384  ; 0.600        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7]  ;
; 0.384  ; 0.600        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8]  ;
; 0.384  ; 0.600        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[0] ;
; 0.384  ; 0.600        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[1] ;
; 0.384  ; 0.600        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[2] ;
; 0.384  ; 0.600        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[3] ;
; 0.384  ; 0.600        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[4] ;
; 0.384  ; 0.600        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[5] ;
; 0.384  ; 0.600        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[6] ;
; 0.384  ; 0.600        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[7] ;
; 0.384  ; 0.600        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                                                                       ;
; 0.622  ; 0.622        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst6|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                        ;
; 0.622  ; 0.622        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst6|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                        ;
; 0.622  ; 0.622        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst6|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                        ;
; 0.622  ; 0.622        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst6|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                        ;
; 0.622  ; 0.622        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst6|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                        ;
; 0.622  ; 0.622        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst6|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                        ;
; 0.622  ; 0.622        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst6|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                        ;
; 0.622  ; 0.622        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst6|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                                        ;
; 0.623  ; 0.623        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst6|b2v_inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                       ;
; 0.623  ; 0.623        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst6|b2v_inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                       ;
; 0.623  ; 0.623        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst6|b2v_inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                       ;
; 0.623  ; 0.623        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst6|b2v_inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                       ;
; 0.623  ; 0.623        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst6|b2v_inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                       ;
; 0.623  ; 0.623        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst6|b2v_inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                       ;
; 0.623  ; 0.623        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst6|b2v_inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                       ;
; 0.623  ; 0.623        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst6|b2v_inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                       ;
; 0.623  ; 0.623        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst6|b2v_inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                       ;
; 0.623  ; 0.623        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst6|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                        ;
; 0.661  ; 0.661        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                                                                                         ;
; 0.661  ; 0.661        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|outclk                                                                                           ;
; 0.674  ; 0.674        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                                                                       ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]'                                                                 ;
+--------+--------------+----------------+------------------+------------------------------------------------------------------------------------------------------------------+------------+-----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                            ; Clock Edge ; Target                            ;
+--------+--------------+----------------+------------------+------------------------------------------------------------------------------------------------------------------+------------+-----------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[0][2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[10][0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[10][1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[10][2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[10][3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[10][4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[10][5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[11][0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[11][1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[11][2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[11][3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[11][4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[11][5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[12][0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[12][1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[12][2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[12][3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[12][4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[12][5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[13][0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[13][1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[13][2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[13][3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[13][4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[13][5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[14][0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[14][1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[14][2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[14][3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[14][4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[14][5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[1][0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[1][1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[1][2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[1][3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[1][4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[1][5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[2][1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[2][2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[2][3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[2][4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[2][5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[3][0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[3][1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[3][2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[3][3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[3][4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[3][5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[4][0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[4][1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[4][2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[4][3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[4][4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[4][5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[5][0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[5][1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[5][2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[5][3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[5][4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[5][5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[7][0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[7][1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[7][2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[7][3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[7][4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[7][5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[8][0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[8][1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[8][2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[8][3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[8][4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[8][5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[9][0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[9][1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[9][2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[9][3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[9][4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[9][5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_count[0]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_count[1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_count[2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_count[3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_count[4]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_count[5]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_count[6]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_count[7]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_count[8]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_count[9]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_e_LCD_b    ;
; 0.282  ; 0.498        ; 0.216          ; High Pulse Width ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[0][2]  ;
; 0.282  ; 0.498        ; 0.216          ; High Pulse Width ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[10][0] ;
; 0.282  ; 0.498        ; 0.216          ; High Pulse Width ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[10][1] ;
; 0.282  ; 0.498        ; 0.216          ; High Pulse Width ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[10][2] ;
; 0.282  ; 0.498        ; 0.216          ; High Pulse Width ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[10][3] ;
; 0.282  ; 0.498        ; 0.216          ; High Pulse Width ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[10][4] ;
; 0.282  ; 0.498        ; 0.216          ; High Pulse Width ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[10][5] ;
; 0.282  ; 0.498        ; 0.216          ; High Pulse Width ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[11][0] ;
; 0.282  ; 0.498        ; 0.216          ; High Pulse Width ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[11][1] ;
; 0.282  ; 0.498        ; 0.216          ; High Pulse Width ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[11][2] ;
; 0.282  ; 0.498        ; 0.216          ; High Pulse Width ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[11][3] ;
+--------+--------------+----------------+------------------+------------------------------------------------------------------------------------------------------------------+------------+-----------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'dsf_LCD16xN:inst11|dsf_e_LCD_b'                                                                             ;
+--------+--------------+----------------+------------------+--------------------------------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                          ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+--------------------------------+------------+-----------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P0              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P1              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P10             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P11             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P12             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P13             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P14             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P15             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P16             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P17             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P18             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P19             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P2              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P20             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P21             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P22             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P23             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P24             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P25             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P26             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P27             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P28             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P29             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P3              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P30             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P31             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P4              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P5              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P6              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P7              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P8              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P9              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.clearDisplay    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.displayControl  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.entryMode       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.functionSet1    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.functionSet2    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.functionSet3    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.functionSet4    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.posicionaAbaixo ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.returnHome      ;
; 0.265  ; 0.481        ; 0.216          ; High Pulse Width ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P10             ;
; 0.265  ; 0.481        ; 0.216          ; High Pulse Width ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P11             ;
; 0.265  ; 0.481        ; 0.216          ; High Pulse Width ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P6              ;
; 0.265  ; 0.481        ; 0.216          ; High Pulse Width ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P7              ;
; 0.265  ; 0.481        ; 0.216          ; High Pulse Width ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P8              ;
; 0.265  ; 0.481        ; 0.216          ; High Pulse Width ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P9              ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P17             ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P18             ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P19             ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P20             ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P21             ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P22             ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P23             ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P24             ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P25             ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P26             ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P27             ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P28             ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P29             ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P30             ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P31             ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P0              ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P1              ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P12             ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P13             ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P14             ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P15             ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P16             ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P2              ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P3              ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P4              ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.clearDisplay    ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.displayControl  ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.entryMode       ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.functionSet1    ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.functionSet2    ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.functionSet3    ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.functionSet4    ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.posicionaAbaixo ;
; 0.277  ; 0.493        ; 0.216          ; High Pulse Width ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P5              ;
; 0.278  ; 0.494        ; 0.216          ; High Pulse Width ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.returnHome      ;
; 0.320  ; 0.504        ; 0.184          ; Low Pulse Width  ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.returnHome      ;
; 0.321  ; 0.505        ; 0.184          ; Low Pulse Width  ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P5              ;
; 0.331  ; 0.515        ; 0.184          ; Low Pulse Width  ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P17             ;
; 0.331  ; 0.515        ; 0.184          ; Low Pulse Width  ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P18             ;
; 0.331  ; 0.515        ; 0.184          ; Low Pulse Width  ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P19             ;
; 0.331  ; 0.515        ; 0.184          ; Low Pulse Width  ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P20             ;
; 0.331  ; 0.515        ; 0.184          ; Low Pulse Width  ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P21             ;
; 0.331  ; 0.515        ; 0.184          ; Low Pulse Width  ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P22             ;
; 0.331  ; 0.515        ; 0.184          ; Low Pulse Width  ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P23             ;
; 0.331  ; 0.515        ; 0.184          ; Low Pulse Width  ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P24             ;
; 0.331  ; 0.515        ; 0.184          ; Low Pulse Width  ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P25             ;
; 0.331  ; 0.515        ; 0.184          ; Low Pulse Width  ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P26             ;
; 0.331  ; 0.515        ; 0.184          ; Low Pulse Width  ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P27             ;
; 0.331  ; 0.515        ; 0.184          ; Low Pulse Width  ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P28             ;
; 0.331  ; 0.515        ; 0.184          ; Low Pulse Width  ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P29             ;
; 0.331  ; 0.515        ; 0.184          ; Low Pulse Width  ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P30             ;
; 0.331  ; 0.515        ; 0.184          ; Low Pulse Width  ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P31             ;
; 0.332  ; 0.516        ; 0.184          ; Low Pulse Width  ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P0              ;
+--------+--------------+----------------+------------------+--------------------------------+------------+-----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0]'                                                                                      ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                             ; Clock Edge ; Target                                                 ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.imprime_dois_pontos   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.imprime_dois_pontos_1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.imprime_dois_pontos_2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.imprime_dt_nl_0       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.imprime_dt_nl_1       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.imprime_dt_rl_0       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.imprime_dt_rl_1       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.imprime_dt_te_0       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.imprime_dt_te_1       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.imprime_e             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.imprime_l             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.imprime_l1            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.imprime_n             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.imprime_r             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.imprime_t             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_1          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_10         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_11         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_12         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_13         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_14         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_2          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_3          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_4          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_5          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_6          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_7          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_8          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_9          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.return_inicio         ;
; 0.233  ; 0.417        ; 0.184          ; Low Pulse Width  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_10         ;
; 0.233  ; 0.417        ; 0.184          ; Low Pulse Width  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_11         ;
; 0.233  ; 0.417        ; 0.184          ; Low Pulse Width  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_12         ;
; 0.233  ; 0.417        ; 0.184          ; Low Pulse Width  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_2          ;
; 0.233  ; 0.417        ; 0.184          ; Low Pulse Width  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_3          ;
; 0.233  ; 0.417        ; 0.184          ; Low Pulse Width  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_8          ;
; 0.233  ; 0.417        ; 0.184          ; Low Pulse Width  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_9          ;
; 0.250  ; 0.434        ; 0.184          ; Low Pulse Width  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_13         ;
; 0.250  ; 0.434        ; 0.184          ; Low Pulse Width  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_14         ;
; 0.250  ; 0.434        ; 0.184          ; Low Pulse Width  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_4          ;
; 0.250  ; 0.434        ; 0.184          ; Low Pulse Width  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_5          ;
; 0.250  ; 0.434        ; 0.184          ; Low Pulse Width  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_6          ;
; 0.250  ; 0.434        ; 0.184          ; Low Pulse Width  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_7          ;
; 0.294  ; 0.510        ; 0.216          ; High Pulse Width ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.imprime_dois_pontos   ;
; 0.294  ; 0.510        ; 0.216          ; High Pulse Width ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.imprime_dois_pontos_1 ;
; 0.294  ; 0.510        ; 0.216          ; High Pulse Width ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.imprime_dois_pontos_2 ;
; 0.294  ; 0.510        ; 0.216          ; High Pulse Width ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.imprime_dt_nl_0       ;
; 0.294  ; 0.510        ; 0.216          ; High Pulse Width ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.imprime_dt_nl_1       ;
; 0.294  ; 0.510        ; 0.216          ; High Pulse Width ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.imprime_dt_rl_0       ;
; 0.294  ; 0.510        ; 0.216          ; High Pulse Width ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.imprime_dt_rl_1       ;
; 0.294  ; 0.510        ; 0.216          ; High Pulse Width ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.imprime_dt_te_0       ;
; 0.294  ; 0.510        ; 0.216          ; High Pulse Width ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.imprime_dt_te_1       ;
; 0.294  ; 0.510        ; 0.216          ; High Pulse Width ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.imprime_e             ;
; 0.294  ; 0.510        ; 0.216          ; High Pulse Width ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.imprime_l             ;
; 0.294  ; 0.510        ; 0.216          ; High Pulse Width ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.imprime_l1            ;
; 0.294  ; 0.510        ; 0.216          ; High Pulse Width ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.imprime_n             ;
; 0.294  ; 0.510        ; 0.216          ; High Pulse Width ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.imprime_r             ;
; 0.294  ; 0.510        ; 0.216          ; High Pulse Width ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.imprime_t             ;
; 0.294  ; 0.510        ; 0.216          ; High Pulse Width ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_1          ;
; 0.294  ; 0.510        ; 0.216          ; High Pulse Width ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.return_inicio         ;
; 0.303  ; 0.487        ; 0.184          ; Low Pulse Width  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.imprime_dois_pontos   ;
; 0.303  ; 0.487        ; 0.184          ; Low Pulse Width  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.imprime_dt_nl_0       ;
; 0.303  ; 0.487        ; 0.184          ; Low Pulse Width  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.imprime_dt_nl_1       ;
; 0.303  ; 0.487        ; 0.184          ; Low Pulse Width  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.imprime_e             ;
; 0.303  ; 0.487        ; 0.184          ; Low Pulse Width  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.imprime_n             ;
; 0.303  ; 0.487        ; 0.184          ; Low Pulse Width  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.imprime_r             ;
; 0.303  ; 0.487        ; 0.184          ; Low Pulse Width  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.imprime_t             ;
; 0.303  ; 0.487        ; 0.184          ; Low Pulse Width  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_1          ;
; 0.303  ; 0.487        ; 0.184          ; Low Pulse Width  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.return_inicio         ;
; 0.304  ; 0.488        ; 0.184          ; Low Pulse Width  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.imprime_dois_pontos_1 ;
; 0.304  ; 0.488        ; 0.184          ; Low Pulse Width  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.imprime_dois_pontos_2 ;
; 0.304  ; 0.488        ; 0.184          ; Low Pulse Width  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.imprime_dt_rl_0       ;
; 0.304  ; 0.488        ; 0.184          ; Low Pulse Width  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.imprime_dt_rl_1       ;
; 0.304  ; 0.488        ; 0.184          ; Low Pulse Width  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.imprime_dt_te_0       ;
; 0.304  ; 0.488        ; 0.184          ; Low Pulse Width  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.imprime_dt_te_1       ;
; 0.304  ; 0.488        ; 0.184          ; Low Pulse Width  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.imprime_l             ;
; 0.304  ; 0.488        ; 0.184          ; Low Pulse Width  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.imprime_l1            ;
; 0.344  ; 0.560        ; 0.216          ; High Pulse Width ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_13         ;
; 0.344  ; 0.560        ; 0.216          ; High Pulse Width ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_14         ;
; 0.344  ; 0.560        ; 0.216          ; High Pulse Width ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_4          ;
; 0.344  ; 0.560        ; 0.216          ; High Pulse Width ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_5          ;
; 0.344  ; 0.560        ; 0.216          ; High Pulse Width ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_6          ;
; 0.344  ; 0.560        ; 0.216          ; High Pulse Width ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_7          ;
; 0.361  ; 0.577        ; 0.216          ; High Pulse Width ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_10         ;
; 0.361  ; 0.577        ; 0.216          ; High Pulse Width ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_11         ;
; 0.361  ; 0.577        ; 0.216          ; High Pulse Width ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_12         ;
; 0.361  ; 0.577        ; 0.216          ; High Pulse Width ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_2          ;
; 0.361  ; 0.577        ; 0.216          ; High Pulse Width ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_3          ;
; 0.361  ; 0.577        ; 0.216          ; High Pulse Width ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_8          ;
; 0.361  ; 0.577        ; 0.216          ; High Pulse Width ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_9          ;
; 0.395  ; 0.395        ; 0.000          ; Low Pulse Width  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; inst7|pr_state.incrementa_10|clk                       ;
; 0.395  ; 0.395        ; 0.000          ; Low Pulse Width  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; inst7|pr_state.incrementa_11|clk                       ;
; 0.395  ; 0.395        ; 0.000          ; Low Pulse Width  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; inst7|pr_state.incrementa_12|clk                       ;
; 0.395  ; 0.395        ; 0.000          ; Low Pulse Width  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; inst7|pr_state.incrementa_2|clk                        ;
; 0.395  ; 0.395        ; 0.000          ; Low Pulse Width  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; inst7|pr_state.incrementa_3|clk                        ;
; 0.395  ; 0.395        ; 0.000          ; Low Pulse Width  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; inst7|pr_state.incrementa_8|clk                        ;
; 0.395  ; 0.395        ; 0.000          ; Low Pulse Width  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; inst7|pr_state.incrementa_9|clk                        ;
; 0.412  ; 0.412        ; 0.000          ; Low Pulse Width  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; inst7|pr_state.incrementa_13|clk                       ;
; 0.412  ; 0.412        ; 0.000          ; Low Pulse Width  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; inst7|pr_state.incrementa_14|clk                       ;
; 0.412  ; 0.412        ; 0.000          ; Low Pulse Width  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; inst7|pr_state.incrementa_4|clk                        ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'controladorcadeia:inst7|pr_state.incrementa_1'                                                            ;
+-------+--------------+----------------+------------------+-----------------------------------------------+------------+-------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                         ; Clock Edge ; Target                        ;
+-------+--------------+----------------+------------------+-----------------------------------------------+------------+-------------------------------+
; 0.412 ; 0.412        ; 0.000          ; Low Pulse Width  ; controladorcadeia:inst7|pr_state.incrementa_1 ; Rise       ; inst7|reset|datac             ;
; 0.413 ; 0.413        ; 0.000          ; Low Pulse Width  ; controladorcadeia:inst7|pr_state.incrementa_1 ; Rise       ; inst7|WideOr18~2|combout      ;
; 0.422 ; 0.422        ; 0.000          ; Low Pulse Width  ; controladorcadeia:inst7|pr_state.incrementa_1 ; Rise       ; controladorcadeia:inst7|reset ;
; 0.432 ; 0.432        ; 0.000          ; Low Pulse Width  ; controladorcadeia:inst7|pr_state.incrementa_1 ; Rise       ; inst7|WideOr18~2|dataa        ;
; 0.445 ; 0.445        ; 0.000          ; Low Pulse Width  ; controladorcadeia:inst7|pr_state.incrementa_1 ; Rise       ; inst7|WideOr18~0|datab        ;
; 0.451 ; 0.451        ; 0.000          ; Low Pulse Width  ; controladorcadeia:inst7|pr_state.incrementa_1 ; Rise       ; inst7|WideOr18~0|combout      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controladorcadeia:inst7|pr_state.incrementa_1 ; Rise       ; inst7|pr_state.incrementa_1|q ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controladorcadeia:inst7|pr_state.incrementa_1 ; Rise       ; inst7|pr_state.incrementa_1|q ;
; 0.529 ; 0.529        ; 0.000          ; High Pulse Width ; controladorcadeia:inst7|pr_state.incrementa_1 ; Rise       ; inst7|WideOr18~0|combout      ;
; 0.548 ; 0.548        ; 0.000          ; High Pulse Width ; controladorcadeia:inst7|pr_state.incrementa_1 ; Rise       ; inst7|WideOr18~2|dataa        ;
; 0.552 ; 0.552        ; 0.000          ; High Pulse Width ; controladorcadeia:inst7|pr_state.incrementa_1 ; Rise       ; inst7|WideOr18~0|datab        ;
; 0.556 ; 0.556        ; 0.000          ; High Pulse Width ; controladorcadeia:inst7|pr_state.incrementa_1 ; Rise       ; controladorcadeia:inst7|reset ;
; 0.565 ; 0.565        ; 0.000          ; High Pulse Width ; controladorcadeia:inst7|pr_state.incrementa_1 ; Rise       ; inst7|WideOr18~2|combout      ;
; 0.566 ; 0.566        ; 0.000          ; High Pulse Width ; controladorcadeia:inst7|pr_state.incrementa_1 ; Rise       ; inst7|reset|datac             ;
+-------+--------------+----------------+------------------+-----------------------------------------------+------------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                                                                                                  ;
+-----------+------------------------------------------------------------------------------------------------------------------+-------+-------+------------+------------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                       ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                                  ;
+-----------+------------------------------------------------------------------------------------------------------------------+-------+-------+------------+------------------------------------------------------------------------------------------------------------------+
; cin       ; clk                                                                                                              ; 6.089 ; 6.425 ; Rise       ; clk                                                                                                              ;
; d1[*]     ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 4.040 ; 4.551 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d1[0]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 2.894 ; 3.371 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d1[1]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 4.040 ; 4.551 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d1[2]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 2.874 ; 3.348 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d1[3]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 3.181 ; 3.659 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
; d2[*]     ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 3.490 ; 4.021 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d2[0]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 3.490 ; 4.021 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d2[1]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 3.422 ; 3.984 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d2[2]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 3.219 ; 3.718 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d2[3]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 3.481 ; 3.926 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
; d3[*]     ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 3.515 ; 4.005 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d3[0]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 3.263 ; 3.786 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d3[1]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 3.515 ; 4.005 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d3[2]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 3.449 ; 3.909 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d3[3]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 2.432 ; 2.530 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
; d4[*]     ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 3.656 ; 4.194 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d4[0]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 3.407 ; 3.914 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d4[1]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 3.319 ; 3.858 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d4[2]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 3.513 ; 4.017 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d4[3]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 3.656 ; 4.194 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
; d5[*]     ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 4.312 ; 4.860 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d5[0]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 4.312 ; 4.860 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d5[1]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 3.199 ; 3.693 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d5[2]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 3.976 ; 4.509 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d5[3]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 3.204 ; 3.683 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
; d6[*]     ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 4.414 ; 4.939 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d6[0]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 4.414 ; 4.939 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d6[1]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 2.982 ; 3.455 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d6[2]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 3.920 ; 4.479 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d6[3]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 2.779 ; 2.852 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
+-----------+------------------------------------------------------------------------------------------------------------------+-------+-------+------------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                                                                                                     ;
+-----------+------------------------------------------------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                       ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                                  ;
+-----------+------------------------------------------------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------------------------------------------------+
; cin       ; clk                                                                                                              ; -1.785 ; -2.174 ; Rise       ; clk                                                                                                              ;
; d1[*]     ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -1.012 ; -1.455 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d1[0]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -1.012 ; -1.455 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d1[1]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -2.329 ; -2.779 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d1[2]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -1.286 ; -1.736 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d1[3]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -1.324 ; -1.761 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
; d2[*]     ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -1.551 ; -2.027 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d2[0]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -1.551 ; -2.027 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d2[1]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -1.717 ; -2.213 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d2[2]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -1.606 ; -2.046 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d2[3]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -1.621 ; -2.040 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
; d3[*]     ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -0.572 ; -0.671 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d3[0]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -1.366 ; -1.853 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d3[1]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -1.840 ; -2.287 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d3[2]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -1.792 ; -2.237 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d3[3]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -0.572 ; -0.671 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
; d4[*]     ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -1.467 ; -1.921 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d4[0]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -1.467 ; -1.921 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d4[1]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -1.608 ; -2.111 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d4[2]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -1.892 ; -2.329 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d4[3]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -1.776 ; -2.249 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
; d5[*]     ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -1.356 ; -1.808 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d5[0]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -2.336 ; -2.833 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d5[1]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -1.525 ; -1.984 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d5[2]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -2.346 ; -2.850 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d5[3]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -1.356 ; -1.808 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
; d6[*]     ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -0.894 ; -0.959 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d6[0]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -2.448 ; -2.950 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d6[1]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -1.344 ; -1.784 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d6[2]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -2.241 ; -2.754 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d6[3]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -0.894 ; -0.959 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
+-----------+------------------------------------------------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                              ;
+-------------+-------------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------------+
; Data Port   ; Clock Port                                                                                                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                                   ;
+-------------+-------------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------------+
; dt[*]       ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; 6.595  ; 6.585  ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;
;  dt[0]      ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; 5.191  ;        ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;
;  dt[2]      ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; 6.353  ;        ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;
;  dt[4]      ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;        ; 5.856  ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;
;  dt[5]      ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;        ; 6.585  ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;
;  dt[6]      ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; 6.595  ;        ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;
; e           ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; 5.845  ; 5.740  ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;
; dt[*]       ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; 6.479  ; 6.489  ; Fall       ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;
;  dt[0]      ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;        ; 5.179  ; Fall       ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;
;  dt[2]      ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;        ; 6.252  ; Fall       ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;
;  dt[4]      ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; 5.964  ;        ; Fall       ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;
;  dt[5]      ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; 6.479  ;        ; Fall       ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;
;  dt[6]      ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;        ; 6.489  ; Fall       ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;
; saida[*]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; 11.207 ; 11.126 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ;
;  saida[0]   ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; 10.246 ; 10.183 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ;
;  saida[1]   ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; 9.454  ; 9.467  ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ;
;  saida[2]   ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; 10.680 ; 10.659 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ;
;  saida[3]   ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; 9.777  ; 9.858  ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ;
;  saida[4]   ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; 10.971 ; 11.028 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ;
;  saida[5]   ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; 11.207 ; 11.126 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ;
;  saida[6]   ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; 10.181 ; 10.263 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ;
; dt[*]       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 9.950  ; 9.940  ; Rise       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ;
;  dt[0]      ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 8.973  ; 8.933  ; Rise       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ;
;  dt[1]      ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 9.331  ; 9.321  ; Rise       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ;
;  dt[2]      ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 9.708  ; 9.598  ; Rise       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ;
;  dt[3]      ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 9.100  ; 9.100  ; Rise       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ;
;  dt[4]      ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 9.310  ; 9.211  ; Rise       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ;
;  dt[5]      ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 9.825  ; 9.940  ; Rise       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ;
;  dt[6]      ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 9.950  ; 9.835  ; Rise       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ;
; dsf_RS_o    ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ; 8.147  ; 8.213  ; Rise       ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ;
; dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ; 4.324  ;        ; Rise       ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ;
; saida[*]    ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ; 11.234 ; 11.139 ; Rise       ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ;
;  saida[0]   ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ; 10.527 ; 10.502 ; Rise       ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ;
;  saida[1]   ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ; 10.418 ; 10.437 ; Rise       ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ;
;  saida[2]   ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ; 10.977 ; 11.019 ; Rise       ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ;
;  saida[3]   ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ; 10.607 ; 10.679 ; Rise       ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ;
;  saida[4]   ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ; 10.480 ; 10.508 ; Rise       ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ;
;  saida[5]   ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ; 11.234 ; 11.139 ; Rise       ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ;
;  saida[6]   ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ; 10.194 ; 10.290 ; Rise       ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ;
;  saida[7]   ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ; 8.028  ; 8.036  ; Rise       ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ;
; dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ;        ; 4.245  ; Fall       ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ;
+-------------+-------------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                                    ;
+-------------+-------------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------------+
; Data Port   ; Clock Port                                                                                                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                                   ;
+-------------+-------------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------------+
; dt[*]       ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; 4.971 ; 5.656 ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;
;  dt[0]      ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; 4.971 ;       ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;
;  dt[2]      ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; 6.136 ;       ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;
;  dt[4]      ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;       ; 5.656 ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;
;  dt[5]      ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;       ; 6.356 ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;
;  dt[6]      ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; 6.366 ;       ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;
; e           ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; 5.635 ; 5.530 ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;
; dt[*]       ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; 5.764 ; 4.919 ; Fall       ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;
;  dt[0]      ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;       ; 4.919 ; Fall       ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;
;  dt[2]      ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;       ; 6.035 ; Fall       ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;
;  dt[4]      ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; 5.764 ;       ; Fall       ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;
;  dt[5]      ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; 6.250 ;       ; Fall       ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;
;  dt[6]      ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;       ; 6.260 ; Fall       ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;
; saida[*]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; 7.126 ; 7.006 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ;
;  saida[0]   ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; 7.940 ; 7.851 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ;
;  saida[1]   ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; 7.310 ; 7.217 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ;
;  saida[2]   ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; 7.126 ; 7.006 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ;
;  saida[3]   ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; 8.004 ; 7.978 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ;
;  saida[4]   ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; 8.240 ; 8.164 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ;
;  saida[5]   ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; 8.604 ; 8.516 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ;
;  saida[6]   ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; 7.608 ; 7.695 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ;
; dt[*]       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 7.214 ; 7.107 ; Rise       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ;
;  dt[0]      ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 7.214 ; 7.107 ; Rise       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ;
;  dt[1]      ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 7.383 ; 7.248 ; Rise       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ;
;  dt[2]      ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 7.749 ; 7.672 ; Rise       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ;
;  dt[3]      ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 7.550 ; 7.499 ; Rise       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ;
;  dt[4]      ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 8.429 ; 8.309 ; Rise       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ;
;  dt[5]      ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 8.153 ; 8.213 ; Rise       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ;
;  dt[6]      ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 8.223 ; 8.163 ; Rise       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ;
; dsf_RS_o    ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ; 7.261 ; 7.309 ; Rise       ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ;
; dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ; 4.188 ;       ; Rise       ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ;
; saida[*]    ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ; 7.041 ; 7.007 ; Rise       ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ;
;  saida[0]   ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ; 7.041 ; 7.007 ; Rise       ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ;
;  saida[1]   ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ; 7.610 ; 7.552 ; Rise       ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ;
;  saida[2]   ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ; 7.481 ; 7.418 ; Rise       ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ;
;  saida[3]   ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ; 8.546 ; 8.591 ; Rise       ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ;
;  saida[4]   ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ; 8.809 ; 8.783 ; Rise       ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ;
;  saida[5]   ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ; 7.368 ; 7.207 ; Rise       ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ;
;  saida[6]   ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ; 7.939 ; 8.118 ; Rise       ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ;
;  saida[7]   ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ; 7.516 ; 7.523 ; Rise       ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ;
; dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ;       ; 4.108 ; Fall       ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ;
+-------------+-------------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Propagation Delay                                   ;
+------------+-------------+-------+----+----+--------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF     ;
+------------+-------------+-------+----+----+--------+
; d1[0]      ; dt[0]       ; 7.809 ;    ;    ; 8.164  ;
; d1[1]      ; dt[1]       ; 9.281 ;    ;    ; 9.674  ;
; d1[2]      ; dt[2]       ; 8.562 ;    ;    ; 8.918  ;
; d1[3]      ; dt[3]       ; 8.405 ;    ;    ; 8.773  ;
; d2[0]      ; dt[0]       ; 8.405 ;    ;    ; 8.814  ;
; d2[1]      ; dt[1]       ; 8.663 ;    ;    ; 9.107  ;
; d2[2]      ; dt[2]       ; 8.907 ;    ;    ; 9.288  ;
; d2[3]      ; dt[3]       ; 8.705 ;    ;    ; 9.040  ;
; d3[0]      ; dt[0]       ; 8.178 ;    ;    ; 8.579  ;
; d3[1]      ; dt[1]       ; 8.756 ;    ;    ; 9.128  ;
; d3[2]      ; dt[2]       ; 9.137 ;    ;    ; 9.479  ;
; d3[3]      ; dt[3]       ; 7.656 ;    ;    ; 7.644  ;
; d4[0]      ; dt[0]       ; 8.322 ;    ;    ; 8.707  ;
; d4[1]      ; dt[1]       ; 8.560 ;    ;    ; 8.981  ;
; d4[2]      ; dt[2]       ; 9.201 ;    ;    ; 9.587  ;
; d4[3]      ; dt[3]       ; 8.880 ;    ;    ; 9.308  ;
; d5[0]      ; dt[0]       ; 9.227 ;    ;    ; 9.653  ;
; d5[1]      ; dt[1]       ; 8.440 ;    ;    ; 8.816  ;
; d5[2]      ; dt[2]       ; 9.664 ;    ;    ; 10.079 ;
; d5[3]      ; dt[3]       ; 8.428 ;    ;    ; 8.797  ;
; d6[0]      ; dt[0]       ; 9.329 ;    ;    ; 9.732  ;
; d6[1]      ; dt[1]       ; 8.223 ;    ;    ; 8.578  ;
; d6[2]      ; dt[2]       ; 9.608 ;    ;    ; 10.049 ;
; d6[3]      ; dt[3]       ; 8.003 ;    ;    ; 7.966  ;
+------------+-------------+-------+----+----+--------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; d1[0]      ; dt[0]       ; 7.535 ;    ;    ; 7.864 ;
; d1[1]      ; dt[1]       ; 8.930 ;    ;    ; 9.282 ;
; d1[2]      ; dt[2]       ; 8.269 ;    ;    ; 8.616 ;
; d1[3]      ; dt[3]       ; 8.107 ;    ;    ; 8.450 ;
; d2[0]      ; dt[0]       ; 8.074 ;    ;    ; 8.436 ;
; d2[1]      ; dt[1]       ; 8.318 ;    ;    ; 8.716 ;
; d2[2]      ; dt[2]       ; 8.589 ;    ;    ; 8.926 ;
; d2[3]      ; dt[3]       ; 8.404 ;    ;    ; 8.729 ;
; d3[0]      ; dt[0]       ; 7.889 ;    ;    ; 8.262 ;
; d3[1]      ; dt[1]       ; 8.441 ;    ;    ; 8.790 ;
; d3[2]      ; dt[2]       ; 8.775 ;    ;    ; 9.117 ;
; d3[3]      ; dt[3]       ; 7.355 ;    ;    ; 7.360 ;
; d4[0]      ; dt[0]       ; 7.990 ;    ;    ; 8.330 ;
; d4[1]      ; dt[1]       ; 8.209 ;    ;    ; 8.614 ;
; d4[2]      ; dt[2]       ; 8.875 ;    ;    ; 9.209 ;
; d4[3]      ; dt[3]       ; 8.559 ;    ;    ; 8.938 ;
; d5[0]      ; dt[0]       ; 8.859 ;    ;    ; 9.242 ;
; d5[1]      ; dt[1]       ; 8.126 ;    ;    ; 8.487 ;
; d5[2]      ; dt[2]       ; 9.329 ;    ;    ; 9.730 ;
; d5[3]      ; dt[3]       ; 8.139 ;    ;    ; 8.497 ;
; d6[0]      ; dt[0]       ; 8.971 ;    ;    ; 9.359 ;
; d6[1]      ; dt[1]       ; 7.945 ;    ;    ; 8.287 ;
; d6[2]      ; dt[2]       ; 9.224 ;    ;    ; 9.634 ;
; d6[3]      ; dt[3]       ; 7.677 ;    ;    ; 7.648 ;
+------------+-------------+-------+----+----+-------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                                                                 ;
+------------+-----------------+-------------------------------------------------------------------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                                        ; Note                                           ;
+------------+-----------------+-------------------------------------------------------------------------------------------------------------------+------------------------------------------------+
; 219.97 MHz ; 219.97 MHz      ; clk                                                                                                               ;                                                ;
; 325.41 MHz ; 325.41 MHz      ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ;                                                ;
; 529.94 MHz ; 500.0 MHz       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; limit due to minimum period restriction (tmin) ;
; 877.96 MHz ; 500.0 MHz       ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+-------------------------------------------------------------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                             ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------------------------+--------+---------------+
; clk                                                                                                               ; -3.546 ; -54.836       ;
; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; -3.023 ; -230.357      ;
; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; -1.146 ; -1.146        ;
; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; -0.887 ; -9.100        ;
; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ; -0.139 ; -0.338        ;
+-------------------------------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                             ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------------------------+--------+---------------+
; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; -1.696 ; -7.981        ;
; clk                                                                                                               ; -1.465 ; -9.478        ;
; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; -0.204 ; -0.387        ;
; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ; 0.335  ; 0.000         ;
; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; 1.104  ; 0.000         ;
+-------------------------------------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                            ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------------------------------------+--------+---------------+
; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -0.287 ; -13.946       ;
+------------------------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                                            ; Slack ; End Point TNS ;
+------------------------------------------------------------------------------------------------------------------+-------+---------------+
; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.658 ; 0.000         ;
+------------------------------------------------------------------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                             ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------------------------+--------+---------------+
; clk                                                                                                               ; -3.000 ; -21.000       ;
; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; -1.000 ; -89.000       ;
; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ; -1.000 ; -41.000       ;
; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; -1.000 ; -30.000       ;
; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; 0.461  ; 0.000         ;
+-------------------------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                                                                   ;
+--------+------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                        ; To Node                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.546 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[7] ; clk          ; clk         ; 1.000        ; -0.058     ; 4.483      ;
; -3.546 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[6] ; clk          ; clk         ; 1.000        ; -0.058     ; 4.483      ;
; -3.546 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 1.000        ; -0.058     ; 4.483      ;
; -3.546 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 1.000        ; -0.058     ; 4.483      ;
; -3.546 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 1.000        ; -0.058     ; 4.483      ;
; -3.546 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 1.000        ; -0.058     ; 4.483      ;
; -3.546 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[4] ; clk          ; clk         ; 1.000        ; -0.058     ; 4.483      ;
; -3.546 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[5] ; clk          ; clk         ; 1.000        ; -0.058     ; 4.483      ;
; -3.537 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[7] ; clk          ; clk         ; 1.000        ; -0.058     ; 4.474      ;
; -3.537 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[6] ; clk          ; clk         ; 1.000        ; -0.058     ; 4.474      ;
; -3.537 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 1.000        ; -0.058     ; 4.474      ;
; -3.537 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 1.000        ; -0.058     ; 4.474      ;
; -3.537 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 1.000        ; -0.058     ; 4.474      ;
; -3.537 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 1.000        ; -0.058     ; 4.474      ;
; -3.537 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[4] ; clk          ; clk         ; 1.000        ; -0.058     ; 4.474      ;
; -3.537 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[5] ; clk          ; clk         ; 1.000        ; -0.058     ; 4.474      ;
; -3.449 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[7] ; clk          ; clk         ; 1.000        ; -0.058     ; 4.386      ;
; -3.449 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[6] ; clk          ; clk         ; 1.000        ; -0.058     ; 4.386      ;
; -3.449 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 1.000        ; -0.058     ; 4.386      ;
; -3.449 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 1.000        ; -0.058     ; 4.386      ;
; -3.449 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 1.000        ; -0.058     ; 4.386      ;
; -3.449 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 1.000        ; -0.058     ; 4.386      ;
; -3.449 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[4] ; clk          ; clk         ; 1.000        ; -0.058     ; 4.386      ;
; -3.449 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[5] ; clk          ; clk         ; 1.000        ; -0.058     ; 4.386      ;
; -3.445 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[7] ; clk          ; clk         ; 1.000        ; -0.058     ; 4.382      ;
; -3.445 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[6] ; clk          ; clk         ; 1.000        ; -0.058     ; 4.382      ;
; -3.445 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 1.000        ; -0.058     ; 4.382      ;
; -3.445 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 1.000        ; -0.058     ; 4.382      ;
; -3.445 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 1.000        ; -0.058     ; 4.382      ;
; -3.445 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 1.000        ; -0.058     ; 4.382      ;
; -3.445 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[4] ; clk          ; clk         ; 1.000        ; -0.058     ; 4.382      ;
; -3.445 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[5] ; clk          ; clk         ; 1.000        ; -0.058     ; 4.382      ;
; -3.414 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 1.000        ; -0.058     ; 4.351      ;
; -3.400 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 1.000        ; -0.058     ; 4.337      ;
; -3.346 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[7] ; clk          ; clk         ; 1.000        ; -0.058     ; 4.283      ;
; -3.346 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[6] ; clk          ; clk         ; 1.000        ; -0.058     ; 4.283      ;
; -3.346 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 1.000        ; -0.058     ; 4.283      ;
; -3.346 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 1.000        ; -0.058     ; 4.283      ;
; -3.346 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 1.000        ; -0.058     ; 4.283      ;
; -3.346 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 1.000        ; -0.058     ; 4.283      ;
; -3.346 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[4] ; clk          ; clk         ; 1.000        ; -0.058     ; 4.283      ;
; -3.346 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[5] ; clk          ; clk         ; 1.000        ; -0.058     ; 4.283      ;
; -3.336 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[7] ; clk          ; clk         ; 1.000        ; -0.058     ; 4.273      ;
; -3.336 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[6] ; clk          ; clk         ; 1.000        ; -0.058     ; 4.273      ;
; -3.336 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 1.000        ; -0.058     ; 4.273      ;
; -3.336 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 1.000        ; -0.058     ; 4.273      ;
; -3.336 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 1.000        ; -0.058     ; 4.273      ;
; -3.336 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 1.000        ; -0.058     ; 4.273      ;
; -3.336 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[4] ; clk          ; clk         ; 1.000        ; -0.058     ; 4.273      ;
; -3.336 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[5] ; clk          ; clk         ; 1.000        ; -0.058     ; 4.273      ;
; -3.313 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 1.000        ; -0.058     ; 4.250      ;
; -3.312 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 1.000        ; -0.058     ; 4.249      ;
; -3.243 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[7] ; clk          ; clk         ; 1.000        ; -0.058     ; 4.180      ;
; -3.243 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[6] ; clk          ; clk         ; 1.000        ; -0.058     ; 4.180      ;
; -3.243 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 1.000        ; -0.058     ; 4.180      ;
; -3.243 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 1.000        ; -0.058     ; 4.180      ;
; -3.243 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 1.000        ; -0.058     ; 4.180      ;
; -3.243 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 1.000        ; -0.058     ; 4.180      ;
; -3.243 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[4] ; clk          ; clk         ; 1.000        ; -0.058     ; 4.180      ;
; -3.243 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[5] ; clk          ; clk         ; 1.000        ; -0.058     ; 4.180      ;
; -3.234 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[7] ; clk          ; clk         ; 1.000        ; -0.058     ; 4.171      ;
; -3.234 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[6] ; clk          ; clk         ; 1.000        ; -0.058     ; 4.171      ;
; -3.234 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 1.000        ; -0.058     ; 4.171      ;
; -3.234 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 1.000        ; -0.058     ; 4.171      ;
; -3.234 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 1.000        ; -0.058     ; 4.171      ;
; -3.234 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 1.000        ; -0.058     ; 4.171      ;
; -3.234 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[4] ; clk          ; clk         ; 1.000        ; -0.058     ; 4.171      ;
; -3.234 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[5] ; clk          ; clk         ; 1.000        ; -0.058     ; 4.171      ;
; -3.214 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 1.000        ; -0.058     ; 4.151      ;
; -3.199 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 1.000        ; -0.058     ; 4.136      ;
; -3.111 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 1.000        ; -0.058     ; 4.048      ;
; -3.097 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 1.000        ; -0.058     ; 4.034      ;
; -2.566 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; clk          ; clk         ; 1.000        ; -0.056     ; 3.505      ;
; -2.561 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8]  ; clk          ; clk         ; 1.000        ; -0.057     ; 3.499      ;
; -2.561 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1]  ; clk          ; clk         ; 1.000        ; -0.057     ; 3.499      ;
; -2.561 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2]  ; clk          ; clk         ; 1.000        ; -0.057     ; 3.499      ;
; -2.561 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3]  ; clk          ; clk         ; 1.000        ; -0.057     ; 3.499      ;
; -2.561 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4]  ; clk          ; clk         ; 1.000        ; -0.057     ; 3.499      ;
; -2.561 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5]  ; clk          ; clk         ; 1.000        ; -0.057     ; 3.499      ;
; -2.561 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6]  ; clk          ; clk         ; 1.000        ; -0.057     ; 3.499      ;
; -2.561 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7]  ; clk          ; clk         ; 1.000        ; -0.057     ; 3.499      ;
; -2.497 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; clk          ; clk         ; 1.000        ; -0.056     ; 3.436      ;
; -2.492 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8]  ; clk          ; clk         ; 1.000        ; -0.057     ; 3.430      ;
; -2.492 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1]  ; clk          ; clk         ; 1.000        ; -0.057     ; 3.430      ;
; -2.492 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2]  ; clk          ; clk         ; 1.000        ; -0.057     ; 3.430      ;
; -2.492 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3]  ; clk          ; clk         ; 1.000        ; -0.057     ; 3.430      ;
; -2.492 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4]  ; clk          ; clk         ; 1.000        ; -0.057     ; 3.430      ;
; -2.492 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5]  ; clk          ; clk         ; 1.000        ; -0.057     ; 3.430      ;
; -2.492 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6]  ; clk          ; clk         ; 1.000        ; -0.057     ; 3.430      ;
; -2.492 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7]  ; clk          ; clk         ; 1.000        ; -0.057     ; 3.430      ;
; -2.465 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; clk          ; clk         ; 1.000        ; -0.056     ; 3.404      ;
; -2.460 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8]  ; clk          ; clk         ; 1.000        ; -0.057     ; 3.398      ;
; -2.460 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1]  ; clk          ; clk         ; 1.000        ; -0.057     ; 3.398      ;
; -2.460 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2]  ; clk          ; clk         ; 1.000        ; -0.057     ; 3.398      ;
; -2.460 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3]  ; clk          ; clk         ; 1.000        ; -0.057     ; 3.398      ;
; -2.460 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4]  ; clk          ; clk         ; 1.000        ; -0.057     ; 3.398      ;
; -2.460 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5]  ; clk          ; clk         ; 1.000        ; -0.057     ; 3.398      ;
; -2.460 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6]  ; clk          ; clk         ; 1.000        ; -0.057     ; 3.398      ;
; -2.460 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7]  ; clk          ; clk         ; 1.000        ; -0.057     ; 3.398      ;
; -2.405 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; clk          ; clk         ; 1.000        ; -0.056     ; 3.344      ;
+--------+------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]'                                                                                                                                                                                                                                      ;
+--------+--------------------------------------------------------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                              ; To Node                           ; Launch Clock                                                                                                      ; Latch Clock                                                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -3.023 ; controladorcadeia:inst7|pr_state.imprime_dt_nl_0       ; dsf_LCD16xN:inst11|dsf_RAM[13][2] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.036     ; 3.982      ;
; -3.023 ; controladorcadeia:inst7|pr_state.imprime_dt_nl_0       ; dsf_LCD16xN:inst11|dsf_RAM[13][5] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.036     ; 3.982      ;
; -3.023 ; controladorcadeia:inst7|pr_state.imprime_dt_nl_0       ; dsf_LCD16xN:inst11|dsf_RAM[13][4] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.036     ; 3.982      ;
; -3.023 ; controladorcadeia:inst7|pr_state.imprime_dt_nl_0       ; dsf_LCD16xN:inst11|dsf_RAM[13][1] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.036     ; 3.982      ;
; -3.006 ; controladorcadeia:inst7|pr_state.imprime_dt_rl_0       ; dsf_LCD16xN:inst11|dsf_RAM[13][2] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.036     ; 3.965      ;
; -3.006 ; controladorcadeia:inst7|pr_state.imprime_dt_rl_0       ; dsf_LCD16xN:inst11|dsf_RAM[13][5] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.036     ; 3.965      ;
; -3.006 ; controladorcadeia:inst7|pr_state.imprime_dt_rl_0       ; dsf_LCD16xN:inst11|dsf_RAM[13][4] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.036     ; 3.965      ;
; -3.006 ; controladorcadeia:inst7|pr_state.imprime_dt_rl_0       ; dsf_LCD16xN:inst11|dsf_RAM[13][1] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.036     ; 3.965      ;
; -2.968 ; controladorcadeia:inst7|pr_state.imprime_dois_pontos_2 ; dsf_LCD16xN:inst11|dsf_RAM[13][2] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.036     ; 3.927      ;
; -2.968 ; controladorcadeia:inst7|pr_state.imprime_dois_pontos_2 ; dsf_LCD16xN:inst11|dsf_RAM[13][5] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.036     ; 3.927      ;
; -2.968 ; controladorcadeia:inst7|pr_state.imprime_dois_pontos_2 ; dsf_LCD16xN:inst11|dsf_RAM[13][4] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.036     ; 3.927      ;
; -2.968 ; controladorcadeia:inst7|pr_state.imprime_dois_pontos_2 ; dsf_LCD16xN:inst11|dsf_RAM[13][1] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.036     ; 3.927      ;
; -2.947 ; controladorcadeia:inst7|pr_state.imprime_e             ; dsf_LCD16xN:inst11|dsf_RAM[13][2] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.037     ; 3.905      ;
; -2.947 ; controladorcadeia:inst7|pr_state.imprime_e             ; dsf_LCD16xN:inst11|dsf_RAM[13][5] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.037     ; 3.905      ;
; -2.947 ; controladorcadeia:inst7|pr_state.imprime_e             ; dsf_LCD16xN:inst11|dsf_RAM[13][4] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.037     ; 3.905      ;
; -2.947 ; controladorcadeia:inst7|pr_state.imprime_e             ; dsf_LCD16xN:inst11|dsf_RAM[13][1] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.037     ; 3.905      ;
; -2.923 ; controladorcadeia:inst7|pr_state.imprime_dt_nl_0       ; dsf_LCD16xN:inst11|dsf_RAM[13][3] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.033     ; 3.885      ;
; -2.923 ; controladorcadeia:inst7|pr_state.imprime_dt_nl_0       ; dsf_LCD16xN:inst11|dsf_RAM[13][0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.033     ; 3.885      ;
; -2.900 ; controladorcadeia:inst7|pr_state.imprime_dt_rl_0       ; dsf_LCD16xN:inst11|dsf_RAM[13][3] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.033     ; 3.862      ;
; -2.900 ; controladorcadeia:inst7|pr_state.imprime_dt_rl_0       ; dsf_LCD16xN:inst11|dsf_RAM[13][0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.033     ; 3.862      ;
; -2.896 ; controladorcadeia:inst7|pr_state.imprime_dt_nl_0       ; dsf_LCD16xN:inst11|dsf_RAM[3][3]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.034     ; 3.857      ;
; -2.892 ; controladorcadeia:inst7|pr_state.imprime_dt_nl_0       ; dsf_LCD16xN:inst11|dsf_RAM[3][1]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.034     ; 3.853      ;
; -2.890 ; controladorcadeia:inst7|pr_state.imprime_dt_nl_0       ; dsf_LCD16xN:inst11|dsf_RAM[3][5]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.032     ; 3.853      ;
; -2.890 ; controladorcadeia:inst7|pr_state.imprime_dt_nl_0       ; dsf_LCD16xN:inst11|dsf_RAM[3][4]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.032     ; 3.853      ;
; -2.890 ; controladorcadeia:inst7|pr_state.imprime_dt_nl_0       ; dsf_LCD16xN:inst11|dsf_RAM[3][0]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.032     ; 3.853      ;
; -2.877 ; controladorcadeia:inst7|pr_state.imprime_dt_nl_0       ; dsf_LCD16xN:inst11|dsf_RAM[4][2]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.032     ; 3.840      ;
; -2.877 ; controladorcadeia:inst7|pr_state.imprime_dt_nl_0       ; dsf_LCD16xN:inst11|dsf_RAM[4][5]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.032     ; 3.840      ;
; -2.877 ; controladorcadeia:inst7|pr_state.imprime_dt_nl_0       ; dsf_LCD16xN:inst11|dsf_RAM[4][4]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.032     ; 3.840      ;
; -2.877 ; controladorcadeia:inst7|pr_state.imprime_dt_nl_0       ; dsf_LCD16xN:inst11|dsf_RAM[4][3]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.032     ; 3.840      ;
; -2.877 ; controladorcadeia:inst7|pr_state.imprime_dt_nl_0       ; dsf_LCD16xN:inst11|dsf_RAM[4][1]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.032     ; 3.840      ;
; -2.877 ; controladorcadeia:inst7|pr_state.imprime_dt_nl_0       ; dsf_LCD16xN:inst11|dsf_RAM[4][0]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.032     ; 3.840      ;
; -2.862 ; controladorcadeia:inst7|pr_state.imprime_dois_pontos_2 ; dsf_LCD16xN:inst11|dsf_RAM[13][3] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.033     ; 3.824      ;
; -2.862 ; controladorcadeia:inst7|pr_state.imprime_dois_pontos_2 ; dsf_LCD16xN:inst11|dsf_RAM[13][0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.033     ; 3.824      ;
; -2.856 ; controladorcadeia:inst7|pr_state.imprime_dt_nl_0       ; dsf_LCD16xN:inst11|dsf_RAM[5][2]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.032     ; 3.819      ;
; -2.856 ; controladorcadeia:inst7|pr_state.imprime_dt_nl_0       ; dsf_LCD16xN:inst11|dsf_RAM[5][5]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.032     ; 3.819      ;
; -2.856 ; controladorcadeia:inst7|pr_state.imprime_dt_nl_0       ; dsf_LCD16xN:inst11|dsf_RAM[5][4]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.032     ; 3.819      ;
; -2.856 ; controladorcadeia:inst7|pr_state.imprime_dt_nl_0       ; dsf_LCD16xN:inst11|dsf_RAM[5][3]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.032     ; 3.819      ;
; -2.856 ; controladorcadeia:inst7|pr_state.imprime_dt_nl_0       ; dsf_LCD16xN:inst11|dsf_RAM[5][1]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.032     ; 3.819      ;
; -2.856 ; controladorcadeia:inst7|pr_state.imprime_dt_nl_0       ; dsf_LCD16xN:inst11|dsf_RAM[5][0]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.032     ; 3.819      ;
; -2.849 ; controladorcadeia:inst7|pr_state.imprime_dt_rl_0       ; dsf_LCD16xN:inst11|dsf_RAM[3][3]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.034     ; 3.810      ;
; -2.847 ; controladorcadeia:inst7|pr_state.imprime_e             ; dsf_LCD16xN:inst11|dsf_RAM[13][3] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.034     ; 3.808      ;
; -2.847 ; controladorcadeia:inst7|pr_state.imprime_e             ; dsf_LCD16xN:inst11|dsf_RAM[13][0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.034     ; 3.808      ;
; -2.845 ; controladorcadeia:inst7|pr_state.imprime_dt_rl_0       ; dsf_LCD16xN:inst11|dsf_RAM[3][1]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.034     ; 3.806      ;
; -2.844 ; controladorcadeia:inst7|pr_state.imprime_dt_rl_0       ; dsf_LCD16xN:inst11|dsf_RAM[4][2]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.032     ; 3.807      ;
; -2.844 ; controladorcadeia:inst7|pr_state.imprime_dt_rl_0       ; dsf_LCD16xN:inst11|dsf_RAM[4][5]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.032     ; 3.807      ;
; -2.844 ; controladorcadeia:inst7|pr_state.imprime_dt_rl_0       ; dsf_LCD16xN:inst11|dsf_RAM[4][4]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.032     ; 3.807      ;
; -2.844 ; controladorcadeia:inst7|pr_state.imprime_dt_rl_0       ; dsf_LCD16xN:inst11|dsf_RAM[4][3]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.032     ; 3.807      ;
; -2.844 ; controladorcadeia:inst7|pr_state.imprime_dt_rl_0       ; dsf_LCD16xN:inst11|dsf_RAM[4][1]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.032     ; 3.807      ;
; -2.844 ; controladorcadeia:inst7|pr_state.imprime_dt_rl_0       ; dsf_LCD16xN:inst11|dsf_RAM[4][0]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.032     ; 3.807      ;
; -2.837 ; controladorcadeia:inst7|pr_state.imprime_dt_rl_0       ; dsf_LCD16xN:inst11|dsf_RAM[3][5]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.032     ; 3.800      ;
; -2.837 ; controladorcadeia:inst7|pr_state.imprime_dt_rl_0       ; dsf_LCD16xN:inst11|dsf_RAM[3][4]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.032     ; 3.800      ;
; -2.837 ; controladorcadeia:inst7|pr_state.imprime_dt_rl_0       ; dsf_LCD16xN:inst11|dsf_RAM[3][0]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.032     ; 3.800      ;
; -2.825 ; controladorcadeia:inst7|pr_state.imprime_dt_rl_0       ; dsf_LCD16xN:inst11|dsf_RAM[5][2]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.032     ; 3.788      ;
; -2.825 ; controladorcadeia:inst7|pr_state.imprime_dt_rl_0       ; dsf_LCD16xN:inst11|dsf_RAM[5][5]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.032     ; 3.788      ;
; -2.825 ; controladorcadeia:inst7|pr_state.imprime_dt_rl_0       ; dsf_LCD16xN:inst11|dsf_RAM[5][4]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.032     ; 3.788      ;
; -2.825 ; controladorcadeia:inst7|pr_state.imprime_dt_rl_0       ; dsf_LCD16xN:inst11|dsf_RAM[5][3]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.032     ; 3.788      ;
; -2.825 ; controladorcadeia:inst7|pr_state.imprime_dt_rl_0       ; dsf_LCD16xN:inst11|dsf_RAM[5][1]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.032     ; 3.788      ;
; -2.825 ; controladorcadeia:inst7|pr_state.imprime_dt_rl_0       ; dsf_LCD16xN:inst11|dsf_RAM[5][0]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.032     ; 3.788      ;
; -2.820 ; controladorcadeia:inst7|pr_state.imprime_dt_nl_1       ; dsf_LCD16xN:inst11|dsf_RAM[10][2] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.031     ; 3.784      ;
; -2.820 ; controladorcadeia:inst7|pr_state.imprime_dt_nl_1       ; dsf_LCD16xN:inst11|dsf_RAM[10][5] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.031     ; 3.784      ;
; -2.820 ; controladorcadeia:inst7|pr_state.imprime_dt_nl_1       ; dsf_LCD16xN:inst11|dsf_RAM[10][4] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.031     ; 3.784      ;
; -2.820 ; controladorcadeia:inst7|pr_state.imprime_dt_nl_1       ; dsf_LCD16xN:inst11|dsf_RAM[10][3] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.031     ; 3.784      ;
; -2.820 ; controladorcadeia:inst7|pr_state.imprime_dt_nl_1       ; dsf_LCD16xN:inst11|dsf_RAM[10][1] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.031     ; 3.784      ;
; -2.820 ; controladorcadeia:inst7|pr_state.imprime_dt_nl_1       ; dsf_LCD16xN:inst11|dsf_RAM[10][0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.031     ; 3.784      ;
; -2.820 ; controladorcadeia:inst7|pr_state.imprime_e             ; dsf_LCD16xN:inst11|dsf_RAM[3][3]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.035     ; 3.780      ;
; -2.816 ; controladorcadeia:inst7|pr_state.imprime_e             ; dsf_LCD16xN:inst11|dsf_RAM[3][1]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.035     ; 3.776      ;
; -2.814 ; controladorcadeia:inst7|pr_state.imprime_e             ; dsf_LCD16xN:inst11|dsf_RAM[3][5]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.033     ; 3.776      ;
; -2.814 ; controladorcadeia:inst7|pr_state.imprime_e             ; dsf_LCD16xN:inst11|dsf_RAM[3][4]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.033     ; 3.776      ;
; -2.814 ; controladorcadeia:inst7|pr_state.imprime_e             ; dsf_LCD16xN:inst11|dsf_RAM[3][0]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.033     ; 3.776      ;
; -2.811 ; controladorcadeia:inst7|pr_state.imprime_dois_pontos_2 ; dsf_LCD16xN:inst11|dsf_RAM[3][3]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.034     ; 3.772      ;
; -2.807 ; controladorcadeia:inst7|pr_state.imprime_dois_pontos_2 ; dsf_LCD16xN:inst11|dsf_RAM[3][1]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.034     ; 3.768      ;
; -2.806 ; controladorcadeia:inst7|pr_state.imprime_dois_pontos_2 ; dsf_LCD16xN:inst11|dsf_RAM[4][2]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.032     ; 3.769      ;
; -2.806 ; controladorcadeia:inst7|pr_state.imprime_dois_pontos_2 ; dsf_LCD16xN:inst11|dsf_RAM[4][5]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.032     ; 3.769      ;
; -2.806 ; controladorcadeia:inst7|pr_state.imprime_dois_pontos_2 ; dsf_LCD16xN:inst11|dsf_RAM[4][4]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.032     ; 3.769      ;
; -2.806 ; controladorcadeia:inst7|pr_state.imprime_dois_pontos_2 ; dsf_LCD16xN:inst11|dsf_RAM[4][3]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.032     ; 3.769      ;
; -2.806 ; controladorcadeia:inst7|pr_state.imprime_dois_pontos_2 ; dsf_LCD16xN:inst11|dsf_RAM[4][1]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.032     ; 3.769      ;
; -2.806 ; controladorcadeia:inst7|pr_state.imprime_dois_pontos_2 ; dsf_LCD16xN:inst11|dsf_RAM[4][0]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.032     ; 3.769      ;
; -2.801 ; controladorcadeia:inst7|pr_state.imprime_e             ; dsf_LCD16xN:inst11|dsf_RAM[4][2]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.033     ; 3.763      ;
; -2.801 ; controladorcadeia:inst7|pr_state.imprime_e             ; dsf_LCD16xN:inst11|dsf_RAM[4][5]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.033     ; 3.763      ;
; -2.801 ; controladorcadeia:inst7|pr_state.imprime_e             ; dsf_LCD16xN:inst11|dsf_RAM[4][4]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.033     ; 3.763      ;
; -2.801 ; controladorcadeia:inst7|pr_state.imprime_e             ; dsf_LCD16xN:inst11|dsf_RAM[4][3]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.033     ; 3.763      ;
; -2.801 ; controladorcadeia:inst7|pr_state.imprime_e             ; dsf_LCD16xN:inst11|dsf_RAM[4][1]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.033     ; 3.763      ;
; -2.801 ; controladorcadeia:inst7|pr_state.imprime_e             ; dsf_LCD16xN:inst11|dsf_RAM[4][0]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.033     ; 3.763      ;
; -2.799 ; controladorcadeia:inst7|pr_state.imprime_dois_pontos_2 ; dsf_LCD16xN:inst11|dsf_RAM[3][5]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.032     ; 3.762      ;
; -2.799 ; controladorcadeia:inst7|pr_state.imprime_dois_pontos_2 ; dsf_LCD16xN:inst11|dsf_RAM[3][4]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.032     ; 3.762      ;
; -2.799 ; controladorcadeia:inst7|pr_state.imprime_dois_pontos_2 ; dsf_LCD16xN:inst11|dsf_RAM[3][0]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.032     ; 3.762      ;
; -2.793 ; controladorcadeia:inst7|pr_state.imprime_n             ; dsf_LCD16xN:inst11|dsf_RAM[10][2] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.032     ; 3.756      ;
; -2.793 ; controladorcadeia:inst7|pr_state.imprime_n             ; dsf_LCD16xN:inst11|dsf_RAM[10][5] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.032     ; 3.756      ;
; -2.793 ; controladorcadeia:inst7|pr_state.imprime_n             ; dsf_LCD16xN:inst11|dsf_RAM[10][4] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.032     ; 3.756      ;
; -2.793 ; controladorcadeia:inst7|pr_state.imprime_n             ; dsf_LCD16xN:inst11|dsf_RAM[10][3] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.032     ; 3.756      ;
; -2.793 ; controladorcadeia:inst7|pr_state.imprime_n             ; dsf_LCD16xN:inst11|dsf_RAM[10][1] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.032     ; 3.756      ;
; -2.793 ; controladorcadeia:inst7|pr_state.imprime_n             ; dsf_LCD16xN:inst11|dsf_RAM[10][0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.032     ; 3.756      ;
; -2.792 ; controladorcadeia:inst7|pr_state.imprime_dt_nl_0       ; dsf_LCD16xN:inst11|dsf_RAM[12][2] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.033     ; 3.754      ;
; -2.792 ; controladorcadeia:inst7|pr_state.imprime_dt_nl_0       ; dsf_LCD16xN:inst11|dsf_RAM[12][5] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.033     ; 3.754      ;
; -2.792 ; controladorcadeia:inst7|pr_state.imprime_dt_nl_0       ; dsf_LCD16xN:inst11|dsf_RAM[12][4] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.033     ; 3.754      ;
; -2.792 ; controladorcadeia:inst7|pr_state.imprime_dt_nl_0       ; dsf_LCD16xN:inst11|dsf_RAM[12][3] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.033     ; 3.754      ;
; -2.792 ; controladorcadeia:inst7|pr_state.imprime_dt_nl_0       ; dsf_LCD16xN:inst11|dsf_RAM[12][1] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.033     ; 3.754      ;
; -2.792 ; controladorcadeia:inst7|pr_state.imprime_dt_nl_0       ; dsf_LCD16xN:inst11|dsf_RAM[12][0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.033     ; 3.754      ;
; -2.787 ; controladorcadeia:inst7|pr_state.imprime_dois_pontos_2 ; dsf_LCD16xN:inst11|dsf_RAM[5][2]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.032     ; 3.750      ;
; -2.787 ; controladorcadeia:inst7|pr_state.imprime_dois_pontos_2 ; dsf_LCD16xN:inst11|dsf_RAM[5][5]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.032     ; 3.750      ;
+--------+--------------------------------------------------------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'controladorcadeia:inst7|pr_state.incrementa_1'                                                                                                                                                                                                                          ;
+--------+------------------------------------------------+-------------------------------+-------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                       ; Launch Clock                                                                                                      ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+-------------------------------+-------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; -1.146 ; controladorcadeia:inst7|pr_state.return_inicio ; controladorcadeia:inst7|reset ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; controladorcadeia:inst7|pr_state.incrementa_1 ; 1.000        ; -0.820     ; 0.555      ;
+--------+------------------------------------------------+-------------------------------+-------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0]'                                                                                                                                                                                                                                                           ;
+--------+--------------------------------------------------------+--------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                              ; To Node                                                ; Launch Clock                                                                                                      ; Latch Clock                                                                                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------+--------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.887 ; controladorcadeia:inst7|pr_state.imprime_l             ; controladorcadeia:inst7|pr_state.incrementa_7          ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.762     ; 1.120      ;
; -0.866 ; controladorcadeia:inst7|pr_state.imprime_n             ; controladorcadeia:inst7|pr_state.incrementa_6          ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.763     ; 1.098      ;
; -0.795 ; controladorcadeia:inst7|pr_state.imprime_l1            ; controladorcadeia:inst7|pr_state.incrementa_12         ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.714     ; 1.076      ;
; -0.779 ; controladorcadeia:inst7|pr_state.imprime_dois_pontos   ; controladorcadeia:inst7|pr_state.incrementa_3          ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.715     ; 1.059      ;
; -0.762 ; controladorcadeia:inst7|pr_state.imprime_e             ; controladorcadeia:inst7|pr_state.incrementa_2          ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.715     ; 1.042      ;
; -0.761 ; controladorcadeia:inst7|pr_state.imprime_dt_nl_0       ; controladorcadeia:inst7|pr_state.incrementa_9          ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.714     ; 1.042      ;
; -0.672 ; controladorcadeia:inst7|pr_state.imprime_dt_te_1       ; controladorcadeia:inst7|pr_state.incrementa_5          ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.762     ; 0.905      ;
; -0.648 ; controladorcadeia:inst7|pr_state.imprime_dois_pontos_2 ; controladorcadeia:inst7|pr_state.incrementa_13         ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.762     ; 0.881      ;
; -0.592 ; controladorcadeia:inst7|pr_state.imprime_dois_pontos_1 ; controladorcadeia:inst7|pr_state.incrementa_8          ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.714     ; 0.873      ;
; -0.569 ; controladorcadeia:inst7|pr_state.imprime_dt_rl_0       ; controladorcadeia:inst7|pr_state.incrementa_14         ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.762     ; 0.802      ;
; -0.546 ; controladorcadeia:inst7|pr_state.imprime_dt_te_0       ; controladorcadeia:inst7|pr_state.incrementa_4          ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.762     ; 0.779      ;
; -0.480 ; controladorcadeia:inst7|pr_state.imprime_r             ; controladorcadeia:inst7|pr_state.incrementa_11         ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.714     ; 0.761      ;
; -0.352 ; controladorcadeia:inst7|pr_state.imprime_dt_nl_1       ; controladorcadeia:inst7|pr_state.incrementa_10         ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.714     ; 0.633      ;
; -0.213 ; controladorcadeia:inst7|pr_state.incrementa_3          ; controladorcadeia:inst7|pr_state.imprime_dt_te_0       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.494      ; 1.702      ;
; -0.097 ; controladorcadeia:inst7|pr_state.imprime_dt_rl_1       ; controladorcadeia:inst7|pr_state.return_inicio         ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.057     ; 1.035      ;
; -0.049 ; controladorcadeia:inst7|pr_state.incrementa_4          ; controladorcadeia:inst7|pr_state.imprime_dt_te_1       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.544      ; 1.588      ;
; -0.031 ; controladorcadeia:inst7|pr_state.incrementa_6          ; controladorcadeia:inst7|pr_state.imprime_l             ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.544      ; 1.570      ;
; -0.001 ; controladorcadeia:inst7|pr_state.incrementa_14         ; controladorcadeia:inst7|pr_state.imprime_dt_rl_1       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.544      ; 1.540      ;
; 0.007  ; controladorcadeia:inst7|pr_state.incrementa_13         ; controladorcadeia:inst7|pr_state.imprime_dt_rl_0       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.544      ; 1.532      ;
; 0.030  ; controladorcadeia:inst7|pr_state.incrementa_11         ; controladorcadeia:inst7|pr_state.imprime_l1            ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.494      ; 1.459      ;
; 0.068  ; controladorcadeia:inst7|pr_state.incrementa_2          ; controladorcadeia:inst7|pr_state.imprime_dois_pontos   ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.494      ; 1.421      ;
; 0.155  ; controladorcadeia:inst7|pr_state.incrementa_8          ; controladorcadeia:inst7|pr_state.imprime_dt_nl_0       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.493      ; 1.333      ;
; 0.211  ; controladorcadeia:inst7|pr_state.imprime_t             ; controladorcadeia:inst7|pr_state.incrementa_1          ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.058     ; 0.726      ;
; 0.270  ; controladorcadeia:inst7|pr_state.incrementa_1          ; controladorcadeia:inst7|pr_state.imprime_e             ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 0.500        ; 2.563      ; 2.978      ;
; 0.293  ; controladorcadeia:inst7|pr_state.return_inicio         ; controladorcadeia:inst7|pr_state.imprime_t             ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.058     ; 0.644      ;
; 0.319  ; controladorcadeia:inst7|pr_state.incrementa_5          ; controladorcadeia:inst7|pr_state.imprime_n             ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.544      ; 1.220      ;
; 0.535  ; controladorcadeia:inst7|pr_state.incrementa_7          ; controladorcadeia:inst7|pr_state.imprime_dois_pontos_1 ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.544      ; 1.004      ;
; 0.535  ; controladorcadeia:inst7|pr_state.incrementa_10         ; controladorcadeia:inst7|pr_state.imprime_r             ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.493      ; 0.953      ;
; 0.566  ; controladorcadeia:inst7|pr_state.incrementa_12         ; controladorcadeia:inst7|pr_state.imprime_dois_pontos_2 ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.494      ; 0.923      ;
; 0.735  ; controladorcadeia:inst7|pr_state.incrementa_9          ; controladorcadeia:inst7|pr_state.imprime_dt_nl_1       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.493      ; 0.753      ;
; 0.821  ; controladorcadeia:inst7|pr_state.incrementa_1          ; controladorcadeia:inst7|pr_state.imprime_e             ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 2.563      ; 2.927      ;
+--------+--------------------------------------------------------+--------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'dsf_LCD16xN:inst11|dsf_e_LCD_b'                                                                                                                                                      ;
+--------+-----------------------------------------------+-----------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                       ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+-----------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; -0.139 ; dsf_LCD16xN:inst11|estado_ant.returnHome      ; dsf_LCD16xN:inst11|estado_ant.P0              ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 1.000        ; -0.385     ; 0.749      ;
; -0.110 ; dsf_LCD16xN:inst11|estado_ant.P1              ; dsf_LCD16xN:inst11|estado_ant.P2              ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 1.000        ; -0.062     ; 1.043      ;
; -0.055 ; dsf_LCD16xN:inst11|estado_ant.P11             ; dsf_LCD16xN:inst11|estado_ant.P12             ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 1.000        ; -0.058     ; 0.992      ;
; -0.034 ; dsf_LCD16xN:inst11|estado_ant.P5              ; dsf_LCD16xN:inst11|estado_ant.P6              ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 1.000        ; -0.385     ; 0.644      ;
; 0.026  ; dsf_LCD16xN:inst11|estado_ant.P16             ; dsf_LCD16xN:inst11|estado_ant.P17             ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 1.000        ; -0.059     ; 0.910      ;
; 0.096  ; dsf_LCD16xN:inst11|estado_ant.P31             ; dsf_LCD16xN:inst11|estado_ant.returnHome      ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 1.000        ; 0.262      ; 1.161      ;
; 0.168  ; dsf_LCD16xN:inst11|estado_ant.P3              ; dsf_LCD16xN:inst11|estado_ant.P4              ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 1.000        ; -0.058     ; 0.769      ;
; 0.175  ; dsf_LCD16xN:inst11|estado_ant.displayControl  ; dsf_LCD16xN:inst11|estado_ant.entryMode       ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 1.000        ; -0.058     ; 0.762      ;
; 0.176  ; dsf_LCD16xN:inst11|estado_ant.clearDisplay    ; dsf_LCD16xN:inst11|estado_ant.displayControl  ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 1.000        ; -0.058     ; 0.761      ;
; 0.184  ; dsf_LCD16xN:inst11|estado_ant.P2              ; dsf_LCD16xN:inst11|estado_ant.P3              ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 1.000        ; -0.058     ; 0.753      ;
; 0.185  ; dsf_LCD16xN:inst11|estado_ant.P8              ; dsf_LCD16xN:inst11|estado_ant.P9              ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 1.000        ; -0.058     ; 0.752      ;
; 0.204  ; dsf_LCD16xN:inst11|estado_ant.P26             ; dsf_LCD16xN:inst11|estado_ant.P27             ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 1.000        ; -0.057     ; 0.734      ;
; 0.205  ; dsf_LCD16xN:inst11|estado_ant.P28             ; dsf_LCD16xN:inst11|estado_ant.P29             ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 1.000        ; -0.057     ; 0.733      ;
; 0.205  ; dsf_LCD16xN:inst11|estado_ant.P24             ; dsf_LCD16xN:inst11|estado_ant.P25             ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 1.000        ; -0.057     ; 0.733      ;
; 0.206  ; dsf_LCD16xN:inst11|estado_ant.P27             ; dsf_LCD16xN:inst11|estado_ant.P28             ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 1.000        ; -0.057     ; 0.732      ;
; 0.206  ; dsf_LCD16xN:inst11|estado_ant.P21             ; dsf_LCD16xN:inst11|estado_ant.P22             ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 1.000        ; -0.057     ; 0.732      ;
; 0.247  ; dsf_LCD16xN:inst11|estado_ant.P4              ; dsf_LCD16xN:inst11|estado_ant.P5              ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 1.000        ; 0.257      ; 1.005      ;
; 0.285  ; dsf_LCD16xN:inst11|estado_ant.P12             ; dsf_LCD16xN:inst11|estado_ant.P13             ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 1.000        ; -0.058     ; 0.652      ;
; 0.293  ; dsf_LCD16xN:inst11|estado_ant.P14             ; dsf_LCD16xN:inst11|estado_ant.P15             ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 1.000        ; -0.058     ; 0.644      ;
; 0.294  ; dsf_LCD16xN:inst11|estado_ant.P13             ; dsf_LCD16xN:inst11|estado_ant.P14             ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 1.000        ; -0.058     ; 0.643      ;
; 0.298  ; dsf_LCD16xN:inst11|estado_ant.entryMode       ; dsf_LCD16xN:inst11|estado_ant.P0              ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 1.000        ; -0.058     ; 0.639      ;
; 0.304  ; dsf_LCD16xN:inst11|estado_ant.functionSet1    ; dsf_LCD16xN:inst11|estado_ant.functionSet2    ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 1.000        ; -0.058     ; 0.633      ;
; 0.311  ; dsf_LCD16xN:inst11|estado_ant.posicionaAbaixo ; dsf_LCD16xN:inst11|estado_ant.P16             ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 1.000        ; -0.058     ; 0.626      ;
; 0.312  ; dsf_LCD16xN:inst11|estado_ant.P7              ; dsf_LCD16xN:inst11|estado_ant.P8              ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 1.000        ; -0.058     ; 0.625      ;
; 0.313  ; dsf_LCD16xN:inst11|estado_ant.P10             ; dsf_LCD16xN:inst11|estado_ant.P11             ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 1.000        ; -0.058     ; 0.624      ;
; 0.313  ; dsf_LCD16xN:inst11|estado_ant.P9              ; dsf_LCD16xN:inst11|estado_ant.P10             ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 1.000        ; -0.058     ; 0.624      ;
; 0.313  ; dsf_LCD16xN:inst11|estado_ant.P0              ; dsf_LCD16xN:inst11|estado_ant.P1              ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 1.000        ; -0.058     ; 0.624      ;
; 0.320  ; dsf_LCD16xN:inst11|estado_ant.functionSet3    ; dsf_LCD16xN:inst11|estado_ant.functionSet4    ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 1.000        ; -0.058     ; 0.617      ;
; 0.322  ; dsf_LCD16xN:inst11|estado_ant.functionSet2    ; dsf_LCD16xN:inst11|estado_ant.functionSet3    ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 1.000        ; -0.058     ; 0.615      ;
; 0.324  ; dsf_LCD16xN:inst11|estado_ant.functionSet4    ; dsf_LCD16xN:inst11|estado_ant.clearDisplay    ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 1.000        ; -0.058     ; 0.613      ;
; 0.329  ; dsf_LCD16xN:inst11|estado_ant.P15             ; dsf_LCD16xN:inst11|estado_ant.posicionaAbaixo ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 1.000        ; -0.058     ; 0.608      ;
; 0.329  ; dsf_LCD16xN:inst11|estado_ant.P23             ; dsf_LCD16xN:inst11|estado_ant.P24             ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 1.000        ; -0.057     ; 0.609      ;
; 0.330  ; dsf_LCD16xN:inst11|estado_ant.P6              ; dsf_LCD16xN:inst11|estado_ant.P7              ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 1.000        ; -0.058     ; 0.607      ;
; 0.330  ; dsf_LCD16xN:inst11|estado_ant.P29             ; dsf_LCD16xN:inst11|estado_ant.P30             ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 1.000        ; -0.057     ; 0.608      ;
; 0.332  ; dsf_LCD16xN:inst11|estado_ant.P19             ; dsf_LCD16xN:inst11|estado_ant.P20             ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 1.000        ; -0.057     ; 0.606      ;
; 0.333  ; dsf_LCD16xN:inst11|estado_ant.P30             ; dsf_LCD16xN:inst11|estado_ant.P31             ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 1.000        ; -0.057     ; 0.605      ;
; 0.333  ; dsf_LCD16xN:inst11|estado_ant.P22             ; dsf_LCD16xN:inst11|estado_ant.P23             ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 1.000        ; -0.057     ; 0.605      ;
; 0.333  ; dsf_LCD16xN:inst11|estado_ant.P17             ; dsf_LCD16xN:inst11|estado_ant.P18             ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 1.000        ; -0.057     ; 0.605      ;
; 0.334  ; dsf_LCD16xN:inst11|estado_ant.P25             ; dsf_LCD16xN:inst11|estado_ant.P26             ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 1.000        ; -0.057     ; 0.604      ;
; 0.334  ; dsf_LCD16xN:inst11|estado_ant.P20             ; dsf_LCD16xN:inst11|estado_ant.P21             ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 1.000        ; -0.057     ; 0.604      ;
; 0.334  ; dsf_LCD16xN:inst11|estado_ant.P18             ; dsf_LCD16xN:inst11|estado_ant.P19             ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 1.000        ; -0.057     ; 0.604      ;
+--------+-----------------------------------------------+-----------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]'                                                                                                                                                                                                                             ;
+--------+-----------------------------------------------+-----------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                           ; Launch Clock                                                                                                     ; Latch Clock                                                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+-----------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.696 ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[1][4]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 2.780      ; 1.418      ;
; -1.381 ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[3][0]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 2.780      ; 1.733      ;
; -1.146 ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[1][4]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -0.500       ; 2.780      ; 1.468      ;
; -1.134 ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[1][5]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 2.780      ; 1.980      ;
; -0.877 ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[3][0]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -0.500       ; 2.780      ; 1.737      ;
; -0.786 ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[2][2]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 2.776      ; 2.324      ;
; -0.575 ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[1][5]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -0.500       ; 2.780      ; 2.039      ;
; -0.356 ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[12][0] ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 2.779      ; 2.757      ;
; -0.326 ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[5][0]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 2.780      ; 2.788      ;
; -0.303 ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[13][0] ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 2.779      ; 2.810      ;
; -0.302 ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[9][0]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 2.781      ; 2.813      ;
; -0.293 ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[4][0]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 2.780      ; 2.821      ;
; -0.237 ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[2][2]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -0.500       ; 2.776      ; 2.373      ;
; -0.236 ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[1][0]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 2.780      ; 2.878      ;
; -0.229 ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[7][0]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 2.779      ; 2.884      ;
; -0.193 ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[8][0]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 2.779      ; 2.920      ;
; -0.176 ; dsf_LCD16xN:inst11|dsf_e_LCD_b                ; dsf_LCD16xN:inst11|dsf_e_LCD_b    ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                   ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 2.777      ; 2.945      ;
; -0.174 ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[14][0] ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 2.779      ; 2.939      ;
; -0.171 ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[10][0] ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 2.781      ; 2.944      ;
; -0.131 ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[11][0] ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 2.776      ; 2.979      ;
; -0.039 ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[11][2] ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 2.776      ; 3.071      ;
; -0.018 ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[13][3] ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 2.779      ; 3.095      ;
; -0.016 ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[14][5] ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 2.779      ; 3.097      ;
; -0.013 ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[1][2]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 2.780      ; 3.101      ;
; -0.008 ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[5][4]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 2.780      ; 3.106      ;
; 0.005  ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[9][4]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 2.781      ; 3.120      ;
; 0.008  ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[9][5]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 2.781      ; 3.123      ;
; 0.008  ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[9][2]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 2.781      ; 3.123      ;
; 0.008  ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[9][3]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 2.781      ; 3.123      ;
; 0.008  ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[9][1]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 2.781      ; 3.123      ;
; 0.015  ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[5][2]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 2.780      ; 3.129      ;
; 0.038  ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[3][4]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 2.780      ; 3.152      ;
; 0.042  ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[12][2] ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 2.779      ; 3.155      ;
; 0.042  ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[8][2]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 2.779      ; 3.155      ;
; 0.060  ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[3][5]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 2.780      ; 3.174      ;
; 0.063  ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[12][5] ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 2.779      ; 3.176      ;
; 0.069  ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[3][2]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 2.775      ; 3.178      ;
; 0.078  ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[13][5] ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 2.776      ; 3.188      ;
; 0.078  ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[13][2] ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 2.776      ; 3.188      ;
; 0.078  ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[14][4] ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 2.779      ; 3.191      ;
; 0.078  ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[13][4] ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 2.776      ; 3.188      ;
; 0.078  ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[13][1] ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 2.776      ; 3.188      ;
; 0.082  ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[10][5] ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 2.781      ; 3.197      ;
; 0.095  ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[5][5]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 2.780      ; 3.209      ;
; 0.096  ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[4][5]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 2.780      ; 3.210      ;
; 0.100  ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[8][5]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 2.779      ; 3.213      ;
; 0.100  ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[7][5]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 2.779      ; 3.213      ;
; 0.108  ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[11][5] ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 2.776      ; 3.218      ;
; 0.109  ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[2][5]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 2.776      ; 3.219      ;
; 0.113  ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[11][4] ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 2.776      ; 3.223      ;
; 0.117  ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[7][4]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 2.779      ; 3.230      ;
; 0.143  ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[12][0] ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -0.500       ; 2.779      ; 2.756      ;
; 0.155  ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[4][2]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 2.780      ; 3.269      ;
; 0.156  ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[12][4] ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 2.779      ; 3.269      ;
; 0.156  ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[12][3] ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 2.779      ; 3.269      ;
; 0.156  ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[12][1] ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 2.779      ; 3.269      ;
; 0.161  ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[9][0]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -0.500       ; 2.781      ; 2.776      ;
; 0.162  ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[0][2]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 2.776      ; 3.272      ;
; 0.165  ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[8][4]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 2.779      ; 3.278      ;
; 0.165  ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[8][3]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 2.779      ; 3.278      ;
; 0.165  ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[8][1]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 2.779      ; 3.278      ;
; 0.168  ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[7][2]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 2.779      ; 3.281      ;
; 0.170  ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[10][2] ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 2.781      ; 3.285      ;
; 0.178  ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[5][0]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -0.500       ; 2.780      ; 2.792      ;
; 0.186  ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[13][0] ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -0.500       ; 2.779      ; 2.799      ;
; 0.197  ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[5][3]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 2.780      ; 3.311      ;
; 0.197  ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[5][1]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 2.780      ; 3.311      ;
; 0.202  ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[14][2] ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 2.779      ; 3.315      ;
; 0.205  ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[14][3] ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 2.779      ; 3.318      ;
; 0.205  ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[14][1] ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 2.779      ; 3.318      ;
; 0.206  ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[4][0]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -0.500       ; 2.780      ; 2.820      ;
; 0.208  ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[4][4]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 2.780      ; 3.322      ;
; 0.208  ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[4][3]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 2.780      ; 3.322      ;
; 0.208  ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[4][1]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 2.780      ; 3.322      ;
; 0.225  ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[1][0]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -0.500       ; 2.780      ; 2.839      ;
; 0.226  ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[3][1]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 2.778      ; 3.338      ;
; 0.230  ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[3][3]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 2.778      ; 3.342      ;
; 0.259  ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[7][0]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -0.500       ; 2.779      ; 2.872      ;
; 0.260  ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[7][3]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 2.779      ; 3.373      ;
; 0.260  ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[7][1]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 2.779      ; 3.373      ;
; 0.265  ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[1][3]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 2.778      ; 3.377      ;
; 0.272  ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[1][1]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 2.778      ; 3.384      ;
; 0.275  ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[11][3] ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 2.776      ; 3.385      ;
; 0.275  ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[11][1] ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 2.776      ; 3.385      ;
; 0.277  ; dsf_LCD16xN:inst11|dsf_e_LCD_b                ; dsf_LCD16xN:inst11|dsf_e_LCD_b    ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                   ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -0.500       ; 2.777      ; 2.898      ;
; 0.289  ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[8][0]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -0.500       ; 2.779      ; 2.902      ;
; 0.298  ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[14][0] ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -0.500       ; 2.779      ; 2.911      ;
; 0.308  ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[10][0] ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -0.500       ; 2.781      ; 2.923      ;
; 0.309  ; dsf_LCD16xN:inst11|dsf_RAM[0][2]              ; dsf_LCD16xN:inst11|dsf_RAM[0][2]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.058      ; 0.511      ;
; 0.318  ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[2][4]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 2.776      ; 3.428      ;
; 0.318  ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[2][3]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 2.776      ; 3.428      ;
; 0.318  ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[2][1]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 2.776      ; 3.428      ;
; 0.361  ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[11][0] ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -0.500       ; 2.776      ; 2.971      ;
; 0.406  ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[10][4] ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 2.781      ; 3.521      ;
; 0.406  ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[10][3] ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 2.781      ; 3.521      ;
; 0.406  ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[10][1] ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 2.781      ; 3.521      ;
; 0.499  ; dsf_LCD16xN:inst11|dsf_count[1]               ; dsf_LCD16xN:inst11|dsf_count[1]   ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.057      ; 0.700      ;
; 0.500  ; dsf_LCD16xN:inst11|dsf_count[2]               ; dsf_LCD16xN:inst11|dsf_count[2]   ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.057      ; 0.701      ;
; 0.500  ; controladorcadeia:inst7|pr_state.incrementa_1 ; dsf_LCD16xN:inst11|dsf_RAM[11][2] ; controladorcadeia:inst7|pr_state.incrementa_1                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -0.500       ; 2.776      ; 3.110      ;
; 0.517  ; dsf_LCD16xN:inst11|dsf_count[0]               ; dsf_LCD16xN:inst11|dsf_count[0]   ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.057      ; 0.718      ;
+--------+-----------------------------------------------+-----------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                         ; To Node                                                                                                           ; Launch Clock                                                                                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.465 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; clk         ; 0.000        ; 2.278      ; 1.167      ;
; -1.458 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; clk         ; 0.000        ; 2.278      ; 1.174      ;
; -1.369 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; clk         ; 0.000        ; 2.278      ; 1.263      ;
; -1.362 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; clk         ; 0.000        ; 2.278      ; 1.270      ;
; -1.273 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; clk         ; 0.000        ; 2.278      ; 1.359      ;
; -1.266 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; clk         ; 0.000        ; 2.278      ; 1.366      ;
; -1.177 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; clk         ; 0.000        ; 2.278      ; 1.455      ;
; -0.968 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; clk         ; -0.500       ; 2.278      ; 1.164      ;
; -0.879 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; clk         ; -0.500       ; 2.278      ; 1.253      ;
; -0.872 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; clk         ; -0.500       ; 2.278      ; 1.260      ;
; -0.783 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; clk         ; -0.500       ; 2.278      ; 1.349      ;
; -0.776 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; clk         ; -0.500       ; 2.278      ; 1.356      ;
; -0.687 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; clk         ; -0.500       ; 2.278      ; 1.445      ;
; -0.680 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; clk         ; -0.500       ; 2.278      ; 1.452      ;
; -0.108 ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; clk         ; 0.000        ; 2.277      ; 2.523      ;
; 0.057  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; clk         ; 0.000        ; 2.277      ; 2.688      ;
; 0.064  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[1] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; clk         ; 0.000        ; 2.277      ; 2.695      ;
; 0.153  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[2] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; clk         ; 0.000        ; 2.277      ; 2.784      ;
; 0.160  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[3] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; clk         ; 0.000        ; 2.277      ; 2.791      ;
; 0.249  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[4] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; clk         ; 0.000        ; 2.277      ; 2.880      ;
; 0.256  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[5] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; clk         ; 0.000        ; 2.277      ; 2.887      ;
; 0.345  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[6] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; clk         ; 0.000        ; 2.277      ; 2.976      ;
; 0.352  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[7] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; clk         ; 0.000        ; 2.277      ; 2.983      ;
; 0.417  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; clk         ; -0.500       ; 2.277      ; 2.548      ;
; 0.502  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8]  ; clk                                                                                                               ; clk         ; 0.000        ; 0.057      ; 0.703      ;
; 0.504  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[6] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[6] ; clk                                                                                                               ; clk         ; 0.000        ; 0.057      ; 0.705      ;
; 0.504  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[0] ; clk                                                                                                               ; clk         ; 0.000        ; 0.057      ; 0.705      ;
; 0.504  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4]  ; clk                                                                                                               ; clk         ; 0.000        ; 0.057      ; 0.705      ;
; 0.504  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6]  ; clk                                                                                                               ; clk         ; 0.000        ; 0.057      ; 0.705      ;
; 0.504  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7]  ; clk                                                                                                               ; clk         ; 0.000        ; 0.057      ; 0.705      ;
; 0.505  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2]  ; clk                                                                                                               ; clk         ; 0.000        ; 0.057      ; 0.706      ;
; 0.506  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[7] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[7] ; clk                                                                                                               ; clk         ; 0.000        ; 0.057      ; 0.707      ;
; 0.506  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[2] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[2] ; clk                                                                                                               ; clk         ; 0.000        ; 0.057      ; 0.707      ;
; 0.506  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[4] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[4] ; clk                                                                                                               ; clk         ; 0.000        ; 0.057      ; 0.707      ;
; 0.506  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5]  ; clk                                                                                                               ; clk         ; 0.000        ; 0.057      ; 0.707      ;
; 0.508  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[1] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[1] ; clk                                                                                                               ; clk         ; 0.000        ; 0.057      ; 0.709      ;
; 0.509  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[3] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[3] ; clk                                                                                                               ; clk         ; 0.000        ; 0.057      ; 0.710      ;
; 0.518  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3]  ; clk                                                                                                               ; clk         ; 0.000        ; 0.057      ; 0.719      ;
; 0.519  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[5] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[5] ; clk                                                                                                               ; clk         ; 0.000        ; 0.057      ; 0.720      ;
; 0.598  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; clk         ; 0.000        ; 2.278      ; 3.230      ;
; 0.601  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; clk         ; 0.000        ; 2.278      ; 3.233      ;
; 0.631  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; clk         ; -0.500       ; 2.277      ; 2.762      ;
; 0.720  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[1] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; clk         ; -0.500       ; 2.277      ; 2.851      ;
; 0.727  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[2] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; clk         ; -0.500       ; 2.277      ; 2.858      ;
; 0.748  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[6] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[7] ; clk                                                                                                               ; clk         ; 0.000        ; 0.057      ; 0.949      ;
; 0.748  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[1] ; clk                                                                                                               ; clk         ; 0.000        ; 0.057      ; 0.949      ;
; 0.749  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7]  ; clk                                                                                                               ; clk         ; 0.000        ; 0.057      ; 0.950      ;
; 0.749  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5]  ; clk                                                                                                               ; clk         ; 0.000        ; 0.057      ; 0.950      ;
; 0.750  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3]  ; clk                                                                                                               ; clk         ; 0.000        ; 0.057      ; 0.951      ;
; 0.751  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[2] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[3] ; clk                                                                                                               ; clk         ; 0.000        ; 0.057      ; 0.952      ;
; 0.751  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[4] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[5] ; clk                                                                                                               ; clk         ; 0.000        ; 0.057      ; 0.952      ;
; 0.753  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8]  ; clk                                                                                                               ; clk         ; 0.000        ; 0.057      ; 0.954      ;
; 0.755  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6]  ; clk                                                                                                               ; clk         ; 0.000        ; 0.057      ; 0.956      ;
; 0.755  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2]  ; clk                                                                                                               ; clk         ; 0.000        ; 0.057      ; 0.956      ;
; 0.757  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[1] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[2] ; clk                                                                                                               ; clk         ; 0.000        ; 0.057      ; 0.958      ;
; 0.758  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[3] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[4] ; clk                                                                                                               ; clk         ; 0.000        ; 0.057      ; 0.959      ;
; 0.762  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; clk         ; 0.000        ; 2.277      ; 3.393      ;
; 0.762  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7]  ; clk                                                                                                               ; clk         ; 0.000        ; 0.057      ; 0.963      ;
; 0.762  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3]  ; clk                                                                                                               ; clk         ; 0.000        ; 0.057      ; 0.963      ;
; 0.764  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[1] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[3] ; clk                                                                                                               ; clk         ; 0.000        ; 0.057      ; 0.965      ;
; 0.765  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[3] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[5] ; clk                                                                                                               ; clk         ; 0.000        ; 0.057      ; 0.966      ;
; 0.767  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4]  ; clk                                                                                                               ; clk         ; 0.000        ; 0.057      ; 0.968      ;
; 0.768  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[5] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[6] ; clk                                                                                                               ; clk         ; 0.000        ; 0.057      ; 0.969      ;
; 0.774  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5]  ; clk                                                                                                               ; clk         ; 0.000        ; 0.057      ; 0.975      ;
; 0.775  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[5] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[7] ; clk                                                                                                               ; clk         ; 0.000        ; 0.057      ; 0.976      ;
; 0.816  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[3] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; clk         ; -0.500       ; 2.277      ; 2.947      ;
; 0.823  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[4] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; clk         ; -0.500       ; 2.277      ; 2.954      ;
; 0.837  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[2] ; clk                                                                                                               ; clk         ; 0.000        ; 0.057      ; 1.038      ;
; 0.838  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8]  ; clk                                                                                                               ; clk         ; 0.000        ; 0.057      ; 1.039      ;
; 0.838  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6]  ; clk                                                                                                               ; clk         ; 0.000        ; 0.057      ; 1.039      ;
; 0.839  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4]  ; clk                                                                                                               ; clk         ; 0.000        ; 0.057      ; 1.040      ;
; 0.840  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[2] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[4] ; clk                                                                                                               ; clk         ; 0.000        ; 0.057      ; 1.041      ;
; 0.840  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[4] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[6] ; clk                                                                                                               ; clk         ; 0.000        ; 0.057      ; 1.041      ;
; 0.844  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[3] ; clk                                                                                                               ; clk         ; 0.000        ; 0.057      ; 1.045      ;
; 0.845  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7]  ; clk                                                                                                               ; clk         ; 0.000        ; 0.057      ; 1.046      ;
; 0.846  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5]  ; clk                                                                                                               ; clk         ; 0.000        ; 0.057      ; 1.047      ;
; 0.847  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[2] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[5] ; clk                                                                                                               ; clk         ; 0.000        ; 0.057      ; 1.048      ;
; 0.847  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[4] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[7] ; clk                                                                                                               ; clk         ; 0.000        ; 0.057      ; 1.048      ;
; 0.851  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8]  ; clk                                                                                                               ; clk         ; 0.000        ; 0.057      ; 1.052      ;
; 0.851  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4]  ; clk                                                                                                               ; clk         ; 0.000        ; 0.057      ; 1.052      ;
; 0.853  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[1] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[4] ; clk                                                                                                               ; clk         ; 0.000        ; 0.057      ; 1.054      ;
; 0.854  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[3] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[6] ; clk                                                                                                               ; clk         ; 0.000        ; 0.057      ; 1.055      ;
; 0.858  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5]  ; clk                                                                                                               ; clk         ; 0.000        ; 0.057      ; 1.059      ;
; 0.860  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[1] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[5] ; clk                                                                                                               ; clk         ; 0.000        ; 0.057      ; 1.061      ;
; 0.861  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[3] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[7] ; clk                                                                                                               ; clk         ; 0.000        ; 0.057      ; 1.062      ;
; 0.863  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6]  ; clk                                                                                                               ; clk         ; 0.000        ; 0.057      ; 1.064      ;
; 0.870  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7]  ; clk                                                                                                               ; clk         ; 0.000        ; 0.057      ; 1.071      ;
; 0.912  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[5] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; clk         ; -0.500       ; 2.277      ; 3.043      ;
; 0.919  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[6] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; clk         ; -0.500       ; 2.277      ; 3.050      ;
; 0.933  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[4] ; clk                                                                                                               ; clk         ; 0.000        ; 0.057      ; 1.134      ;
; 0.934  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8]  ; clk                                                                                                               ; clk         ; 0.000        ; 0.057      ; 1.135      ;
; 0.935  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6]  ; clk                                                                                                               ; clk         ; 0.000        ; 0.057      ; 1.136      ;
; 0.936  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[2] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[6] ; clk                                                                                                               ; clk         ; 0.000        ; 0.057      ; 1.137      ;
; 0.940  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[5] ; clk                                                                                                               ; clk         ; 0.000        ; 0.057      ; 1.141      ;
; 0.942  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7]  ; clk                                                                                                               ; clk         ; 0.000        ; 0.057      ; 1.143      ;
; 0.943  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[2] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[7] ; clk                                                                                                               ; clk         ; 0.000        ; 0.057      ; 1.144      ;
; 0.947  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6]  ; clk                                                                                                               ; clk         ; 0.000        ; 0.057      ; 1.148      ;
; 0.949  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[1] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[6] ; clk                                                                                                               ; clk         ; 0.000        ; 0.057      ; 1.150      ;
; 0.954  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7]  ; clk                                                                                                               ; clk         ; 0.000        ; 0.057      ; 1.155      ;
; 0.956  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[1] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[7] ; clk                                                                                                               ; clk         ; 0.000        ; 0.057      ; 1.157      ;
+--------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0]'                                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------+--------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                              ; To Node                                                ; Launch Clock                                                                                                      ; Latch Clock                                                                                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------+--------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.204 ; controladorcadeia:inst7|pr_state.incrementa_1          ; controladorcadeia:inst7|pr_state.imprime_e             ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 2.686      ; 2.816      ;
; -0.182 ; controladorcadeia:inst7|pr_state.incrementa_9          ; controladorcadeia:inst7|pr_state.imprime_dt_nl_1       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.714      ; 0.676      ;
; -0.001 ; controladorcadeia:inst7|pr_state.incrementa_12         ; controladorcadeia:inst7|pr_state.imprime_dois_pontos_2 ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.714      ; 0.857      ;
; 0.044  ; controladorcadeia:inst7|pr_state.incrementa_10         ; controladorcadeia:inst7|pr_state.imprime_r             ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.714      ; 0.902      ;
; 0.058  ; controladorcadeia:inst7|pr_state.incrementa_7          ; controladorcadeia:inst7|pr_state.imprime_dois_pontos_1 ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.762      ; 0.964      ;
; 0.163  ; controladorcadeia:inst7|pr_state.incrementa_5          ; controladorcadeia:inst7|pr_state.imprime_n             ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.763      ; 1.070      ;
; 0.346  ; controladorcadeia:inst7|pr_state.incrementa_1          ; controladorcadeia:inst7|pr_state.imprime_e             ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; -0.500       ; 2.686      ; 2.866      ;
; 0.350  ; controladorcadeia:inst7|pr_state.return_inicio         ; controladorcadeia:inst7|pr_state.imprime_t             ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.058      ; 0.552      ;
; 0.411  ; controladorcadeia:inst7|pr_state.incrementa_8          ; controladorcadeia:inst7|pr_state.imprime_dt_nl_0       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.714      ; 1.269      ;
; 0.439  ; controladorcadeia:inst7|pr_state.imprime_t             ; controladorcadeia:inst7|pr_state.incrementa_1          ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.058      ; 0.641      ;
; 0.486  ; controladorcadeia:inst7|pr_state.incrementa_2          ; controladorcadeia:inst7|pr_state.imprime_dois_pontos   ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.715      ; 1.345      ;
; 0.537  ; controladorcadeia:inst7|pr_state.incrementa_11         ; controladorcadeia:inst7|pr_state.imprime_l1            ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.714      ; 1.395      ;
; 0.556  ; controladorcadeia:inst7|pr_state.incrementa_13         ; controladorcadeia:inst7|pr_state.imprime_dt_rl_0       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.762      ; 1.462      ;
; 0.565  ; controladorcadeia:inst7|pr_state.incrementa_14         ; controladorcadeia:inst7|pr_state.imprime_dt_rl_1       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.762      ; 1.471      ;
; 0.588  ; controladorcadeia:inst7|pr_state.incrementa_6          ; controladorcadeia:inst7|pr_state.imprime_l             ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.762      ; 1.494      ;
; 0.606  ; controladorcadeia:inst7|pr_state.incrementa_4          ; controladorcadeia:inst7|pr_state.imprime_dt_te_1       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.762      ; 1.512      ;
; 0.776  ; controladorcadeia:inst7|pr_state.incrementa_3          ; controladorcadeia:inst7|pr_state.imprime_dt_te_0       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.714      ; 1.634      ;
; 0.789  ; controladorcadeia:inst7|pr_state.imprime_dt_rl_1       ; controladorcadeia:inst7|pr_state.return_inicio         ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.058      ; 0.991      ;
; 0.906  ; controladorcadeia:inst7|pr_state.imprime_dt_nl_1       ; controladorcadeia:inst7|pr_state.incrementa_10         ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 0.000        ; -0.493     ; 0.557      ;
; 1.029  ; controladorcadeia:inst7|pr_state.imprime_r             ; controladorcadeia:inst7|pr_state.incrementa_11         ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 0.000        ; -0.493     ; 0.680      ;
; 1.099  ; controladorcadeia:inst7|pr_state.imprime_dt_te_0       ; controladorcadeia:inst7|pr_state.incrementa_4          ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 0.000        ; -0.544     ; 0.699      ;
; 1.116  ; controladorcadeia:inst7|pr_state.imprime_dt_rl_0       ; controladorcadeia:inst7|pr_state.incrementa_14         ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 0.000        ; -0.544     ; 0.716      ;
; 1.167  ; controladorcadeia:inst7|pr_state.imprime_dois_pontos_1 ; controladorcadeia:inst7|pr_state.incrementa_8          ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 0.000        ; -0.494     ; 0.817      ;
; 1.224  ; controladorcadeia:inst7|pr_state.imprime_dois_pontos_2 ; controladorcadeia:inst7|pr_state.incrementa_13         ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 0.000        ; -0.544     ; 0.824      ;
; 1.242  ; controladorcadeia:inst7|pr_state.imprime_dt_te_1       ; controladorcadeia:inst7|pr_state.incrementa_5          ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 0.000        ; -0.544     ; 0.842      ;
; 1.342  ; controladorcadeia:inst7|pr_state.imprime_e             ; controladorcadeia:inst7|pr_state.incrementa_2          ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 0.000        ; -0.494     ; 0.992      ;
; 1.349  ; controladorcadeia:inst7|pr_state.imprime_dt_nl_0       ; controladorcadeia:inst7|pr_state.incrementa_9          ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 0.000        ; -0.493     ; 1.000      ;
; 1.357  ; controladorcadeia:inst7|pr_state.imprime_dois_pontos   ; controladorcadeia:inst7|pr_state.incrementa_3          ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 0.000        ; -0.494     ; 1.007      ;
; 1.375  ; controladorcadeia:inst7|pr_state.imprime_l1            ; controladorcadeia:inst7|pr_state.incrementa_12         ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 0.000        ; -0.494     ; 1.025      ;
; 1.447  ; controladorcadeia:inst7|pr_state.imprime_n             ; controladorcadeia:inst7|pr_state.incrementa_6          ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 0.000        ; -0.544     ; 1.047      ;
; 1.452  ; controladorcadeia:inst7|pr_state.imprime_l             ; controladorcadeia:inst7|pr_state.incrementa_7          ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 0.000        ; -0.544     ; 1.052      ;
+--------+--------------------------------------------------------+--------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'dsf_LCD16xN:inst11|dsf_e_LCD_b'                                                                                                                                                      ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 0.335 ; dsf_LCD16xN:inst11|estado_ant.P30             ; dsf_LCD16xN:inst11|estado_ant.P31             ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 0.000        ; 0.057      ; 0.536      ;
; 0.335 ; dsf_LCD16xN:inst11|estado_ant.P25             ; dsf_LCD16xN:inst11|estado_ant.P26             ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 0.000        ; 0.057      ; 0.536      ;
; 0.335 ; dsf_LCD16xN:inst11|estado_ant.P22             ; dsf_LCD16xN:inst11|estado_ant.P23             ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 0.000        ; 0.057      ; 0.536      ;
; 0.335 ; dsf_LCD16xN:inst11|estado_ant.P20             ; dsf_LCD16xN:inst11|estado_ant.P21             ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 0.000        ; 0.057      ; 0.536      ;
; 0.335 ; dsf_LCD16xN:inst11|estado_ant.P18             ; dsf_LCD16xN:inst11|estado_ant.P19             ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 0.000        ; 0.057      ; 0.536      ;
; 0.335 ; dsf_LCD16xN:inst11|estado_ant.P17             ; dsf_LCD16xN:inst11|estado_ant.P18             ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 0.000        ; 0.057      ; 0.536      ;
; 0.336 ; dsf_LCD16xN:inst11|estado_ant.P6              ; dsf_LCD16xN:inst11|estado_ant.P7              ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 0.000        ; 0.058      ; 0.538      ;
; 0.336 ; dsf_LCD16xN:inst11|estado_ant.P19             ; dsf_LCD16xN:inst11|estado_ant.P20             ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 0.000        ; 0.057      ; 0.537      ;
; 0.337 ; dsf_LCD16xN:inst11|estado_ant.P15             ; dsf_LCD16xN:inst11|estado_ant.posicionaAbaixo ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 0.000        ; 0.058      ; 0.539      ;
; 0.338 ; dsf_LCD16xN:inst11|estado_ant.P29             ; dsf_LCD16xN:inst11|estado_ant.P30             ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 0.000        ; 0.057      ; 0.539      ;
; 0.338 ; dsf_LCD16xN:inst11|estado_ant.P23             ; dsf_LCD16xN:inst11|estado_ant.P24             ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 0.000        ; 0.057      ; 0.539      ;
; 0.340 ; dsf_LCD16xN:inst11|estado_ant.functionSet4    ; dsf_LCD16xN:inst11|estado_ant.clearDisplay    ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 0.000        ; 0.058      ; 0.542      ;
; 0.341 ; dsf_LCD16xN:inst11|estado_ant.functionSet2    ; dsf_LCD16xN:inst11|estado_ant.functionSet3    ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 0.000        ; 0.058      ; 0.543      ;
; 0.343 ; dsf_LCD16xN:inst11|estado_ant.functionSet3    ; dsf_LCD16xN:inst11|estado_ant.functionSet4    ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 0.000        ; 0.058      ; 0.545      ;
; 0.343 ; dsf_LCD16xN:inst11|estado_ant.functionSet1    ; dsf_LCD16xN:inst11|estado_ant.functionSet2    ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 0.000        ; 0.058      ; 0.545      ;
; 0.351 ; dsf_LCD16xN:inst11|estado_ant.P9              ; dsf_LCD16xN:inst11|estado_ant.P10             ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 0.000        ; 0.058      ; 0.553      ;
; 0.351 ; dsf_LCD16xN:inst11|estado_ant.P0              ; dsf_LCD16xN:inst11|estado_ant.P1              ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 0.000        ; 0.058      ; 0.553      ;
; 0.352 ; dsf_LCD16xN:inst11|estado_ant.P10             ; dsf_LCD16xN:inst11|estado_ant.P11             ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 0.000        ; 0.058      ; 0.554      ;
; 0.352 ; dsf_LCD16xN:inst11|estado_ant.P7              ; dsf_LCD16xN:inst11|estado_ant.P8              ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 0.000        ; 0.058      ; 0.554      ;
; 0.353 ; dsf_LCD16xN:inst11|estado_ant.posicionaAbaixo ; dsf_LCD16xN:inst11|estado_ant.P16             ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 0.000        ; 0.058      ; 0.555      ;
; 0.362 ; dsf_LCD16xN:inst11|estado_ant.entryMode       ; dsf_LCD16xN:inst11|estado_ant.P0              ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 0.000        ; 0.058      ; 0.564      ;
; 0.369 ; dsf_LCD16xN:inst11|estado_ant.P12             ; dsf_LCD16xN:inst11|estado_ant.P13             ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 0.000        ; 0.058      ; 0.571      ;
; 0.370 ; dsf_LCD16xN:inst11|estado_ant.P14             ; dsf_LCD16xN:inst11|estado_ant.P15             ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 0.000        ; 0.058      ; 0.572      ;
; 0.370 ; dsf_LCD16xN:inst11|estado_ant.P13             ; dsf_LCD16xN:inst11|estado_ant.P14             ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 0.000        ; 0.058      ; 0.572      ;
; 0.400 ; dsf_LCD16xN:inst11|estado_ant.P4              ; dsf_LCD16xN:inst11|estado_ant.P5              ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 0.000        ; 0.385      ; 0.929      ;
; 0.433 ; dsf_LCD16xN:inst11|estado_ant.P21             ; dsf_LCD16xN:inst11|estado_ant.P22             ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 0.000        ; 0.057      ; 0.634      ;
; 0.434 ; dsf_LCD16xN:inst11|estado_ant.P27             ; dsf_LCD16xN:inst11|estado_ant.P28             ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 0.000        ; 0.057      ; 0.635      ;
; 0.434 ; dsf_LCD16xN:inst11|estado_ant.P24             ; dsf_LCD16xN:inst11|estado_ant.P25             ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 0.000        ; 0.057      ; 0.635      ;
; 0.435 ; dsf_LCD16xN:inst11|estado_ant.P28             ; dsf_LCD16xN:inst11|estado_ant.P29             ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 0.000        ; 0.057      ; 0.636      ;
; 0.435 ; dsf_LCD16xN:inst11|estado_ant.P26             ; dsf_LCD16xN:inst11|estado_ant.P27             ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 0.000        ; 0.057      ; 0.636      ;
; 0.451 ; dsf_LCD16xN:inst11|estado_ant.P8              ; dsf_LCD16xN:inst11|estado_ant.P9              ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 0.000        ; 0.058      ; 0.653      ;
; 0.452 ; dsf_LCD16xN:inst11|estado_ant.P2              ; dsf_LCD16xN:inst11|estado_ant.P3              ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 0.000        ; 0.058      ; 0.654      ;
; 0.458 ; dsf_LCD16xN:inst11|estado_ant.displayControl  ; dsf_LCD16xN:inst11|estado_ant.entryMode       ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 0.000        ; 0.058      ; 0.660      ;
; 0.467 ; dsf_LCD16xN:inst11|estado_ant.P3              ; dsf_LCD16xN:inst11|estado_ant.P4              ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 0.000        ; 0.058      ; 0.669      ;
; 0.479 ; dsf_LCD16xN:inst11|estado_ant.clearDisplay    ; dsf_LCD16xN:inst11|estado_ant.displayControl  ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 0.000        ; 0.058      ; 0.681      ;
; 0.571 ; dsf_LCD16xN:inst11|estado_ant.P31             ; dsf_LCD16xN:inst11|estado_ant.returnHome      ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 0.000        ; 0.390      ; 1.105      ;
; 0.664 ; dsf_LCD16xN:inst11|estado_ant.P16             ; dsf_LCD16xN:inst11|estado_ant.P17             ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 0.000        ; 0.056      ; 0.864      ;
; 0.685 ; dsf_LCD16xN:inst11|estado_ant.P5              ; dsf_LCD16xN:inst11|estado_ant.P6              ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 0.000        ; -0.257     ; 0.572      ;
; 0.723 ; dsf_LCD16xN:inst11|estado_ant.P11             ; dsf_LCD16xN:inst11|estado_ant.P12             ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 0.000        ; 0.058      ; 0.925      ;
; 0.761 ; dsf_LCD16xN:inst11|estado_ant.returnHome      ; dsf_LCD16xN:inst11|estado_ant.P0              ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 0.000        ; -0.256     ; 0.649      ;
; 0.762 ; dsf_LCD16xN:inst11|estado_ant.P1              ; dsf_LCD16xN:inst11|estado_ant.P2              ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 0.000        ; 0.054      ; 0.960      ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'controladorcadeia:inst7|pr_state.incrementa_1'                                                                                                                                                                                                                          ;
+-------+------------------------------------------------+-------------------------------+-------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                       ; Launch Clock                                                                                                      ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+-------------------------------+-------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; 1.104 ; controladorcadeia:inst7|pr_state.return_inicio ; controladorcadeia:inst7|reset ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; controladorcadeia:inst7|pr_state.incrementa_1 ; 0.000        ; -0.607     ; 0.507      ;
+-------+------------------------------------------------+-------------------------------+-------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]'                                                                                                                                      ;
+--------+-------------------------------+-----------------------------------+-----------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                           ; Launch Clock                                  ; Latch Clock                                                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-----------------------------------+-----------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.287 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[9][0]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.698      ; 1.990      ;
; -0.287 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[10][0] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.698      ; 1.990      ;
; -0.287 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[10][5] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.698      ; 1.990      ;
; -0.287 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[9][5]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.698      ; 1.990      ;
; -0.287 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[10][2] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.698      ; 1.990      ;
; -0.287 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[9][2]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.698      ; 1.990      ;
; -0.287 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[9][4]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.698      ; 1.990      ;
; -0.287 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[10][4] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.698      ; 1.990      ;
; -0.287 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[10][3] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.698      ; 1.990      ;
; -0.287 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[10][1] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.698      ; 1.990      ;
; -0.287 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[9][3]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.698      ; 1.990      ;
; -0.287 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[9][1]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.698      ; 1.990      ;
; -0.201 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[11][0] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.694      ; 1.900      ;
; -0.201 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[11][5] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.694      ; 1.900      ;
; -0.201 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[2][5]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.694      ; 1.900      ;
; -0.201 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[11][2] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.694      ; 1.900      ;
; -0.201 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[2][2]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.694      ; 1.900      ;
; -0.201 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[11][4] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.694      ; 1.900      ;
; -0.201 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[11][3] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.694      ; 1.900      ;
; -0.201 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[11][1] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.694      ; 1.900      ;
; -0.201 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[2][4]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.694      ; 1.900      ;
; -0.201 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[2][3]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.694      ; 1.900      ;
; -0.201 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[2][1]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.694      ; 1.900      ;
; -0.192 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[1][0]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.697      ; 1.894      ;
; -0.192 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[3][0]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.697      ; 1.894      ;
; -0.192 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[3][5]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.697      ; 1.894      ;
; -0.192 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[1][5]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.697      ; 1.894      ;
; -0.192 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[1][2]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.697      ; 1.894      ;
; -0.192 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[3][4]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.697      ; 1.894      ;
; -0.192 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[1][4]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.697      ; 1.894      ;
; -0.173 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[3][1]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.695      ; 1.873      ;
; -0.173 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[1][1]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.695      ; 1.873      ;
; -0.170 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[13][0] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.696      ; 1.871      ;
; -0.170 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[14][0] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.696      ; 1.871      ;
; -0.170 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[14][5] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.696      ; 1.871      ;
; -0.170 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[14][2] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.696      ; 1.871      ;
; -0.170 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[14][4] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.696      ; 1.871      ;
; -0.170 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[14][3] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.696      ; 1.871      ;
; -0.170 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[14][1] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.696      ; 1.871      ;
; -0.170 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[13][3] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.696      ; 1.871      ;
; -0.163 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[13][5] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.693      ; 1.861      ;
; -0.163 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[13][2] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.693      ; 1.861      ;
; -0.163 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[13][4] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.693      ; 1.861      ;
; -0.163 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[13][1] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.693      ; 1.861      ;
; -0.163 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[0][2]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.693      ; 1.861      ;
; -0.156 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[3][2]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.693      ; 1.854      ;
; -0.155 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[3][3]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.695      ; 1.855      ;
; -0.155 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[1][3]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.695      ; 1.855      ;
; -0.150 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[4][0]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.697      ; 1.852      ;
; -0.150 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[5][0]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.697      ; 1.852      ;
; -0.150 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[5][5]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.697      ; 1.852      ;
; -0.150 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[4][5]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.697      ; 1.852      ;
; -0.150 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[5][2]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.697      ; 1.852      ;
; -0.150 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[4][2]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.697      ; 1.852      ;
; -0.150 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[5][4]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.697      ; 1.852      ;
; -0.150 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[5][3]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.697      ; 1.852      ;
; -0.150 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[5][1]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.697      ; 1.852      ;
; -0.150 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[4][4]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.697      ; 1.852      ;
; -0.150 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[4][3]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.697      ; 1.852      ;
; -0.150 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[4][1]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.697      ; 1.852      ;
; -0.120 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[12][0] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.696      ; 1.821      ;
; -0.120 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[7][0]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.696      ; 1.821      ;
; -0.120 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[8][0]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.696      ; 1.821      ;
; -0.120 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[12][5] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.696      ; 1.821      ;
; -0.120 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[8][5]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.696      ; 1.821      ;
; -0.120 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[7][5]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.696      ; 1.821      ;
; -0.120 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[12][2] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.696      ; 1.821      ;
; -0.120 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[8][2]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.696      ; 1.821      ;
; -0.120 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[7][2]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.696      ; 1.821      ;
; -0.120 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[7][4]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.696      ; 1.821      ;
; -0.120 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[12][4] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.696      ; 1.821      ;
; -0.120 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[12][3] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.696      ; 1.821      ;
; -0.120 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[12][1] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.696      ; 1.821      ;
; -0.120 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[8][4]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.696      ; 1.821      ;
; -0.120 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[8][3]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.696      ; 1.821      ;
; -0.120 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[8][1]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.696      ; 1.821      ;
; -0.120 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[7][3]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.696      ; 1.821      ;
; -0.120 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[7][1]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.696      ; 1.821      ;
+--------+-------------------------------+-----------------------------------+-----------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]'                                                                                                                                      ;
+-------+-------------------------------+-----------------------------------+-----------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                           ; Launch Clock                                  ; Latch Clock                                                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-----------------------------------+-----------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.658 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[12][0] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.913      ; 1.725      ;
; 0.658 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[12][5] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.913      ; 1.725      ;
; 0.658 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[12][2] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.913      ; 1.725      ;
; 0.658 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[12][4] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.913      ; 1.725      ;
; 0.658 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[12][3] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.913      ; 1.725      ;
; 0.658 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[12][1] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.913      ; 1.725      ;
; 0.659 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[7][0]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.913      ; 1.726      ;
; 0.659 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[8][0]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.913      ; 1.726      ;
; 0.659 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[8][5]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.913      ; 1.726      ;
; 0.659 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[7][5]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.913      ; 1.726      ;
; 0.659 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[8][2]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.913      ; 1.726      ;
; 0.659 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[7][2]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.913      ; 1.726      ;
; 0.659 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[7][4]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.913      ; 1.726      ;
; 0.659 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[8][4]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.913      ; 1.726      ;
; 0.659 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[8][3]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.913      ; 1.726      ;
; 0.659 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[8][1]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.913      ; 1.726      ;
; 0.659 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[7][3]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.913      ; 1.726      ;
; 0.659 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[7][1]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.913      ; 1.726      ;
; 0.693 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[3][3]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.912      ; 1.759      ;
; 0.693 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[1][3]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.912      ; 1.759      ;
; 0.694 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[4][0]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.914      ; 1.762      ;
; 0.694 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[5][0]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.914      ; 1.762      ;
; 0.694 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[5][5]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.914      ; 1.762      ;
; 0.694 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[4][5]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.914      ; 1.762      ;
; 0.694 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[5][2]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.914      ; 1.762      ;
; 0.694 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[4][2]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.914      ; 1.762      ;
; 0.694 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[5][4]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.914      ; 1.762      ;
; 0.694 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[5][3]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.914      ; 1.762      ;
; 0.694 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[5][1]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.914      ; 1.762      ;
; 0.694 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[4][4]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.914      ; 1.762      ;
; 0.694 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[4][3]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.914      ; 1.762      ;
; 0.694 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[4][1]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.914      ; 1.762      ;
; 0.705 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[3][2]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.909      ; 1.768      ;
; 0.707 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[13][0] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.913      ; 1.774      ;
; 0.707 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[14][0] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.913      ; 1.774      ;
; 0.707 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[14][5] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.913      ; 1.774      ;
; 0.707 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[13][5] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.910      ; 1.771      ;
; 0.707 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[14][2] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.913      ; 1.774      ;
; 0.707 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[13][2] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.910      ; 1.771      ;
; 0.707 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[14][4] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.913      ; 1.774      ;
; 0.707 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[13][4] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.910      ; 1.771      ;
; 0.707 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[14][3] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.913      ; 1.774      ;
; 0.707 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[14][1] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.913      ; 1.774      ;
; 0.707 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[13][3] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.913      ; 1.774      ;
; 0.707 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[13][1] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.910      ; 1.771      ;
; 0.707 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[0][2]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.910      ; 1.771      ;
; 0.708 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[3][1]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.912      ; 1.774      ;
; 0.708 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[1][1]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.912      ; 1.774      ;
; 0.726 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[1][0]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.914      ; 1.794      ;
; 0.726 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[3][0]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.914      ; 1.794      ;
; 0.726 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[3][5]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.914      ; 1.794      ;
; 0.726 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[1][5]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.914      ; 1.794      ;
; 0.726 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[1][2]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.914      ; 1.794      ;
; 0.726 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[3][4]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.914      ; 1.794      ;
; 0.726 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[1][4]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.914      ; 1.794      ;
; 0.733 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[11][0] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.910      ; 1.797      ;
; 0.733 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[11][5] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.910      ; 1.797      ;
; 0.733 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[2][5]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.910      ; 1.797      ;
; 0.733 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[11][2] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.910      ; 1.797      ;
; 0.733 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[2][2]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.910      ; 1.797      ;
; 0.733 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[11][4] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.910      ; 1.797      ;
; 0.733 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[11][3] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.910      ; 1.797      ;
; 0.733 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[11][1] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.910      ; 1.797      ;
; 0.733 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[2][4]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.910      ; 1.797      ;
; 0.733 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[2][3]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.910      ; 1.797      ;
; 0.733 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[2][1]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.910      ; 1.797      ;
; 0.802 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[9][0]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.915      ; 1.871      ;
; 0.802 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[10][0] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.915      ; 1.871      ;
; 0.802 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[10][5] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.915      ; 1.871      ;
; 0.802 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[9][5]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.915      ; 1.871      ;
; 0.802 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[10][2] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.915      ; 1.871      ;
; 0.802 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[9][2]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.915      ; 1.871      ;
; 0.802 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[9][4]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.915      ; 1.871      ;
; 0.802 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[10][4] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.915      ; 1.871      ;
; 0.802 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[10][3] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.915      ; 1.871      ;
; 0.802 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[10][1] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.915      ; 1.871      ;
; 0.802 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[9][3]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.915      ; 1.871      ;
; 0.802 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[9][1]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.915      ; 1.871      ;
+-------+-------------------------------+-----------------------------------+-----------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                                                                    ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ;
; 0.220  ; 0.404        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1]  ;
; 0.220  ; 0.404        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2]  ;
; 0.220  ; 0.404        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3]  ;
; 0.220  ; 0.404        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4]  ;
; 0.220  ; 0.404        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5]  ;
; 0.220  ; 0.404        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6]  ;
; 0.220  ; 0.404        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7]  ;
; 0.220  ; 0.404        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8]  ;
; 0.220  ; 0.404        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[0] ;
; 0.220  ; 0.404        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[1] ;
; 0.220  ; 0.404        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[2] ;
; 0.220  ; 0.404        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[3] ;
; 0.220  ; 0.404        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[4] ;
; 0.220  ; 0.404        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[5] ;
; 0.220  ; 0.404        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[6] ;
; 0.220  ; 0.404        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[7] ;
; 0.220  ; 0.404        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ;
; 0.221  ; 0.405        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ;
; 0.344  ; 0.344        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                                                                       ;
; 0.348  ; 0.348        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                                                                                         ;
; 0.348  ; 0.348        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|outclk                                                                                           ;
; 0.378  ; 0.594        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1]  ;
; 0.378  ; 0.594        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2]  ;
; 0.378  ; 0.594        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3]  ;
; 0.378  ; 0.594        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4]  ;
; 0.378  ; 0.594        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5]  ;
; 0.378  ; 0.594        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6]  ;
; 0.378  ; 0.594        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7]  ;
; 0.378  ; 0.594        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8]  ;
; 0.378  ; 0.594        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[0] ;
; 0.378  ; 0.594        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[1] ;
; 0.378  ; 0.594        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[2] ;
; 0.378  ; 0.594        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[3] ;
; 0.378  ; 0.594        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[4] ;
; 0.378  ; 0.594        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[5] ;
; 0.378  ; 0.594        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[6] ;
; 0.378  ; 0.594        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[7] ;
; 0.378  ; 0.594        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ;
; 0.379  ; 0.595        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ;
; 0.380  ; 0.380        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst6|b2v_inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                       ;
; 0.380  ; 0.380        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst6|b2v_inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                       ;
; 0.380  ; 0.380        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst6|b2v_inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                       ;
; 0.380  ; 0.380        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst6|b2v_inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                       ;
; 0.380  ; 0.380        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst6|b2v_inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                       ;
; 0.380  ; 0.380        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst6|b2v_inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                       ;
; 0.380  ; 0.380        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst6|b2v_inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                       ;
; 0.380  ; 0.380        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst6|b2v_inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                       ;
; 0.380  ; 0.380        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst6|b2v_inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                       ;
; 0.380  ; 0.380        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst6|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                        ;
; 0.380  ; 0.380        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst6|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                        ;
; 0.380  ; 0.380        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst6|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                        ;
; 0.380  ; 0.380        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst6|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                        ;
; 0.380  ; 0.380        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst6|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                        ;
; 0.380  ; 0.380        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst6|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                        ;
; 0.380  ; 0.380        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst6|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                        ;
; 0.380  ; 0.380        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst6|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                                        ;
; 0.381  ; 0.381        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst6|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                                                                       ;
; 0.618  ; 0.618        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst6|b2v_inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                       ;
; 0.618  ; 0.618        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst6|b2v_inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                       ;
; 0.618  ; 0.618        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst6|b2v_inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                       ;
; 0.618  ; 0.618        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst6|b2v_inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                       ;
; 0.618  ; 0.618        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst6|b2v_inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                       ;
; 0.618  ; 0.618        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst6|b2v_inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                       ;
; 0.618  ; 0.618        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst6|b2v_inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                       ;
; 0.618  ; 0.618        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst6|b2v_inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                       ;
; 0.618  ; 0.618        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst6|b2v_inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                       ;
; 0.618  ; 0.618        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst6|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                        ;
; 0.618  ; 0.618        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst6|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                        ;
; 0.618  ; 0.618        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst6|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                        ;
; 0.618  ; 0.618        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst6|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                        ;
; 0.618  ; 0.618        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst6|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                        ;
; 0.618  ; 0.618        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst6|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                        ;
; 0.618  ; 0.618        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst6|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                        ;
; 0.618  ; 0.618        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst6|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                                        ;
; 0.619  ; 0.619        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst6|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                        ;
; 0.652  ; 0.652        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                                                                                         ;
; 0.652  ; 0.652        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|outclk                                                                                           ;
; 0.656  ; 0.656        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                                                                       ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]'                                                                  ;
+--------+--------------+----------------+------------------+------------------------------------------------------------------------------------------------------------------+------------+-----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                            ; Clock Edge ; Target                            ;
+--------+--------------+----------------+------------------+------------------------------------------------------------------------------------------------------------------+------------+-----------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[0][2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[10][0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[10][1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[10][2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[10][3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[10][4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[10][5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[11][0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[11][1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[11][2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[11][3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[11][4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[11][5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[12][0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[12][1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[12][2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[12][3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[12][4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[12][5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[13][0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[13][1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[13][2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[13][3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[13][4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[13][5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[14][0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[14][1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[14][2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[14][3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[14][4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[14][5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[1][0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[1][1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[1][2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[1][3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[1][4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[1][5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[2][1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[2][2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[2][3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[2][4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[2][5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[3][0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[3][1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[3][2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[3][3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[3][4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[3][5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[4][0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[4][1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[4][2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[4][3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[4][4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[4][5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[5][0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[5][1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[5][2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[5][3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[5][4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[5][5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[7][0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[7][1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[7][2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[7][3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[7][4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[7][5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[8][0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[8][1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[8][2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[8][3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[8][4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[8][5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[9][0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[9][1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[9][2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[9][3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[9][4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[9][5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_count[0]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_count[1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_count[2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_count[3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_count[4]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_count[5]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_count[6]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_count[7]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_count[8]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_count[9]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_e_LCD_b    ;
; 0.247  ; 0.463        ; 0.216          ; High Pulse Width ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[1][3]  ;
; 0.247  ; 0.463        ; 0.216          ; High Pulse Width ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[3][3]  ;
; 0.248  ; 0.464        ; 0.216          ; High Pulse Width ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[12][0] ;
; 0.248  ; 0.464        ; 0.216          ; High Pulse Width ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[12][1] ;
; 0.248  ; 0.464        ; 0.216          ; High Pulse Width ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[12][2] ;
; 0.248  ; 0.464        ; 0.216          ; High Pulse Width ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[12][3] ;
; 0.248  ; 0.464        ; 0.216          ; High Pulse Width ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[12][4] ;
; 0.248  ; 0.464        ; 0.216          ; High Pulse Width ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[12][5] ;
; 0.248  ; 0.464        ; 0.216          ; High Pulse Width ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[13][0] ;
; 0.248  ; 0.464        ; 0.216          ; High Pulse Width ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[13][3] ;
; 0.248  ; 0.464        ; 0.216          ; High Pulse Width ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[14][0] ;
+--------+--------------+----------------+------------------+------------------------------------------------------------------------------------------------------------------+------------+-----------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'dsf_LCD16xN:inst11|dsf_e_LCD_b'                                                                              ;
+--------+--------------+----------------+------------------+--------------------------------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                          ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+--------------------------------+------------+-----------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P0              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P1              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P10             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P11             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P12             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P13             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P14             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P15             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P16             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P17             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P18             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P19             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P2              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P20             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P21             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P22             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P23             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P24             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P25             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P26             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P27             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P28             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P29             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P3              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P30             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P31             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P4              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P5              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P6              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P7              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P8              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P9              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.clearDisplay    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.displayControl  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.entryMode       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.functionSet1    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.functionSet2    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.functionSet3    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.functionSet4    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.posicionaAbaixo ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.returnHome      ;
; 0.240  ; 0.456        ; 0.216          ; High Pulse Width ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P0              ;
; 0.240  ; 0.456        ; 0.216          ; High Pulse Width ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P1              ;
; 0.240  ; 0.456        ; 0.216          ; High Pulse Width ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P12             ;
; 0.240  ; 0.456        ; 0.216          ; High Pulse Width ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P13             ;
; 0.240  ; 0.456        ; 0.216          ; High Pulse Width ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P14             ;
; 0.240  ; 0.456        ; 0.216          ; High Pulse Width ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P15             ;
; 0.240  ; 0.456        ; 0.216          ; High Pulse Width ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P16             ;
; 0.240  ; 0.456        ; 0.216          ; High Pulse Width ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P17             ;
; 0.240  ; 0.456        ; 0.216          ; High Pulse Width ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P18             ;
; 0.240  ; 0.456        ; 0.216          ; High Pulse Width ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P19             ;
; 0.240  ; 0.456        ; 0.216          ; High Pulse Width ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P2              ;
; 0.240  ; 0.456        ; 0.216          ; High Pulse Width ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P20             ;
; 0.240  ; 0.456        ; 0.216          ; High Pulse Width ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P21             ;
; 0.240  ; 0.456        ; 0.216          ; High Pulse Width ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P22             ;
; 0.240  ; 0.456        ; 0.216          ; High Pulse Width ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P23             ;
; 0.240  ; 0.456        ; 0.216          ; High Pulse Width ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P24             ;
; 0.240  ; 0.456        ; 0.216          ; High Pulse Width ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P25             ;
; 0.240  ; 0.456        ; 0.216          ; High Pulse Width ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P26             ;
; 0.240  ; 0.456        ; 0.216          ; High Pulse Width ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P27             ;
; 0.240  ; 0.456        ; 0.216          ; High Pulse Width ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P28             ;
; 0.240  ; 0.456        ; 0.216          ; High Pulse Width ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P29             ;
; 0.240  ; 0.456        ; 0.216          ; High Pulse Width ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P3              ;
; 0.240  ; 0.456        ; 0.216          ; High Pulse Width ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P30             ;
; 0.240  ; 0.456        ; 0.216          ; High Pulse Width ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P31             ;
; 0.240  ; 0.456        ; 0.216          ; High Pulse Width ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P4              ;
; 0.240  ; 0.456        ; 0.216          ; High Pulse Width ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.clearDisplay    ;
; 0.240  ; 0.456        ; 0.216          ; High Pulse Width ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.displayControl  ;
; 0.240  ; 0.456        ; 0.216          ; High Pulse Width ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.entryMode       ;
; 0.240  ; 0.456        ; 0.216          ; High Pulse Width ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.functionSet1    ;
; 0.240  ; 0.456        ; 0.216          ; High Pulse Width ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.functionSet2    ;
; 0.240  ; 0.456        ; 0.216          ; High Pulse Width ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.functionSet3    ;
; 0.240  ; 0.456        ; 0.216          ; High Pulse Width ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.functionSet4    ;
; 0.240  ; 0.456        ; 0.216          ; High Pulse Width ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.posicionaAbaixo ;
; 0.241  ; 0.457        ; 0.216          ; High Pulse Width ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P10             ;
; 0.241  ; 0.457        ; 0.216          ; High Pulse Width ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P11             ;
; 0.241  ; 0.457        ; 0.216          ; High Pulse Width ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P6              ;
; 0.241  ; 0.457        ; 0.216          ; High Pulse Width ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P7              ;
; 0.241  ; 0.457        ; 0.216          ; High Pulse Width ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P8              ;
; 0.241  ; 0.457        ; 0.216          ; High Pulse Width ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P9              ;
; 0.244  ; 0.460        ; 0.216          ; High Pulse Width ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.returnHome      ;
; 0.245  ; 0.461        ; 0.216          ; High Pulse Width ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P5              ;
; 0.354  ; 0.538        ; 0.184          ; Low Pulse Width  ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P5              ;
; 0.355  ; 0.539        ; 0.184          ; Low Pulse Width  ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.returnHome      ;
; 0.357  ; 0.541        ; 0.184          ; Low Pulse Width  ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P10             ;
; 0.357  ; 0.541        ; 0.184          ; Low Pulse Width  ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P11             ;
; 0.357  ; 0.541        ; 0.184          ; Low Pulse Width  ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P6              ;
; 0.357  ; 0.541        ; 0.184          ; Low Pulse Width  ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P7              ;
; 0.357  ; 0.541        ; 0.184          ; Low Pulse Width  ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P8              ;
; 0.357  ; 0.541        ; 0.184          ; Low Pulse Width  ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P9              ;
; 0.359  ; 0.543        ; 0.184          ; Low Pulse Width  ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P0              ;
; 0.359  ; 0.543        ; 0.184          ; Low Pulse Width  ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P1              ;
; 0.359  ; 0.543        ; 0.184          ; Low Pulse Width  ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P12             ;
; 0.359  ; 0.543        ; 0.184          ; Low Pulse Width  ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P13             ;
; 0.359  ; 0.543        ; 0.184          ; Low Pulse Width  ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P14             ;
; 0.359  ; 0.543        ; 0.184          ; Low Pulse Width  ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P15             ;
; 0.359  ; 0.543        ; 0.184          ; Low Pulse Width  ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P16             ;
; 0.359  ; 0.543        ; 0.184          ; Low Pulse Width  ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P17             ;
; 0.359  ; 0.543        ; 0.184          ; Low Pulse Width  ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P18             ;
; 0.359  ; 0.543        ; 0.184          ; Low Pulse Width  ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P19             ;
+--------+--------------+----------------+------------------+--------------------------------+------------+-----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0]'                                                                                                                         ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                             ; Clock Edge ; Target                                                                                   ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.imprime_dois_pontos                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.imprime_dois_pontos_1                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.imprime_dois_pontos_2                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.imprime_dt_nl_0                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.imprime_dt_nl_1                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.imprime_dt_rl_0                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.imprime_dt_rl_1                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.imprime_dt_te_0                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.imprime_dt_te_1                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.imprime_e                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.imprime_l                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.imprime_l1                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.imprime_n                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.imprime_r                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.imprime_t                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_1                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_10                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_11                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_12                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_13                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_14                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_2                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_3                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_4                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_5                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_6                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_7                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_8                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_9                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.return_inicio                                           ;
; 0.264  ; 0.480        ; 0.216          ; High Pulse Width ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.imprime_dois_pontos                                     ;
; 0.264  ; 0.480        ; 0.216          ; High Pulse Width ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.imprime_dois_pontos_1                                   ;
; 0.264  ; 0.480        ; 0.216          ; High Pulse Width ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.imprime_dois_pontos_2                                   ;
; 0.264  ; 0.480        ; 0.216          ; High Pulse Width ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.imprime_dt_nl_0                                         ;
; 0.264  ; 0.480        ; 0.216          ; High Pulse Width ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.imprime_dt_nl_1                                         ;
; 0.264  ; 0.480        ; 0.216          ; High Pulse Width ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.imprime_dt_rl_0                                         ;
; 0.264  ; 0.480        ; 0.216          ; High Pulse Width ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.imprime_dt_rl_1                                         ;
; 0.264  ; 0.480        ; 0.216          ; High Pulse Width ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.imprime_dt_te_0                                         ;
; 0.264  ; 0.480        ; 0.216          ; High Pulse Width ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.imprime_dt_te_1                                         ;
; 0.264  ; 0.480        ; 0.216          ; High Pulse Width ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.imprime_e                                               ;
; 0.264  ; 0.480        ; 0.216          ; High Pulse Width ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.imprime_l                                               ;
; 0.264  ; 0.480        ; 0.216          ; High Pulse Width ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.imprime_l1                                              ;
; 0.264  ; 0.480        ; 0.216          ; High Pulse Width ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.imprime_n                                               ;
; 0.264  ; 0.480        ; 0.216          ; High Pulse Width ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.imprime_r                                               ;
; 0.264  ; 0.480        ; 0.216          ; High Pulse Width ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.imprime_t                                               ;
; 0.264  ; 0.480        ; 0.216          ; High Pulse Width ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_1                                            ;
; 0.264  ; 0.480        ; 0.216          ; High Pulse Width ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.return_inicio                                           ;
; 0.289  ; 0.505        ; 0.216          ; High Pulse Width ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_13                                           ;
; 0.289  ; 0.505        ; 0.216          ; High Pulse Width ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_14                                           ;
; 0.289  ; 0.505        ; 0.216          ; High Pulse Width ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_4                                            ;
; 0.289  ; 0.505        ; 0.216          ; High Pulse Width ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_5                                            ;
; 0.289  ; 0.505        ; 0.216          ; High Pulse Width ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_6                                            ;
; 0.289  ; 0.505        ; 0.216          ; High Pulse Width ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_7                                            ;
; 0.299  ; 0.515        ; 0.216          ; High Pulse Width ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_10                                           ;
; 0.299  ; 0.483        ; 0.184          ; Low Pulse Width  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_10                                           ;
; 0.299  ; 0.515        ; 0.216          ; High Pulse Width ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_11                                           ;
; 0.299  ; 0.483        ; 0.184          ; Low Pulse Width  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_11                                           ;
; 0.299  ; 0.515        ; 0.216          ; High Pulse Width ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_12                                           ;
; 0.299  ; 0.483        ; 0.184          ; Low Pulse Width  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_12                                           ;
; 0.299  ; 0.515        ; 0.216          ; High Pulse Width ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_2                                            ;
; 0.299  ; 0.483        ; 0.184          ; Low Pulse Width  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_2                                            ;
; 0.299  ; 0.515        ; 0.216          ; High Pulse Width ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_3                                            ;
; 0.299  ; 0.483        ; 0.184          ; Low Pulse Width  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_3                                            ;
; 0.299  ; 0.515        ; 0.216          ; High Pulse Width ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_8                                            ;
; 0.299  ; 0.483        ; 0.184          ; Low Pulse Width  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_8                                            ;
; 0.299  ; 0.515        ; 0.216          ; High Pulse Width ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_9                                            ;
; 0.299  ; 0.483        ; 0.184          ; Low Pulse Width  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_9                                            ;
; 0.309  ; 0.493        ; 0.184          ; Low Pulse Width  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_13                                           ;
; 0.309  ; 0.493        ; 0.184          ; Low Pulse Width  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_14                                           ;
; 0.309  ; 0.493        ; 0.184          ; Low Pulse Width  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_4                                            ;
; 0.309  ; 0.493        ; 0.184          ; Low Pulse Width  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_5                                            ;
; 0.309  ; 0.493        ; 0.184          ; Low Pulse Width  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_6                                            ;
; 0.309  ; 0.493        ; 0.184          ; Low Pulse Width  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_7                                            ;
; 0.335  ; 0.519        ; 0.184          ; Low Pulse Width  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.imprime_dois_pontos                                     ;
; 0.335  ; 0.519        ; 0.184          ; Low Pulse Width  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.imprime_dois_pontos_1                                   ;
; 0.335  ; 0.519        ; 0.184          ; Low Pulse Width  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.imprime_dois_pontos_2                                   ;
; 0.335  ; 0.519        ; 0.184          ; Low Pulse Width  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.imprime_dt_nl_0                                         ;
; 0.335  ; 0.519        ; 0.184          ; Low Pulse Width  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.imprime_dt_nl_1                                         ;
; 0.335  ; 0.519        ; 0.184          ; Low Pulse Width  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.imprime_dt_rl_0                                         ;
; 0.335  ; 0.519        ; 0.184          ; Low Pulse Width  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.imprime_dt_rl_1                                         ;
; 0.335  ; 0.519        ; 0.184          ; Low Pulse Width  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.imprime_dt_te_0                                         ;
; 0.335  ; 0.519        ; 0.184          ; Low Pulse Width  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.imprime_dt_te_1                                         ;
; 0.335  ; 0.519        ; 0.184          ; Low Pulse Width  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.imprime_e                                               ;
; 0.335  ; 0.519        ; 0.184          ; Low Pulse Width  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.imprime_l                                               ;
; 0.335  ; 0.519        ; 0.184          ; Low Pulse Width  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.imprime_l1                                              ;
; 0.335  ; 0.519        ; 0.184          ; Low Pulse Width  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.imprime_n                                               ;
; 0.335  ; 0.519        ; 0.184          ; Low Pulse Width  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.imprime_r                                               ;
; 0.335  ; 0.519        ; 0.184          ; Low Pulse Width  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.imprime_t                                               ;
; 0.335  ; 0.519        ; 0.184          ; Low Pulse Width  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_1                                            ;
; 0.335  ; 0.519        ; 0.184          ; Low Pulse Width  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.return_inicio                                           ;
; 0.459  ; 0.459        ; 0.000          ; Low Pulse Width  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; inst7|pr_state.incrementa_10|clk                                                         ;
; 0.459  ; 0.459        ; 0.000          ; Low Pulse Width  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; inst7|pr_state.incrementa_11|clk                                                         ;
; 0.459  ; 0.459        ; 0.000          ; Low Pulse Width  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; inst7|pr_state.incrementa_12|clk                                                         ;
; 0.459  ; 0.459        ; 0.000          ; Low Pulse Width  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; inst7|pr_state.incrementa_2|clk                                                          ;
; 0.459  ; 0.459        ; 0.000          ; Low Pulse Width  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; inst7|pr_state.incrementa_3|clk                                                          ;
; 0.459  ; 0.459        ; 0.000          ; Low Pulse Width  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; inst7|pr_state.incrementa_8|clk                                                          ;
; 0.459  ; 0.459        ; 0.000          ; Low Pulse Width  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; inst7|pr_state.incrementa_9|clk                                                          ;
; 0.468  ; 0.468        ; 0.000          ; Low Pulse Width  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; inst6|b2v_inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~clkctrl|inclk[0] ;
; 0.468  ; 0.468        ; 0.000          ; Low Pulse Width  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; inst6|b2v_inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~clkctrl|outclk   ;
; 0.469  ; 0.469        ; 0.000          ; Low Pulse Width  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; inst7|pr_state.incrementa_13|clk                                                         ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'controladorcadeia:inst7|pr_state.incrementa_1'                                                             ;
+-------+--------------+----------------+------------------+-----------------------------------------------+------------+-------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                         ; Clock Edge ; Target                        ;
+-------+--------------+----------------+------------------+-----------------------------------------------+------------+-------------------------------+
; 0.461 ; 0.461        ; 0.000          ; Low Pulse Width  ; controladorcadeia:inst7|pr_state.incrementa_1 ; Rise       ; inst7|WideOr18~2|combout      ;
; 0.465 ; 0.465        ; 0.000          ; Low Pulse Width  ; controladorcadeia:inst7|pr_state.incrementa_1 ; Rise       ; inst7|WideOr18~0|datab        ;
; 0.473 ; 0.473        ; 0.000          ; Low Pulse Width  ; controladorcadeia:inst7|pr_state.incrementa_1 ; Rise       ; inst7|WideOr18~2|dataa        ;
; 0.477 ; 0.477        ; 0.000          ; Low Pulse Width  ; controladorcadeia:inst7|pr_state.incrementa_1 ; Rise       ; inst7|WideOr18~0|combout      ;
; 0.481 ; 0.481        ; 0.000          ; Low Pulse Width  ; controladorcadeia:inst7|pr_state.incrementa_1 ; Rise       ; inst7|reset|datac             ;
; 0.486 ; 0.486        ; 0.000          ; Low Pulse Width  ; controladorcadeia:inst7|pr_state.incrementa_1 ; Rise       ; controladorcadeia:inst7|reset ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controladorcadeia:inst7|pr_state.incrementa_1 ; Rise       ; inst7|pr_state.incrementa_1|q ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controladorcadeia:inst7|pr_state.incrementa_1 ; Rise       ; inst7|pr_state.incrementa_1|q ;
; 0.502 ; 0.502        ; 0.000          ; High Pulse Width ; controladorcadeia:inst7|pr_state.incrementa_1 ; Rise       ; controladorcadeia:inst7|reset ;
; 0.505 ; 0.505        ; 0.000          ; High Pulse Width ; controladorcadeia:inst7|pr_state.incrementa_1 ; Rise       ; inst7|reset|datac             ;
; 0.509 ; 0.509        ; 0.000          ; High Pulse Width ; controladorcadeia:inst7|pr_state.incrementa_1 ; Rise       ; inst7|WideOr18~0|combout      ;
; 0.513 ; 0.513        ; 0.000          ; High Pulse Width ; controladorcadeia:inst7|pr_state.incrementa_1 ; Rise       ; inst7|WideOr18~2|dataa        ;
; 0.524 ; 0.524        ; 0.000          ; High Pulse Width ; controladorcadeia:inst7|pr_state.incrementa_1 ; Rise       ; inst7|WideOr18~2|combout      ;
; 0.534 ; 0.534        ; 0.000          ; High Pulse Width ; controladorcadeia:inst7|pr_state.incrementa_1 ; Rise       ; inst7|WideOr18~0|datab        ;
+-------+--------------+----------------+------------------+-----------------------------------------------+------------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                                                                                                  ;
+-----------+------------------------------------------------------------------------------------------------------------------+-------+-------+------------+------------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                       ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                                  ;
+-----------+------------------------------------------------------------------------------------------------------------------+-------+-------+------------+------------------------------------------------------------------------------------------------------------------+
; cin       ; clk                                                                                                              ; 5.377 ; 5.597 ; Rise       ; clk                                                                                                              ;
; d1[*]     ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 3.602 ; 3.943 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d1[0]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 2.549 ; 2.894 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d1[1]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 3.602 ; 3.943 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d1[2]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 2.530 ; 2.877 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d1[3]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 2.834 ; 3.158 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
; d2[*]     ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 3.111 ; 3.486 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d2[0]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 3.102 ; 3.486 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d2[1]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 3.035 ; 3.438 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d2[2]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 2.856 ; 3.199 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d2[3]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 3.111 ; 3.401 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
; d3[*]     ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 3.115 ; 3.453 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d3[0]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 2.897 ; 3.278 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d3[1]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 3.115 ; 3.453 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d3[2]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 3.077 ; 3.367 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d3[3]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 2.249 ; 2.337 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
; d4[*]     ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 3.253 ; 3.645 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d4[0]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 3.028 ; 3.386 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d4[1]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 2.945 ; 3.329 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d4[2]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 3.136 ; 3.465 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d4[3]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 3.253 ; 3.645 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
; d5[*]     ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 3.852 ; 4.235 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d5[0]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 3.852 ; 4.235 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d5[1]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 2.828 ; 3.179 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d5[2]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 3.558 ; 3.921 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d5[3]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 2.836 ; 3.187 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
; d6[*]     ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 3.956 ; 4.312 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d6[0]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 3.956 ; 4.312 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d6[1]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 2.639 ; 2.960 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d6[2]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 3.494 ; 3.883 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d6[3]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 2.577 ; 2.628 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
+-----------+------------------------------------------------------------------------------------------------------------------+-------+-------+------------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                                                                                                     ;
+-----------+------------------------------------------------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                       ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                                  ;
+-----------+------------------------------------------------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------------------------------------------------+
; cin       ; clk                                                                                                              ; -1.527 ; -1.829 ; Rise       ; clk                                                                                                              ;
; d1[*]     ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -0.835 ; -1.176 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d1[0]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -0.835 ; -1.176 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d1[1]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -2.044 ; -2.364 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d1[2]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -1.087 ; -1.438 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d1[3]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -1.130 ; -1.456 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
; d2[*]     ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -1.336 ; -1.697 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d2[0]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -1.336 ; -1.697 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d2[1]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -1.486 ; -1.859 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d2[2]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -1.386 ; -1.707 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d2[3]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -1.405 ; -1.709 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
; d3[*]     ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -0.537 ; -0.658 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d3[0]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -1.167 ; -1.543 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d3[1]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -1.590 ; -1.921 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d3[2]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -1.566 ; -1.876 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d3[3]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -0.537 ; -0.658 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
; d4[*]     ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -1.264 ; -1.598 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d4[0]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -1.264 ; -1.598 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d4[1]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -1.388 ; -1.772 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d4[2]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -1.658 ; -1.963 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d4[3]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -1.530 ; -1.900 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
; d5[*]     ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -1.142 ; -1.501 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d5[0]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -2.058 ; -2.414 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d5[1]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -1.304 ; -1.655 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d5[2]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -2.075 ; -2.441 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d5[3]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -1.142 ; -1.501 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
; d6[*]     ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -0.842 ; -0.918 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d6[0]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -2.166 ; -2.524 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d6[1]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -1.148 ; -1.472 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d6[2]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -1.969 ; -2.345 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d6[3]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -0.842 ; -0.918 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
+-----------+------------------------------------------------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                             ;
+-------------+-------------------------------------------------------------------------------------------------------------------+--------+-------+------------+-------------------------------------------------------------------------------------------------------------------+
; Data Port   ; Clock Port                                                                                                        ; Rise   ; Fall  ; Clock Edge ; Clock Reference                                                                                                   ;
+-------------+-------------------------------------------------------------------------------------------------------------------+--------+-------+------------+-------------------------------------------------------------------------------------------------------------------+
; dt[*]       ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; 5.901  ; 5.891 ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;
;  dt[0]      ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; 4.686  ;       ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;
;  dt[2]      ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; 5.697  ;       ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;
;  dt[4]      ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;        ; 5.213 ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;
;  dt[5]      ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;        ; 5.891 ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;
;  dt[6]      ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; 5.901  ;       ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;
; e           ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; 5.275  ; 5.141 ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;
; dt[*]       ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; 5.823  ; 5.833 ; Fall       ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;
;  dt[0]      ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;        ; 4.580 ; Fall       ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;
;  dt[2]      ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;        ; 5.608 ; Fall       ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;
;  dt[4]      ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; 5.386  ;       ; Fall       ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;
;  dt[5]      ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; 5.823  ;       ; Fall       ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;
;  dt[6]      ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;        ; 5.833 ; Fall       ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;
; saida[*]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; 10.122 ; 9.970 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ;
;  saida[0]   ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; 9.284  ; 9.072 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ;
;  saida[1]   ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; 8.532  ; 8.424 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ;
;  saida[2]   ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; 9.649  ; 9.516 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ;
;  saida[3]   ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; 8.832  ; 8.765 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ;
;  saida[4]   ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; 9.950  ; 9.843 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ;
;  saida[5]   ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; 10.122 ; 9.970 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ;
;  saida[6]   ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; 9.124  ; 9.234 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ;
; dt[*]       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 8.921  ; 8.911 ; Rise       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ;
;  dt[0]      ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 8.105  ; 7.958 ; Rise       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ;
;  dt[1]      ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 8.387  ; 8.328 ; Rise       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ;
;  dt[2]      ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 8.717  ; 8.610 ; Rise       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ;
;  dt[3]      ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 8.222  ; 8.116 ; Rise       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ;
;  dt[4]      ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 8.388  ; 8.233 ; Rise       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ;
;  dt[5]      ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 8.825  ; 8.911 ; Rise       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ;
;  dt[6]      ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 8.921  ; 8.835 ; Rise       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ;
; dsf_RS_o    ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ; 7.264  ; 7.388 ; Rise       ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ;
; dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ; 3.893  ;       ; Rise       ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ;
; saida[*]    ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ; 10.145 ; 9.978 ; Rise       ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ;
;  saida[0]   ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ; 9.538  ; 9.372 ; Rise       ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ;
;  saida[1]   ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ; 9.432  ; 9.296 ; Rise       ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ;
;  saida[2]   ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ; 9.917  ; 9.837 ; Rise       ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ;
;  saida[3]   ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ; 9.608  ; 9.509 ; Rise       ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ;
;  saida[4]   ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ; 9.467  ; 9.358 ; Rise       ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ;
;  saida[5]   ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ; 10.145 ; 9.978 ; Rise       ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ;
;  saida[6]   ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ; 9.132  ; 9.257 ; Rise       ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ;
;  saida[7]   ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ; 7.233  ; 7.159 ; Rise       ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ;
; dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ;        ; 3.750 ; Fall       ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ;
+-------------+-------------------------------------------------------------------------------------------------------------------+--------+-------+------------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                                    ;
+-------------+-------------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------------+
; Data Port   ; Clock Port                                                                                                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                                   ;
+-------------+-------------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------------+
; dt[*]       ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; 4.484 ; 5.030 ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;
;  dt[0]      ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; 4.484 ;       ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;
;  dt[2]      ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; 5.500 ;       ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;
;  dt[4]      ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;       ; 5.030 ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;
;  dt[5]      ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;       ; 5.680 ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;
;  dt[6]      ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; 5.690 ;       ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;
; e           ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; 5.082 ; 4.950 ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;
; dt[*]       ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; 5.201 ; 4.346 ; Fall       ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;
;  dt[0]      ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;       ; 4.346 ; Fall       ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;
;  dt[2]      ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;       ; 5.409 ; Fall       ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;
;  dt[4]      ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; 5.201 ;       ; Fall       ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;
;  dt[5]      ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; 5.611 ;       ; Fall       ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;
;  dt[6]      ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;       ; 5.621 ; Fall       ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;
; saida[*]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; 6.378 ; 6.243 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ;
;  saida[0]   ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; 7.149 ; 6.988 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ;
;  saida[1]   ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; 6.564 ; 6.423 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ;
;  saida[2]   ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; 6.378 ; 6.243 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ;
;  saida[3]   ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; 7.200 ; 7.098 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ;
;  saida[4]   ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; 7.426 ; 7.263 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ;
;  saida[5]   ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; 7.772 ; 7.595 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ;
;  saida[6]   ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; 6.781 ; 6.919 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ;
; dt[*]       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 6.550 ; 6.363 ; Rise       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ;
;  dt[0]      ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 6.550 ; 6.363 ; Rise       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ;
;  dt[1]      ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 6.656 ; 6.510 ; Rise       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ;
;  dt[2]      ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 7.034 ; 6.862 ; Rise       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ;
;  dt[3]      ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 6.823 ; 6.733 ; Rise       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ;
;  dt[4]      ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 7.623 ; 7.485 ; Rise       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ;
;  dt[5]      ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 7.363 ; 7.400 ; Rise       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ;
;  dt[6]      ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 7.410 ; 7.373 ; Rise       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ;
; dsf_RS_o    ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ; 6.475 ; 6.572 ; Rise       ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ;
; dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ; 3.767 ;       ; Rise       ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ;
; saida[*]    ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ; 6.328 ; 6.244 ; Rise       ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ;
;  saida[0]   ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ; 6.328 ; 6.244 ; Rise       ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ;
;  saida[1]   ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ; 6.852 ; 6.723 ; Rise       ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ;
;  saida[2]   ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ; 6.713 ; 6.612 ; Rise       ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ;
;  saida[3]   ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ; 7.703 ; 7.645 ; Rise       ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ;
;  saida[4]   ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ; 7.955 ; 7.814 ; Rise       ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ;
;  saida[5]   ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ; 6.627 ; 6.430 ; Rise       ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ;
;  saida[6]   ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ; 7.094 ; 7.296 ; Rise       ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ;
;  saida[7]   ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ; 6.757 ; 6.705 ; Rise       ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ;
; dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ;       ; 3.626 ; Fall       ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ;
+-------------+-------------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; d1[0]      ; dt[0]       ; 6.937 ;    ;    ; 7.151 ;
; d1[1]      ; dt[1]       ; 8.286 ;    ;    ; 8.514 ;
; d1[2]      ; dt[2]       ; 7.624 ;    ;    ; 7.842 ;
; d1[3]      ; dt[3]       ; 7.494 ;    ;    ; 7.712 ;
; d2[0]      ; dt[0]       ; 7.490 ;    ;    ; 7.743 ;
; d2[1]      ; dt[1]       ; 7.719 ;    ;    ; 8.009 ;
; d2[2]      ; dt[2]       ; 7.950 ;    ;    ; 8.164 ;
; d2[3]      ; dt[3]       ; 7.771 ;    ;    ; 7.955 ;
; d3[0]      ; dt[0]       ; 7.285 ;    ;    ; 7.535 ;
; d3[1]      ; dt[1]       ; 7.799 ;    ;    ; 8.024 ;
; d3[2]      ; dt[2]       ; 8.171 ;    ;    ; 8.332 ;
; d3[3]      ; dt[3]       ; 6.909 ;    ;    ; 6.891 ;
; d4[0]      ; dt[0]       ; 7.416 ;    ;    ; 7.643 ;
; d4[1]      ; dt[1]       ; 7.629 ;    ;    ; 7.900 ;
; d4[2]      ; dt[2]       ; 8.230 ;    ;    ; 8.430 ;
; d4[3]      ; dt[3]       ; 7.913 ;    ;    ; 8.199 ;
; d5[0]      ; dt[0]       ; 8.240 ;    ;    ; 8.492 ;
; d5[1]      ; dt[1]       ; 7.512 ;    ;    ; 7.750 ;
; d5[2]      ; dt[2]       ; 8.652 ;    ;    ; 8.886 ;
; d5[3]      ; dt[3]       ; 7.496 ;    ;    ; 7.741 ;
; d6[0]      ; dt[0]       ; 8.344 ;    ;    ; 8.569 ;
; d6[1]      ; dt[1]       ; 7.323 ;    ;    ; 7.531 ;
; d6[2]      ; dt[2]       ; 8.588 ;    ;    ; 8.848 ;
; d6[3]      ; dt[3]       ; 7.237 ;    ;    ; 7.182 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; d1[0]      ; dt[0]       ; 6.690 ;    ;    ; 6.889 ;
; d1[1]      ; dt[1]       ; 7.970 ;    ;    ; 8.169 ;
; d1[2]      ; dt[2]       ; 7.363 ;    ;    ; 7.574 ;
; d1[3]      ; dt[3]       ; 7.226 ;    ;    ; 7.428 ;
; d2[0]      ; dt[0]       ; 7.191 ;    ;    ; 7.410 ;
; d2[1]      ; dt[1]       ; 7.412 ;    ;    ; 7.664 ;
; d2[2]      ; dt[2]       ; 7.662 ;    ;    ; 7.843 ;
; d2[3]      ; dt[3]       ; 7.501 ;    ;    ; 7.681 ;
; d3[0]      ; dt[0]       ; 7.022 ;    ;    ; 7.256 ;
; d3[1]      ; dt[1]       ; 7.516 ;    ;    ; 7.726 ;
; d3[2]      ; dt[2]       ; 7.842 ;    ;    ; 8.012 ;
; d3[3]      ; dt[3]       ; 6.633 ;    ;    ; 6.630 ;
; d4[0]      ; dt[0]       ; 7.119 ;    ;    ; 7.311 ;
; d4[1]      ; dt[1]       ; 7.314 ;    ;    ; 7.577 ;
; d4[2]      ; dt[2]       ; 7.934 ;    ;    ; 8.099 ;
; d4[3]      ; dt[3]       ; 7.626 ;    ;    ; 7.872 ;
; d5[0]      ; dt[0]       ; 7.913 ;    ;    ; 8.127 ;
; d5[1]      ; dt[1]       ; 7.230 ;    ;    ; 7.460 ;
; d5[2]      ; dt[2]       ; 8.351 ;    ;    ; 8.577 ;
; d5[3]      ; dt[3]       ; 7.238 ;    ;    ; 7.473 ;
; d6[0]      ; dt[0]       ; 8.021 ;    ;    ; 8.237 ;
; d6[1]      ; dt[1]       ; 7.074 ;    ;    ; 7.277 ;
; d6[2]      ; dt[2]       ; 8.245 ;    ;    ; 8.481 ;
; d6[3]      ; dt[3]       ; 6.938 ;    ;    ; 6.890 ;
+------------+-------------+-------+----+----+-------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                             ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------------------------+--------+---------------+
; clk                                                                                                               ; -1.869 ; -28.262       ;
; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; -1.534 ; -111.784      ;
; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; -0.479 ; -0.479        ;
; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; -0.264 ; -1.734        ;
; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ; 0.273  ; 0.000         ;
+-------------------------------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                             ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------------------------+--------+---------------+
; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; -1.119 ; -9.623        ;
; clk                                                                                                               ; -0.986 ; -6.602        ;
; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; -0.231 ; -0.832        ;
; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ; 0.193  ; 0.000         ;
; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; 0.814  ; 0.000         ;
+-------------------------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                                                                                    ;
+------------------------------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                                            ; Slack ; End Point TNS ;
+------------------------------------------------------------------------------------------------------------------+-------+---------------+
; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.268 ; 0.000         ;
+------------------------------------------------------------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                                            ; Slack ; End Point TNS ;
+------------------------------------------------------------------------------------------------------------------+-------+---------------+
; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.218 ; 0.000         ;
+------------------------------------------------------------------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                             ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------------------------+--------+---------------+
; clk                                                                                                               ; -3.000 ; -21.478       ;
; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; -1.000 ; -89.000       ;
; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ; -1.000 ; -41.000       ;
; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; -1.000 ; -30.000       ;
; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; 0.387  ; 0.000         ;
+-------------------------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                                                                   ;
+--------+------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                        ; To Node                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.869 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[7] ; clk          ; clk         ; 1.000        ; -0.038     ; 2.818      ;
; -1.869 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[6] ; clk          ; clk         ; 1.000        ; -0.038     ; 2.818      ;
; -1.869 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 1.000        ; -0.038     ; 2.818      ;
; -1.869 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 1.000        ; -0.038     ; 2.818      ;
; -1.869 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 1.000        ; -0.038     ; 2.818      ;
; -1.869 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 1.000        ; -0.038     ; 2.818      ;
; -1.869 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[4] ; clk          ; clk         ; 1.000        ; -0.038     ; 2.818      ;
; -1.869 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[5] ; clk          ; clk         ; 1.000        ; -0.038     ; 2.818      ;
; -1.822 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[7] ; clk          ; clk         ; 1.000        ; -0.038     ; 2.771      ;
; -1.822 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[6] ; clk          ; clk         ; 1.000        ; -0.038     ; 2.771      ;
; -1.822 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 1.000        ; -0.038     ; 2.771      ;
; -1.822 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 1.000        ; -0.038     ; 2.771      ;
; -1.822 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 1.000        ; -0.038     ; 2.771      ;
; -1.822 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 1.000        ; -0.038     ; 2.771      ;
; -1.822 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[4] ; clk          ; clk         ; 1.000        ; -0.038     ; 2.771      ;
; -1.822 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[5] ; clk          ; clk         ; 1.000        ; -0.038     ; 2.771      ;
; -1.813 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 1.000        ; -0.038     ; 2.762      ;
; -1.800 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[7] ; clk          ; clk         ; 1.000        ; -0.038     ; 2.749      ;
; -1.800 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[6] ; clk          ; clk         ; 1.000        ; -0.038     ; 2.749      ;
; -1.800 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 1.000        ; -0.038     ; 2.749      ;
; -1.800 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 1.000        ; -0.038     ; 2.749      ;
; -1.800 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 1.000        ; -0.038     ; 2.749      ;
; -1.800 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 1.000        ; -0.038     ; 2.749      ;
; -1.800 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[4] ; clk          ; clk         ; 1.000        ; -0.038     ; 2.749      ;
; -1.800 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[5] ; clk          ; clk         ; 1.000        ; -0.038     ; 2.749      ;
; -1.766 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 1.000        ; -0.038     ; 2.715      ;
; -1.758 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[7] ; clk          ; clk         ; 1.000        ; -0.038     ; 2.707      ;
; -1.758 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[6] ; clk          ; clk         ; 1.000        ; -0.038     ; 2.707      ;
; -1.758 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 1.000        ; -0.038     ; 2.707      ;
; -1.758 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 1.000        ; -0.038     ; 2.707      ;
; -1.758 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 1.000        ; -0.038     ; 2.707      ;
; -1.758 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 1.000        ; -0.038     ; 2.707      ;
; -1.758 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[4] ; clk          ; clk         ; 1.000        ; -0.038     ; 2.707      ;
; -1.758 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[5] ; clk          ; clk         ; 1.000        ; -0.038     ; 2.707      ;
; -1.744 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 1.000        ; -0.038     ; 2.693      ;
; -1.733 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[7] ; clk          ; clk         ; 1.000        ; -0.038     ; 2.682      ;
; -1.733 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[6] ; clk          ; clk         ; 1.000        ; -0.038     ; 2.682      ;
; -1.733 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 1.000        ; -0.038     ; 2.682      ;
; -1.733 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 1.000        ; -0.038     ; 2.682      ;
; -1.733 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 1.000        ; -0.038     ; 2.682      ;
; -1.733 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 1.000        ; -0.038     ; 2.682      ;
; -1.733 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[4] ; clk          ; clk         ; 1.000        ; -0.038     ; 2.682      ;
; -1.733 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[5] ; clk          ; clk         ; 1.000        ; -0.038     ; 2.682      ;
; -1.702 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 1.000        ; -0.038     ; 2.651      ;
; -1.686 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[7] ; clk          ; clk         ; 1.000        ; -0.038     ; 2.635      ;
; -1.686 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[6] ; clk          ; clk         ; 1.000        ; -0.038     ; 2.635      ;
; -1.686 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 1.000        ; -0.038     ; 2.635      ;
; -1.686 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 1.000        ; -0.038     ; 2.635      ;
; -1.686 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 1.000        ; -0.038     ; 2.635      ;
; -1.686 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 1.000        ; -0.038     ; 2.635      ;
; -1.686 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[4] ; clk          ; clk         ; 1.000        ; -0.038     ; 2.635      ;
; -1.686 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[5] ; clk          ; clk         ; 1.000        ; -0.038     ; 2.635      ;
; -1.677 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 1.000        ; -0.038     ; 2.626      ;
; -1.663 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[7] ; clk          ; clk         ; 1.000        ; -0.038     ; 2.612      ;
; -1.663 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[6] ; clk          ; clk         ; 1.000        ; -0.038     ; 2.612      ;
; -1.663 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 1.000        ; -0.038     ; 2.612      ;
; -1.663 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 1.000        ; -0.038     ; 2.612      ;
; -1.663 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 1.000        ; -0.038     ; 2.612      ;
; -1.663 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 1.000        ; -0.038     ; 2.612      ;
; -1.663 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[4] ; clk          ; clk         ; 1.000        ; -0.038     ; 2.612      ;
; -1.663 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[5] ; clk          ; clk         ; 1.000        ; -0.038     ; 2.612      ;
; -1.630 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 1.000        ; -0.038     ; 2.579      ;
; -1.616 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[7] ; clk          ; clk         ; 1.000        ; -0.038     ; 2.565      ;
; -1.616 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[6] ; clk          ; clk         ; 1.000        ; -0.038     ; 2.565      ;
; -1.616 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 1.000        ; -0.038     ; 2.565      ;
; -1.616 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 1.000        ; -0.038     ; 2.565      ;
; -1.616 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 1.000        ; -0.038     ; 2.565      ;
; -1.616 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 1.000        ; -0.038     ; 2.565      ;
; -1.616 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[4] ; clk          ; clk         ; 1.000        ; -0.038     ; 2.565      ;
; -1.616 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[5] ; clk          ; clk         ; 1.000        ; -0.038     ; 2.565      ;
; -1.607 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 1.000        ; -0.038     ; 2.556      ;
; -1.560 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 1.000        ; -0.038     ; 2.509      ;
; -1.281 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; clk          ; clk         ; 1.000        ; -0.037     ; 2.231      ;
; -1.277 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8]  ; clk          ; clk         ; 1.000        ; -0.037     ; 2.227      ;
; -1.277 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1]  ; clk          ; clk         ; 1.000        ; -0.037     ; 2.227      ;
; -1.277 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2]  ; clk          ; clk         ; 1.000        ; -0.037     ; 2.227      ;
; -1.277 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3]  ; clk          ; clk         ; 1.000        ; -0.037     ; 2.227      ;
; -1.277 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4]  ; clk          ; clk         ; 1.000        ; -0.037     ; 2.227      ;
; -1.277 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5]  ; clk          ; clk         ; 1.000        ; -0.037     ; 2.227      ;
; -1.277 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6]  ; clk          ; clk         ; 1.000        ; -0.037     ; 2.227      ;
; -1.277 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7]  ; clk          ; clk         ; 1.000        ; -0.037     ; 2.227      ;
; -1.234 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; clk          ; clk         ; 1.000        ; -0.037     ; 2.184      ;
; -1.230 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8]  ; clk          ; clk         ; 1.000        ; -0.037     ; 2.180      ;
; -1.230 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1]  ; clk          ; clk         ; 1.000        ; -0.037     ; 2.180      ;
; -1.230 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2]  ; clk          ; clk         ; 1.000        ; -0.037     ; 2.180      ;
; -1.230 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3]  ; clk          ; clk         ; 1.000        ; -0.037     ; 2.180      ;
; -1.230 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4]  ; clk          ; clk         ; 1.000        ; -0.037     ; 2.180      ;
; -1.230 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5]  ; clk          ; clk         ; 1.000        ; -0.037     ; 2.180      ;
; -1.230 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6]  ; clk          ; clk         ; 1.000        ; -0.037     ; 2.180      ;
; -1.230 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7]  ; clk          ; clk         ; 1.000        ; -0.037     ; 2.180      ;
; -1.212 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; clk          ; clk         ; 1.000        ; -0.037     ; 2.162      ;
; -1.208 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8]  ; clk          ; clk         ; 1.000        ; -0.037     ; 2.158      ;
; -1.208 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1]  ; clk          ; clk         ; 1.000        ; -0.037     ; 2.158      ;
; -1.208 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2]  ; clk          ; clk         ; 1.000        ; -0.037     ; 2.158      ;
; -1.208 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3]  ; clk          ; clk         ; 1.000        ; -0.037     ; 2.158      ;
; -1.208 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4]  ; clk          ; clk         ; 1.000        ; -0.037     ; 2.158      ;
; -1.208 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5]  ; clk          ; clk         ; 1.000        ; -0.037     ; 2.158      ;
; -1.208 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6]  ; clk          ; clk         ; 1.000        ; -0.037     ; 2.158      ;
; -1.208 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7]  ; clk          ; clk         ; 1.000        ; -0.037     ; 2.158      ;
; -1.170 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; clk          ; clk         ; 1.000        ; -0.037     ; 2.120      ;
+--------+------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]'                                                                                                                                                                                                                                      ;
+--------+--------------------------------------------------------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                              ; To Node                           ; Launch Clock                                                                                                      ; Latch Clock                                                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.534 ; controladorcadeia:inst7|pr_state.imprime_dt_nl_0       ; dsf_LCD16xN:inst11|dsf_RAM[13][2] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.016     ; 2.505      ;
; -1.534 ; controladorcadeia:inst7|pr_state.imprime_dt_nl_0       ; dsf_LCD16xN:inst11|dsf_RAM[13][5] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.016     ; 2.505      ;
; -1.534 ; controladorcadeia:inst7|pr_state.imprime_dt_nl_0       ; dsf_LCD16xN:inst11|dsf_RAM[13][4] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.016     ; 2.505      ;
; -1.534 ; controladorcadeia:inst7|pr_state.imprime_dt_nl_0       ; dsf_LCD16xN:inst11|dsf_RAM[13][1] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.016     ; 2.505      ;
; -1.509 ; controladorcadeia:inst7|pr_state.imprime_e             ; dsf_LCD16xN:inst11|dsf_RAM[13][2] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.017     ; 2.479      ;
; -1.509 ; controladorcadeia:inst7|pr_state.imprime_e             ; dsf_LCD16xN:inst11|dsf_RAM[13][5] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.017     ; 2.479      ;
; -1.509 ; controladorcadeia:inst7|pr_state.imprime_e             ; dsf_LCD16xN:inst11|dsf_RAM[13][4] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.017     ; 2.479      ;
; -1.509 ; controladorcadeia:inst7|pr_state.imprime_e             ; dsf_LCD16xN:inst11|dsf_RAM[13][1] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.017     ; 2.479      ;
; -1.507 ; controladorcadeia:inst7|pr_state.imprime_dt_rl_0       ; dsf_LCD16xN:inst11|dsf_RAM[13][2] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.016     ; 2.478      ;
; -1.507 ; controladorcadeia:inst7|pr_state.imprime_dt_rl_0       ; dsf_LCD16xN:inst11|dsf_RAM[13][5] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.016     ; 2.478      ;
; -1.507 ; controladorcadeia:inst7|pr_state.imprime_dt_rl_0       ; dsf_LCD16xN:inst11|dsf_RAM[13][4] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.016     ; 2.478      ;
; -1.507 ; controladorcadeia:inst7|pr_state.imprime_dt_rl_0       ; dsf_LCD16xN:inst11|dsf_RAM[13][1] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.016     ; 2.478      ;
; -1.479 ; controladorcadeia:inst7|pr_state.imprime_dois_pontos_2 ; dsf_LCD16xN:inst11|dsf_RAM[13][2] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.016     ; 2.450      ;
; -1.479 ; controladorcadeia:inst7|pr_state.imprime_dois_pontos_2 ; dsf_LCD16xN:inst11|dsf_RAM[13][5] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.016     ; 2.450      ;
; -1.479 ; controladorcadeia:inst7|pr_state.imprime_dois_pontos_2 ; dsf_LCD16xN:inst11|dsf_RAM[13][4] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.016     ; 2.450      ;
; -1.479 ; controladorcadeia:inst7|pr_state.imprime_dois_pontos_2 ; dsf_LCD16xN:inst11|dsf_RAM[13][1] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.016     ; 2.450      ;
; -1.448 ; controladorcadeia:inst7|pr_state.imprime_dt_nl_0       ; dsf_LCD16xN:inst11|dsf_RAM[13][3] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.013     ; 2.422      ;
; -1.448 ; controladorcadeia:inst7|pr_state.imprime_dt_nl_0       ; dsf_LCD16xN:inst11|dsf_RAM[13][0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.013     ; 2.422      ;
; -1.444 ; controladorcadeia:inst7|pr_state.imprime_dt_nl_1       ; dsf_LCD16xN:inst11|dsf_RAM[10][2] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.012     ; 2.419      ;
; -1.444 ; controladorcadeia:inst7|pr_state.imprime_dt_nl_1       ; dsf_LCD16xN:inst11|dsf_RAM[10][5] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.012     ; 2.419      ;
; -1.444 ; controladorcadeia:inst7|pr_state.imprime_dt_nl_1       ; dsf_LCD16xN:inst11|dsf_RAM[10][4] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.012     ; 2.419      ;
; -1.444 ; controladorcadeia:inst7|pr_state.imprime_dt_nl_1       ; dsf_LCD16xN:inst11|dsf_RAM[10][3] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.012     ; 2.419      ;
; -1.444 ; controladorcadeia:inst7|pr_state.imprime_dt_nl_1       ; dsf_LCD16xN:inst11|dsf_RAM[10][1] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.012     ; 2.419      ;
; -1.444 ; controladorcadeia:inst7|pr_state.imprime_dt_nl_1       ; dsf_LCD16xN:inst11|dsf_RAM[10][0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.012     ; 2.419      ;
; -1.431 ; controladorcadeia:inst7|pr_state.imprime_dt_nl_0       ; dsf_LCD16xN:inst11|dsf_RAM[11][0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.016     ; 2.402      ;
; -1.428 ; controladorcadeia:inst7|pr_state.imprime_dt_nl_0       ; dsf_LCD16xN:inst11|dsf_RAM[3][3]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.015     ; 2.400      ;
; -1.423 ; controladorcadeia:inst7|pr_state.imprime_dt_nl_0       ; dsf_LCD16xN:inst11|dsf_RAM[3][1]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.014     ; 2.396      ;
; -1.423 ; controladorcadeia:inst7|pr_state.imprime_e             ; dsf_LCD16xN:inst11|dsf_RAM[13][3] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.014     ; 2.396      ;
; -1.423 ; controladorcadeia:inst7|pr_state.imprime_e             ; dsf_LCD16xN:inst11|dsf_RAM[13][0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.014     ; 2.396      ;
; -1.421 ; controladorcadeia:inst7|pr_state.imprime_dt_nl_0       ; dsf_LCD16xN:inst11|dsf_RAM[3][5]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.012     ; 2.396      ;
; -1.421 ; controladorcadeia:inst7|pr_state.imprime_dt_nl_0       ; dsf_LCD16xN:inst11|dsf_RAM[3][4]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.012     ; 2.396      ;
; -1.421 ; controladorcadeia:inst7|pr_state.imprime_dt_nl_0       ; dsf_LCD16xN:inst11|dsf_RAM[3][0]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.012     ; 2.396      ;
; -1.421 ; controladorcadeia:inst7|pr_state.imprime_dt_rl_0       ; dsf_LCD16xN:inst11|dsf_RAM[13][3] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.013     ; 2.395      ;
; -1.421 ; controladorcadeia:inst7|pr_state.imprime_dt_rl_0       ; dsf_LCD16xN:inst11|dsf_RAM[13][0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.013     ; 2.395      ;
; -1.412 ; controladorcadeia:inst7|pr_state.imprime_dt_nl_0       ; dsf_LCD16xN:inst11|dsf_RAM[4][2]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.012     ; 2.387      ;
; -1.412 ; controladorcadeia:inst7|pr_state.imprime_dt_nl_0       ; dsf_LCD16xN:inst11|dsf_RAM[4][5]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.012     ; 2.387      ;
; -1.412 ; controladorcadeia:inst7|pr_state.imprime_dt_nl_0       ; dsf_LCD16xN:inst11|dsf_RAM[4][4]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.012     ; 2.387      ;
; -1.412 ; controladorcadeia:inst7|pr_state.imprime_dt_nl_0       ; dsf_LCD16xN:inst11|dsf_RAM[4][3]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.012     ; 2.387      ;
; -1.412 ; controladorcadeia:inst7|pr_state.imprime_dt_nl_0       ; dsf_LCD16xN:inst11|dsf_RAM[4][1]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.012     ; 2.387      ;
; -1.412 ; controladorcadeia:inst7|pr_state.imprime_dt_nl_0       ; dsf_LCD16xN:inst11|dsf_RAM[4][0]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.012     ; 2.387      ;
; -1.403 ; controladorcadeia:inst7|pr_state.imprime_e             ; dsf_LCD16xN:inst11|dsf_RAM[3][3]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.016     ; 2.374      ;
; -1.401 ; controladorcadeia:inst7|pr_state.imprime_dt_rl_0       ; dsf_LCD16xN:inst11|dsf_RAM[3][3]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.015     ; 2.373      ;
; -1.398 ; controladorcadeia:inst7|pr_state.imprime_dt_nl_0       ; dsf_LCD16xN:inst11|dsf_RAM[5][2]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.012     ; 2.373      ;
; -1.398 ; controladorcadeia:inst7|pr_state.imprime_dt_nl_0       ; dsf_LCD16xN:inst11|dsf_RAM[5][5]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.012     ; 2.373      ;
; -1.398 ; controladorcadeia:inst7|pr_state.imprime_dt_nl_0       ; dsf_LCD16xN:inst11|dsf_RAM[5][4]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.012     ; 2.373      ;
; -1.398 ; controladorcadeia:inst7|pr_state.imprime_dt_nl_0       ; dsf_LCD16xN:inst11|dsf_RAM[5][3]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.012     ; 2.373      ;
; -1.398 ; controladorcadeia:inst7|pr_state.imprime_dt_nl_0       ; dsf_LCD16xN:inst11|dsf_RAM[5][1]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.012     ; 2.373      ;
; -1.398 ; controladorcadeia:inst7|pr_state.imprime_dt_nl_0       ; dsf_LCD16xN:inst11|dsf_RAM[5][0]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.012     ; 2.373      ;
; -1.398 ; controladorcadeia:inst7|pr_state.imprime_e             ; dsf_LCD16xN:inst11|dsf_RAM[3][1]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.015     ; 2.370      ;
; -1.396 ; controladorcadeia:inst7|pr_state.imprime_dt_rl_0       ; dsf_LCD16xN:inst11|dsf_RAM[3][1]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.014     ; 2.369      ;
; -1.396 ; controladorcadeia:inst7|pr_state.imprime_e             ; dsf_LCD16xN:inst11|dsf_RAM[3][5]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.013     ; 2.370      ;
; -1.396 ; controladorcadeia:inst7|pr_state.imprime_e             ; dsf_LCD16xN:inst11|dsf_RAM[3][4]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.013     ; 2.370      ;
; -1.396 ; controladorcadeia:inst7|pr_state.imprime_e             ; dsf_LCD16xN:inst11|dsf_RAM[3][0]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.013     ; 2.370      ;
; -1.394 ; controladorcadeia:inst7|pr_state.imprime_dt_rl_0       ; dsf_LCD16xN:inst11|dsf_RAM[3][5]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.012     ; 2.369      ;
; -1.394 ; controladorcadeia:inst7|pr_state.imprime_dt_rl_0       ; dsf_LCD16xN:inst11|dsf_RAM[3][4]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.012     ; 2.369      ;
; -1.394 ; controladorcadeia:inst7|pr_state.imprime_dt_rl_0       ; dsf_LCD16xN:inst11|dsf_RAM[3][0]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.012     ; 2.369      ;
; -1.393 ; controladorcadeia:inst7|pr_state.imprime_dois_pontos_2 ; dsf_LCD16xN:inst11|dsf_RAM[13][3] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.013     ; 2.367      ;
; -1.393 ; controladorcadeia:inst7|pr_state.imprime_dois_pontos_2 ; dsf_LCD16xN:inst11|dsf_RAM[13][0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.013     ; 2.367      ;
; -1.392 ; controladorcadeia:inst7|pr_state.imprime_n             ; dsf_LCD16xN:inst11|dsf_RAM[10][2] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.013     ; 2.366      ;
; -1.392 ; controladorcadeia:inst7|pr_state.imprime_n             ; dsf_LCD16xN:inst11|dsf_RAM[10][5] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.013     ; 2.366      ;
; -1.392 ; controladorcadeia:inst7|pr_state.imprime_n             ; dsf_LCD16xN:inst11|dsf_RAM[10][4] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.013     ; 2.366      ;
; -1.392 ; controladorcadeia:inst7|pr_state.imprime_n             ; dsf_LCD16xN:inst11|dsf_RAM[10][3] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.013     ; 2.366      ;
; -1.392 ; controladorcadeia:inst7|pr_state.imprime_n             ; dsf_LCD16xN:inst11|dsf_RAM[10][1] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.013     ; 2.366      ;
; -1.392 ; controladorcadeia:inst7|pr_state.imprime_n             ; dsf_LCD16xN:inst11|dsf_RAM[10][0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.013     ; 2.366      ;
; -1.389 ; controladorcadeia:inst7|pr_state.imprime_dt_nl_0       ; dsf_LCD16xN:inst11|dsf_RAM[7][0]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.013     ; 2.363      ;
; -1.387 ; controladorcadeia:inst7|pr_state.imprime_e             ; dsf_LCD16xN:inst11|dsf_RAM[4][2]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.013     ; 2.361      ;
; -1.387 ; controladorcadeia:inst7|pr_state.imprime_e             ; dsf_LCD16xN:inst11|dsf_RAM[4][5]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.013     ; 2.361      ;
; -1.387 ; controladorcadeia:inst7|pr_state.imprime_e             ; dsf_LCD16xN:inst11|dsf_RAM[4][4]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.013     ; 2.361      ;
; -1.387 ; controladorcadeia:inst7|pr_state.imprime_e             ; dsf_LCD16xN:inst11|dsf_RAM[4][3]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.013     ; 2.361      ;
; -1.387 ; controladorcadeia:inst7|pr_state.imprime_e             ; dsf_LCD16xN:inst11|dsf_RAM[4][1]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.013     ; 2.361      ;
; -1.387 ; controladorcadeia:inst7|pr_state.imprime_e             ; dsf_LCD16xN:inst11|dsf_RAM[4][0]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.013     ; 2.361      ;
; -1.385 ; controladorcadeia:inst7|pr_state.imprime_dt_rl_0       ; dsf_LCD16xN:inst11|dsf_RAM[4][2]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.012     ; 2.360      ;
; -1.385 ; controladorcadeia:inst7|pr_state.imprime_dt_rl_0       ; dsf_LCD16xN:inst11|dsf_RAM[4][5]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.012     ; 2.360      ;
; -1.385 ; controladorcadeia:inst7|pr_state.imprime_dt_rl_0       ; dsf_LCD16xN:inst11|dsf_RAM[4][4]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.012     ; 2.360      ;
; -1.385 ; controladorcadeia:inst7|pr_state.imprime_dt_rl_0       ; dsf_LCD16xN:inst11|dsf_RAM[4][3]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.012     ; 2.360      ;
; -1.385 ; controladorcadeia:inst7|pr_state.imprime_dt_rl_0       ; dsf_LCD16xN:inst11|dsf_RAM[4][1]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.012     ; 2.360      ;
; -1.385 ; controladorcadeia:inst7|pr_state.imprime_dt_rl_0       ; dsf_LCD16xN:inst11|dsf_RAM[4][0]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.012     ; 2.360      ;
; -1.384 ; controladorcadeia:inst7|pr_state.imprime_dt_nl_0       ; dsf_LCD16xN:inst11|dsf_RAM[14][0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.013     ; 2.358      ;
; -1.382 ; controladorcadeia:inst7|pr_state.imprime_dt_nl_0       ; dsf_LCD16xN:inst11|dsf_RAM[8][0]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.013     ; 2.356      ;
; -1.380 ; controladorcadeia:inst7|pr_state.imprime_dt_te_1       ; dsf_LCD16xN:inst11|dsf_RAM[13][2] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.016     ; 2.351      ;
; -1.380 ; controladorcadeia:inst7|pr_state.imprime_dt_te_1       ; dsf_LCD16xN:inst11|dsf_RAM[13][5] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.016     ; 2.351      ;
; -1.380 ; controladorcadeia:inst7|pr_state.imprime_dt_te_1       ; dsf_LCD16xN:inst11|dsf_RAM[13][4] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.016     ; 2.351      ;
; -1.380 ; controladorcadeia:inst7|pr_state.imprime_dt_te_1       ; dsf_LCD16xN:inst11|dsf_RAM[13][1] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.016     ; 2.351      ;
; -1.374 ; controladorcadeia:inst7|pr_state.imprime_dt_nl_0       ; dsf_LCD16xN:inst11|dsf_RAM[10][0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.012     ; 2.349      ;
; -1.373 ; controladorcadeia:inst7|pr_state.imprime_dois_pontos_2 ; dsf_LCD16xN:inst11|dsf_RAM[3][3]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.015     ; 2.345      ;
; -1.373 ; controladorcadeia:inst7|pr_state.imprime_e             ; dsf_LCD16xN:inst11|dsf_RAM[5][2]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.013     ; 2.347      ;
; -1.373 ; controladorcadeia:inst7|pr_state.imprime_e             ; dsf_LCD16xN:inst11|dsf_RAM[5][5]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.013     ; 2.347      ;
; -1.373 ; controladorcadeia:inst7|pr_state.imprime_e             ; dsf_LCD16xN:inst11|dsf_RAM[5][4]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.013     ; 2.347      ;
; -1.373 ; controladorcadeia:inst7|pr_state.imprime_e             ; dsf_LCD16xN:inst11|dsf_RAM[5][3]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.013     ; 2.347      ;
; -1.373 ; controladorcadeia:inst7|pr_state.imprime_e             ; dsf_LCD16xN:inst11|dsf_RAM[5][1]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.013     ; 2.347      ;
; -1.373 ; controladorcadeia:inst7|pr_state.imprime_e             ; dsf_LCD16xN:inst11|dsf_RAM[5][0]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.013     ; 2.347      ;
; -1.371 ; controladorcadeia:inst7|pr_state.imprime_dt_rl_0       ; dsf_LCD16xN:inst11|dsf_RAM[5][2]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.012     ; 2.346      ;
; -1.371 ; controladorcadeia:inst7|pr_state.imprime_dt_rl_0       ; dsf_LCD16xN:inst11|dsf_RAM[5][5]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.012     ; 2.346      ;
; -1.371 ; controladorcadeia:inst7|pr_state.imprime_dt_rl_0       ; dsf_LCD16xN:inst11|dsf_RAM[5][4]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.012     ; 2.346      ;
; -1.371 ; controladorcadeia:inst7|pr_state.imprime_dt_rl_0       ; dsf_LCD16xN:inst11|dsf_RAM[5][3]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.012     ; 2.346      ;
; -1.371 ; controladorcadeia:inst7|pr_state.imprime_dt_rl_0       ; dsf_LCD16xN:inst11|dsf_RAM[5][1]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.012     ; 2.346      ;
; -1.371 ; controladorcadeia:inst7|pr_state.imprime_dt_rl_0       ; dsf_LCD16xN:inst11|dsf_RAM[5][0]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.012     ; 2.346      ;
; -1.368 ; controladorcadeia:inst7|pr_state.imprime_dois_pontos_2 ; dsf_LCD16xN:inst11|dsf_RAM[3][1]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.014     ; 2.341      ;
; -1.366 ; controladorcadeia:inst7|pr_state.imprime_dois_pontos_2 ; dsf_LCD16xN:inst11|dsf_RAM[3][5]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.012     ; 2.341      ;
; -1.366 ; controladorcadeia:inst7|pr_state.imprime_dois_pontos_2 ; dsf_LCD16xN:inst11|dsf_RAM[3][4]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.012     ; 2.341      ;
+--------+--------------------------------------------------------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'controladorcadeia:inst7|pr_state.incrementa_1'                                                                                                                                                                                                                          ;
+--------+------------------------------------------------+-------------------------------+-------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                       ; Launch Clock                                                                                                      ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+-------------------------------+-------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; -0.479 ; controladorcadeia:inst7|pr_state.return_inicio ; controladorcadeia:inst7|reset ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; controladorcadeia:inst7|pr_state.incrementa_1 ; 1.000        ; -0.657     ; 0.341      ;
+--------+------------------------------------------------+-------------------------------+-------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0]'                                                                                                                                                                                                                                                           ;
+--------+--------------------------------------------------------+--------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                              ; To Node                                                ; Launch Clock                                                                                                      ; Latch Clock                                                                                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------+--------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.264 ; controladorcadeia:inst7|pr_state.imprime_l             ; controladorcadeia:inst7|pr_state.incrementa_7          ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.566     ; 0.685      ;
; -0.254 ; controladorcadeia:inst7|pr_state.imprime_n             ; controladorcadeia:inst7|pr_state.incrementa_6          ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.567     ; 0.674      ;
; -0.209 ; controladorcadeia:inst7|pr_state.imprime_l1            ; controladorcadeia:inst7|pr_state.incrementa_12         ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.542     ; 0.654      ;
; -0.205 ; controladorcadeia:inst7|pr_state.imprime_dois_pontos   ; controladorcadeia:inst7|pr_state.incrementa_3          ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.543     ; 0.649      ;
; -0.195 ; controladorcadeia:inst7|pr_state.imprime_e             ; controladorcadeia:inst7|pr_state.incrementa_2          ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.543     ; 0.639      ;
; -0.193 ; controladorcadeia:inst7|pr_state.imprime_dt_nl_0       ; controladorcadeia:inst7|pr_state.incrementa_9          ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.542     ; 0.638      ;
; -0.123 ; controladorcadeia:inst7|pr_state.imprime_dt_te_1       ; controladorcadeia:inst7|pr_state.incrementa_5          ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.566     ; 0.544      ;
; -0.109 ; controladorcadeia:inst7|pr_state.imprime_dois_pontos_2 ; controladorcadeia:inst7|pr_state.incrementa_13         ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.566     ; 0.530      ;
; -0.079 ; controladorcadeia:inst7|pr_state.imprime_dois_pontos_1 ; controladorcadeia:inst7|pr_state.incrementa_8          ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.542     ; 0.524      ;
; -0.057 ; controladorcadeia:inst7|pr_state.imprime_dt_rl_0       ; controladorcadeia:inst7|pr_state.incrementa_14         ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.566     ; 0.478      ;
; -0.041 ; controladorcadeia:inst7|pr_state.imprime_dt_te_0       ; controladorcadeia:inst7|pr_state.incrementa_4          ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.566     ; 0.462      ;
; -0.005 ; controladorcadeia:inst7|pr_state.imprime_r             ; controladorcadeia:inst7|pr_state.incrementa_11         ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.542     ; 0.450      ;
; 0.053  ; controladorcadeia:inst7|pr_state.imprime_dt_nl_1       ; controladorcadeia:inst7|pr_state.incrementa_10         ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.542     ; 0.392      ;
; 0.255  ; controladorcadeia:inst7|pr_state.incrementa_1          ; controladorcadeia:inst7|pr_state.imprime_e             ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 0.500        ; 1.662      ; 2.009      ;
; 0.299  ; controladorcadeia:inst7|pr_state.incrementa_3          ; controladorcadeia:inst7|pr_state.imprime_dt_te_0       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.401      ; 1.089      ;
; 0.317  ; controladorcadeia:inst7|pr_state.imprime_dt_rl_1       ; controladorcadeia:inst7|pr_state.return_inicio         ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.036     ; 0.634      ;
; 0.403  ; controladorcadeia:inst7|pr_state.incrementa_4          ; controladorcadeia:inst7|pr_state.imprime_dt_te_1       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.426      ; 1.010      ;
; 0.403  ; controladorcadeia:inst7|pr_state.incrementa_6          ; controladorcadeia:inst7|pr_state.imprime_l             ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.426      ; 1.010      ;
; 0.433  ; controladorcadeia:inst7|pr_state.incrementa_14         ; controladorcadeia:inst7|pr_state.imprime_dt_rl_1       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.426      ; 0.980      ;
; 0.436  ; controladorcadeia:inst7|pr_state.incrementa_13         ; controladorcadeia:inst7|pr_state.imprime_dt_rl_0       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.426      ; 0.977      ;
; 0.449  ; controladorcadeia:inst7|pr_state.incrementa_2          ; controladorcadeia:inst7|pr_state.imprime_dois_pontos   ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.402      ; 0.940      ;
; 0.479  ; controladorcadeia:inst7|pr_state.incrementa_11         ; controladorcadeia:inst7|pr_state.imprime_l1            ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.401      ; 0.909      ;
; 0.519  ; controladorcadeia:inst7|pr_state.imprime_t             ; controladorcadeia:inst7|pr_state.incrementa_1          ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.037     ; 0.431      ;
; 0.550  ; controladorcadeia:inst7|pr_state.incrementa_8          ; controladorcadeia:inst7|pr_state.imprime_dt_nl_0       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.401      ; 0.838      ;
; 0.562  ; controladorcadeia:inst7|pr_state.return_inicio         ; controladorcadeia:inst7|pr_state.imprime_t             ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.037     ; 0.388      ;
; 0.642  ; controladorcadeia:inst7|pr_state.incrementa_5          ; controladorcadeia:inst7|pr_state.imprime_n             ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.427      ; 0.772      ;
; 0.790  ; controladorcadeia:inst7|pr_state.incrementa_10         ; controladorcadeia:inst7|pr_state.imprime_r             ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.401      ; 0.598      ;
; 0.800  ; controladorcadeia:inst7|pr_state.incrementa_7          ; controladorcadeia:inst7|pr_state.imprime_dois_pontos_1 ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.426      ; 0.613      ;
; 0.827  ; controladorcadeia:inst7|pr_state.incrementa_12         ; controladorcadeia:inst7|pr_state.imprime_dois_pontos_2 ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.401      ; 0.561      ;
; 0.942  ; controladorcadeia:inst7|pr_state.incrementa_9          ; controladorcadeia:inst7|pr_state.imprime_dt_nl_1       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.401      ; 0.446      ;
; 0.973  ; controladorcadeia:inst7|pr_state.incrementa_1          ; controladorcadeia:inst7|pr_state.imprime_e             ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 1.662      ; 1.791      ;
+--------+--------------------------------------------------------+--------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'dsf_LCD16xN:inst11|dsf_e_LCD_b'                                                                                                                                                     ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 0.273 ; dsf_LCD16xN:inst11|estado_ant.P1              ; dsf_LCD16xN:inst11|estado_ant.P2              ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 1.000        ; -0.041     ; 0.673      ;
; 0.296 ; dsf_LCD16xN:inst11|estado_ant.returnHome      ; dsf_LCD16xN:inst11|estado_ant.P0              ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 1.000        ; -0.232     ; 0.459      ;
; 0.314 ; dsf_LCD16xN:inst11|estado_ant.P11             ; dsf_LCD16xN:inst11|estado_ant.P12             ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 1.000        ; -0.039     ; 0.634      ;
; 0.357 ; dsf_LCD16xN:inst11|estado_ant.P5              ; dsf_LCD16xN:inst11|estado_ant.P6              ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 1.000        ; -0.232     ; 0.398      ;
; 0.371 ; dsf_LCD16xN:inst11|estado_ant.P16             ; dsf_LCD16xN:inst11|estado_ant.P17             ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 1.000        ; -0.038     ; 0.578      ;
; 0.387 ; dsf_LCD16xN:inst11|estado_ant.P31             ; dsf_LCD16xN:inst11|estado_ant.returnHome      ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 1.000        ; 0.156      ; 0.756      ;
; 0.481 ; dsf_LCD16xN:inst11|estado_ant.P3              ; dsf_LCD16xN:inst11|estado_ant.P4              ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 1.000        ; -0.037     ; 0.469      ;
; 0.484 ; dsf_LCD16xN:inst11|estado_ant.displayControl  ; dsf_LCD16xN:inst11|estado_ant.entryMode       ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 1.000        ; -0.037     ; 0.466      ;
; 0.490 ; dsf_LCD16xN:inst11|estado_ant.P2              ; dsf_LCD16xN:inst11|estado_ant.P3              ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 1.000        ; -0.037     ; 0.460      ;
; 0.491 ; dsf_LCD16xN:inst11|estado_ant.P8              ; dsf_LCD16xN:inst11|estado_ant.P9              ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 1.000        ; -0.037     ; 0.459      ;
; 0.495 ; dsf_LCD16xN:inst11|estado_ant.P4              ; dsf_LCD16xN:inst11|estado_ant.P5              ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 1.000        ; 0.152      ; 0.644      ;
; 0.499 ; dsf_LCD16xN:inst11|estado_ant.clearDisplay    ; dsf_LCD16xN:inst11|estado_ant.displayControl  ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 1.000        ; -0.037     ; 0.451      ;
; 0.504 ; dsf_LCD16xN:inst11|estado_ant.P28             ; dsf_LCD16xN:inst11|estado_ant.P29             ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 1.000        ; -0.036     ; 0.447      ;
; 0.504 ; dsf_LCD16xN:inst11|estado_ant.P26             ; dsf_LCD16xN:inst11|estado_ant.P27             ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 1.000        ; -0.036     ; 0.447      ;
; 0.505 ; dsf_LCD16xN:inst11|estado_ant.P27             ; dsf_LCD16xN:inst11|estado_ant.P28             ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 1.000        ; -0.036     ; 0.446      ;
; 0.505 ; dsf_LCD16xN:inst11|estado_ant.P24             ; dsf_LCD16xN:inst11|estado_ant.P25             ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 1.000        ; -0.036     ; 0.446      ;
; 0.505 ; dsf_LCD16xN:inst11|estado_ant.P21             ; dsf_LCD16xN:inst11|estado_ant.P22             ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 1.000        ; -0.036     ; 0.446      ;
; 0.549 ; dsf_LCD16xN:inst11|estado_ant.P12             ; dsf_LCD16xN:inst11|estado_ant.P13             ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 1.000        ; -0.037     ; 0.401      ;
; 0.553 ; dsf_LCD16xN:inst11|estado_ant.P14             ; dsf_LCD16xN:inst11|estado_ant.P15             ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 1.000        ; -0.037     ; 0.397      ;
; 0.553 ; dsf_LCD16xN:inst11|estado_ant.P13             ; dsf_LCD16xN:inst11|estado_ant.P14             ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 1.000        ; -0.037     ; 0.397      ;
; 0.556 ; dsf_LCD16xN:inst11|estado_ant.entryMode       ; dsf_LCD16xN:inst11|estado_ant.P0              ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 1.000        ; -0.037     ; 0.394      ;
; 0.564 ; dsf_LCD16xN:inst11|estado_ant.posicionaAbaixo ; dsf_LCD16xN:inst11|estado_ant.P16             ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 1.000        ; -0.037     ; 0.386      ;
; 0.565 ; dsf_LCD16xN:inst11|estado_ant.P7              ; dsf_LCD16xN:inst11|estado_ant.P8              ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 1.000        ; -0.037     ; 0.385      ;
; 0.566 ; dsf_LCD16xN:inst11|estado_ant.P10             ; dsf_LCD16xN:inst11|estado_ant.P11             ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 1.000        ; -0.037     ; 0.384      ;
; 0.566 ; dsf_LCD16xN:inst11|estado_ant.P9              ; dsf_LCD16xN:inst11|estado_ant.P10             ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 1.000        ; -0.037     ; 0.384      ;
; 0.566 ; dsf_LCD16xN:inst11|estado_ant.P0              ; dsf_LCD16xN:inst11|estado_ant.P1              ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 1.000        ; -0.037     ; 0.384      ;
; 0.569 ; dsf_LCD16xN:inst11|estado_ant.functionSet3    ; dsf_LCD16xN:inst11|estado_ant.functionSet4    ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 1.000        ; -0.037     ; 0.381      ;
; 0.571 ; dsf_LCD16xN:inst11|estado_ant.functionSet2    ; dsf_LCD16xN:inst11|estado_ant.functionSet3    ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 1.000        ; -0.037     ; 0.379      ;
; 0.571 ; dsf_LCD16xN:inst11|estado_ant.functionSet1    ; dsf_LCD16xN:inst11|estado_ant.functionSet2    ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 1.000        ; -0.037     ; 0.379      ;
; 0.573 ; dsf_LCD16xN:inst11|estado_ant.functionSet4    ; dsf_LCD16xN:inst11|estado_ant.clearDisplay    ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 1.000        ; -0.037     ; 0.377      ;
; 0.575 ; dsf_LCD16xN:inst11|estado_ant.P15             ; dsf_LCD16xN:inst11|estado_ant.posicionaAbaixo ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 1.000        ; -0.037     ; 0.375      ;
; 0.575 ; dsf_LCD16xN:inst11|estado_ant.P23             ; dsf_LCD16xN:inst11|estado_ant.P24             ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 1.000        ; -0.036     ; 0.376      ;
; 0.576 ; dsf_LCD16xN:inst11|estado_ant.P6              ; dsf_LCD16xN:inst11|estado_ant.P7              ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 1.000        ; -0.037     ; 0.374      ;
; 0.576 ; dsf_LCD16xN:inst11|estado_ant.P29             ; dsf_LCD16xN:inst11|estado_ant.P30             ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 1.000        ; -0.036     ; 0.375      ;
; 0.578 ; dsf_LCD16xN:inst11|estado_ant.P30             ; dsf_LCD16xN:inst11|estado_ant.P31             ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 1.000        ; -0.036     ; 0.373      ;
; 0.578 ; dsf_LCD16xN:inst11|estado_ant.P19             ; dsf_LCD16xN:inst11|estado_ant.P20             ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 1.000        ; -0.036     ; 0.373      ;
; 0.579 ; dsf_LCD16xN:inst11|estado_ant.P25             ; dsf_LCD16xN:inst11|estado_ant.P26             ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 1.000        ; -0.036     ; 0.372      ;
; 0.579 ; dsf_LCD16xN:inst11|estado_ant.P22             ; dsf_LCD16xN:inst11|estado_ant.P23             ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 1.000        ; -0.036     ; 0.372      ;
; 0.579 ; dsf_LCD16xN:inst11|estado_ant.P20             ; dsf_LCD16xN:inst11|estado_ant.P21             ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 1.000        ; -0.036     ; 0.372      ;
; 0.579 ; dsf_LCD16xN:inst11|estado_ant.P18             ; dsf_LCD16xN:inst11|estado_ant.P19             ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 1.000        ; -0.036     ; 0.372      ;
; 0.579 ; dsf_LCD16xN:inst11|estado_ant.P17             ; dsf_LCD16xN:inst11|estado_ant.P18             ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 1.000        ; -0.036     ; 0.372      ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]'                                                                                                                                                                                                                               ;
+--------+------------------------------------------------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                           ; Launch Clock                                                                                                      ; Latch Clock                                                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.119 ; controladorcadeia:inst7|pr_state.incrementa_1  ; dsf_LCD16xN:inst11|dsf_RAM[1][4]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.812      ; 0.892      ;
; -0.984 ; controladorcadeia:inst7|pr_state.incrementa_1  ; dsf_LCD16xN:inst11|dsf_RAM[3][0]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.812      ; 1.027      ;
; -0.762 ; controladorcadeia:inst7|pr_state.incrementa_1  ; dsf_LCD16xN:inst11|dsf_RAM[1][5]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.812      ; 1.249      ;
; -0.643 ; controladorcadeia:inst7|pr_state.incrementa_1  ; dsf_LCD16xN:inst11|dsf_RAM[1][4]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -0.500       ; 1.812      ; 0.868      ;
; -0.530 ; controladorcadeia:inst7|pr_state.incrementa_1  ; dsf_LCD16xN:inst11|dsf_RAM[2][2]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.808      ; 1.477      ;
; -0.402 ; controladorcadeia:inst7|pr_state.incrementa_1  ; dsf_LCD16xN:inst11|dsf_RAM[3][0]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -0.500       ; 1.812      ; 1.109      ;
; -0.378 ; controladorcadeia:inst7|pr_state.incrementa_1  ; dsf_LCD16xN:inst11|dsf_RAM[12][0] ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.811      ; 1.632      ;
; -0.359 ; controladorcadeia:inst7|pr_state.incrementa_1  ; dsf_LCD16xN:inst11|dsf_RAM[5][0]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.812      ; 1.652      ;
; -0.357 ; controladorcadeia:inst7|pr_state.incrementa_1  ; dsf_LCD16xN:inst11|dsf_RAM[9][0]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.813      ; 1.655      ;
; -0.343 ; controladorcadeia:inst7|pr_state.incrementa_1  ; dsf_LCD16xN:inst11|dsf_RAM[13][0] ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.811      ; 1.667      ;
; -0.332 ; controladorcadeia:inst7|pr_state.incrementa_1  ; dsf_LCD16xN:inst11|dsf_RAM[4][0]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.812      ; 1.679      ;
; -0.331 ; controladorcadeia:inst7|pr_state.incrementa_1  ; dsf_LCD16xN:inst11|dsf_RAM[1][0]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.812      ; 1.680      ;
; -0.315 ; controladorcadeia:inst7|pr_state.incrementa_1  ; dsf_LCD16xN:inst11|dsf_RAM[1][5]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -0.500       ; 1.812      ; 1.196      ;
; -0.296 ; controladorcadeia:inst7|pr_state.incrementa_1  ; dsf_LCD16xN:inst11|dsf_RAM[7][0]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.811      ; 1.714      ;
; -0.294 ; controladorcadeia:inst7|pr_state.incrementa_1  ; dsf_LCD16xN:inst11|dsf_RAM[10][0] ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.813      ; 1.718      ;
; -0.281 ; controladorcadeia:inst7|pr_state.incrementa_1  ; dsf_LCD16xN:inst11|dsf_RAM[8][0]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.811      ; 1.729      ;
; -0.276 ; controladorcadeia:inst7|pr_state.incrementa_1  ; dsf_LCD16xN:inst11|dsf_RAM[14][0] ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.811      ; 1.734      ;
; -0.266 ; dsf_LCD16xN:inst11|dsf_e_LCD_b                 ; dsf_LCD16xN:inst11|dsf_e_LCD_b    ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.809      ; 1.752      ;
; -0.240 ; controladorcadeia:inst7|pr_state.incrementa_1  ; dsf_LCD16xN:inst11|dsf_RAM[11][0] ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.808      ; 1.767      ;
; -0.163 ; controladorcadeia:inst7|pr_state.incrementa_1  ; dsf_LCD16xN:inst11|dsf_RAM[13][3] ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.811      ; 1.847      ;
; -0.148 ; controladorcadeia:inst7|pr_state.incrementa_1  ; dsf_LCD16xN:inst11|dsf_RAM[9][5]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.813      ; 1.864      ;
; -0.148 ; controladorcadeia:inst7|pr_state.incrementa_1  ; dsf_LCD16xN:inst11|dsf_RAM[9][2]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.813      ; 1.864      ;
; -0.148 ; controladorcadeia:inst7|pr_state.incrementa_1  ; dsf_LCD16xN:inst11|dsf_RAM[9][4]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.813      ; 1.864      ;
; -0.148 ; controladorcadeia:inst7|pr_state.incrementa_1  ; dsf_LCD16xN:inst11|dsf_RAM[9][3]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.813      ; 1.864      ;
; -0.148 ; controladorcadeia:inst7|pr_state.incrementa_1  ; dsf_LCD16xN:inst11|dsf_RAM[9][1]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.813      ; 1.864      ;
; -0.119 ; controladorcadeia:inst7|pr_state.incrementa_1  ; dsf_LCD16xN:inst11|dsf_RAM[3][2]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.807      ; 1.887      ;
; -0.107 ; controladorcadeia:inst7|pr_state.incrementa_1  ; dsf_LCD16xN:inst11|dsf_RAM[11][2] ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.808      ; 1.900      ;
; -0.105 ; controladorcadeia:inst7|pr_state.incrementa_1  ; dsf_LCD16xN:inst11|dsf_RAM[2][2]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -0.500       ; 1.808      ; 1.402      ;
; -0.091 ; controladorcadeia:inst7|pr_state.incrementa_1  ; dsf_LCD16xN:inst11|dsf_RAM[13][5] ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.808      ; 1.916      ;
; -0.091 ; controladorcadeia:inst7|pr_state.incrementa_1  ; dsf_LCD16xN:inst11|dsf_RAM[13][2] ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.808      ; 1.916      ;
; -0.091 ; controladorcadeia:inst7|pr_state.incrementa_1  ; dsf_LCD16xN:inst11|dsf_RAM[13][4] ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.808      ; 1.916      ;
; -0.091 ; controladorcadeia:inst7|pr_state.incrementa_1  ; dsf_LCD16xN:inst11|dsf_RAM[13][1] ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.808      ; 1.916      ;
; -0.083 ; controladorcadeia:inst7|pr_state.incrementa_1  ; dsf_LCD16xN:inst11|dsf_RAM[14][5] ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.811      ; 1.927      ;
; -0.078 ; controladorcadeia:inst7|pr_state.incrementa_1  ; dsf_LCD16xN:inst11|dsf_RAM[1][2]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.812      ; 1.933      ;
; -0.063 ; controladorcadeia:inst7|pr_state.incrementa_1  ; dsf_LCD16xN:inst11|dsf_RAM[12][5] ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.811      ; 1.947      ;
; -0.059 ; controladorcadeia:inst7|pr_state.incrementa_1  ; dsf_LCD16xN:inst11|dsf_RAM[12][2] ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.811      ; 1.951      ;
; -0.054 ; controladorcadeia:inst7|pr_state.incrementa_1  ; dsf_LCD16xN:inst11|dsf_RAM[5][2]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.812      ; 1.957      ;
; -0.053 ; controladorcadeia:inst7|pr_state.incrementa_1  ; dsf_LCD16xN:inst11|dsf_RAM[3][5]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.812      ; 1.958      ;
; -0.051 ; controladorcadeia:inst7|pr_state.incrementa_1  ; dsf_LCD16xN:inst11|dsf_RAM[8][2]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.811      ; 1.959      ;
; -0.044 ; controladorcadeia:inst7|pr_state.incrementa_1  ; dsf_LCD16xN:inst11|dsf_RAM[10][5] ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.813      ; 1.968      ;
; -0.037 ; controladorcadeia:inst7|pr_state.incrementa_1  ; dsf_LCD16xN:inst11|dsf_RAM[5][5]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.812      ; 1.974      ;
; -0.036 ; controladorcadeia:inst7|pr_state.incrementa_1  ; dsf_LCD16xN:inst11|dsf_RAM[4][5]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.812      ; 1.975      ;
; -0.034 ; controladorcadeia:inst7|pr_state.incrementa_1  ; dsf_LCD16xN:inst11|dsf_RAM[5][4]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.812      ; 1.977      ;
; -0.034 ; controladorcadeia:inst7|pr_state.incrementa_1  ; dsf_LCD16xN:inst11|dsf_RAM[5][3]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.812      ; 1.977      ;
; -0.034 ; controladorcadeia:inst7|pr_state.incrementa_1  ; dsf_LCD16xN:inst11|dsf_RAM[5][1]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.812      ; 1.977      ;
; -0.032 ; controladorcadeia:inst7|pr_state.incrementa_1  ; dsf_LCD16xN:inst11|dsf_RAM[8][5]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.811      ; 1.978      ;
; -0.032 ; controladorcadeia:inst7|pr_state.incrementa_1  ; dsf_LCD16xN:inst11|dsf_RAM[7][5]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.811      ; 1.978      ;
; -0.031 ; controladorcadeia:inst7|pr_state.incrementa_1  ; dsf_LCD16xN:inst11|dsf_RAM[12][4] ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.811      ; 1.979      ;
; -0.031 ; controladorcadeia:inst7|pr_state.incrementa_1  ; dsf_LCD16xN:inst11|dsf_RAM[12][3] ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.811      ; 1.979      ;
; -0.031 ; controladorcadeia:inst7|pr_state.incrementa_1  ; dsf_LCD16xN:inst11|dsf_RAM[12][1] ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.811      ; 1.979      ;
; -0.020 ; controladorcadeia:inst7|pr_state.incrementa_1  ; dsf_LCD16xN:inst11|dsf_RAM[11][5] ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.808      ; 1.987      ;
; -0.019 ; controladorcadeia:inst7|pr_state.incrementa_1  ; dsf_LCD16xN:inst11|dsf_RAM[2][5]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.808      ; 1.988      ;
; -0.019 ; controladorcadeia:inst7|pr_state.incrementa_1  ; dsf_LCD16xN:inst11|dsf_RAM[8][4]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.811      ; 1.991      ;
; -0.019 ; controladorcadeia:inst7|pr_state.incrementa_1  ; dsf_LCD16xN:inst11|dsf_RAM[8][3]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.811      ; 1.991      ;
; -0.019 ; controladorcadeia:inst7|pr_state.incrementa_1  ; dsf_LCD16xN:inst11|dsf_RAM[8][1]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.811      ; 1.991      ;
; -0.016 ; controladorcadeia:inst7|pr_state.incrementa_1  ; dsf_LCD16xN:inst11|dsf_RAM[3][4]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.812      ; 1.995      ;
; -0.015 ; controladorcadeia:inst7|pr_state.incrementa_1  ; dsf_LCD16xN:inst11|dsf_RAM[3][1]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.810      ; 1.994      ;
; -0.010 ; controladorcadeia:inst7|pr_state.incrementa_1  ; dsf_LCD16xN:inst11|dsf_RAM[3][3]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.809      ; 1.998      ;
; -0.006 ; controladorcadeia:inst7|pr_state.incrementa_1  ; dsf_LCD16xN:inst11|dsf_RAM[4][2]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.812      ; 2.005      ;
; -0.006 ; controladorcadeia:inst7|pr_state.incrementa_1  ; dsf_LCD16xN:inst11|dsf_RAM[4][4]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.812      ; 2.005      ;
; -0.006 ; controladorcadeia:inst7|pr_state.incrementa_1  ; dsf_LCD16xN:inst11|dsf_RAM[4][3]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.812      ; 2.005      ;
; -0.006 ; controladorcadeia:inst7|pr_state.incrementa_1  ; dsf_LCD16xN:inst11|dsf_RAM[4][1]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.812      ; 2.005      ;
; -0.001 ; controladorcadeia:inst7|pr_state.incrementa_1  ; dsf_LCD16xN:inst11|dsf_RAM[7][2]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.811      ; 2.009      ;
; -0.001 ; controladorcadeia:inst7|pr_state.incrementa_1  ; dsf_LCD16xN:inst11|dsf_RAM[7][4]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.811      ; 2.009      ;
; -0.001 ; controladorcadeia:inst7|pr_state.incrementa_1  ; dsf_LCD16xN:inst11|dsf_RAM[7][3]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.811      ; 2.009      ;
; -0.001 ; controladorcadeia:inst7|pr_state.incrementa_1  ; dsf_LCD16xN:inst11|dsf_RAM[7][1]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.811      ; 2.009      ;
; 0.005  ; controladorcadeia:inst7|pr_state.incrementa_1  ; dsf_LCD16xN:inst11|dsf_RAM[14][2] ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.811      ; 2.015      ;
; 0.005  ; controladorcadeia:inst7|pr_state.incrementa_1  ; dsf_LCD16xN:inst11|dsf_RAM[14][4] ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.811      ; 2.015      ;
; 0.005  ; controladorcadeia:inst7|pr_state.incrementa_1  ; dsf_LCD16xN:inst11|dsf_RAM[14][3] ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.811      ; 2.015      ;
; 0.005  ; controladorcadeia:inst7|pr_state.incrementa_1  ; dsf_LCD16xN:inst11|dsf_RAM[14][1] ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.811      ; 2.015      ;
; 0.011  ; controladorcadeia:inst7|pr_state.incrementa_1  ; dsf_LCD16xN:inst11|dsf_RAM[1][3]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.809      ; 2.019      ;
; 0.015  ; controladorcadeia:inst7|pr_state.incrementa_1  ; dsf_LCD16xN:inst11|dsf_RAM[1][1]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.810      ; 2.024      ;
; 0.020  ; controladorcadeia:inst7|pr_state.incrementa_1  ; dsf_LCD16xN:inst11|dsf_RAM[11][4] ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.808      ; 2.027      ;
; 0.020  ; controladorcadeia:inst7|pr_state.incrementa_1  ; dsf_LCD16xN:inst11|dsf_RAM[11][3] ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.808      ; 2.027      ;
; 0.020  ; controladorcadeia:inst7|pr_state.incrementa_1  ; dsf_LCD16xN:inst11|dsf_RAM[11][1] ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.808      ; 2.027      ;
; 0.030  ; controladorcadeia:inst7|pr_state.incrementa_1  ; dsf_LCD16xN:inst11|dsf_RAM[10][2] ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.813      ; 2.042      ;
; 0.033  ; controladorcadeia:inst7|pr_state.incrementa_1  ; dsf_LCD16xN:inst11|dsf_RAM[0][2]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.808      ; 2.040      ;
; 0.079  ; controladorcadeia:inst7|pr_state.incrementa_1  ; dsf_LCD16xN:inst11|dsf_RAM[2][4]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.808      ; 2.086      ;
; 0.079  ; controladorcadeia:inst7|pr_state.incrementa_1  ; dsf_LCD16xN:inst11|dsf_RAM[2][3]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.808      ; 2.086      ;
; 0.079  ; controladorcadeia:inst7|pr_state.incrementa_1  ; dsf_LCD16xN:inst11|dsf_RAM[2][1]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.808      ; 2.086      ;
; 0.126  ; controladorcadeia:inst7|pr_state.incrementa_1  ; dsf_LCD16xN:inst11|dsf_RAM[10][4] ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.813      ; 2.138      ;
; 0.126  ; controladorcadeia:inst7|pr_state.incrementa_1  ; dsf_LCD16xN:inst11|dsf_RAM[10][3] ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.813      ; 2.138      ;
; 0.126  ; controladorcadeia:inst7|pr_state.incrementa_1  ; dsf_LCD16xN:inst11|dsf_RAM[10][1] ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.813      ; 2.138      ;
; 0.186  ; dsf_LCD16xN:inst11|dsf_RAM[0][2]               ; dsf_LCD16xN:inst11|dsf_RAM[0][2]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.238  ; controladorcadeia:inst7|pr_state.incrementa_3  ; dsf_LCD16xN:inst11|dsf_RAM[3][0]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.613      ; 0.955      ;
; 0.257  ; controladorcadeia:inst7|pr_state.incrementa_10 ; dsf_LCD16xN:inst11|dsf_RAM[1][5]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.613      ; 0.974      ;
; 0.260  ; controladorcadeia:inst7|pr_state.incrementa_1  ; dsf_LCD16xN:inst11|dsf_RAM[12][0] ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -0.500       ; 1.811      ; 1.770      ;
; 0.268  ; controladorcadeia:inst7|pr_state.incrementa_14 ; dsf_LCD16xN:inst11|dsf_RAM[3][0]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.637      ; 1.009      ;
; 0.282  ; controladorcadeia:inst7|pr_state.incrementa_7  ; dsf_LCD16xN:inst11|dsf_RAM[1][1]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.635      ; 1.021      ;
; 0.287  ; controladorcadeia:inst7|pr_state.incrementa_1  ; dsf_LCD16xN:inst11|dsf_RAM[5][0]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -0.500       ; 1.812      ; 1.798      ;
; 0.288  ; controladorcadeia:inst7|pr_state.incrementa_3  ; dsf_LCD16xN:inst11|dsf_RAM[2][2]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.609      ; 1.001      ;
; 0.291  ; controladorcadeia:inst7|pr_state.incrementa_9  ; dsf_LCD16xN:inst11|dsf_RAM[2][2]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.609      ; 1.004      ;
; 0.296  ; dsf_LCD16xN:inst11|dsf_count[1]                ; dsf_LCD16xN:inst11|dsf_count[1]   ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.037      ; 0.417      ;
; 0.297  ; dsf_LCD16xN:inst11|dsf_count[2]                ; dsf_LCD16xN:inst11|dsf_count[2]   ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.037      ; 0.418      ;
; 0.297  ; controladorcadeia:inst7|pr_state.incrementa_1  ; dsf_LCD16xN:inst11|dsf_RAM[9][0]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -0.500       ; 1.813      ; 1.809      ;
; 0.298  ; controladorcadeia:inst7|pr_state.incrementa_1  ; dsf_LCD16xN:inst11|dsf_RAM[1][0]  ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -0.500       ; 1.812      ; 1.809      ;
; 0.303  ; controladorcadeia:inst7|pr_state.incrementa_1  ; dsf_LCD16xN:inst11|dsf_RAM[13][0] ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -0.500       ; 1.811      ; 1.813      ;
; 0.308  ; dsf_LCD16xN:inst11|dsf_count[0]                ; dsf_LCD16xN:inst11|dsf_count[0]   ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.037      ; 0.429      ;
; 0.308  ; controladorcadeia:inst7|pr_state.incrementa_3  ; dsf_LCD16xN:inst11|dsf_RAM[1][3]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.610      ; 1.022      ;
; 0.315  ; controladorcadeia:inst7|pr_state.incrementa_6  ; dsf_LCD16xN:inst11|dsf_RAM[1][4]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.637      ; 1.056      ;
+--------+------------------------------------------------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                         ; To Node                                                                                                           ; Launch Clock                                                                                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.986 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; clk         ; 0.000        ; 1.466      ; 0.699      ;
; -0.983 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; clk         ; 0.000        ; 1.466      ; 0.702      ;
; -0.920 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; clk         ; 0.000        ; 1.466      ; 0.765      ;
; -0.917 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; clk         ; 0.000        ; 1.466      ; 0.768      ;
; -0.854 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; clk         ; 0.000        ; 1.466      ; 0.831      ;
; -0.851 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; clk         ; 0.000        ; 1.466      ; 0.834      ;
; -0.788 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; clk         ; 0.000        ; 1.466      ; 0.897      ;
; -0.456 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; clk         ; -0.500       ; 1.466      ; 0.729      ;
; -0.393 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; clk         ; -0.500       ; 1.466      ; 0.792      ;
; -0.390 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; clk         ; -0.500       ; 1.466      ; 0.795      ;
; -0.327 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; clk         ; -0.500       ; 1.466      ; 0.858      ;
; -0.324 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; clk         ; -0.500       ; 1.466      ; 0.861      ;
; -0.261 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; clk         ; -0.500       ; 1.466      ; 0.924      ;
; -0.258 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; clk         ; -0.500       ; 1.466      ; 0.927      ;
; -0.188 ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; clk         ; 0.000        ; 1.465      ; 1.496      ;
; -0.059 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; clk         ; 0.000        ; 1.465      ; 1.625      ;
; -0.056 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[1] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; clk         ; 0.000        ; 1.465      ; 1.628      ;
; 0.007  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[2] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; clk         ; 0.000        ; 1.465      ; 1.691      ;
; 0.010  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[3] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; clk         ; 0.000        ; 1.465      ; 1.694      ;
; 0.073  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[4] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; clk         ; 0.000        ; 1.465      ; 1.757      ;
; 0.076  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[5] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; clk         ; 0.000        ; 1.465      ; 1.760      ;
; 0.139  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[6] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; clk         ; 0.000        ; 1.465      ; 1.823      ;
; 0.142  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[7] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; clk         ; 0.000        ; 1.465      ; 1.826      ;
; 0.266  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; clk         ; 0.000        ; 1.466      ; 1.951      ;
; 0.269  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; clk         ; 0.000        ; 1.466      ; 1.954      ;
; 0.298  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8]  ; clk                                                                                                               ; clk         ; 0.000        ; 0.037      ; 0.419      ;
; 0.299  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6]  ; clk                                                                                                               ; clk         ; 0.000        ; 0.037      ; 0.420      ;
; 0.300  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[6] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[6] ; clk                                                                                                               ; clk         ; 0.000        ; 0.037      ; 0.421      ;
; 0.300  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[0] ; clk                                                                                                               ; clk         ; 0.000        ; 0.037      ; 0.421      ;
; 0.300  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2]  ; clk                                                                                                               ; clk         ; 0.000        ; 0.037      ; 0.421      ;
; 0.300  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4]  ; clk                                                                                                               ; clk         ; 0.000        ; 0.037      ; 0.421      ;
; 0.300  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7]  ; clk                                                                                                               ; clk         ; 0.000        ; 0.037      ; 0.421      ;
; 0.301  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[7] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[7] ; clk                                                                                                               ; clk         ; 0.000        ; 0.037      ; 0.422      ;
; 0.301  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[2] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[2] ; clk                                                                                                               ; clk         ; 0.000        ; 0.037      ; 0.422      ;
; 0.301  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[3] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[3] ; clk                                                                                                               ; clk         ; 0.000        ; 0.037      ; 0.422      ;
; 0.301  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[4] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[4] ; clk                                                                                                               ; clk         ; 0.000        ; 0.037      ; 0.422      ;
; 0.302  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5]  ; clk                                                                                                               ; clk         ; 0.000        ; 0.037      ; 0.423      ;
; 0.303  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[1] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[1] ; clk                                                                                                               ; clk         ; 0.000        ; 0.037      ; 0.424      ;
; 0.308  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3]  ; clk                                                                                                               ; clk         ; 0.000        ; 0.037      ; 0.429      ;
; 0.309  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[5] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[5] ; clk                                                                                                               ; clk         ; 0.000        ; 0.037      ; 0.430      ;
; 0.336  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; clk         ; 0.000        ; 1.465      ; 2.020      ;
; 0.448  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7]  ; clk                                                                                                               ; clk         ; 0.000        ; 0.037      ; 0.569      ;
; 0.449  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[6] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[7] ; clk                                                                                                               ; clk         ; 0.000        ; 0.037      ; 0.570      ;
; 0.449  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5]  ; clk                                                                                                               ; clk         ; 0.000        ; 0.037      ; 0.570      ;
; 0.449  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[1] ; clk                                                                                                               ; clk         ; 0.000        ; 0.037      ; 0.570      ;
; 0.449  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3]  ; clk                                                                                                               ; clk         ; 0.000        ; 0.037      ; 0.570      ;
; 0.450  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[2] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[3] ; clk                                                                                                               ; clk         ; 0.000        ; 0.037      ; 0.571      ;
; 0.450  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[4] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[5] ; clk                                                                                                               ; clk         ; 0.000        ; 0.037      ; 0.571      ;
; 0.458  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8]  ; clk                                                                                                               ; clk         ; 0.000        ; 0.037      ; 0.579      ;
; 0.459  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[3] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[4] ; clk                                                                                                               ; clk         ; 0.000        ; 0.037      ; 0.580      ;
; 0.460  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6]  ; clk                                                                                                               ; clk         ; 0.000        ; 0.037      ; 0.581      ;
; 0.460  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2]  ; clk                                                                                                               ; clk         ; 0.000        ; 0.037      ; 0.581      ;
; 0.461  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[1] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[2] ; clk                                                                                                               ; clk         ; 0.000        ; 0.037      ; 0.582      ;
; 0.462  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[3] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[5] ; clk                                                                                                               ; clk         ; 0.000        ; 0.037      ; 0.583      ;
; 0.463  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7]  ; clk                                                                                                               ; clk         ; 0.000        ; 0.037      ; 0.584      ;
; 0.463  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3]  ; clk                                                                                                               ; clk         ; 0.000        ; 0.037      ; 0.584      ;
; 0.464  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[1] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[3] ; clk                                                                                                               ; clk         ; 0.000        ; 0.037      ; 0.585      ;
; 0.465  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; clk         ; -0.500       ; 1.465      ; 1.649      ;
; 0.466  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4]  ; clk                                                                                                               ; clk         ; 0.000        ; 0.037      ; 0.587      ;
; 0.467  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[5] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[6] ; clk                                                                                                               ; clk         ; 0.000        ; 0.037      ; 0.588      ;
; 0.469  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5]  ; clk                                                                                                               ; clk         ; 0.000        ; 0.037      ; 0.590      ;
; 0.470  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[5] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[7] ; clk                                                                                                               ; clk         ; 0.000        ; 0.037      ; 0.591      ;
; 0.511  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8]  ; clk                                                                                                               ; clk         ; 0.000        ; 0.037      ; 0.632      ;
; 0.512  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6]  ; clk                                                                                                               ; clk         ; 0.000        ; 0.037      ; 0.633      ;
; 0.512  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[2] ; clk                                                                                                               ; clk         ; 0.000        ; 0.037      ; 0.633      ;
; 0.512  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4]  ; clk                                                                                                               ; clk         ; 0.000        ; 0.037      ; 0.633      ;
; 0.513  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[2] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[4] ; clk                                                                                                               ; clk         ; 0.000        ; 0.037      ; 0.634      ;
; 0.513  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[4] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[6] ; clk                                                                                                               ; clk         ; 0.000        ; 0.037      ; 0.634      ;
; 0.515  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7]  ; clk                                                                                                               ; clk         ; 0.000        ; 0.037      ; 0.636      ;
; 0.515  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[3] ; clk                                                                                                               ; clk         ; 0.000        ; 0.037      ; 0.636      ;
; 0.515  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5]  ; clk                                                                                                               ; clk         ; 0.000        ; 0.037      ; 0.636      ;
; 0.516  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[2] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[5] ; clk                                                                                                               ; clk         ; 0.000        ; 0.037      ; 0.637      ;
; 0.516  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[4] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[7] ; clk                                                                                                               ; clk         ; 0.000        ; 0.037      ; 0.637      ;
; 0.525  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[3] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[6] ; clk                                                                                                               ; clk         ; 0.000        ; 0.037      ; 0.646      ;
; 0.526  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8]  ; clk                                                                                                               ; clk         ; 0.000        ; 0.037      ; 0.647      ;
; 0.526  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4]  ; clk                                                                                                               ; clk         ; 0.000        ; 0.037      ; 0.647      ;
; 0.527  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[1] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[4] ; clk                                                                                                               ; clk         ; 0.000        ; 0.037      ; 0.648      ;
; 0.528  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[3] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[7] ; clk                                                                                                               ; clk         ; 0.000        ; 0.037      ; 0.649      ;
; 0.529  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5]  ; clk                                                                                                               ; clk         ; 0.000        ; 0.037      ; 0.650      ;
; 0.530  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[1] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[5] ; clk                                                                                                               ; clk         ; 0.000        ; 0.037      ; 0.651      ;
; 0.532  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6]  ; clk                                                                                                               ; clk         ; 0.000        ; 0.037      ; 0.653      ;
; 0.535  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7]  ; clk                                                                                                               ; clk         ; 0.000        ; 0.037      ; 0.656      ;
; 0.571  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; clk         ; -0.500       ; 1.465      ; 1.755      ;
; 0.578  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8]  ; clk                                                                                                               ; clk         ; 0.000        ; 0.037      ; 0.699      ;
; 0.578  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[4] ; clk                                                                                                               ; clk         ; 0.000        ; 0.037      ; 0.699      ;
; 0.578  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6]  ; clk                                                                                                               ; clk         ; 0.000        ; 0.037      ; 0.699      ;
; 0.579  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[2] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[6] ; clk                                                                                                               ; clk         ; 0.000        ; 0.037      ; 0.700      ;
; 0.581  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[5] ; clk                                                                                                               ; clk         ; 0.000        ; 0.037      ; 0.702      ;
; 0.581  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7]  ; clk                                                                                                               ; clk         ; 0.000        ; 0.037      ; 0.702      ;
; 0.582  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[2] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[7] ; clk                                                                                                               ; clk         ; 0.000        ; 0.037      ; 0.703      ;
; 0.592  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6]  ; clk                                                                                                               ; clk         ; 0.000        ; 0.037      ; 0.713      ;
; 0.593  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[1] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[6] ; clk                                                                                                               ; clk         ; 0.000        ; 0.037      ; 0.714      ;
; 0.595  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7]  ; clk                                                                                                               ; clk         ; 0.000        ; 0.037      ; 0.716      ;
; 0.596  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[1] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[7] ; clk                                                                                                               ; clk         ; 0.000        ; 0.037      ; 0.717      ;
; 0.598  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8]  ; clk                                                                                                               ; clk         ; 0.000        ; 0.037      ; 0.719      ;
; 0.634  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[1] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; clk         ; -0.500       ; 1.465      ; 1.818      ;
; 0.637  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[2] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; clk         ; -0.500       ; 1.465      ; 1.821      ;
; 0.644  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[6] ; clk                                                                                                               ; clk         ; 0.000        ; 0.037      ; 0.765      ;
; 0.644  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8]  ; clk                                                                                                               ; clk         ; 0.000        ; 0.037      ; 0.765      ;
; 0.647  ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[7] ; clk                                                                                                               ; clk         ; 0.000        ; 0.037      ; 0.768      ;
+--------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0]'                                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------+--------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                              ; To Node                                                ; Launch Clock                                                                                                      ; Latch Clock                                                                                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------+--------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.231 ; controladorcadeia:inst7|pr_state.incrementa_9          ; controladorcadeia:inst7|pr_state.imprime_dt_nl_1       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.542      ; 0.395      ;
; -0.218 ; controladorcadeia:inst7|pr_state.incrementa_1          ; controladorcadeia:inst7|pr_state.imprime_e             ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.742      ; 1.723      ;
; -0.135 ; controladorcadeia:inst7|pr_state.incrementa_12         ; controladorcadeia:inst7|pr_state.imprime_dois_pontos_2 ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.542      ; 0.491      ;
; -0.111 ; controladorcadeia:inst7|pr_state.incrementa_10         ; controladorcadeia:inst7|pr_state.imprime_r             ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.542      ; 0.515      ;
; -0.102 ; controladorcadeia:inst7|pr_state.incrementa_7          ; controladorcadeia:inst7|pr_state.imprime_dois_pontos_1 ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.566      ; 0.548      ;
; -0.035 ; controladorcadeia:inst7|pr_state.incrementa_5          ; controladorcadeia:inst7|pr_state.imprime_n             ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.567      ; 0.616      ;
; 0.108  ; controladorcadeia:inst7|pr_state.incrementa_8          ; controladorcadeia:inst7|pr_state.imprime_dt_nl_0       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.542      ; 0.734      ;
; 0.169  ; controladorcadeia:inst7|pr_state.incrementa_2          ; controladorcadeia:inst7|pr_state.imprime_dois_pontos   ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.543      ; 0.796      ;
; 0.175  ; controladorcadeia:inst7|pr_state.incrementa_11         ; controladorcadeia:inst7|pr_state.imprime_l1            ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.542      ; 0.801      ;
; 0.198  ; controladorcadeia:inst7|pr_state.incrementa_13         ; controladorcadeia:inst7|pr_state.imprime_dt_rl_0       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.566      ; 0.848      ;
; 0.210  ; controladorcadeia:inst7|pr_state.incrementa_14         ; controladorcadeia:inst7|pr_state.imprime_dt_rl_1       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.566      ; 0.860      ;
; 0.213  ; controladorcadeia:inst7|pr_state.return_inicio         ; controladorcadeia:inst7|pr_state.imprime_t             ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.037      ; 0.334      ;
; 0.232  ; controladorcadeia:inst7|pr_state.incrementa_4          ; controladorcadeia:inst7|pr_state.imprime_dt_te_1       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.566      ; 0.882      ;
; 0.235  ; controladorcadeia:inst7|pr_state.incrementa_6          ; controladorcadeia:inst7|pr_state.imprime_l             ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.566      ; 0.885      ;
; 0.265  ; controladorcadeia:inst7|pr_state.imprime_t             ; controladorcadeia:inst7|pr_state.incrementa_1          ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.037      ; 0.386      ;
; 0.322  ; controladorcadeia:inst7|pr_state.incrementa_3          ; controladorcadeia:inst7|pr_state.imprime_dt_te_0       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.542      ; 0.948      ;
; 0.444  ; controladorcadeia:inst7|pr_state.imprime_dt_rl_1       ; controladorcadeia:inst7|pr_state.return_inicio         ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.038      ; 0.566      ;
; 0.492  ; controladorcadeia:inst7|pr_state.incrementa_1          ; controladorcadeia:inst7|pr_state.imprime_e             ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; -0.500       ; 1.742      ; 1.933      ;
; 0.644  ; controladorcadeia:inst7|pr_state.imprime_dt_nl_1       ; controladorcadeia:inst7|pr_state.incrementa_10         ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 0.000        ; -0.401     ; 0.327      ;
; 0.713  ; controladorcadeia:inst7|pr_state.imprime_r             ; controladorcadeia:inst7|pr_state.incrementa_11         ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 0.000        ; -0.401     ; 0.396      ;
; 0.750  ; controladorcadeia:inst7|pr_state.imprime_dt_te_0       ; controladorcadeia:inst7|pr_state.incrementa_4          ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 0.000        ; -0.426     ; 0.408      ;
; 0.763  ; controladorcadeia:inst7|pr_state.imprime_dt_rl_0       ; controladorcadeia:inst7|pr_state.incrementa_14         ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 0.000        ; -0.426     ; 0.421      ;
; 0.786  ; controladorcadeia:inst7|pr_state.imprime_dois_pontos_1 ; controladorcadeia:inst7|pr_state.incrementa_8          ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 0.000        ; -0.401     ; 0.469      ;
; 0.816  ; controladorcadeia:inst7|pr_state.imprime_dois_pontos_2 ; controladorcadeia:inst7|pr_state.incrementa_13         ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 0.000        ; -0.426     ; 0.474      ;
; 0.823  ; controladorcadeia:inst7|pr_state.imprime_dt_te_1       ; controladorcadeia:inst7|pr_state.incrementa_5          ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 0.000        ; -0.426     ; 0.481      ;
; 0.884  ; controladorcadeia:inst7|pr_state.imprime_dt_nl_0       ; controladorcadeia:inst7|pr_state.incrementa_9          ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 0.000        ; -0.401     ; 0.567      ;
; 0.891  ; controladorcadeia:inst7|pr_state.imprime_e             ; controladorcadeia:inst7|pr_state.incrementa_2          ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 0.000        ; -0.402     ; 0.573      ;
; 0.900  ; controladorcadeia:inst7|pr_state.imprime_dois_pontos   ; controladorcadeia:inst7|pr_state.incrementa_3          ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 0.000        ; -0.402     ; 0.582      ;
; 0.904  ; controladorcadeia:inst7|pr_state.imprime_l1            ; controladorcadeia:inst7|pr_state.incrementa_12         ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 0.000        ; -0.401     ; 0.587      ;
; 0.940  ; controladorcadeia:inst7|pr_state.imprime_n             ; controladorcadeia:inst7|pr_state.incrementa_6          ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 0.000        ; -0.427     ; 0.597      ;
; 0.942  ; controladorcadeia:inst7|pr_state.imprime_l             ; controladorcadeia:inst7|pr_state.incrementa_7          ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 0.000        ; -0.426     ; 0.600      ;
+--------+--------------------------------------------------------+--------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'dsf_LCD16xN:inst11|dsf_e_LCD_b'                                                                                                                                                      ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 0.193 ; dsf_LCD16xN:inst11|estado_ant.P25             ; dsf_LCD16xN:inst11|estado_ant.P26             ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; dsf_LCD16xN:inst11|estado_ant.P20             ; dsf_LCD16xN:inst11|estado_ant.P21             ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; dsf_LCD16xN:inst11|estado_ant.P18             ; dsf_LCD16xN:inst11|estado_ant.P19             ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 0.000        ; 0.036      ; 0.313      ;
; 0.194 ; dsf_LCD16xN:inst11|estado_ant.P6              ; dsf_LCD16xN:inst11|estado_ant.P7              ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; dsf_LCD16xN:inst11|estado_ant.P30             ; dsf_LCD16xN:inst11|estado_ant.P31             ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; dsf_LCD16xN:inst11|estado_ant.P22             ; dsf_LCD16xN:inst11|estado_ant.P23             ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; dsf_LCD16xN:inst11|estado_ant.P17             ; dsf_LCD16xN:inst11|estado_ant.P18             ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; dsf_LCD16xN:inst11|estado_ant.P15             ; dsf_LCD16xN:inst11|estado_ant.posicionaAbaixo ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; dsf_LCD16xN:inst11|estado_ant.P19             ; dsf_LCD16xN:inst11|estado_ant.P20             ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 0.000        ; 0.036      ; 0.315      ;
; 0.196 ; dsf_LCD16xN:inst11|estado_ant.P29             ; dsf_LCD16xN:inst11|estado_ant.P30             ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; dsf_LCD16xN:inst11|estado_ant.P23             ; dsf_LCD16xN:inst11|estado_ant.P24             ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; dsf_LCD16xN:inst11|estado_ant.functionSet4    ; dsf_LCD16xN:inst11|estado_ant.clearDisplay    ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 0.000        ; 0.037      ; 0.317      ;
; 0.197 ; dsf_LCD16xN:inst11|estado_ant.functionSet2    ; dsf_LCD16xN:inst11|estado_ant.functionSet3    ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 0.000        ; 0.037      ; 0.318      ;
; 0.199 ; dsf_LCD16xN:inst11|estado_ant.functionSet3    ; dsf_LCD16xN:inst11|estado_ant.functionSet4    ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 0.000        ; 0.037      ; 0.320      ;
; 0.204 ; dsf_LCD16xN:inst11|estado_ant.P10             ; dsf_LCD16xN:inst11|estado_ant.P11             ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; dsf_LCD16xN:inst11|estado_ant.P9              ; dsf_LCD16xN:inst11|estado_ant.P10             ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; dsf_LCD16xN:inst11|estado_ant.P0              ; dsf_LCD16xN:inst11|estado_ant.P1              ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 0.000        ; 0.037      ; 0.325      ;
; 0.205 ; dsf_LCD16xN:inst11|estado_ant.P7              ; dsf_LCD16xN:inst11|estado_ant.P8              ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 0.000        ; 0.037      ; 0.326      ;
; 0.206 ; dsf_LCD16xN:inst11|estado_ant.posicionaAbaixo ; dsf_LCD16xN:inst11|estado_ant.P16             ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 0.000        ; 0.037      ; 0.327      ;
; 0.208 ; dsf_LCD16xN:inst11|estado_ant.functionSet1    ; dsf_LCD16xN:inst11|estado_ant.functionSet2    ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 0.000        ; 0.037      ; 0.329      ;
; 0.210 ; dsf_LCD16xN:inst11|estado_ant.entryMode       ; dsf_LCD16xN:inst11|estado_ant.P0              ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 0.000        ; 0.037      ; 0.331      ;
; 0.215 ; dsf_LCD16xN:inst11|estado_ant.P12             ; dsf_LCD16xN:inst11|estado_ant.P13             ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 0.000        ; 0.037      ; 0.336      ;
; 0.216 ; dsf_LCD16xN:inst11|estado_ant.P13             ; dsf_LCD16xN:inst11|estado_ant.P14             ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 0.000        ; 0.037      ; 0.337      ;
; 0.217 ; dsf_LCD16xN:inst11|estado_ant.P14             ; dsf_LCD16xN:inst11|estado_ant.P15             ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 0.000        ; 0.037      ; 0.338      ;
; 0.222 ; dsf_LCD16xN:inst11|estado_ant.P4              ; dsf_LCD16xN:inst11|estado_ant.P5              ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 0.000        ; 0.234      ; 0.540      ;
; 0.256 ; dsf_LCD16xN:inst11|estado_ant.P28             ; dsf_LCD16xN:inst11|estado_ant.P29             ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 0.000        ; 0.036      ; 0.376      ;
; 0.256 ; dsf_LCD16xN:inst11|estado_ant.P27             ; dsf_LCD16xN:inst11|estado_ant.P28             ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 0.000        ; 0.036      ; 0.376      ;
; 0.256 ; dsf_LCD16xN:inst11|estado_ant.P24             ; dsf_LCD16xN:inst11|estado_ant.P25             ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 0.000        ; 0.036      ; 0.376      ;
; 0.256 ; dsf_LCD16xN:inst11|estado_ant.P21             ; dsf_LCD16xN:inst11|estado_ant.P22             ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 0.000        ; 0.036      ; 0.376      ;
; 0.257 ; dsf_LCD16xN:inst11|estado_ant.P26             ; dsf_LCD16xN:inst11|estado_ant.P27             ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 0.000        ; 0.036      ; 0.377      ;
; 0.267 ; dsf_LCD16xN:inst11|estado_ant.P8              ; dsf_LCD16xN:inst11|estado_ant.P9              ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 0.000        ; 0.037      ; 0.388      ;
; 0.267 ; dsf_LCD16xN:inst11|estado_ant.P2              ; dsf_LCD16xN:inst11|estado_ant.P3              ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 0.000        ; 0.037      ; 0.388      ;
; 0.272 ; dsf_LCD16xN:inst11|estado_ant.displayControl  ; dsf_LCD16xN:inst11|estado_ant.entryMode       ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 0.000        ; 0.037      ; 0.393      ;
; 0.277 ; dsf_LCD16xN:inst11|estado_ant.P3              ; dsf_LCD16xN:inst11|estado_ant.P4              ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 0.000        ; 0.037      ; 0.398      ;
; 0.277 ; dsf_LCD16xN:inst11|estado_ant.clearDisplay    ; dsf_LCD16xN:inst11|estado_ant.displayControl  ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 0.000        ; 0.037      ; 0.398      ;
; 0.321 ; dsf_LCD16xN:inst11|estado_ant.P31             ; dsf_LCD16xN:inst11|estado_ant.returnHome      ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 0.000        ; 0.237      ; 0.642      ;
; 0.373 ; dsf_LCD16xN:inst11|estado_ant.P16             ; dsf_LCD16xN:inst11|estado_ant.P17             ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 0.000        ; 0.035      ; 0.492      ;
; 0.404 ; dsf_LCD16xN:inst11|estado_ant.P5              ; dsf_LCD16xN:inst11|estado_ant.P6              ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 0.000        ; -0.150     ; 0.338      ;
; 0.413 ; dsf_LCD16xN:inst11|estado_ant.P11             ; dsf_LCD16xN:inst11|estado_ant.P12             ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 0.000        ; 0.035      ; 0.532      ;
; 0.446 ; dsf_LCD16xN:inst11|estado_ant.P1              ; dsf_LCD16xN:inst11|estado_ant.P2              ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 0.000        ; 0.033      ; 0.563      ;
; 0.450 ; dsf_LCD16xN:inst11|estado_ant.returnHome      ; dsf_LCD16xN:inst11|estado_ant.P0              ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; 0.000        ; -0.150     ; 0.384      ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'controladorcadeia:inst7|pr_state.incrementa_1'                                                                                                                                                                                                                          ;
+-------+------------------------------------------------+-------------------------------+-------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                       ; Launch Clock                                                                                                      ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+-------------------------------+-------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; 0.814 ; controladorcadeia:inst7|pr_state.return_inicio ; controladorcadeia:inst7|reset ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; controladorcadeia:inst7|pr_state.incrementa_1 ; 0.000        ; -0.525     ; 0.299      ;
+-------+------------------------------------------------+-------------------------------+-------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]'                                                                                                                                     ;
+-------+-------------------------------+-----------------------------------+-----------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                           ; Launch Clock                                  ; Latch Clock                                                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-----------------------------------+-----------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.268 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[9][0]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.592      ; 1.321      ;
; 0.268 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[10][0] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.592      ; 1.321      ;
; 0.268 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[10][5] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.592      ; 1.321      ;
; 0.268 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[9][5]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.592      ; 1.321      ;
; 0.268 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[10][2] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.592      ; 1.321      ;
; 0.268 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[9][2]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.592      ; 1.321      ;
; 0.268 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[9][4]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.592      ; 1.321      ;
; 0.268 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[10][4] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.592      ; 1.321      ;
; 0.268 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[10][3] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.592      ; 1.321      ;
; 0.268 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[10][1] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.592      ; 1.321      ;
; 0.268 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[9][3]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.592      ; 1.321      ;
; 0.268 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[9][1]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.592      ; 1.321      ;
; 0.326 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[1][0]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.592      ; 1.263      ;
; 0.326 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[3][0]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.592      ; 1.263      ;
; 0.326 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[3][5]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.592      ; 1.263      ;
; 0.326 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[1][5]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.592      ; 1.263      ;
; 0.326 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[1][2]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.592      ; 1.263      ;
; 0.326 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[3][4]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.592      ; 1.263      ;
; 0.326 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[1][4]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.592      ; 1.263      ;
; 0.328 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[11][0] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.588      ; 1.257      ;
; 0.328 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[11][5] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.588      ; 1.257      ;
; 0.328 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[2][5]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.588      ; 1.257      ;
; 0.328 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[11][2] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.588      ; 1.257      ;
; 0.328 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[2][2]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.588      ; 1.257      ;
; 0.328 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[11][4] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.588      ; 1.257      ;
; 0.328 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[11][3] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.588      ; 1.257      ;
; 0.328 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[11][1] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.588      ; 1.257      ;
; 0.328 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[2][4]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.588      ; 1.257      ;
; 0.328 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[2][3]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.588      ; 1.257      ;
; 0.328 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[2][1]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.588      ; 1.257      ;
; 0.341 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[3][1]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.590      ; 1.246      ;
; 0.341 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[1][1]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.590      ; 1.246      ;
; 0.354 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[13][5] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.588      ; 1.231      ;
; 0.354 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[13][2] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.588      ; 1.231      ;
; 0.354 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[13][4] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.588      ; 1.231      ;
; 0.354 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[13][1] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.588      ; 1.231      ;
; 0.354 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[0][2]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.588      ; 1.231      ;
; 0.358 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[13][0] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.591      ; 1.230      ;
; 0.358 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[14][0] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.591      ; 1.230      ;
; 0.358 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[14][5] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.591      ; 1.230      ;
; 0.358 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[14][2] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.591      ; 1.230      ;
; 0.358 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[14][4] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.591      ; 1.230      ;
; 0.358 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[14][3] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.591      ; 1.230      ;
; 0.358 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[14][1] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.591      ; 1.230      ;
; 0.358 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[13][3] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.591      ; 1.230      ;
; 0.362 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[4][0]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.592      ; 1.227      ;
; 0.362 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[5][0]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.592      ; 1.227      ;
; 0.362 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[5][5]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.592      ; 1.227      ;
; 0.362 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[4][5]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.592      ; 1.227      ;
; 0.362 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[5][2]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.592      ; 1.227      ;
; 0.362 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[4][2]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.592      ; 1.227      ;
; 0.362 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[5][4]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.592      ; 1.227      ;
; 0.362 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[5][3]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.592      ; 1.227      ;
; 0.362 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[5][1]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.592      ; 1.227      ;
; 0.362 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[4][4]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.592      ; 1.227      ;
; 0.362 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[4][3]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.592      ; 1.227      ;
; 0.362 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[4][1]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.592      ; 1.227      ;
; 0.363 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[3][2]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.587      ; 1.221      ;
; 0.364 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[3][3]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.589      ; 1.222      ;
; 0.364 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[1][3]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.589      ; 1.222      ;
; 0.400 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[12][0] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.590      ; 1.187      ;
; 0.400 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[12][5] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.590      ; 1.187      ;
; 0.400 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[12][2] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.590      ; 1.187      ;
; 0.400 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[12][4] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.590      ; 1.187      ;
; 0.400 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[12][3] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.590      ; 1.187      ;
; 0.400 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[12][1] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.590      ; 1.187      ;
; 0.401 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[7][0]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.591      ; 1.187      ;
; 0.401 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[8][0]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.591      ; 1.187      ;
; 0.401 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[8][5]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.591      ; 1.187      ;
; 0.401 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[7][5]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.591      ; 1.187      ;
; 0.401 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[8][2]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.591      ; 1.187      ;
; 0.401 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[7][2]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.591      ; 1.187      ;
; 0.401 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[7][4]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.591      ; 1.187      ;
; 0.401 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[8][4]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.591      ; 1.187      ;
; 0.401 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[8][3]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.591      ; 1.187      ;
; 0.401 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[8][1]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.591      ; 1.187      ;
; 0.401 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[7][3]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.591      ; 1.187      ;
; 0.401 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[7][1]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.591      ; 1.187      ;
+-------+-------------------------------+-----------------------------------+-----------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]'                                                                                                                                      ;
+-------+-------------------------------+-----------------------------------+-----------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                           ; Launch Clock                                  ; Latch Clock                                                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-----------------------------------+-----------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.218 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[7][0]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.726      ; 1.038      ;
; 0.218 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[8][0]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.726      ; 1.038      ;
; 0.218 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[8][5]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.726      ; 1.038      ;
; 0.218 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[7][5]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.726      ; 1.038      ;
; 0.218 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[8][2]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.726      ; 1.038      ;
; 0.218 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[7][2]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.726      ; 1.038      ;
; 0.218 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[7][4]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.726      ; 1.038      ;
; 0.218 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[8][4]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.726      ; 1.038      ;
; 0.218 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[8][3]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.726      ; 1.038      ;
; 0.218 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[8][1]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.726      ; 1.038      ;
; 0.218 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[7][3]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.726      ; 1.038      ;
; 0.218 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[7][1]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.726      ; 1.038      ;
; 0.230 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[12][0] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.726      ; 1.050      ;
; 0.230 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[12][5] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.726      ; 1.050      ;
; 0.230 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[12][2] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.726      ; 1.050      ;
; 0.230 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[12][4] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.726      ; 1.050      ;
; 0.230 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[12][3] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.726      ; 1.050      ;
; 0.230 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[12][1] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.726      ; 1.050      ;
; 0.249 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[3][3]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.724      ; 1.067      ;
; 0.249 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[1][3]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.724      ; 1.067      ;
; 0.257 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[4][0]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.727      ; 1.078      ;
; 0.257 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[5][0]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.727      ; 1.078      ;
; 0.257 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[5][5]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.727      ; 1.078      ;
; 0.257 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[4][5]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.727      ; 1.078      ;
; 0.257 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[5][2]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.727      ; 1.078      ;
; 0.257 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[3][2]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.722      ; 1.073      ;
; 0.257 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[4][2]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.727      ; 1.078      ;
; 0.257 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[5][4]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.727      ; 1.078      ;
; 0.257 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[5][3]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.727      ; 1.078      ;
; 0.257 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[5][1]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.727      ; 1.078      ;
; 0.257 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[4][4]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.727      ; 1.078      ;
; 0.257 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[4][3]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.727      ; 1.078      ;
; 0.257 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[4][1]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.727      ; 1.078      ;
; 0.258 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[13][0] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.726      ; 1.078      ;
; 0.258 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[14][0] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.726      ; 1.078      ;
; 0.258 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[14][5] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.726      ; 1.078      ;
; 0.258 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[13][5] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.723      ; 1.075      ;
; 0.258 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[14][2] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.726      ; 1.078      ;
; 0.258 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[13][2] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.723      ; 1.075      ;
; 0.258 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[14][4] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.726      ; 1.078      ;
; 0.258 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[13][4] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.723      ; 1.075      ;
; 0.258 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[14][3] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.726      ; 1.078      ;
; 0.258 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[14][1] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.726      ; 1.078      ;
; 0.258 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[13][3] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.726      ; 1.078      ;
; 0.258 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[13][1] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.723      ; 1.075      ;
; 0.258 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[0][2]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.723      ; 1.075      ;
; 0.269 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[3][1]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.725      ; 1.088      ;
; 0.269 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[1][1]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.725      ; 1.088      ;
; 0.282 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[11][0] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.723      ; 1.099      ;
; 0.282 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[11][5] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.723      ; 1.099      ;
; 0.282 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[2][5]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.723      ; 1.099      ;
; 0.282 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[11][2] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.723      ; 1.099      ;
; 0.282 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[2][2]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.723      ; 1.099      ;
; 0.282 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[11][4] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.723      ; 1.099      ;
; 0.282 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[11][3] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.723      ; 1.099      ;
; 0.282 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[11][1] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.723      ; 1.099      ;
; 0.282 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[2][4]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.723      ; 1.099      ;
; 0.282 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[2][3]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.723      ; 1.099      ;
; 0.282 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[2][1]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.723      ; 1.099      ;
; 0.286 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[1][0]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.727      ; 1.107      ;
; 0.286 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[3][0]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.727      ; 1.107      ;
; 0.286 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[3][5]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.727      ; 1.107      ;
; 0.286 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[1][5]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.727      ; 1.107      ;
; 0.286 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[1][2]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.727      ; 1.107      ;
; 0.286 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[3][4]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.727      ; 1.107      ;
; 0.286 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[1][4]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.727      ; 1.107      ;
; 0.320 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[9][0]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.728      ; 1.142      ;
; 0.320 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[10][0] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.728      ; 1.142      ;
; 0.320 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[10][5] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.728      ; 1.142      ;
; 0.320 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[9][5]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.728      ; 1.142      ;
; 0.320 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[10][2] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.728      ; 1.142      ;
; 0.320 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[9][2]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.728      ; 1.142      ;
; 0.320 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[9][4]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.728      ; 1.142      ;
; 0.320 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[10][4] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.728      ; 1.142      ;
; 0.320 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[10][3] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.728      ; 1.142      ;
; 0.320 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[10][1] ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.728      ; 1.142      ;
; 0.320 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[9][3]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.728      ; 1.142      ;
; 0.320 ; controladorcadeia:inst7|reset ; dsf_LCD16xN:inst11|dsf_RAM[9][1]  ; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.728      ; 1.142      ;
+-------+-------------------------------+-----------------------------------+-----------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                                                                    ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ;
; -0.027 ; 0.157        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ;
; -0.027 ; 0.157        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[0] ;
; -0.027 ; 0.157        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[1] ;
; -0.027 ; 0.157        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[2] ;
; -0.027 ; 0.157        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[3] ;
; -0.027 ; 0.157        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[4] ;
; -0.027 ; 0.157        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[5] ;
; -0.027 ; 0.157        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[6] ;
; -0.027 ; 0.157        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[7] ;
; -0.027 ; 0.157        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ;
; -0.026 ; 0.158        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1]  ;
; -0.026 ; 0.158        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2]  ;
; -0.026 ; 0.158        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3]  ;
; -0.026 ; 0.158        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4]  ;
; -0.026 ; 0.158        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5]  ;
; -0.026 ; 0.158        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6]  ;
; -0.026 ; 0.158        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7]  ;
; -0.026 ; 0.158        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8]  ;
; 0.125  ; 0.125        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                                                                       ;
; 0.139  ; 0.139        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                                                                                         ;
; 0.139  ; 0.139        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|outclk                                                                                           ;
; 0.153  ; 0.153        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst6|b2v_inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                       ;
; 0.153  ; 0.153        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst6|b2v_inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                       ;
; 0.153  ; 0.153        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst6|b2v_inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                       ;
; 0.153  ; 0.153        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst6|b2v_inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                       ;
; 0.153  ; 0.153        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst6|b2v_inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                       ;
; 0.153  ; 0.153        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst6|b2v_inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                       ;
; 0.153  ; 0.153        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst6|b2v_inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                       ;
; 0.153  ; 0.153        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst6|b2v_inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                       ;
; 0.153  ; 0.153        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst6|b2v_inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                       ;
; 0.153  ; 0.153        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst6|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                        ;
; 0.153  ; 0.153        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst6|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                        ;
; 0.153  ; 0.153        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst6|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                        ;
; 0.153  ; 0.153        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst6|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                        ;
; 0.153  ; 0.153        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst6|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                        ;
; 0.153  ; 0.153        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst6|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                        ;
; 0.153  ; 0.153        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst6|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                        ;
; 0.153  ; 0.153        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst6|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                        ;
; 0.153  ; 0.153        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst6|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                                                                       ;
; 0.625  ; 0.841        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ;
; 0.625  ; 0.841        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1]  ;
; 0.625  ; 0.841        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2]  ;
; 0.625  ; 0.841        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3]  ;
; 0.625  ; 0.841        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4]  ;
; 0.625  ; 0.841        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5]  ;
; 0.625  ; 0.841        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6]  ;
; 0.625  ; 0.841        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7]  ;
; 0.625  ; 0.841        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8]  ;
; 0.625  ; 0.841        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[0] ;
; 0.625  ; 0.841        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[1] ;
; 0.625  ; 0.841        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[2] ;
; 0.625  ; 0.841        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[3] ;
; 0.625  ; 0.841        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[4] ;
; 0.625  ; 0.841        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[5] ;
; 0.625  ; 0.841        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[6] ;
; 0.625  ; 0.841        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divfreq:inst6|lpm_counter1:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[7] ;
; 0.625  ; 0.841        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ;
; 0.846  ; 0.846        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst6|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                        ;
; 0.846  ; 0.846        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst6|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                        ;
; 0.846  ; 0.846        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst6|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                        ;
; 0.846  ; 0.846        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst6|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                        ;
; 0.846  ; 0.846        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst6|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                        ;
; 0.846  ; 0.846        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst6|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                        ;
; 0.846  ; 0.846        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst6|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                        ;
; 0.846  ; 0.846        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst6|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                                        ;
; 0.847  ; 0.847        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst6|b2v_inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                       ;
; 0.847  ; 0.847        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst6|b2v_inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                       ;
; 0.847  ; 0.847        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst6|b2v_inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                       ;
; 0.847  ; 0.847        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst6|b2v_inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                       ;
; 0.847  ; 0.847        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst6|b2v_inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                       ;
; 0.847  ; 0.847        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst6|b2v_inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                       ;
; 0.847  ; 0.847        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst6|b2v_inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                       ;
; 0.847  ; 0.847        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst6|b2v_inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                       ;
; 0.847  ; 0.847        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst6|b2v_inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                       ;
; 0.847  ; 0.847        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst6|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                        ;
; 0.861  ; 0.861        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                                                                                         ;
; 0.861  ; 0.861        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|outclk                                                                                           ;
; 0.875  ; 0.875        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                                                                       ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]'                                                                 ;
+--------+--------------+----------------+-----------------+------------------------------------------------------------------------------------------------------------------+------------+-----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                                                                                                            ; Clock Edge ; Target                            ;
+--------+--------------+----------------+-----------------+------------------------------------------------------------------------------------------------------------------+------------+-----------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[0][2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[10][0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[10][1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[10][2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[10][3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[10][4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[10][5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[11][0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[11][1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[11][2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[11][3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[11][4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[11][5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[12][0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[12][1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[12][2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[12][3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[12][4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[12][5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[13][0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[13][1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[13][2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[13][3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[13][4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[13][5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[14][0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[14][1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[14][2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[14][3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[14][4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[14][5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[1][0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[1][1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[1][2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[1][3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[1][4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[1][5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[2][1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[2][2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[2][3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[2][4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[2][5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[3][0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[3][1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[3][2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[3][3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[3][4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[3][5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[4][0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[4][1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[4][2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[4][3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[4][4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[4][5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[5][0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[5][1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[5][2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[5][3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[5][4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[5][5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[7][0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[7][1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[7][2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[7][3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[7][4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[7][5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[8][0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[8][1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[8][2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[8][3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[8][4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[8][5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[9][0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[9][1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[9][2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[9][3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[9][4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[9][5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_count[0]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_count[1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_count[2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_count[3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_count[4]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_count[5]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_count[6]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_count[7]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_count[8]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_count[9]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_e_LCD_b    ;
; 0.228  ; 0.412        ; 0.184          ; Low Pulse Width ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_count[9]   ;
; 0.254  ; 0.438        ; 0.184          ; Low Pulse Width ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[0][2]  ;
; 0.254  ; 0.438        ; 0.184          ; Low Pulse Width ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[11][0] ;
; 0.254  ; 0.438        ; 0.184          ; Low Pulse Width ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[11][1] ;
; 0.254  ; 0.438        ; 0.184          ; Low Pulse Width ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[11][2] ;
; 0.254  ; 0.438        ; 0.184          ; Low Pulse Width ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[11][3] ;
; 0.254  ; 0.438        ; 0.184          ; Low Pulse Width ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[11][4] ;
; 0.254  ; 0.438        ; 0.184          ; Low Pulse Width ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[11][5] ;
; 0.254  ; 0.438        ; 0.184          ; Low Pulse Width ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[13][1] ;
; 0.254  ; 0.438        ; 0.184          ; Low Pulse Width ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[13][2] ;
; 0.254  ; 0.438        ; 0.184          ; Low Pulse Width ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; Rise       ; dsf_LCD16xN:inst11|dsf_RAM[13][4] ;
+--------+--------------+----------------+-----------------+------------------------------------------------------------------------------------------------------------------+------------+-----------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'dsf_LCD16xN:inst11|dsf_e_LCD_b'                                                                              ;
+--------+--------------+----------------+------------------+--------------------------------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                          ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+--------------------------------+------------+-----------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P0              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P1              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P10             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P11             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P12             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P13             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P14             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P15             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P16             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P17             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P18             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P19             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P2              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P20             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P21             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P22             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P23             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P24             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P25             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P26             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P27             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P28             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P29             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P3              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P30             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P31             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P4              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P5              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P6              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P7              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P8              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P9              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.clearDisplay    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.displayControl  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.entryMode       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.functionSet1    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.functionSet2    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.functionSet3    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.functionSet4    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.posicionaAbaixo ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.returnHome      ;
; 0.232  ; 0.416        ; 0.184          ; Low Pulse Width  ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P5              ;
; 0.232  ; 0.416        ; 0.184          ; Low Pulse Width  ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.returnHome      ;
; 0.258  ; 0.442        ; 0.184          ; Low Pulse Width  ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P0              ;
; 0.258  ; 0.442        ; 0.184          ; Low Pulse Width  ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P1              ;
; 0.258  ; 0.442        ; 0.184          ; Low Pulse Width  ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P10             ;
; 0.258  ; 0.442        ; 0.184          ; Low Pulse Width  ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P11             ;
; 0.258  ; 0.442        ; 0.184          ; Low Pulse Width  ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P12             ;
; 0.258  ; 0.442        ; 0.184          ; Low Pulse Width  ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P13             ;
; 0.258  ; 0.442        ; 0.184          ; Low Pulse Width  ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P14             ;
; 0.258  ; 0.442        ; 0.184          ; Low Pulse Width  ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P15             ;
; 0.258  ; 0.442        ; 0.184          ; Low Pulse Width  ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P16             ;
; 0.258  ; 0.442        ; 0.184          ; Low Pulse Width  ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P17             ;
; 0.258  ; 0.442        ; 0.184          ; Low Pulse Width  ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P18             ;
; 0.258  ; 0.442        ; 0.184          ; Low Pulse Width  ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P19             ;
; 0.258  ; 0.442        ; 0.184          ; Low Pulse Width  ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P2              ;
; 0.258  ; 0.442        ; 0.184          ; Low Pulse Width  ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P20             ;
; 0.258  ; 0.442        ; 0.184          ; Low Pulse Width  ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P21             ;
; 0.258  ; 0.442        ; 0.184          ; Low Pulse Width  ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P22             ;
; 0.258  ; 0.442        ; 0.184          ; Low Pulse Width  ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P23             ;
; 0.258  ; 0.442        ; 0.184          ; Low Pulse Width  ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P24             ;
; 0.258  ; 0.442        ; 0.184          ; Low Pulse Width  ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P25             ;
; 0.258  ; 0.442        ; 0.184          ; Low Pulse Width  ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P26             ;
; 0.258  ; 0.442        ; 0.184          ; Low Pulse Width  ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P27             ;
; 0.258  ; 0.442        ; 0.184          ; Low Pulse Width  ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P28             ;
; 0.258  ; 0.442        ; 0.184          ; Low Pulse Width  ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P29             ;
; 0.258  ; 0.442        ; 0.184          ; Low Pulse Width  ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P3              ;
; 0.258  ; 0.442        ; 0.184          ; Low Pulse Width  ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P30             ;
; 0.258  ; 0.442        ; 0.184          ; Low Pulse Width  ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P31             ;
; 0.258  ; 0.442        ; 0.184          ; Low Pulse Width  ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P4              ;
; 0.258  ; 0.442        ; 0.184          ; Low Pulse Width  ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P6              ;
; 0.258  ; 0.442        ; 0.184          ; Low Pulse Width  ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P7              ;
; 0.258  ; 0.442        ; 0.184          ; Low Pulse Width  ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P8              ;
; 0.258  ; 0.442        ; 0.184          ; Low Pulse Width  ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P9              ;
; 0.258  ; 0.442        ; 0.184          ; Low Pulse Width  ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.clearDisplay    ;
; 0.258  ; 0.442        ; 0.184          ; Low Pulse Width  ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.displayControl  ;
; 0.258  ; 0.442        ; 0.184          ; Low Pulse Width  ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.entryMode       ;
; 0.258  ; 0.442        ; 0.184          ; Low Pulse Width  ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.functionSet1    ;
; 0.258  ; 0.442        ; 0.184          ; Low Pulse Width  ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.functionSet2    ;
; 0.258  ; 0.442        ; 0.184          ; Low Pulse Width  ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.functionSet3    ;
; 0.258  ; 0.442        ; 0.184          ; Low Pulse Width  ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.functionSet4    ;
; 0.258  ; 0.442        ; 0.184          ; Low Pulse Width  ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.posicionaAbaixo ;
; 0.336  ; 0.552        ; 0.216          ; High Pulse Width ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P17             ;
; 0.336  ; 0.552        ; 0.216          ; High Pulse Width ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P18             ;
; 0.336  ; 0.552        ; 0.216          ; High Pulse Width ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P19             ;
; 0.336  ; 0.552        ; 0.216          ; High Pulse Width ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P20             ;
; 0.336  ; 0.552        ; 0.216          ; High Pulse Width ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P21             ;
; 0.336  ; 0.552        ; 0.216          ; High Pulse Width ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P22             ;
; 0.336  ; 0.552        ; 0.216          ; High Pulse Width ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P23             ;
; 0.336  ; 0.552        ; 0.216          ; High Pulse Width ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P24             ;
; 0.336  ; 0.552        ; 0.216          ; High Pulse Width ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P25             ;
; 0.336  ; 0.552        ; 0.216          ; High Pulse Width ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P26             ;
; 0.336  ; 0.552        ; 0.216          ; High Pulse Width ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P27             ;
; 0.336  ; 0.552        ; 0.216          ; High Pulse Width ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P28             ;
; 0.336  ; 0.552        ; 0.216          ; High Pulse Width ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P29             ;
; 0.336  ; 0.552        ; 0.216          ; High Pulse Width ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P30             ;
; 0.336  ; 0.552        ; 0.216          ; High Pulse Width ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P31             ;
; 0.337  ; 0.553        ; 0.216          ; High Pulse Width ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P10             ;
; 0.337  ; 0.553        ; 0.216          ; High Pulse Width ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P11             ;
; 0.337  ; 0.553        ; 0.216          ; High Pulse Width ; dsf_LCD16xN:inst11|dsf_e_LCD_b ; Rise       ; dsf_LCD16xN:inst11|estado_ant.P6              ;
+--------+--------------+----------------+------------------+--------------------------------+------------+-----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0]'                                                                                                                         ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                             ; Clock Edge ; Target                                                                                   ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.imprime_dois_pontos                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.imprime_dois_pontos_1                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.imprime_dois_pontos_2                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.imprime_dt_nl_0                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.imprime_dt_nl_1                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.imprime_dt_rl_0                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.imprime_dt_rl_1                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.imprime_dt_te_0                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.imprime_dt_te_1                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.imprime_e                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.imprime_l                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.imprime_l1                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.imprime_n                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.imprime_r                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.imprime_t                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_1                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_10                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_11                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_12                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_13                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_14                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_2                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_3                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_4                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_5                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_6                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_7                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_8                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_9                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.return_inicio                                           ;
; 0.166  ; 0.350        ; 0.184          ; Low Pulse Width  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_10                                           ;
; 0.166  ; 0.350        ; 0.184          ; Low Pulse Width  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_11                                           ;
; 0.166  ; 0.350        ; 0.184          ; Low Pulse Width  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_12                                           ;
; 0.166  ; 0.350        ; 0.184          ; Low Pulse Width  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_2                                            ;
; 0.166  ; 0.350        ; 0.184          ; Low Pulse Width  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_3                                            ;
; 0.166  ; 0.350        ; 0.184          ; Low Pulse Width  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_8                                            ;
; 0.166  ; 0.350        ; 0.184          ; Low Pulse Width  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_9                                            ;
; 0.177  ; 0.361        ; 0.184          ; Low Pulse Width  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_13                                           ;
; 0.177  ; 0.361        ; 0.184          ; Low Pulse Width  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_14                                           ;
; 0.177  ; 0.361        ; 0.184          ; Low Pulse Width  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_4                                            ;
; 0.177  ; 0.361        ; 0.184          ; Low Pulse Width  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_5                                            ;
; 0.177  ; 0.361        ; 0.184          ; Low Pulse Width  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_6                                            ;
; 0.177  ; 0.361        ; 0.184          ; Low Pulse Width  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_7                                            ;
; 0.246  ; 0.430        ; 0.184          ; Low Pulse Width  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.imprime_dois_pontos                                     ;
; 0.246  ; 0.430        ; 0.184          ; Low Pulse Width  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.imprime_dois_pontos_1                                   ;
; 0.246  ; 0.430        ; 0.184          ; Low Pulse Width  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.imprime_dois_pontos_2                                   ;
; 0.246  ; 0.430        ; 0.184          ; Low Pulse Width  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.imprime_dt_nl_0                                         ;
; 0.246  ; 0.430        ; 0.184          ; Low Pulse Width  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.imprime_dt_nl_1                                         ;
; 0.246  ; 0.430        ; 0.184          ; Low Pulse Width  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.imprime_dt_rl_0                                         ;
; 0.246  ; 0.430        ; 0.184          ; Low Pulse Width  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.imprime_dt_rl_1                                         ;
; 0.246  ; 0.430        ; 0.184          ; Low Pulse Width  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.imprime_dt_te_0                                         ;
; 0.246  ; 0.430        ; 0.184          ; Low Pulse Width  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.imprime_dt_te_1                                         ;
; 0.246  ; 0.430        ; 0.184          ; Low Pulse Width  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.imprime_e                                               ;
; 0.246  ; 0.430        ; 0.184          ; Low Pulse Width  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.imprime_l                                               ;
; 0.246  ; 0.430        ; 0.184          ; Low Pulse Width  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.imprime_l1                                              ;
; 0.246  ; 0.430        ; 0.184          ; Low Pulse Width  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.imprime_n                                               ;
; 0.246  ; 0.430        ; 0.184          ; Low Pulse Width  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.imprime_r                                               ;
; 0.246  ; 0.430        ; 0.184          ; Low Pulse Width  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.imprime_t                                               ;
; 0.246  ; 0.430        ; 0.184          ; Low Pulse Width  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_1                                            ;
; 0.246  ; 0.430        ; 0.184          ; Low Pulse Width  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.return_inicio                                           ;
; 0.346  ; 0.346        ; 0.000          ; Low Pulse Width  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; inst7|pr_state.incrementa_10|clk                                                         ;
; 0.346  ; 0.346        ; 0.000          ; Low Pulse Width  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; inst7|pr_state.incrementa_11|clk                                                         ;
; 0.346  ; 0.346        ; 0.000          ; Low Pulse Width  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; inst7|pr_state.incrementa_12|clk                                                         ;
; 0.346  ; 0.346        ; 0.000          ; Low Pulse Width  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; inst7|pr_state.incrementa_2|clk                                                          ;
; 0.346  ; 0.346        ; 0.000          ; Low Pulse Width  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; inst7|pr_state.incrementa_3|clk                                                          ;
; 0.346  ; 0.346        ; 0.000          ; Low Pulse Width  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; inst7|pr_state.incrementa_8|clk                                                          ;
; 0.346  ; 0.346        ; 0.000          ; Low Pulse Width  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; inst7|pr_state.incrementa_9|clk                                                          ;
; 0.349  ; 0.565        ; 0.216          ; High Pulse Width ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.imprime_dt_nl_0                                         ;
; 0.349  ; 0.565        ; 0.216          ; High Pulse Width ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.imprime_dt_nl_1                                         ;
; 0.349  ; 0.565        ; 0.216          ; High Pulse Width ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.imprime_r                                               ;
; 0.350  ; 0.566        ; 0.216          ; High Pulse Width ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.imprime_dois_pontos                                     ;
; 0.350  ; 0.566        ; 0.216          ; High Pulse Width ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.imprime_dois_pontos_1                                   ;
; 0.350  ; 0.566        ; 0.216          ; High Pulse Width ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.imprime_dois_pontos_2                                   ;
; 0.350  ; 0.566        ; 0.216          ; High Pulse Width ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.imprime_dt_rl_0                                         ;
; 0.350  ; 0.566        ; 0.216          ; High Pulse Width ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.imprime_dt_rl_1                                         ;
; 0.350  ; 0.566        ; 0.216          ; High Pulse Width ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.imprime_dt_te_0                                         ;
; 0.350  ; 0.566        ; 0.216          ; High Pulse Width ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.imprime_dt_te_1                                         ;
; 0.350  ; 0.566        ; 0.216          ; High Pulse Width ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.imprime_e                                               ;
; 0.350  ; 0.566        ; 0.216          ; High Pulse Width ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.imprime_l                                               ;
; 0.350  ; 0.566        ; 0.216          ; High Pulse Width ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.imprime_l1                                              ;
; 0.350  ; 0.566        ; 0.216          ; High Pulse Width ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.imprime_n                                               ;
; 0.350  ; 0.566        ; 0.216          ; High Pulse Width ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.imprime_t                                               ;
; 0.350  ; 0.566        ; 0.216          ; High Pulse Width ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_1                                            ;
; 0.350  ; 0.566        ; 0.216          ; High Pulse Width ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.return_inicio                                           ;
; 0.357  ; 0.357        ; 0.000          ; Low Pulse Width  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; inst7|pr_state.incrementa_13|clk                                                         ;
; 0.357  ; 0.357        ; 0.000          ; Low Pulse Width  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; inst7|pr_state.incrementa_14|clk                                                         ;
; 0.357  ; 0.357        ; 0.000          ; Low Pulse Width  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; inst7|pr_state.incrementa_4|clk                                                          ;
; 0.357  ; 0.357        ; 0.000          ; Low Pulse Width  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; inst7|pr_state.incrementa_5|clk                                                          ;
; 0.357  ; 0.357        ; 0.000          ; Low Pulse Width  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; inst7|pr_state.incrementa_6|clk                                                          ;
; 0.357  ; 0.357        ; 0.000          ; Low Pulse Width  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; inst7|pr_state.incrementa_7|clk                                                          ;
; 0.415  ; 0.631        ; 0.216          ; High Pulse Width ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_13                                           ;
; 0.415  ; 0.631        ; 0.216          ; High Pulse Width ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_14                                           ;
; 0.415  ; 0.631        ; 0.216          ; High Pulse Width ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_4                                            ;
; 0.415  ; 0.631        ; 0.216          ; High Pulse Width ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_5                                            ;
; 0.415  ; 0.631        ; 0.216          ; High Pulse Width ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_6                                            ;
; 0.415  ; 0.631        ; 0.216          ; High Pulse Width ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_7                                            ;
; 0.417  ; 0.417        ; 0.000          ; Low Pulse Width  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; inst6|b2v_inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~clkctrl|inclk[0] ;
; 0.417  ; 0.417        ; 0.000          ; Low Pulse Width  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; inst6|b2v_inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~clkctrl|outclk   ;
; 0.426  ; 0.426        ; 0.000          ; Low Pulse Width  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; inst7|pr_state.imprime_dois_pontos_1|clk                                                 ;
; 0.426  ; 0.426        ; 0.000          ; Low Pulse Width  ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; Rise       ; inst7|pr_state.imprime_dois_pontos_2|clk                                                 ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'controladorcadeia:inst7|pr_state.incrementa_1'                                                             ;
+-------+--------------+----------------+------------------+-----------------------------------------------+------------+-------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                         ; Clock Edge ; Target                        ;
+-------+--------------+----------------+------------------+-----------------------------------------------+------------+-------------------------------+
; 0.387 ; 0.387        ; 0.000          ; Low Pulse Width  ; controladorcadeia:inst7|pr_state.incrementa_1 ; Rise       ; inst7|reset|datac             ;
; 0.393 ; 0.393        ; 0.000          ; Low Pulse Width  ; controladorcadeia:inst7|pr_state.incrementa_1 ; Rise       ; controladorcadeia:inst7|reset ;
; 0.419 ; 0.419        ; 0.000          ; Low Pulse Width  ; controladorcadeia:inst7|pr_state.incrementa_1 ; Rise       ; inst7|WideOr18~2|combout      ;
; 0.433 ; 0.433        ; 0.000          ; Low Pulse Width  ; controladorcadeia:inst7|pr_state.incrementa_1 ; Rise       ; inst7|WideOr18~2|dataa        ;
; 0.457 ; 0.457        ; 0.000          ; Low Pulse Width  ; controladorcadeia:inst7|pr_state.incrementa_1 ; Rise       ; inst7|WideOr18~0|datab        ;
; 0.461 ; 0.461        ; 0.000          ; Low Pulse Width  ; controladorcadeia:inst7|pr_state.incrementa_1 ; Rise       ; inst7|WideOr18~0|combout      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controladorcadeia:inst7|pr_state.incrementa_1 ; Rise       ; inst7|pr_state.incrementa_1|q ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controladorcadeia:inst7|pr_state.incrementa_1 ; Rise       ; inst7|pr_state.incrementa_1|q ;
; 0.531 ; 0.531        ; 0.000          ; High Pulse Width ; controladorcadeia:inst7|pr_state.incrementa_1 ; Rise       ; inst7|WideOr18~0|combout      ;
; 0.542 ; 0.542        ; 0.000          ; High Pulse Width ; controladorcadeia:inst7|pr_state.incrementa_1 ; Rise       ; inst7|WideOr18~0|datab        ;
; 0.558 ; 0.558        ; 0.000          ; High Pulse Width ; controladorcadeia:inst7|pr_state.incrementa_1 ; Rise       ; inst7|WideOr18~2|dataa        ;
; 0.571 ; 0.571        ; 0.000          ; High Pulse Width ; controladorcadeia:inst7|pr_state.incrementa_1 ; Rise       ; inst7|WideOr18~2|combout      ;
; 0.595 ; 0.595        ; 0.000          ; High Pulse Width ; controladorcadeia:inst7|pr_state.incrementa_1 ; Rise       ; controladorcadeia:inst7|reset ;
; 0.601 ; 0.601        ; 0.000          ; High Pulse Width ; controladorcadeia:inst7|pr_state.incrementa_1 ; Rise       ; inst7|reset|datac             ;
+-------+--------------+----------------+------------------+-----------------------------------------------+------------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                                                                                                  ;
+-----------+------------------------------------------------------------------------------------------------------------------+-------+-------+------------+------------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                       ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                                  ;
+-----------+------------------------------------------------------------------------------------------------------------------+-------+-------+------------+------------------------------------------------------------------------------------------------------------------+
; cin       ; clk                                                                                                              ; 3.347 ; 3.915 ; Rise       ; clk                                                                                                              ;
; d1[*]     ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 2.151 ; 2.893 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d1[0]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.533 ; 2.204 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d1[1]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 2.151 ; 2.893 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d1[2]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.545 ; 2.210 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d1[3]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.719 ; 2.415 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
; d2[*]     ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.874 ; 2.608 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d2[0]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.874 ; 2.608 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d2[1]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.843 ; 2.567 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d2[2]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.737 ; 2.428 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d2[3]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.868 ; 2.571 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
; d3[*]     ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.877 ; 2.574 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d3[0]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.757 ; 2.463 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d3[1]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.877 ; 2.574 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d3[2]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.821 ; 2.526 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d3[3]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.349 ; 1.673 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
; d4[*]     ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.977 ; 2.701 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d4[0]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.827 ; 2.536 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d4[1]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.783 ; 2.493 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d4[2]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.868 ; 2.602 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d4[3]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.977 ; 2.701 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
; d5[*]     ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 2.338 ; 3.124 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d5[0]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 2.338 ; 3.124 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d5[1]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.696 ; 2.382 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d5[2]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 2.163 ; 2.933 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d5[3]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.725 ; 2.404 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
; d6[*]     ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 2.425 ; 3.198 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d6[0]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 2.425 ; 3.198 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d6[1]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.563 ; 2.242 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d6[2]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 2.126 ; 2.882 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d6[3]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 1.540 ; 1.885 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
+-----------+------------------------------------------------------------------------------------------------------------------+-------+-------+------------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                                                                                                     ;
+-----------+------------------------------------------------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                       ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                                  ;
+-----------+------------------------------------------------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------------------------------------------------+
; cin       ; clk                                                                                                              ; -0.982 ; -1.531 ; Rise       ; clk                                                                                                              ;
; d1[*]     ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -0.498 ; -1.082 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d1[0]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -0.498 ; -1.082 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d1[1]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -1.231 ; -1.886 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d1[2]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -0.685 ; -1.277 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d1[3]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -0.698 ; -1.301 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
; d2[*]     ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -0.804 ; -1.445 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d2[0]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -0.804 ; -1.445 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d2[1]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -0.926 ; -1.564 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d2[2]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -0.863 ; -1.462 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d2[3]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -0.846 ; -1.468 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
; d3[*]     ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -0.325 ; -0.589 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d3[0]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -0.713 ; -1.333 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d3[1]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -0.979 ; -1.600 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d3[2]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -0.922 ; -1.557 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d3[3]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -0.325 ; -0.589 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
; d4[*]     ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -0.759 ; -1.372 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d4[0]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -0.759 ; -1.372 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d4[1]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -0.863 ; -1.507 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d4[2]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -0.988 ; -1.623 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d4[3]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -0.943 ; -1.564 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
; d5[*]     ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -0.709 ; -1.306 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d5[0]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -1.249 ; -1.941 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d5[1]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -0.799 ; -1.417 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d5[2]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -1.277 ; -1.971 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d5[3]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -0.709 ; -1.306 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
; d6[*]     ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -0.500 ; -0.781 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d6[0]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -1.340 ; -2.035 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d6[1]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -0.684 ; -1.297 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d6[2]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -1.211 ; -1.887 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d6[3]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -0.500 ; -0.781 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
+-----------+------------------------------------------------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                            ;
+-------------+-------------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------------+
; Data Port   ; Clock Port                                                                                                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                                   ;
+-------------+-------------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------------+
; dt[*]       ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; 3.849 ; 3.839 ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;
;  dt[0]      ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; 2.994 ;       ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;
;  dt[2]      ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; 3.715 ;       ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;
;  dt[4]      ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;       ; 3.611 ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;
;  dt[5]      ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;       ; 3.839 ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;
;  dt[6]      ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; 3.849 ;       ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;
; e           ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; 3.324 ; 3.378 ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;
; dt[*]       ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; 3.866 ; 3.876 ; Fall       ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;
;  dt[0]      ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;       ; 3.133 ; Fall       ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;
;  dt[2]      ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;       ; 3.701 ; Fall       ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;
;  dt[4]      ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; 3.467 ;       ; Fall       ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;
;  dt[5]      ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; 3.866 ;       ; Fall       ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;
;  dt[6]      ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;       ; 3.876 ; Fall       ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;
; saida[*]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; 6.463 ; 6.630 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ;
;  saida[0]   ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; 5.837 ; 6.082 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ;
;  saida[1]   ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; 5.417 ; 5.622 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ;
;  saida[2]   ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; 6.108 ; 6.384 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ;
;  saida[3]   ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; 5.669 ; 5.887 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ;
;  saida[4]   ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; 6.290 ; 6.630 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ;
;  saida[5]   ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; 6.463 ; 6.626 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ;
;  saida[6]   ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; 6.052 ; 5.942 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ;
; dt[*]       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 5.809 ; 5.819 ; Rise       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ;
;  dt[0]      ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 5.155 ; 5.343 ; Rise       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ;
;  dt[1]      ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 5.385 ; 5.512 ; Rise       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ;
;  dt[2]      ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 5.650 ; 5.644 ; Rise       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ;
;  dt[3]      ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 5.267 ; 5.403 ; Rise       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ;
;  dt[4]      ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 5.410 ; 5.546 ; Rise       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ;
;  dt[5]      ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 5.809 ; 5.774 ; Rise       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ;
;  dt[6]      ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 5.784 ; 5.819 ; Rise       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ;
; dsf_RS_o    ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ; 4.838 ; 4.761 ; Rise       ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ;
; dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ; 2.531 ;       ; Rise       ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ;
; saida[*]    ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ; 6.470 ; 6.620 ; Rise       ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ;
;  saida[0]   ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ; 6.021 ; 6.315 ; Rise       ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ;
;  saida[1]   ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ; 5.958 ; 6.248 ; Rise       ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ;
;  saida[2]   ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ; 6.276 ; 6.593 ; Rise       ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ;
;  saida[3]   ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ; 6.151 ; 6.422 ; Rise       ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ;
;  saida[4]   ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ; 6.063 ; 6.267 ; Rise       ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ;
;  saida[5]   ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ; 6.470 ; 6.620 ; Rise       ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ;
;  saida[6]   ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ; 6.046 ; 5.949 ; Rise       ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ;
;  saida[7]   ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ; 4.668 ; 4.826 ; Rise       ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ;
; dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ;       ; 2.635 ; Fall       ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ;
+-------------+-------------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                                    ;
+-------------+-------------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------------+
; Data Port   ; Clock Port                                                                                                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                                   ;
+-------------+-------------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------------+
; dt[*]       ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; 2.867 ; 3.487 ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;
;  dt[0]      ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; 2.867 ;       ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;
;  dt[2]      ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; 3.587 ;       ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;
;  dt[4]      ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;       ; 3.487 ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;
;  dt[5]      ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;       ; 3.703 ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;
;  dt[6]      ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; 3.713 ;       ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;
; e           ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; 3.205 ; 3.256 ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;
; dt[*]       ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; 3.349 ; 2.980 ; Fall       ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;
;  dt[0]      ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;       ; 2.980 ; Fall       ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;
;  dt[2]      ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;       ; 3.574 ; Fall       ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;
;  dt[4]      ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; 3.349 ;       ; Fall       ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;
;  dt[5]      ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; 3.729 ;       ; Fall       ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;
;  dt[6]      ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;       ; 3.739 ; Fall       ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;
; saida[*]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; 4.141 ; 4.176 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ;
;  saida[0]   ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; 4.594 ; 4.696 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ;
;  saida[1]   ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; 4.268 ; 4.320 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ;
;  saida[2]   ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; 4.141 ; 4.176 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ;
;  saida[3]   ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; 4.729 ; 4.797 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ;
;  saida[4]   ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; 4.757 ; 4.904 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ;
;  saida[5]   ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; 4.973 ; 5.124 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ;
;  saida[6]   ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; 4.570 ; 4.473 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ;
; dt[*]       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 4.099 ; 4.210 ; Rise       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ;
;  dt[0]      ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 4.099 ; 4.210 ; Rise       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ;
;  dt[1]      ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 4.264 ; 4.248 ; Rise       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ;
;  dt[2]      ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 4.415 ; 4.536 ; Rise       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ;
;  dt[3]      ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 4.323 ; 4.400 ; Rise       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ;
;  dt[4]      ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 4.861 ; 4.931 ; Rise       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ;
;  dt[5]      ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 4.811 ; 4.754 ; Rise       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ;
;  dt[6]      ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 4.764 ; 4.821 ; Rise       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ;
; dsf_RS_o    ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ; 4.338 ; 4.264 ; Rise       ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ;
; dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ; 2.450 ;       ; Rise       ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ;
; saida[*]    ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ; 4.106 ; 4.200 ; Rise       ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ;
;  saida[0]   ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ; 4.106 ; 4.200 ; Rise       ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ;
;  saida[1]   ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ; 4.409 ; 4.512 ; Rise       ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ;
;  saida[2]   ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ; 4.319 ; 4.421 ; Rise       ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ;
;  saida[3]   ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ; 5.014 ; 5.153 ; Rise       ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ;
;  saida[4]   ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ; 5.056 ; 5.262 ; Rise       ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ;
;  saida[5]   ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ; 4.299 ; 4.319 ; Rise       ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ;
;  saida[6]   ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ; 4.737 ; 4.723 ; Rise       ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ;
;  saida[7]   ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ; 4.375 ; 4.492 ; Rise       ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ;
; dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ;       ; 2.550 ; Fall       ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ;
+-------------+-------------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; d1[0]      ; dt[0]       ; 4.499 ;    ;    ; 5.136 ;
; d1[1]      ; dt[1]       ; 5.345 ;    ;    ; 6.068 ;
; d1[2]      ; dt[2]       ; 4.962 ;    ;    ; 5.627 ;
; d1[3]      ; dt[3]       ; 4.867 ;    ;    ; 5.551 ;
; d2[0]      ; dt[0]       ; 4.840 ;    ;    ; 5.540 ;
; d2[1]      ; dt[1]       ; 5.037 ;    ;    ; 5.742 ;
; d2[2]      ; dt[2]       ; 5.154 ;    ;    ; 5.845 ;
; d2[3]      ; dt[3]       ; 5.016 ;    ;    ; 5.707 ;
; d3[0]      ; dt[0]       ; 4.723 ;    ;    ; 5.395 ;
; d3[1]      ; dt[1]       ; 5.071 ;    ;    ; 5.749 ;
; d3[2]      ; dt[2]       ; 5.238 ;    ;    ; 5.943 ;
; d3[3]      ; dt[3]       ; 4.497 ;    ;    ; 4.809 ;
; d4[0]      ; dt[0]       ; 4.793 ;    ;    ; 5.468 ;
; d4[1]      ; dt[1]       ; 4.977 ;    ;    ; 5.668 ;
; d4[2]      ; dt[2]       ; 5.285 ;    ;    ; 6.019 ;
; d4[3]      ; dt[3]       ; 5.125 ;    ;    ; 5.837 ;
; d5[0]      ; dt[0]       ; 5.304 ;    ;    ; 6.056 ;
; d5[1]      ; dt[1]       ; 4.890 ;    ;    ; 5.557 ;
; d5[2]      ; dt[2]       ; 5.580 ;    ;    ; 6.350 ;
; d5[3]      ; dt[3]       ; 4.873 ;    ;    ; 5.540 ;
; d6[0]      ; dt[0]       ; 5.391 ;    ;    ; 6.130 ;
; d6[1]      ; dt[1]       ; 4.757 ;    ;    ; 5.417 ;
; d6[2]      ; dt[2]       ; 5.543 ;    ;    ; 6.299 ;
; d6[3]      ; dt[3]       ; 4.688 ;    ;    ; 5.021 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; d1[0]      ; dt[0]       ; 4.339 ;    ;    ; 4.954 ;
; d1[1]      ; dt[1]       ; 5.140 ;    ;    ; 5.832 ;
; d1[2]      ; dt[2]       ; 4.792 ;    ;    ; 5.446 ;
; d1[3]      ; dt[3]       ; 4.693 ;    ;    ; 5.353 ;
; d2[0]      ; dt[0]       ; 4.645 ;    ;    ; 5.317 ;
; d2[1]      ; dt[1]       ; 4.835 ;    ;    ; 5.510 ;
; d2[2]      ; dt[2]       ; 4.970 ;    ;    ; 5.631 ;
; d2[3]      ; dt[3]       ; 4.841 ;    ;    ; 5.520 ;
; d3[0]      ; dt[0]       ; 4.554 ;    ;    ; 5.205 ;
; d3[1]      ; dt[1]       ; 4.888 ;    ;    ; 5.546 ;
; d3[2]      ; dt[2]       ; 5.029 ;    ;    ; 5.726 ;
; d3[3]      ; dt[3]       ; 4.320 ;    ;    ; 4.641 ;
; d4[0]      ; dt[0]       ; 4.600 ;    ;    ; 5.244 ;
; d4[1]      ; dt[1]       ; 4.772 ;    ;    ; 5.453 ;
; d4[2]      ; dt[2]       ; 5.095 ;    ;    ; 5.792 ;
; d4[3]      ; dt[3]       ; 4.938 ;    ;    ; 5.616 ;
; d5[0]      ; dt[0]       ; 5.090 ;    ;    ; 5.813 ;
; d5[1]      ; dt[1]       ; 4.708 ;    ;    ; 5.363 ;
; d5[2]      ; dt[2]       ; 5.384 ;    ;    ; 6.140 ;
; d5[3]      ; dt[3]       ; 4.704 ;    ;    ; 5.358 ;
; d6[0]      ; dt[0]       ; 5.181 ;    ;    ; 5.907 ;
; d6[1]      ; dt[1]       ; 4.593 ;    ;    ; 5.243 ;
; d6[2]      ; dt[2]       ; 5.318 ;    ;    ; 6.056 ;
; d6[3]      ; dt[3]       ; 4.495 ;    ;    ; 4.833 ;
+------------+-------------+-------+----+----+-------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                                                ;
+--------------------------------------------------------------------------------------------------------------------+----------+---------+----------+---------+---------------------+
; Clock                                                                                                              ; Setup    ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------------------------------------------------------------------------+----------+---------+----------+---------+---------------------+
; Worst-case Slack                                                                                                   ; -4.128   ; -1.871  ; -0.401   ; 0.218   ; -3.000              ;
;  clk                                                                                                               ; -4.128   ; -1.617  ; N/A      ; N/A     ; -3.000              ;
;  controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; -1.431   ; 0.814   ; N/A      ; N/A     ; 0.387               ;
;  divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; -3.478   ; -1.871  ; -0.401   ; 0.218   ; -1.000              ;
;  divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; -1.159   ; -0.282  ; N/A      ; N/A     ; -1.000              ;
;  dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ; -0.274   ; 0.193   ; N/A      ; N/A     ; -1.000              ;
; Design-wide TNS                                                                                                    ; -345.059 ; -20.659 ; -21.938  ; 0.0     ; -181.478            ;
;  clk                                                                                                               ; -64.019  ; -10.475 ; N/A      ; N/A     ; -21.478             ;
;  controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; -1.431   ; 0.000   ; N/A      ; N/A     ; 0.000               ;
;  divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; -265.818 ; -9.623  ; -21.938  ; 0.000   ; -89.000             ;
;  divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; -12.809  ; -0.832  ; N/A      ; N/A     ; -30.000             ;
;  dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ; -0.982   ; 0.000   ; N/A      ; N/A     ; -41.000             ;
+--------------------------------------------------------------------------------------------------------------------+----------+---------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                                                                                                  ;
+-----------+------------------------------------------------------------------------------------------------------------------+-------+-------+------------+------------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                       ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                                  ;
+-----------+------------------------------------------------------------------------------------------------------------------+-------+-------+------------+------------------------------------------------------------------------------------------------------------------+
; cin       ; clk                                                                                                              ; 6.089 ; 6.425 ; Rise       ; clk                                                                                                              ;
; d1[*]     ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 4.040 ; 4.551 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d1[0]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 2.894 ; 3.371 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d1[1]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 4.040 ; 4.551 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d1[2]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 2.874 ; 3.348 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d1[3]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 3.181 ; 3.659 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
; d2[*]     ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 3.490 ; 4.021 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d2[0]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 3.490 ; 4.021 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d2[1]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 3.422 ; 3.984 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d2[2]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 3.219 ; 3.718 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d2[3]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 3.481 ; 3.926 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
; d3[*]     ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 3.515 ; 4.005 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d3[0]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 3.263 ; 3.786 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d3[1]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 3.515 ; 4.005 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d3[2]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 3.449 ; 3.909 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d3[3]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 2.432 ; 2.530 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
; d4[*]     ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 3.656 ; 4.194 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d4[0]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 3.407 ; 3.914 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d4[1]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 3.319 ; 3.858 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d4[2]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 3.513 ; 4.017 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d4[3]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 3.656 ; 4.194 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
; d5[*]     ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 4.312 ; 4.860 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d5[0]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 4.312 ; 4.860 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d5[1]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 3.199 ; 3.693 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d5[2]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 3.976 ; 4.509 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d5[3]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 3.204 ; 3.683 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
; d6[*]     ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 4.414 ; 4.939 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d6[0]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 4.414 ; 4.939 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d6[1]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 2.982 ; 3.455 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d6[2]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 3.920 ; 4.479 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d6[3]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 2.779 ; 2.852 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
+-----------+------------------------------------------------------------------------------------------------------------------+-------+-------+------------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                                                                                                     ;
+-----------+------------------------------------------------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                       ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                                  ;
+-----------+------------------------------------------------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------------------------------------------------+
; cin       ; clk                                                                                                              ; -0.982 ; -1.531 ; Rise       ; clk                                                                                                              ;
; d1[*]     ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -0.498 ; -1.082 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d1[0]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -0.498 ; -1.082 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d1[1]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -1.231 ; -1.886 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d1[2]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -0.685 ; -1.277 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d1[3]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -0.698 ; -1.301 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
; d2[*]     ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -0.804 ; -1.445 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d2[0]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -0.804 ; -1.445 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d2[1]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -0.926 ; -1.564 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d2[2]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -0.863 ; -1.462 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d2[3]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -0.846 ; -1.468 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
; d3[*]     ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -0.325 ; -0.589 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d3[0]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -0.713 ; -1.333 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d3[1]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -0.979 ; -1.600 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d3[2]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -0.922 ; -1.557 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d3[3]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -0.325 ; -0.589 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
; d4[*]     ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -0.759 ; -1.372 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d4[0]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -0.759 ; -1.372 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d4[1]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -0.863 ; -1.507 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d4[2]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -0.988 ; -1.623 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d4[3]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -0.943 ; -1.564 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
; d5[*]     ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -0.709 ; -1.306 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d5[0]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -1.249 ; -1.941 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d5[1]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -0.799 ; -1.417 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d5[2]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -1.277 ; -1.971 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d5[3]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -0.709 ; -1.306 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
; d6[*]     ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -0.500 ; -0.781 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d6[0]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -1.340 ; -2.035 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d6[1]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -0.684 ; -1.297 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d6[2]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -1.211 ; -1.887 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
;  d6[3]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; -0.500 ; -0.781 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
+-----------+------------------------------------------------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                              ;
+-------------+-------------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------------+
; Data Port   ; Clock Port                                                                                                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                                   ;
+-------------+-------------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------------+
; dt[*]       ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; 6.595  ; 6.585  ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;
;  dt[0]      ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; 5.191  ;        ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;
;  dt[2]      ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; 6.353  ;        ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;
;  dt[4]      ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;        ; 5.856  ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;
;  dt[5]      ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;        ; 6.585  ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;
;  dt[6]      ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; 6.595  ;        ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;
; e           ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; 5.845  ; 5.740  ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;
; dt[*]       ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; 6.479  ; 6.489  ; Fall       ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;
;  dt[0]      ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;        ; 5.179  ; Fall       ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;
;  dt[2]      ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;        ; 6.252  ; Fall       ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;
;  dt[4]      ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; 5.964  ;        ; Fall       ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;
;  dt[5]      ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; 6.479  ;        ; Fall       ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;
;  dt[6]      ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;        ; 6.489  ; Fall       ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;
; saida[*]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; 11.207 ; 11.126 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ;
;  saida[0]   ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; 10.246 ; 10.183 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ;
;  saida[1]   ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; 9.454  ; 9.467  ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ;
;  saida[2]   ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; 10.680 ; 10.659 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ;
;  saida[3]   ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; 9.777  ; 9.858  ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ;
;  saida[4]   ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; 10.971 ; 11.028 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ;
;  saida[5]   ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; 11.207 ; 11.126 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ;
;  saida[6]   ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; 10.181 ; 10.263 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ;
; dt[*]       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 9.950  ; 9.940  ; Rise       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ;
;  dt[0]      ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 8.973  ; 8.933  ; Rise       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ;
;  dt[1]      ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 9.331  ; 9.321  ; Rise       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ;
;  dt[2]      ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 9.708  ; 9.598  ; Rise       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ;
;  dt[3]      ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 9.100  ; 9.100  ; Rise       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ;
;  dt[4]      ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 9.310  ; 9.211  ; Rise       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ;
;  dt[5]      ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 9.825  ; 9.940  ; Rise       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ;
;  dt[6]      ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 9.950  ; 9.835  ; Rise       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ;
; dsf_RS_o    ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ; 8.147  ; 8.213  ; Rise       ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ;
; dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ; 4.324  ;        ; Rise       ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ;
; saida[*]    ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ; 11.234 ; 11.139 ; Rise       ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ;
;  saida[0]   ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ; 10.527 ; 10.502 ; Rise       ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ;
;  saida[1]   ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ; 10.418 ; 10.437 ; Rise       ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ;
;  saida[2]   ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ; 10.977 ; 11.019 ; Rise       ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ;
;  saida[3]   ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ; 10.607 ; 10.679 ; Rise       ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ;
;  saida[4]   ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ; 10.480 ; 10.508 ; Rise       ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ;
;  saida[5]   ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ; 11.234 ; 11.139 ; Rise       ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ;
;  saida[6]   ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ; 10.194 ; 10.290 ; Rise       ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ;
;  saida[7]   ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ; 8.028  ; 8.036  ; Rise       ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ;
; dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ;        ; 4.245  ; Fall       ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ;
+-------------+-------------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                                    ;
+-------------+-------------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------------+
; Data Port   ; Clock Port                                                                                                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                                   ;
+-------------+-------------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------------+
; dt[*]       ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; 2.867 ; 3.487 ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;
;  dt[0]      ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; 2.867 ;       ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;
;  dt[2]      ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; 3.587 ;       ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;
;  dt[4]      ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;       ; 3.487 ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;
;  dt[5]      ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;       ; 3.703 ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;
;  dt[6]      ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; 3.713 ;       ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;
; e           ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; 3.205 ; 3.256 ; Rise       ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;
; dt[*]       ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; 3.349 ; 2.980 ; Fall       ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;
;  dt[0]      ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;       ; 2.980 ; Fall       ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;
;  dt[2]      ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;       ; 3.574 ; Fall       ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;
;  dt[4]      ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; 3.349 ;       ; Fall       ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;
;  dt[5]      ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; 3.729 ;       ; Fall       ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;
;  dt[6]      ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;       ; 3.739 ; Fall       ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ;
; saida[*]    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; 4.141 ; 4.176 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ;
;  saida[0]   ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; 4.594 ; 4.696 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ;
;  saida[1]   ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; 4.268 ; 4.320 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ;
;  saida[2]   ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; 4.141 ; 4.176 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ;
;  saida[3]   ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; 4.729 ; 4.797 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ;
;  saida[4]   ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; 4.757 ; 4.904 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ;
;  saida[5]   ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; 4.973 ; 5.124 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ;
;  saida[6]   ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; 4.570 ; 4.473 ; Rise       ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ;
; dt[*]       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 4.099 ; 4.210 ; Rise       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ;
;  dt[0]      ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 4.099 ; 4.210 ; Rise       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ;
;  dt[1]      ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 4.264 ; 4.248 ; Rise       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ;
;  dt[2]      ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 4.415 ; 4.536 ; Rise       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ;
;  dt[3]      ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 4.323 ; 4.400 ; Rise       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ;
;  dt[4]      ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 4.861 ; 4.931 ; Rise       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ;
;  dt[5]      ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 4.811 ; 4.754 ; Rise       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ;
;  dt[6]      ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 4.764 ; 4.821 ; Rise       ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ;
; dsf_RS_o    ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ; 4.338 ; 4.264 ; Rise       ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ;
; dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ; 2.450 ;       ; Rise       ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ;
; saida[*]    ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ; 4.106 ; 4.200 ; Rise       ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ;
;  saida[0]   ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ; 4.106 ; 4.200 ; Rise       ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ;
;  saida[1]   ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ; 4.409 ; 4.512 ; Rise       ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ;
;  saida[2]   ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ; 4.319 ; 4.421 ; Rise       ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ;
;  saida[3]   ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ; 5.014 ; 5.153 ; Rise       ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ;
;  saida[4]   ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ; 5.056 ; 5.262 ; Rise       ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ;
;  saida[5]   ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ; 4.299 ; 4.319 ; Rise       ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ;
;  saida[6]   ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ; 4.737 ; 4.723 ; Rise       ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ;
;  saida[7]   ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ; 4.375 ; 4.492 ; Rise       ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ;
; dsf_e_LCD_b ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ;       ; 2.550 ; Fall       ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ;
+-------------+-------------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Propagation Delay                                   ;
+------------+-------------+-------+----+----+--------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF     ;
+------------+-------------+-------+----+----+--------+
; d1[0]      ; dt[0]       ; 7.809 ;    ;    ; 8.164  ;
; d1[1]      ; dt[1]       ; 9.281 ;    ;    ; 9.674  ;
; d1[2]      ; dt[2]       ; 8.562 ;    ;    ; 8.918  ;
; d1[3]      ; dt[3]       ; 8.405 ;    ;    ; 8.773  ;
; d2[0]      ; dt[0]       ; 8.405 ;    ;    ; 8.814  ;
; d2[1]      ; dt[1]       ; 8.663 ;    ;    ; 9.107  ;
; d2[2]      ; dt[2]       ; 8.907 ;    ;    ; 9.288  ;
; d2[3]      ; dt[3]       ; 8.705 ;    ;    ; 9.040  ;
; d3[0]      ; dt[0]       ; 8.178 ;    ;    ; 8.579  ;
; d3[1]      ; dt[1]       ; 8.756 ;    ;    ; 9.128  ;
; d3[2]      ; dt[2]       ; 9.137 ;    ;    ; 9.479  ;
; d3[3]      ; dt[3]       ; 7.656 ;    ;    ; 7.644  ;
; d4[0]      ; dt[0]       ; 8.322 ;    ;    ; 8.707  ;
; d4[1]      ; dt[1]       ; 8.560 ;    ;    ; 8.981  ;
; d4[2]      ; dt[2]       ; 9.201 ;    ;    ; 9.587  ;
; d4[3]      ; dt[3]       ; 8.880 ;    ;    ; 9.308  ;
; d5[0]      ; dt[0]       ; 9.227 ;    ;    ; 9.653  ;
; d5[1]      ; dt[1]       ; 8.440 ;    ;    ; 8.816  ;
; d5[2]      ; dt[2]       ; 9.664 ;    ;    ; 10.079 ;
; d5[3]      ; dt[3]       ; 8.428 ;    ;    ; 8.797  ;
; d6[0]      ; dt[0]       ; 9.329 ;    ;    ; 9.732  ;
; d6[1]      ; dt[1]       ; 8.223 ;    ;    ; 8.578  ;
; d6[2]      ; dt[2]       ; 9.608 ;    ;    ; 10.049 ;
; d6[3]      ; dt[3]       ; 8.003 ;    ;    ; 7.966  ;
+------------+-------------+-------+----+----+--------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; d1[0]      ; dt[0]       ; 4.339 ;    ;    ; 4.954 ;
; d1[1]      ; dt[1]       ; 5.140 ;    ;    ; 5.832 ;
; d1[2]      ; dt[2]       ; 4.792 ;    ;    ; 5.446 ;
; d1[3]      ; dt[3]       ; 4.693 ;    ;    ; 5.353 ;
; d2[0]      ; dt[0]       ; 4.645 ;    ;    ; 5.317 ;
; d2[1]      ; dt[1]       ; 4.835 ;    ;    ; 5.510 ;
; d2[2]      ; dt[2]       ; 4.970 ;    ;    ; 5.631 ;
; d2[3]      ; dt[3]       ; 4.841 ;    ;    ; 5.520 ;
; d3[0]      ; dt[0]       ; 4.554 ;    ;    ; 5.205 ;
; d3[1]      ; dt[1]       ; 4.888 ;    ;    ; 5.546 ;
; d3[2]      ; dt[2]       ; 5.029 ;    ;    ; 5.726 ;
; d3[3]      ; dt[3]       ; 4.320 ;    ;    ; 4.641 ;
; d4[0]      ; dt[0]       ; 4.600 ;    ;    ; 5.244 ;
; d4[1]      ; dt[1]       ; 4.772 ;    ;    ; 5.453 ;
; d4[2]      ; dt[2]       ; 5.095 ;    ;    ; 5.792 ;
; d4[3]      ; dt[3]       ; 4.938 ;    ;    ; 5.616 ;
; d5[0]      ; dt[0]       ; 5.090 ;    ;    ; 5.813 ;
; d5[1]      ; dt[1]       ; 4.708 ;    ;    ; 5.363 ;
; d5[2]      ; dt[2]       ; 5.384 ;    ;    ; 6.140 ;
; d5[3]      ; dt[3]       ; 4.704 ;    ;    ; 5.358 ;
; d6[0]      ; dt[0]       ; 5.181 ;    ;    ; 5.907 ;
; d6[1]      ; dt[1]       ; 4.593 ;    ;    ; 5.243 ;
; d6[2]      ; dt[2]       ; 5.318 ;    ;    ; 6.056 ;
; d6[3]      ; dt[3]       ; 4.495 ;    ;    ; 4.833 ;
+------------+-------------+-------+----+----+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; dsf_RS_o      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dsf_RW_o      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dsf_e_LCD_b   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; e             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dt[7]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dt[6]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dt[5]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dt[4]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dt[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dt[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dt[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dt[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; saida[7]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; saida[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; saida[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; saida[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; saida[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; saida[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; saida[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; saida[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_NCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+-------------------------------------------------------------------+
; Input Transition Times                                            ;
+----------------+--------------+-----------------+-----------------+
; Pin            ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+----------------+--------------+-----------------+-----------------+
; d6[3]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; d3[3]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; d4[3]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; d5[3]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; d1[3]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; d2[3]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; d5[2]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; d6[2]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; d3[2]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; d4[2]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; d1[2]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; d2[2]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; d6[1]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; d5[1]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; d4[1]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; d3[1]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; d2[1]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; d1[1]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; d6[0]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; d5[0]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; d3[0]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; d4[0]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; d1[0]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; d2[0]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cin            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO~  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_NCSO~  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+----------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; dsf_RS_o      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00317 V          ; 0.179 V                              ; 0.007 V                              ; 4.7e-10 s                   ; 4.72e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00317 V         ; 0.179 V                             ; 0.007 V                             ; 4.7e-10 s                  ; 4.72e-10 s                 ; No                        ; Yes                       ;
; dsf_RW_o      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00339 V          ; 0.206 V                              ; 0.007 V                              ; 2.77e-10 s                  ; 3.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00339 V         ; 0.206 V                             ; 0.007 V                             ; 2.77e-10 s                 ; 3.24e-10 s                 ; Yes                       ; Yes                       ;
; dsf_e_LCD_b   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00317 V          ; 0.179 V                              ; 0.007 V                              ; 4.7e-10 s                   ; 4.72e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00317 V         ; 0.179 V                             ; 0.007 V                             ; 4.7e-10 s                  ; 4.72e-10 s                 ; No                        ; Yes                       ;
; e             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00317 V          ; 0.179 V                              ; 0.007 V                              ; 4.7e-10 s                   ; 4.72e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00317 V         ; 0.179 V                             ; 0.007 V                             ; 4.7e-10 s                  ; 4.72e-10 s                 ; No                        ; Yes                       ;
; dt[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.16e-09 V                   ; 2.37 V              ; -0.00861 V          ; 0.168 V                              ; 0.038 V                              ; 6.79e-10 s                  ; 6.49e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.16e-09 V                  ; 2.37 V             ; -0.00861 V         ; 0.168 V                             ; 0.038 V                             ; 6.79e-10 s                 ; 6.49e-10 s                 ; No                        ; Yes                       ;
; dt[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00339 V          ; 0.206 V                              ; 0.007 V                              ; 2.77e-10 s                  ; 3.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00339 V         ; 0.206 V                             ; 0.007 V                             ; 2.77e-10 s                 ; 3.24e-10 s                 ; Yes                       ; Yes                       ;
; dt[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00339 V          ; 0.206 V                              ; 0.007 V                              ; 2.77e-10 s                  ; 3.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00339 V         ; 0.206 V                             ; 0.007 V                             ; 2.77e-10 s                 ; 3.24e-10 s                 ; Yes                       ; Yes                       ;
; dt[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00317 V          ; 0.179 V                              ; 0.007 V                              ; 4.7e-10 s                   ; 4.72e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00317 V         ; 0.179 V                             ; 0.007 V                             ; 4.7e-10 s                  ; 4.72e-10 s                 ; No                        ; Yes                       ;
; dt[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00317 V          ; 0.179 V                              ; 0.007 V                              ; 4.7e-10 s                   ; 4.72e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00317 V         ; 0.179 V                             ; 0.007 V                             ; 4.7e-10 s                  ; 4.72e-10 s                 ; No                        ; Yes                       ;
; dt[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00317 V          ; 0.179 V                              ; 0.007 V                              ; 4.7e-10 s                   ; 4.72e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00317 V         ; 0.179 V                             ; 0.007 V                             ; 4.7e-10 s                  ; 4.72e-10 s                 ; No                        ; Yes                       ;
; dt[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00317 V          ; 0.179 V                              ; 0.007 V                              ; 4.7e-10 s                   ; 4.72e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00317 V         ; 0.179 V                             ; 0.007 V                             ; 4.7e-10 s                  ; 4.72e-10 s                 ; No                        ; Yes                       ;
; dt[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00317 V          ; 0.179 V                              ; 0.007 V                              ; 4.7e-10 s                   ; 4.72e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00317 V         ; 0.179 V                             ; 0.007 V                             ; 4.7e-10 s                  ; 4.72e-10 s                 ; No                        ; Yes                       ;
; saida[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00317 V          ; 0.179 V                              ; 0.007 V                              ; 4.7e-10 s                   ; 4.72e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00317 V         ; 0.179 V                             ; 0.007 V                             ; 4.7e-10 s                  ; 4.72e-10 s                 ; No                        ; Yes                       ;
; saida[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00317 V          ; 0.179 V                              ; 0.007 V                              ; 4.7e-10 s                   ; 4.72e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00317 V         ; 0.179 V                             ; 0.007 V                             ; 4.7e-10 s                  ; 4.72e-10 s                 ; No                        ; Yes                       ;
; saida[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00317 V          ; 0.179 V                              ; 0.007 V                              ; 4.7e-10 s                   ; 4.72e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00317 V         ; 0.179 V                             ; 0.007 V                             ; 4.7e-10 s                  ; 4.72e-10 s                 ; No                        ; Yes                       ;
; saida[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00317 V          ; 0.179 V                              ; 0.007 V                              ; 4.7e-10 s                   ; 4.72e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00317 V         ; 0.179 V                             ; 0.007 V                             ; 4.7e-10 s                  ; 4.72e-10 s                 ; No                        ; Yes                       ;
; saida[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.16e-09 V                   ; 2.37 V              ; -0.00861 V          ; 0.168 V                              ; 0.038 V                              ; 6.79e-10 s                  ; 6.49e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.16e-09 V                  ; 2.37 V             ; -0.00861 V         ; 0.168 V                             ; 0.038 V                             ; 6.79e-10 s                 ; 6.49e-10 s                 ; No                        ; Yes                       ;
; saida[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00339 V          ; 0.206 V                              ; 0.007 V                              ; 2.77e-10 s                  ; 3.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00339 V         ; 0.206 V                             ; 0.007 V                             ; 2.77e-10 s                 ; 3.24e-10 s                 ; Yes                       ; Yes                       ;
; saida[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00317 V          ; 0.179 V                              ; 0.007 V                              ; 4.7e-10 s                   ; 4.72e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00317 V         ; 0.179 V                             ; 0.007 V                             ; 4.7e-10 s                  ; 4.72e-10 s                 ; No                        ; Yes                       ;
; saida[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00317 V          ; 0.179 V                              ; 0.007 V                              ; 4.7e-10 s                   ; 4.72e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00317 V         ; 0.179 V                             ; 0.007 V                             ; 4.7e-10 s                  ; 4.72e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_NCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.76e-09 V                   ; 2.4 V               ; -0.034 V            ; 0.102 V                              ; 0.065 V                              ; 2.49e-10 s                  ; 3.49e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.76e-09 V                  ; 2.4 V              ; -0.034 V           ; 0.102 V                             ; 0.065 V                             ; 2.49e-10 s                 ; 3.49e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.94e-09 V                   ; 2.39 V              ; -0.034 V            ; 0.156 V                              ; 0.09 V                               ; 2.68e-10 s                  ; 2.6e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.94e-09 V                  ; 2.39 V             ; -0.034 V           ; 0.156 V                             ; 0.09 V                              ; 2.68e-10 s                 ; 2.6e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; dsf_RS_o      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.36 V              ; -0.00833 V          ; 0.113 V                              ; 0.035 V                              ; 6.32e-10 s                  ; 5.89e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.36 V             ; -0.00833 V         ; 0.113 V                             ; 0.035 V                             ; 6.32e-10 s                 ; 5.89e-10 s                 ; No                        ; Yes                       ;
; dsf_RW_o      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.37 V              ; -0.00606 V          ; 0.107 V                              ; 0.021 V                              ; 4.26e-10 s                  ; 4.03e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.37 V             ; -0.00606 V         ; 0.107 V                             ; 0.021 V                             ; 4.26e-10 s                 ; 4.03e-10 s                 ; Yes                       ; Yes                       ;
; dsf_e_LCD_b   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.36 V              ; -0.00833 V          ; 0.113 V                              ; 0.035 V                              ; 6.32e-10 s                  ; 5.89e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.36 V             ; -0.00833 V         ; 0.113 V                             ; 0.035 V                             ; 6.32e-10 s                 ; 5.89e-10 s                 ; No                        ; Yes                       ;
; e             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.36 V              ; -0.00833 V          ; 0.113 V                              ; 0.035 V                              ; 6.32e-10 s                  ; 5.89e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.36 V             ; -0.00833 V         ; 0.113 V                             ; 0.035 V                             ; 6.32e-10 s                 ; 5.89e-10 s                 ; No                        ; Yes                       ;
; dt[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.13e-07 V                   ; 2.35 V              ; -0.00662 V          ; 0.129 V                              ; 0.049 V                              ; 8.55e-10 s                  ; 8.01e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.13e-07 V                  ; 2.35 V             ; -0.00662 V         ; 0.129 V                             ; 0.049 V                             ; 8.55e-10 s                 ; 8.01e-10 s                 ; No                        ; Yes                       ;
; dt[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.37 V              ; -0.00606 V          ; 0.107 V                              ; 0.021 V                              ; 4.26e-10 s                  ; 4.03e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.37 V             ; -0.00606 V         ; 0.107 V                             ; 0.021 V                             ; 4.26e-10 s                 ; 4.03e-10 s                 ; Yes                       ; Yes                       ;
; dt[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.37 V              ; -0.00606 V          ; 0.107 V                              ; 0.021 V                              ; 4.26e-10 s                  ; 4.03e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.37 V             ; -0.00606 V         ; 0.107 V                             ; 0.021 V                             ; 4.26e-10 s                 ; 4.03e-10 s                 ; Yes                       ; Yes                       ;
; dt[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.36 V              ; -0.00833 V          ; 0.113 V                              ; 0.035 V                              ; 6.32e-10 s                  ; 5.89e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.36 V             ; -0.00833 V         ; 0.113 V                             ; 0.035 V                             ; 6.32e-10 s                 ; 5.89e-10 s                 ; No                        ; Yes                       ;
; dt[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.36 V              ; -0.00833 V          ; 0.113 V                              ; 0.035 V                              ; 6.32e-10 s                  ; 5.89e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.36 V             ; -0.00833 V         ; 0.113 V                             ; 0.035 V                             ; 6.32e-10 s                 ; 5.89e-10 s                 ; No                        ; Yes                       ;
; dt[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.36 V              ; -0.00833 V          ; 0.113 V                              ; 0.035 V                              ; 6.32e-10 s                  ; 5.89e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.36 V             ; -0.00833 V         ; 0.113 V                             ; 0.035 V                             ; 6.32e-10 s                 ; 5.89e-10 s                 ; No                        ; Yes                       ;
; dt[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.36 V              ; -0.00833 V          ; 0.113 V                              ; 0.035 V                              ; 6.32e-10 s                  ; 5.89e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.36 V             ; -0.00833 V         ; 0.113 V                             ; 0.035 V                             ; 6.32e-10 s                 ; 5.89e-10 s                 ; No                        ; Yes                       ;
; dt[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.36 V              ; -0.00833 V          ; 0.113 V                              ; 0.035 V                              ; 6.32e-10 s                  ; 5.89e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.36 V             ; -0.00833 V         ; 0.113 V                             ; 0.035 V                             ; 6.32e-10 s                 ; 5.89e-10 s                 ; No                        ; Yes                       ;
; saida[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.36 V              ; -0.00833 V          ; 0.113 V                              ; 0.035 V                              ; 6.32e-10 s                  ; 5.89e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.36 V             ; -0.00833 V         ; 0.113 V                             ; 0.035 V                             ; 6.32e-10 s                 ; 5.89e-10 s                 ; No                        ; Yes                       ;
; saida[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.36 V              ; -0.00833 V          ; 0.113 V                              ; 0.035 V                              ; 6.32e-10 s                  ; 5.89e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.36 V             ; -0.00833 V         ; 0.113 V                             ; 0.035 V                             ; 6.32e-10 s                 ; 5.89e-10 s                 ; No                        ; Yes                       ;
; saida[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.36 V              ; -0.00833 V          ; 0.113 V                              ; 0.035 V                              ; 6.32e-10 s                  ; 5.89e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.36 V             ; -0.00833 V         ; 0.113 V                             ; 0.035 V                             ; 6.32e-10 s                 ; 5.89e-10 s                 ; No                        ; Yes                       ;
; saida[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.36 V              ; -0.00833 V          ; 0.113 V                              ; 0.035 V                              ; 6.32e-10 s                  ; 5.89e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.36 V             ; -0.00833 V         ; 0.113 V                             ; 0.035 V                             ; 6.32e-10 s                 ; 5.89e-10 s                 ; No                        ; Yes                       ;
; saida[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.13e-07 V                   ; 2.35 V              ; -0.00662 V          ; 0.129 V                              ; 0.049 V                              ; 8.55e-10 s                  ; 8.01e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.13e-07 V                  ; 2.35 V             ; -0.00662 V         ; 0.129 V                             ; 0.049 V                             ; 8.55e-10 s                 ; 8.01e-10 s                 ; No                        ; Yes                       ;
; saida[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.37 V              ; -0.00606 V          ; 0.107 V                              ; 0.021 V                              ; 4.26e-10 s                  ; 4.03e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.37 V             ; -0.00606 V         ; 0.107 V                             ; 0.021 V                             ; 4.26e-10 s                 ; 4.03e-10 s                 ; Yes                       ; Yes                       ;
; saida[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.36 V              ; -0.00833 V          ; 0.113 V                              ; 0.035 V                              ; 6.32e-10 s                  ; 5.89e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.36 V             ; -0.00833 V         ; 0.113 V                             ; 0.035 V                             ; 6.32e-10 s                 ; 5.89e-10 s                 ; No                        ; Yes                       ;
; saida[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.36 V              ; -0.00833 V          ; 0.113 V                              ; 0.035 V                              ; 6.32e-10 s                  ; 5.89e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.36 V             ; -0.00833 V         ; 0.113 V                             ; 0.035 V                             ; 6.32e-10 s                 ; 5.89e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_NCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.93e-07 V                   ; 2.37 V              ; -0.0278 V           ; 0.106 V                              ; 0.115 V                              ; 2.69e-10 s                  ; 4.05e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.93e-07 V                  ; 2.37 V             ; -0.0278 V          ; 0.106 V                             ; 0.115 V                             ; 2.69e-10 s                 ; 4.05e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.76e-07 V                   ; 2.36 V              ; -0.00527 V          ; 0.088 V                              ; 0.006 V                              ; 4.05e-10 s                  ; 3.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.76e-07 V                  ; 2.36 V             ; -0.00527 V         ; 0.088 V                             ; 0.006 V                             ; 4.05e-10 s                 ; 3.35e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; dsf_RS_o      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.72 V              ; -0.0215 V           ; 0.161 V                              ; 0.061 V                              ; 4.44e-10 s                  ; 4.06e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.72 V             ; -0.0215 V          ; 0.161 V                             ; 0.061 V                             ; 4.44e-10 s                 ; 4.06e-10 s                 ; No                        ; Yes                       ;
; dsf_RW_o      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.73 V              ; -0.0205 V           ; 0.17 V                               ; 0.027 V                              ; 2.58e-10 s                  ; 2.57e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.73 V             ; -0.0205 V          ; 0.17 V                              ; 0.027 V                             ; 2.58e-10 s                 ; 2.57e-10 s                 ; Yes                       ; Yes                       ;
; dsf_e_LCD_b   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.72 V              ; -0.0215 V           ; 0.161 V                              ; 0.061 V                              ; 4.44e-10 s                  ; 4.06e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.72 V             ; -0.0215 V          ; 0.161 V                             ; 0.061 V                             ; 4.44e-10 s                 ; 4.06e-10 s                 ; No                        ; Yes                       ;
; e             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.72 V              ; -0.0215 V           ; 0.161 V                              ; 0.061 V                              ; 4.44e-10 s                  ; 4.06e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.72 V             ; -0.0215 V          ; 0.161 V                             ; 0.061 V                             ; 4.44e-10 s                 ; 4.06e-10 s                 ; No                        ; Yes                       ;
; dt[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.16e-08 V                   ; 2.71 V              ; -0.0171 V           ; 0.273 V                              ; 0.065 V                              ; 4.95e-10 s                  ; 5.37e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.16e-08 V                  ; 2.71 V             ; -0.0171 V          ; 0.273 V                             ; 0.065 V                             ; 4.95e-10 s                 ; 5.37e-10 s                 ; No                        ; Yes                       ;
; dt[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.73 V              ; -0.0205 V           ; 0.17 V                               ; 0.027 V                              ; 2.58e-10 s                  ; 2.57e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.73 V             ; -0.0205 V          ; 0.17 V                              ; 0.027 V                             ; 2.58e-10 s                 ; 2.57e-10 s                 ; Yes                       ; Yes                       ;
; dt[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.73 V              ; -0.0205 V           ; 0.17 V                               ; 0.027 V                              ; 2.58e-10 s                  ; 2.57e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.73 V             ; -0.0205 V          ; 0.17 V                              ; 0.027 V                             ; 2.58e-10 s                 ; 2.57e-10 s                 ; Yes                       ; Yes                       ;
; dt[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.72 V              ; -0.0215 V           ; 0.161 V                              ; 0.061 V                              ; 4.44e-10 s                  ; 4.06e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.72 V             ; -0.0215 V          ; 0.161 V                             ; 0.061 V                             ; 4.44e-10 s                 ; 4.06e-10 s                 ; No                        ; Yes                       ;
; dt[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.72 V              ; -0.0215 V           ; 0.161 V                              ; 0.061 V                              ; 4.44e-10 s                  ; 4.06e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.72 V             ; -0.0215 V          ; 0.161 V                             ; 0.061 V                             ; 4.44e-10 s                 ; 4.06e-10 s                 ; No                        ; Yes                       ;
; dt[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.72 V              ; -0.0215 V           ; 0.161 V                              ; 0.061 V                              ; 4.44e-10 s                  ; 4.06e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.72 V             ; -0.0215 V          ; 0.161 V                             ; 0.061 V                             ; 4.44e-10 s                 ; 4.06e-10 s                 ; No                        ; Yes                       ;
; dt[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.72 V              ; -0.0215 V           ; 0.161 V                              ; 0.061 V                              ; 4.44e-10 s                  ; 4.06e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.72 V             ; -0.0215 V          ; 0.161 V                             ; 0.061 V                             ; 4.44e-10 s                 ; 4.06e-10 s                 ; No                        ; Yes                       ;
; dt[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.72 V              ; -0.0215 V           ; 0.161 V                              ; 0.061 V                              ; 4.44e-10 s                  ; 4.06e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.72 V             ; -0.0215 V          ; 0.161 V                             ; 0.061 V                             ; 4.44e-10 s                 ; 4.06e-10 s                 ; No                        ; Yes                       ;
; saida[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.72 V              ; -0.0215 V           ; 0.161 V                              ; 0.061 V                              ; 4.44e-10 s                  ; 4.06e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.72 V             ; -0.0215 V          ; 0.161 V                             ; 0.061 V                             ; 4.44e-10 s                 ; 4.06e-10 s                 ; No                        ; Yes                       ;
; saida[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.72 V              ; -0.0215 V           ; 0.161 V                              ; 0.061 V                              ; 4.44e-10 s                  ; 4.06e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.72 V             ; -0.0215 V          ; 0.161 V                             ; 0.061 V                             ; 4.44e-10 s                 ; 4.06e-10 s                 ; No                        ; Yes                       ;
; saida[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.72 V              ; -0.0215 V           ; 0.161 V                              ; 0.061 V                              ; 4.44e-10 s                  ; 4.06e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.72 V             ; -0.0215 V          ; 0.161 V                             ; 0.061 V                             ; 4.44e-10 s                 ; 4.06e-10 s                 ; No                        ; Yes                       ;
; saida[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.72 V              ; -0.0215 V           ; 0.161 V                              ; 0.061 V                              ; 4.44e-10 s                  ; 4.06e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.72 V             ; -0.0215 V          ; 0.161 V                             ; 0.061 V                             ; 4.44e-10 s                 ; 4.06e-10 s                 ; No                        ; Yes                       ;
; saida[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.16e-08 V                   ; 2.71 V              ; -0.0171 V           ; 0.273 V                              ; 0.065 V                              ; 4.95e-10 s                  ; 5.37e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.16e-08 V                  ; 2.71 V             ; -0.0171 V          ; 0.273 V                             ; 0.065 V                             ; 4.95e-10 s                 ; 5.37e-10 s                 ; No                        ; Yes                       ;
; saida[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.73 V              ; -0.0205 V           ; 0.17 V                               ; 0.027 V                              ; 2.58e-10 s                  ; 2.57e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.73 V             ; -0.0205 V          ; 0.17 V                              ; 0.027 V                             ; 2.58e-10 s                 ; 2.57e-10 s                 ; Yes                       ; Yes                       ;
; saida[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.72 V              ; -0.0215 V           ; 0.161 V                              ; 0.061 V                              ; 4.44e-10 s                  ; 4.06e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.72 V             ; -0.0215 V          ; 0.161 V                             ; 0.061 V                             ; 4.44e-10 s                 ; 4.06e-10 s                 ; No                        ; Yes                       ;
; saida[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.72 V              ; -0.0215 V           ; 0.161 V                              ; 0.061 V                              ; 4.44e-10 s                  ; 4.06e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.72 V             ; -0.0215 V          ; 0.161 V                             ; 0.061 V                             ; 4.44e-10 s                 ; 4.06e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_NCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.06e-08 V                   ; 2.86 V              ; -0.0341 V           ; 0.364 V                              ; 0.046 V                              ; 1.17e-10 s                  ; 2.6e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 3.06e-08 V                  ; 2.86 V             ; -0.0341 V          ; 0.364 V                             ; 0.046 V                             ; 1.17e-10 s                 ; 2.6e-10 s                  ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.81e-08 V                   ; 2.72 V              ; -0.0533 V           ; 0.144 V                              ; 0.088 V                              ; 2.55e-10 s                  ; 2.14e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.81e-08 V                  ; 2.72 V             ; -0.0533 V          ; 0.144 V                             ; 0.088 V                             ; 2.55e-10 s                 ; 2.14e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                        ; To Clock                                                                                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; clk                                                                                                               ; clk                                                                                                               ; 776      ; 0        ; 0        ; 0        ;
; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; clk                                                                                                               ; 79       ; 79       ; 0        ; 0        ;
; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; clk                                                                                                               ; 1        ; 1        ; 0        ; 0        ;
; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; 1        ; 0        ; 0        ; 0        ;
; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; 124      ; 124      ; 0        ; 0        ;
; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; 422      ; 0        ; 0        ; 0        ;
; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; 6608     ; 0        ; 0        ; 0        ;
; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; 1        ; 1        ; 0        ; 0        ;
; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 1        ; 1        ; 0        ; 0        ;
; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 29       ; 0        ; 0        ; 0        ;
; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ; 41       ; 0        ; 0        ; 0        ;
+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                        ; To Clock                                                                                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; clk                                                                                                               ; clk                                                                                                               ; 776      ; 0        ; 0        ; 0        ;
; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; clk                                                                                                               ; 79       ; 79       ; 0        ; 0        ;
; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; clk                                                                                                               ; 1        ; 1        ; 0        ; 0        ;
; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; 1        ; 0        ; 0        ; 0        ;
; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; 124      ; 124      ; 0        ; 0        ;
; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; 422      ; 0        ; 0        ; 0        ;
; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; 6608     ; 0        ; 0        ; 0        ;
; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; 1        ; 1        ; 0        ; 0        ;
; controladorcadeia:inst7|pr_state.incrementa_1                                                                     ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 1        ; 1        ; 0        ; 0        ;
; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; 29       ; 0        ; 0        ; 0        ;
; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ; dsf_LCD16xN:inst11|dsf_e_LCD_b                                                                                    ; 41       ; 0        ; 0        ; 0        ;
+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                                                           ;
+-----------------------------------------------+------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                    ; To Clock                                                                                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------+------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 78       ; 0        ; 0        ; 0        ;
+-----------------------------------------------+------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                                                            ;
+-----------------------------------------------+------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                    ; To Clock                                                                                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------+------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; controladorcadeia:inst7|pr_state.incrementa_1 ; divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; 78       ; 0        ; 0        ; 0        ;
+-----------------------------------------------+------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 25    ; 25   ;
; Unconstrained Input Port Paths  ; 348   ; 348  ;
; Unconstrained Output Ports      ; 18    ; 18   ;
; Unconstrained Output Port Paths ; 358   ; 358  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Sun Apr 22 17:31:01 2018
Info: Command: quartus_sta COMPLETA -c COMPLETA
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Warning (335093): TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'COMPLETA.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]
    Info (332105): create_clock -period 1.000 -name clk clk
    Info (332105): create_clock -period 1.000 -name dsf_LCD16xN:inst11|dsf_e_LCD_b dsf_LCD16xN:inst11|dsf_e_LCD_b
    Info (332105): create_clock -period 1.000 -name divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0]
    Info (332105): create_clock -period 1.000 -name controladorcadeia:inst7|pr_state.incrementa_1 controladorcadeia:inst7|pr_state.incrementa_1
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.128
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.128             -64.019 clk 
    Info (332119):    -3.478            -265.818 divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] 
    Info (332119):    -1.431              -1.431 controladorcadeia:inst7|pr_state.incrementa_1 
    Info (332119):    -1.159             -12.809 divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] 
    Info (332119):    -0.274              -0.982 dsf_LCD16xN:inst11|dsf_e_LCD_b 
Info (332146): Worst-case hold slack is -1.871
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.871              -9.554 divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] 
    Info (332119):    -1.617             -10.475 clk 
    Info (332119):    -0.282              -0.630 divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] 
    Info (332119):     0.371               0.000 dsf_LCD16xN:inst11|dsf_e_LCD_b 
    Info (332119):     1.261               0.000 controladorcadeia:inst7|pr_state.incrementa_1 
Info (332146): Worst-case recovery slack is -0.401
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.401             -21.938 divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] 
Info (332146): Worst-case removal slack is 0.693
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.693               0.000 divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -21.000 clk 
    Info (332119):    -1.000             -89.000 divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] 
    Info (332119):    -1.000             -41.000 dsf_LCD16xN:inst11|dsf_e_LCD_b 
    Info (332119):    -1.000             -30.000 divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] 
    Info (332119):     0.412               0.000 controladorcadeia:inst7|pr_state.incrementa_1 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.546
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.546             -54.836 clk 
    Info (332119):    -3.023            -230.357 divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] 
    Info (332119):    -1.146              -1.146 controladorcadeia:inst7|pr_state.incrementa_1 
    Info (332119):    -0.887              -9.100 divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] 
    Info (332119):    -0.139              -0.338 dsf_LCD16xN:inst11|dsf_e_LCD_b 
Info (332146): Worst-case hold slack is -1.696
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.696              -7.981 divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] 
    Info (332119):    -1.465              -9.478 clk 
    Info (332119):    -0.204              -0.387 divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] 
    Info (332119):     0.335               0.000 dsf_LCD16xN:inst11|dsf_e_LCD_b 
    Info (332119):     1.104               0.000 controladorcadeia:inst7|pr_state.incrementa_1 
Info (332146): Worst-case recovery slack is -0.287
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.287             -13.946 divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] 
Info (332146): Worst-case removal slack is 0.658
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.658               0.000 divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -21.000 clk 
    Info (332119):    -1.000             -89.000 divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] 
    Info (332119):    -1.000             -41.000 dsf_LCD16xN:inst11|dsf_e_LCD_b 
    Info (332119):    -1.000             -30.000 divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] 
    Info (332119):     0.461               0.000 controladorcadeia:inst7|pr_state.incrementa_1 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.869
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.869             -28.262 clk 
    Info (332119):    -1.534            -111.784 divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] 
    Info (332119):    -0.479              -0.479 controladorcadeia:inst7|pr_state.incrementa_1 
    Info (332119):    -0.264              -1.734 divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] 
    Info (332119):     0.273               0.000 dsf_LCD16xN:inst11|dsf_e_LCD_b 
Info (332146): Worst-case hold slack is -1.119
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.119              -9.623 divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] 
    Info (332119):    -0.986              -6.602 clk 
    Info (332119):    -0.231              -0.832 divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] 
    Info (332119):     0.193               0.000 dsf_LCD16xN:inst11|dsf_e_LCD_b 
    Info (332119):     0.814               0.000 controladorcadeia:inst7|pr_state.incrementa_1 
Info (332146): Worst-case recovery slack is 0.268
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.268               0.000 divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] 
Info (332146): Worst-case removal slack is 0.218
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.218               0.000 divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -21.478 clk 
    Info (332119):    -1.000             -89.000 divfreq:inst6|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] 
    Info (332119):    -1.000             -41.000 dsf_LCD16xN:inst11|dsf_e_LCD_b 
    Info (332119):    -1.000             -30.000 divfreq:inst6|lpm_counter2:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] 
    Info (332119):     0.387               0.000 controladorcadeia:inst7|pr_state.incrementa_1 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 497 megabytes
    Info: Processing ended: Sun Apr 22 17:31:09 2018
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:09


