Protel Design System Design Rule Check
PCB File : \\vmware-host\Shared Folders\home\All_data\university\Low_Power\Insane-Keyboard\HardwareDesign\PCB\InsaneKeyboard\InsaneKeyboard.PcbDoc
Date     : 21/10/2024
Time     : 16:11:16

ERROR : More than 500 violations detected, DRC was stopped

WARNING: 2 Net Ties failed verification
   SMT Small Component C23-CAP 47uF 10V 0805 (1316mil,794mil) on Top Layer, SMT Small Component C23-CAP 47uF 10V 0805 (1316mil,794mil) on Top Layer, has isolated copper
   SMT Small Component C24-CAP 47uF 10V 0805 (380mil,2000.354mil) on Top Layer, SMT Small Component C24-CAP 47uF 10V 0805 (380mil,2000.354mil) on Top Layer, has isolated copper

Processing Rule : Clearance Constraint (Gap=4mil) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=6mil) (Max=20mil) (Preferred=20mil) (InNet('VMCU'))
Rule Violations :0

Processing Rule : Width Constraint (Min=6mil) (Max=20mil) (Preferred=20mil) (InNet('USB_VCC'))
Rule Violations :0

Processing Rule : Width Constraint (Min=6mil) (Max=10mil) (Preferred=6mil) (All)
Rule Violations :0

Processing Rule : Width Constraint (Min=6mil) (Max=20mil) (Preferred=20mil) (InNet('VOUT'))
Rule Violations :0

Processing Rule : Width Constraint (Min=6mil) (Max=20mil) (Preferred=20mil) (InNet('VDCDC'))
Rule Violations :0

Processing Rule : Width Constraint (Min=20mil) (Max=20mil) (Preferred=20mil) (InNet('VMCU'))
Rule Violations :0

Processing Rule : Width Constraint (Min=6mil) (Max=20mil) (Preferred=20mil) (InNet('VBAT'))
Rule Violations :0

Processing Rule : Width Constraint (Min=6mil) (Max=20mil) (Preferred=20mil) (InNet('NetC17_1'))
Rule Violations :0

Processing Rule : Width Constraint (Min=6mil) (Max=20mil) (Preferred=20mil) (InNet('NetL8_2'))
Rule Violations :0

Processing Rule : Width Constraint (Min=6mil) (Max=20mil) (Preferred=20mil) (InNet('+3.3V'))
Rule Violations :0

Processing Rule : Width Constraint (Min=6mil) (Max=20mil) (Preferred=20mil) (InNet('VSTOR'))
Rule Violations :0

Processing Rule : Routing Topology Rule(Topology=Shortest) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=248mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=7.874mil) (All),(All)
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Pad Free-1(1349.762mil,-138.614mil) on Multi-Layer And Pad SW22-8(1342.686mil,-145.448mil) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Pad Free-1(2153.968mil,2622.006mil) on Multi-Layer And Pad SW36-8(2154mil,2626.212mil) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Pad Free-1(2153.968mil,559.592mil) on Multi-Layer And Pad SW15-8(2154mil,557.212mil) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Pad Free-1(2903.974mil,1872.1mil) on Multi-Layer And Pad SW28-8(2903.974mil,1872.1mil) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Pad Free-1(2903.974mil,2622.006mil) on Multi-Layer And Pad SW35-8(2896.898mil,2615.172mil) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Pad Free-1(3653.978mil,1172.096mil) on Multi-Layer And Pad SW20-8(3646.904mil,1165.262mil) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Pad Free-1(3653.978mil,1922.1mil) on Multi-Layer And Pad SW27-8(3653.978mil,1922.1mil) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Pad Free-1(3653.978mil,2672.106mil) on Multi-Layer And Pad SW34-8(3646.904mil,2665.272mil) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Pad Free-1(5153.99mil,1172.096mil) on Multi-Layer And Pad SW18-8(5146.916mil,1165.262mil) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Pad Free-1(5153.99mil,1922.1mil) on Multi-Layer And Pad SW25-8(5155mil,1924.214mil) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Pad Free-1(5153.99mil,2672.106mil) on Multi-Layer And Pad SW32-8(5153.99mil,2672.105mil) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Pad Free-1(5153.99mil,-327.916mil) on Multi-Layer And Pad SW4-8(5150mil,-331.786mil) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Pad Free-1(5903.994mil,1047.094mil) on Multi-Layer And Pad SW17-8(5896.92mil,1040.26mil) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Pad Free-1(5903.994mil,297.088mil) on Multi-Layer And Pad SW10-8(5896.92mil,290.256mil) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Pad Free-1(5903.994mil,-452.916mil) on Multi-Layer And Pad SW3-8(5896.92mil,-459.75mil) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Pad Free-1(5903.996mil,2547.004mil) on Multi-Layer And Pad SW31-8(5909mil,2541.214mil) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Pad Free-1(6654mil,-452.916mil) on Multi-Layer And Pad SW2-8(6646.926mil,-459.75mil) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Pad Free-1(670.058mil,-455.516mil) on Multi-Layer And Pad SW39-8(669.418mil,-457.002mil) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Pad Free-1(6841.502mil,2547.004mil) on Multi-Layer And Pad SW30-8(6842mil,2546.212mil) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Pad Free-1(6841.5mil,297.088mil) on Multi-Layer And Pad SW9-8(6834.426mil,290.256mil) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Pad Free-1(986.96mil,-1135.22mil) on Multi-Layer And Pad SW38-8(991.418mil,-1136.002mil) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (1013mil,3169mil) from Top Layer to Bottom Layer And Via (1013mil,3169mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (1013mil,3169mil) from Top Layer to Bottom Layer And Via (1013mil,3169mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (1031mil,2354mil) from Int2 (GND) to Bottom Layer And Via (1031mil,2354mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (1036.221mil,2816.844mil) from Top Layer to Bottom Layer And Via (1036.221mil,2816.844mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (1036.221mil,2816.844mil) from Top Layer to Bottom Layer And Via (1036.221mil,2816.844mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (1048.971mil,2690.533mil) from Int1 (GND) to Int2 (GND) And Via (1048.971mil,2690.533mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (1048.971mil,2690.533mil) from Int2 (GND) to Bottom Layer And Via (1048.971mil,2690.533mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (1068.5mil,1496mil) from Top Layer to Bottom Layer And Via (1068.5mil,1496mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (1068.5mil,1496mil) from Top Layer to Bottom Layer And Via (1068.5mil,1496mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (1087.439mil,1466.811mil) from Int1 (GND) to Int2 (GND) And Via (1087.439mil,1466.811mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (1101mil,2599mil) from Int2 (GND) to Bottom Layer And Via (1101mil,2599mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (1121mil,2370mil) from Int1 (GND) to Int2 (GND) And Via (1121mil,2370mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (1121mil,2370mil) from Int2 (GND) to Bottom Layer And Via (1121mil,2370mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (1132.122mil,2778.231mil) from Int2 (GND) to Bottom Layer And Via (1132.122mil,2778.231mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (1135mil,2743mil) from Int2 (GND) to Bottom Layer And Via (1135mil,2743mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (1187mil,2825mil) from Top Layer to Bottom Layer And Via (1187mil,2825mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (1236mil,2555mil) from Int1 (GND) to Int2 (GND) And Via (1236mil,2555mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (1241.914mil,2991.023mil) from Top Layer to Bottom Layer And Via (1241.914mil,2991.023mil) from Top Layer to Int1 (GND) Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (1243mil,3016mil) from Int1 (GND) to Int2 (GND) And Via (1243mil,3016mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (1243mil,3016mil) from Int2 (GND) to Bottom Layer And Via (1243mil,3016mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (1431mil,2848mil) from Top Layer to Bottom Layer And Via (1431mil,2848mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (1456mil,3151mil) from Int2 (GND) to Bottom Layer And Via (1456mil,3151mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (1537mil,2332mil) from Top Layer to Bottom Layer And Via (1537mil,2332mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (1616mil,2338mil) from Top Layer to Bottom Layer And Via (1616mil,2338mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (1616mil,2338mil) from Top Layer to Bottom Layer And Via (1616mil,2338mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (1671mil,2775mil) from Top Layer to Bottom Layer And Via (1671mil,2775mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (1691mil,-107mil) from Top Layer to Bottom Layer And Via (1691mil,-107mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (1792mil,2745mil) from Top Layer to Bottom Layer And Via (1792mil,2745mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (1792mil,2745mil) from Top Layer to Bottom Layer And Via (1792mil,2745mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (1792mil,2745mil) from Top Layer to Bottom Layer And Via (1792mil,2745mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (1832mil,-115mil) from Top Layer to Bottom Layer And Via (1832mil,-115mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (1964mil,3110mil) from Top Layer to Bottom Layer And Via (1964mil,3110mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (1964mil,3110mil) from Top Layer to Bottom Layer And Via (1964mil,3110mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (1965mil,3057mil) from Top Layer to Bottom Layer And Via (1965mil,3057mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (2112mil,3055mil) from Top Layer to Bottom Layer And Via (2112mil,3055mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (2123.028mil,3085.972mil) from Top Layer to Bottom Layer And Via (2123.028mil,3085.972mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (2123.028mil,3085.972mil) from Top Layer to Bottom Layer And Via (2123.028mil,3085.972mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (2123mil,3244.311mil) from Top Layer to Bottom Layer And Via (2123mil,3244.311mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (2123mil,3244.311mil) from Top Layer to Bottom Layer And Via (2123mil,3244.311mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (2185mil,3324mil) from Top Layer to Bottom Layer And Via (2185mil,3324mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (2185mil,3324mil) from Top Layer to Bottom Layer And Via (2185mil,3324mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (2185mil,3324mil) from Top Layer to Bottom Layer And Via (2185mil,3324mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (2190mil,3293.311mil) from Top Layer to Bottom Layer And Via (2190mil,3293.311mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (2190mil,3293.311mil) from Top Layer to Bottom Layer And Via (2190mil,3293.311mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (2388mil,3107mil) from Int1 (GND) to Int2 (GND) And Via (2388mil,3107mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (2421mil,3211mil) from Int1 (GND) to Int2 (GND) And Via (2421mil,3211mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (2495mil,212mil) from Top Layer to Bottom Layer And Via (2495mil,212mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (2495mil,212mil) from Top Layer to Bottom Layer And Via (2495mil,212mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (2505mil,1435mil) from Top Layer to Bottom Layer And Via (2505mil,1435mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (2505mil,1494mil) from Top Layer to Bottom Layer And Via (2505mil,1494mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (2505mil,1494mil) from Top Layer to Bottom Layer And Via (2505mil,1494mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (2507mil,891mil) from Top Layer to Bottom Layer And Via (2507mil,891mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (2507mil,891mil) from Top Layer to Bottom Layer And Via (2507mil,891mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (2517mil,2752mil) from Top Layer to Bottom Layer And Via (2517mil,2752mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (2517mil,2752mil) from Top Layer to Bottom Layer And Via (2517mil,2752mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (2519mil,2316mil) from Top Layer to Bottom Layer And Via (2519mil,2316mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (2522mil,1034mil) from Top Layer to Bottom Layer And Via (2522mil,1034mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (2527mil,301mil) from Top Layer to Bottom Layer And Via (2527mil,301mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (2548mil,3119mil) from Top Layer to Bottom Layer And Via (2548mil,3119mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (2686mil,3158mil) from Top Layer to Bottom Layer And Via (2686mil,3158mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (2686mil,3158mil) from Top Layer to Bottom Layer And Via (2686mil,3158mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (2904mil,3010mil) from Top Layer to Bottom Layer And Via (2904mil,3010mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (2904mil,3010mil) from Top Layer to Bottom Layer And Via (2904mil,3010mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (3196.454mil,220.546mil) from Top Layer to Bottom Layer And Via (3196.454mil,220.546mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (3196.454mil,220.546mil) from Top Layer to Bottom Layer And Via (3196.454mil,220.546mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (3196mil,130mil) from Top Layer to Bottom Layer And Via (3196mil,130mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (3196mil,130mil) from Top Layer to Bottom Layer And Via (3196mil,130mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (3235mil,935mil) from Top Layer to Bottom Layer And Via (3235mil,935mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (3239mil,861mil) from Top Layer to Bottom Layer And Via (3239mil,861mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (3239mil,861mil) from Top Layer to Bottom Layer And Via (3239mil,861mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (3248mil,2309mil) from Top Layer to Bottom Layer And Via (3248mil,2309mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (3252mil,2393mil) from Top Layer to Bottom Layer And Via (3252mil,2393mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (3252mil,2393mil) from Top Layer to Bottom Layer And Via (3252mil,2393mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (3270mil,1590mil) from Top Layer to Bottom Layer And Via (3270mil,1590mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (3272mil,1676mil) from Top Layer to Bottom Layer And Via (3272mil,1676mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (3272mil,1676mil) from Top Layer to Bottom Layer And Via (3272mil,1676mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (3849.016mil,3168.996mil) from Top Layer to Bottom Layer And Via (3849.016mil,3168.996mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (3849.016mil,3168.996mil) from Top Layer to Bottom Layer And Via (3849.016mil,3168.996mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (3918mil,3096mil) from Top Layer to Bottom Layer And Via (3918mil,3096mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (3976mil,2480mil) from Top Layer to Bottom Layer And Via (3976mil,2480mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (3976mil,2480mil) from Top Layer to Bottom Layer And Via (3976mil,2480mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (3981mil,2395mil) from Top Layer to Bottom Layer And Via (3981mil,2395mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (3997mil,232.162mil) from Top Layer to Bottom Layer And Via (3997mil,232.162mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (3999mil,151mil) from Top Layer to Bottom Layer And Via (3999mil,151mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (3999mil,151mil) from Top Layer to Bottom Layer And Via (3999mil,151mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (3999mil,151mil) from Top Layer to Bottom Layer And Via (3999mil,151mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (3999mil,1719mil) from Top Layer to Bottom Layer And Via (3999mil,1719mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (3999mil,1719mil) from Top Layer to Bottom Layer And Via (3999mil,1719mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (4001mil,1651mil) from Top Layer to Bottom Layer And Via (4001mil,1651mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (4001mil,1651mil) from Top Layer to Bottom Layer And Via (4001mil,1651mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (4001mil,1651mil) from Top Layer to Bottom Layer And Via (4001mil,1651mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (4015mil,971mil) from Top Layer to Bottom Layer And Via (4015mil,971mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (4021mil,900mil) from Top Layer to Bottom Layer And Via (4021mil,900mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (4021mil,900mil) from Top Layer to Bottom Layer And Via (4021mil,900mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (4638.637mil,1714.363mil) from Top Layer to Bottom Layer And Via (4638.637mil,1714.363mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (4638.637mil,1714.363mil) from Top Layer to Bottom Layer And Via (4638.637mil,1714.363mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (4639mil,1798mil) from Top Layer to Bottom Layer And Via (4639mil,1798mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (4648mil,172mil) from Top Layer to Bottom Layer And Via (4648mil,172mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (4651mil,2463mil) from Top Layer to Bottom Layer And Via (4651mil,2463mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (4651mil,2463mil) from Top Layer to Bottom Layer And Via (4651mil,2463mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (4651mil,2523mil) from Top Layer to Bottom Layer And Via (4651mil,2523mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (4654mil,321mil) from Top Layer to Bottom Layer And Via (4654mil,321mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (4654mil,321mil) from Top Layer to Bottom Layer And Via (4654mil,321mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (4684mil,855mil) from Top Layer to Bottom Layer And Via (4684mil,855mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (4687mil,918mil) from Top Layer to Bottom Layer And Via (4687mil,918mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (480mil,2231mil) from Int1 (GND) to Int2 (GND) And Via (480mil,2231mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (480mil,2231mil) from Int2 (GND) to Bottom Layer And Via (480mil,2231mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (520mil,2228mil) from Int1 (GND) to Int2 (GND) And Via (520mil,2228mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (5461mil,1608mil) from Top Layer to Bottom Layer And Via (5461mil,1608mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (5466mil,1007mil) from Top Layer to Bottom Layer And Via (5466mil,1007mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (5466mil,1007mil) from Top Layer to Bottom Layer And Via (5466mil,1007mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (5466mil,1007mil) from Top Layer to Bottom Layer And Via (5466mil,1007mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (5466mil,1754mil) from Top Layer to Bottom Layer And Via (5466mil,1754mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (5466mil,1754mil) from Top Layer to Bottom Layer And Via (5466mil,1754mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (5466mil,825mil) from Top Layer to Bottom Layer And Via (5466mil,825mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (5469mil,2361mil) from Top Layer to Bottom Layer And Via (5469mil,2361mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (5469mil,2504mil) from Top Layer to Bottom Layer And Via (5469mil,2504mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (5469mil,2504mil) from Top Layer to Bottom Layer And Via (5469mil,2504mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (5477mil,262mil) from Top Layer to Bottom Layer And Via (5477mil,262mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (5477mil,262mil) from Top Layer to Bottom Layer And Via (5477mil,262mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (5477mil,78mil) from Top Layer to Bottom Layer And Via (5477mil,78mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (5554mil,3316mil) from Top Layer to Bottom Layer And Via (5554mil,3316mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (5585mil,3042mil) from Top Layer to Bottom Layer And Via (5585mil,3042mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (616mil,3031mil) from Int2 (GND) to Bottom Layer And Via (616mil,3031mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (6197mil,857mil) from Top Layer to Bottom Layer And Via (6197mil,857mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (6197mil,857mil) from Top Layer to Bottom Layer And Via (6197mil,857mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (6201mil,771mil) from Top Layer to Bottom Layer And Via (6201mil,771mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (6204mil,38mil) from Top Layer to Bottom Layer And Via (6204mil,38mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (6207mil,101mil) from Top Layer to Bottom Layer And Via (6207mil,101mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (6207mil,101mil) from Top Layer to Bottom Layer And Via (6207mil,101mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (6215mil,1634mil) from Top Layer to Bottom Layer And Via (6215mil,1634mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (6216mil,2132mil) from Top Layer to Bottom Layer And Via (6216mil,2132mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (6216mil,2132mil) from Top Layer to Bottom Layer And Via (6216mil,2132mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (6216mil,2372mil) from Top Layer to Bottom Layer And Via (6216mil,2372mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (6218mil,1549mil) from Top Layer to Bottom Layer And Via (6218mil,1549mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (6218mil,1549mil) from Top Layer to Bottom Layer And Via (6218mil,1549mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (6254.524mil,3191mil) from Top Layer to Bottom Layer And Via (6254.524mil,3191mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (6307mil,3094mil) from Top Layer to Bottom Layer And Via (6307mil,3094mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (6307mil,3094mil) from Top Layer to Bottom Layer And Via (6307mil,3094mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (661.686mil,3067.686mil) from Int2 (GND) to Bottom Layer And Via (661.686mil,3067.686mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (677mil,3103mil) from Int2 (GND) to Bottom Layer And Via (677mil,3103mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (698.569mil,2435.569mil) from Top Layer to Bottom Layer And Via (698.569mil,2435.569mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (698.569mil,2435.569mil) from Top Layer to Bottom Layer And Via (698.569mil,2435.569mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (736mil,3181mil) from Top Layer to Bottom Layer And Via (736mil,3181mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (788.378mil,1614.622mil) from Top Layer to Bottom Layer And Via (788.378mil,1614.622mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (806.751mil,3165.249mil) from Top Layer to Bottom Layer And Via (806.751mil,3165.249mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (846.361mil,3086.149mil) from Int1 (GND) to Int2 (GND) And Via (846.361mil,3086.149mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (846.361mil,3086.149mil) from Int2 (GND) to Bottom Layer And Via (846.361mil,3086.149mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (858.74mil,3012.836mil) from Top Layer to Bottom Layer And Via (858.74mil,3012.836mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (858.74mil,3012.836mil) from Top Layer to Bottom Layer And Via (858.74mil,3012.836mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (860.631mil,3042.175mil) from Top Layer to Bottom Layer And Via (860.631mil,3042.175mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (895mil,2573mil) from Top Layer to Bottom Layer And Via (895mil,2573mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (917.375mil,3190.121mil) from Int2 (GND) to Bottom Layer And Via (917.375mil,3190.121mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (951.126mil,3388.052mil) from Top Layer to Bottom Layer And Via (951.126mil,3388.052mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (951.126mil,3388.052mil) from Top Layer to Bottom Layer And Via (951.126mil,3388.052mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (972mil,1402mil) from Top Layer to Bottom Layer And Via (972mil,1402mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (989mil,1611mil) from Top Layer to Bottom Layer And Via (989mil,1611mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (989mil,1611mil) from Top Layer to Bottom Layer And Via (989mil,1611mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
Rule Violations :179

Processing Rule : Minimum Solder Mask Sliver (Gap=3.937mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (3.878mil < 3.937mil) Between Pad C2-1(1226.551mil,3062mil) on Top Layer And Via (1243mil,3016mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.878mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.756mil < 3.937mil) Between Pad C3-1(1353.551mil,3021mil) on Top Layer And Pad L3-2(1348.63mil,2965mil) on Top Layer [Top Solder] Mask Sliver [0.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.756mil < 3.937mil) Between Pad C3-2(1422.449mil,3021mil) on Top Layer And Pad L3-1(1427.37mil,2965mil) on Top Layer [Top Solder] Mask Sliver [0.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.756mil < 3.937mil) Between Pad C4-1(978.448mil,3424mil) on Top Layer And Pad L4-2(983.37mil,3481mil) on Top Layer [Top Solder] Mask Sliver [1.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.756mil < 3.937mil) Between Pad C4-2(909.552mil,3424mil) on Top Layer And Pad L4-1(904.63mil,3481mil) on Top Layer [Top Solder] Mask Sliver [1.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.662mil < 3.937mil) Between Pad C5-1(1017.448mil,3253mil) on Top Layer And Pad R36-1(1012.496mil,3201mil) on Top Layer [Top Solder] Mask Sliver [2.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.662mil < 3.937mil) Between Pad C5-2(948.552mil,3253mil) on Top Layer And Pad R36-2(949.504mil,3201mil) on Top Layer [Top Solder] Mask Sliver [2.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.906mil < 3.937mil) Between Pad J2-(228.874mil,1021.378mil) on Multi-Layer And Pad J2-B1_A12(271mil,1009.174mil) on Top Layer [Top Solder] Mask Sliver [1.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.744mil < 3.937mil) Between Pad J2-(228.874mil,1021.378mil) on Multi-Layer And Pad J2-B4_A9(271mil,1040.67mil) on Top Layer [Top Solder] Mask Sliver [2.743mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.906mil < 3.937mil) Between Pad J2-(228.874mil,1248.938mil) on Multi-Layer And Pad J2-A1_B12(271mil,1261.142mil) on Top Layer [Top Solder] Mask Sliver [1.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.744mil < 3.937mil) Between Pad J2-(228.874mil,1248.938mil) on Multi-Layer And Pad J2-A4_B9(271mil,1229.646mil) on Top Layer [Top Solder] Mask Sliver [2.743mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.9365mil (0.1mm) < 3.937mil (0.1mm)) Between Pad J2-A4_B9(271mil,1229.646mil) on Top Layer And Pad J2-B8(271mil,1204.056mil) on Top Layer [Top Solder] Mask Sliver [3.937mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.936mil (0.1mm) < 3.937mil (0.1mm)) Between Pad J2-A5(271mil,1184.37mil) on Top Layer And Pad J2-B7(271mil,1164.686mil) on Top Layer [Top Solder] Mask Sliver [3.936mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.936mil (0.1mm) < 3.937mil (0.1mm)) Between Pad J2-A6(271mil,1145mil) on Top Layer And Pad J2-A7(271mil,1125.316mil) on Top Layer [Top Solder] Mask Sliver [3.936mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.936mil (0.1mm) < 3.937mil (0.1mm)) Between Pad J2-A8(271mil,1085.946mil) on Top Layer And Pad J2-B6(271mil,1105.63mil) on Top Layer [Top Solder] Mask Sliver [3.936mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.9365mil (0.1mm) < 3.937mil (0.1mm)) Between Pad J2-B4_A9(271mil,1040.67mil) on Top Layer And Pad J2-B5(271mil,1066.26mil) on Top Layer [Top Solder] Mask Sliver [3.937mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.37mil < 3.937mil) Between Pad L7-1(945mil,1742.386mil) on Top Layer And Via (870mil,1705mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.37mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.776mil < 3.937mil) Between Pad LED2-A(1236.504mil,2956mil) on Top Layer And Via (1241.914mil,2991.023mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.776mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.776mil < 3.937mil) Between Pad LED2-A(1236.504mil,2956mil) on Top Layer And Via (1241.914mil,2991.023mil) from Top Layer to Int1 (GND) [Top Solder] Mask Sliver [0.776mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.267mil < 3.937mil) Between Pad Q1-1(1158mil,2898.834mil) on Top Layer And Pad Q1-48(1131.032mil,2871.866mil) on Top Layer [Top Solder] Mask Sliver [3.267mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.936mil (0.1mm) < 3.937mil (0.1mm)) Between Pad Q3-10(1739.496mil,2410.158mil) on Top Layer And Pad Q3-11(1739.496mil,2429.842mil) on Top Layer [Top Solder] Mask Sliver [3.936mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.936mil (0.1mm) < 3.937mil (0.1mm)) Between Pad Q3-14(1692.842mil,2476.496mil) on Top Layer And Pad Q3-15(1673.158mil,2476.496mil) on Top Layer [Top Solder] Mask Sliver [3.936mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.936mil (0.1mm) < 3.937mil (0.1mm)) Between Pad Q3-2(1626.504mil,2429.842mil) on Top Layer And Pad Q3-3(1626.504mil,2410.158mil) on Top Layer [Top Solder] Mask Sliver [3.936mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.936mil (0.1mm) < 3.937mil (0.1mm)) Between Pad Q3-6(1673.158mil,2363.504mil) on Top Layer And Pad Q3-7(1692.842mil,2363.504mil) on Top Layer [Top Solder] Mask Sliver [3.936mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.936mil (0.1mm) < 3.937mil (0.1mm)) Between Pad Q4-10(2126.496mil,3140.158mil) on Top Layer And Pad Q4-11(2126.496mil,3159.842mil) on Top Layer [Top Solder] Mask Sliver [3.936mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.936mil (0.1mm) < 3.937mil (0.1mm)) Between Pad Q4-14(2079.842mil,3206.496mil) on Top Layer And Pad Q4-15(2060.158mil,3206.496mil) on Top Layer [Top Solder] Mask Sliver [3.936mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.936mil (0.1mm) < 3.937mil (0.1mm)) Between Pad Q4-2(2013.504mil,3159.842mil) on Top Layer And Pad Q4-3(2013.504mil,3140.158mil) on Top Layer [Top Solder] Mask Sliver [3.936mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.936mil (0.1mm) < 3.937mil (0.1mm)) Between Pad Q4-6(2060.158mil,3093.504mil) on Top Layer And Pad Q4-7(2079.842mil,3093.504mil) on Top Layer [Top Solder] Mask Sliver [3.936mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.346mil < 3.937mil) Between Pad Q6-(349.999mil,3223mil) on Top Layer And Pad Q6-1(292.913mil,3262.37mil) on Top Layer [Top Solder] Mask Sliver [3.346mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.346mil < 3.937mil) Between Pad Q6-(349.999mil,3223mil) on Top Layer And Pad Q6-2(292.913mil,3223mil) on Top Layer [Top Solder] Mask Sliver [3.346mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.346mil < 3.937mil) Between Pad Q6-(349.999mil,3223mil) on Top Layer And Pad Q6-3(292.913mil,3183.63mil) on Top Layer [Top Solder] Mask Sliver [3.346mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.348mil < 3.937mil) Between Pad Q6-(349.999mil,3223mil) on Top Layer And Pad Q6-4(407.087mil,3183.63mil) on Top Layer [Top Solder] Mask Sliver [3.348mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.348mil < 3.937mil) Between Pad Q6-(349.999mil,3223mil) on Top Layer And Pad Q6-5(407.087mil,3223mil) on Top Layer [Top Solder] Mask Sliver [3.348mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.348mil < 3.937mil) Between Pad Q6-(349.999mil,3223mil) on Top Layer And Pad Q6-6(407.087mil,3262.37mil) on Top Layer [Top Solder] Mask Sliver [3.348mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.335mil < 3.937mil) Between Pad Q8-6(2420.409mil,3247.307mil) on Top Layer And Via (2421mil,3211mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.335mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.335mil < 3.937mil) Between Pad Q8-6(2420.409mil,3247.307mil) on Top Layer And Via (2421mil,3211mil) from Top Layer to Int1 (GND) [Top Solder] Mask Sliver [1.335mil]
Rule Violations :36

Processing Rule : Silk To Solder Mask (Clearance=4mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad BT2-N(125.284mil,490mil) on Top Layer And Track (66.228mil,265mil)(66.228mil,700mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad BT2-P(1660.716mil,490mil) on Top Layer And Track (1719.772mil,265mil)(1719.772mil,700mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.492mil < 4mil) Between Pad BT3-6(918.89mil,2191.347mil) on Multi-Layer And Text "R333" (680mil,2208mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.492mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad BT3-7(840.15mil,2191.347mil) on Multi-Layer And Text "R333" (680mil,2208mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad BT3-8(761.409mil,2191.347mil) on Multi-Layer And Text "R333" (680mil,2208mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.935mil < 4mil) Between Pad C13-1(954.449mil,2791mil) on Top Layer And Text "C8" (901.671mil,2763.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.935mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad C13-2(885.551mil,2791mil) on Top Layer And Text "C8" (901.671mil,2763.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad C21-1(950.551mil,2529mil) on Top Layer And Text "C20" (966.033mil,2552.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad C21-2(1019.449mil,2529mil) on Top Layer And Text "C20" (966.033mil,2552.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.549mil < 4mil) Between Pad C3-1(1353.551mil,3021mil) on Top Layer And Text "C2" (1362.451mil,3075.329mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.549mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad C3-1(1353.551mil,3021mil) on Top Layer And Text "L3" (1374.579mil,2999.032mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad C3-2(1422.449mil,3021mil) on Top Layer And Text "L3" (1374.579mil,2999.032mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad C4-2(909.552mil,3424mil) on Top Layer And Text "R33" (889mil,3416mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad L4-2(983.37mil,3481mil) on Top Layer And Text "C4" (935.671mil,3466.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED10-1-VDD(1739.543mil,-1554.961mil) on Bottom Layer And Track (1737.575mil,-1588.425mil)(1737.575mil,-1391.575mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED10-2-DOUT(1739.543mil,-1425.039mil) on Bottom Layer And Track (1737.575mil,-1588.425mil)(1737.575mil,-1391.575mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED10-3-GND(1932.457mil,-1425.039mil) on Bottom Layer And Track (1898.992mil,-1391.575mil)(1934.425mil,-1427.008mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED10-3-GND(1932.457mil,-1425.039mil) on Bottom Layer And Track (1934.425mil,-1427.008mil)(1934.425mil,-1391.575mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED10-3-GND(1932.457mil,-1425.039mil) on Bottom Layer And Track (1934.425mil,-1588.425mil)(1934.425mil,-1427.008mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED10-4-DIN(1932.457mil,-1554.961mil) on Bottom Layer And Track (1934.425mil,-1588.425mil)(1934.425mil,-1427.008mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED11-1-VDD(1471.543mil,-1736.961mil) on Bottom Layer And Track (1469.575mil,-1770.425mil)(1469.575mil,-1573.575mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED11-2-DOUT(1471.543mil,-1607.039mil) on Bottom Layer And Track (1469.575mil,-1770.425mil)(1469.575mil,-1573.575mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED11-3-GND(1664.457mil,-1607.039mil) on Bottom Layer And Track (1630.992mil,-1573.575mil)(1666.425mil,-1609.008mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED11-3-GND(1664.457mil,-1607.039mil) on Bottom Layer And Track (1666.425mil,-1609.008mil)(1666.425mil,-1573.575mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED11-3-GND(1664.457mil,-1607.039mil) on Bottom Layer And Track (1666.425mil,-1770.425mil)(1666.425mil,-1609.008mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED11-4-DIN(1664.457mil,-1736.961mil) on Bottom Layer And Track (1666.425mil,-1770.425mil)(1666.425mil,-1609.008mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED12-1-VDD(6742.543mil,-103.961mil) on Bottom Layer And Track (6740.575mil,-137.425mil)(6740.575mil,59.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED12-2-DOUT(6742.543mil,25.961mil) on Bottom Layer And Track (6740.575mil,-137.425mil)(6740.575mil,59.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED12-3-GND(6935.457mil,25.961mil) on Bottom Layer And Track (6901.992mil,59.425mil)(6937.425mil,23.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED12-3-GND(6935.457mil,25.961mil) on Bottom Layer And Track (6937.425mil,-137.425mil)(6937.425mil,23.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED12-3-GND(6935.457mil,25.961mil) on Bottom Layer And Track (6937.425mil,23.992mil)(6937.425mil,59.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED12-4-DIN(6935.457mil,-103.961mil) on Bottom Layer And Track (6937.425mil,-137.425mil)(6937.425mil,23.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED13-1-VDD(5804.543mil,-114.961mil) on Bottom Layer And Track (5802.575mil,-148.425mil)(5802.575mil,48.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED13-2-DOUT(5804.543mil,14.961mil) on Bottom Layer And Track (5802.575mil,-148.425mil)(5802.575mil,48.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED13-3-GND(5997.457mil,14.961mil) on Bottom Layer And Track (5963.992mil,48.425mil)(5999.425mil,12.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED13-3-GND(5997.457mil,14.961mil) on Bottom Layer And Track (5999.425mil,12.992mil)(5999.425mil,48.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED13-3-GND(5997.457mil,14.961mil) on Bottom Layer And Track (5999.425mil,-148.425mil)(5999.425mil,12.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED13-4-DIN(5997.457mil,-114.961mil) on Bottom Layer And Track (5999.425mil,-148.425mil)(5999.425mil,12.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED14-1-VDD(5061.543mil,16.039mil) on Bottom Layer And Track (5059.575mil,-17.425mil)(5059.575mil,179.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED14-2-DOUT(5061.543mil,145.961mil) on Bottom Layer And Track (5059.575mil,-17.425mil)(5059.575mil,179.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED14-3-GND(5254.457mil,145.961mil) on Bottom Layer And Track (5220.992mil,179.425mil)(5256.425mil,143.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED14-3-GND(5254.457mil,145.961mil) on Bottom Layer And Track (5256.425mil,143.992mil)(5256.425mil,179.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED14-3-GND(5254.457mil,145.961mil) on Bottom Layer And Track (5256.425mil,-17.425mil)(5256.425mil,143.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED14-4-DIN(5254.457mil,16.039mil) on Bottom Layer And Track (5256.425mil,-17.425mil)(5256.425mil,143.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED15-1-VDD(4302.543mil,66.039mil) on Bottom Layer And Track (4300.575mil,32.575mil)(4300.575mil,229.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED15-2-DOUT(4302.543mil,195.961mil) on Bottom Layer And Track (4300.575mil,32.575mil)(4300.575mil,229.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED15-3-GND(4495.457mil,195.961mil) on Bottom Layer And Track (4461.992mil,229.425mil)(4497.425mil,193.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED15-3-GND(4495.457mil,195.961mil) on Bottom Layer And Track (4497.425mil,193.992mil)(4497.425mil,229.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED15-3-GND(4495.457mil,195.961mil) on Bottom Layer And Track (4497.425mil,32.575mil)(4497.425mil,193.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED15-4-DIN(4495.457mil,66.039mil) on Bottom Layer And Track (4497.425mil,32.575mil)(4497.425mil,193.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED16-1-VDD(3561.543mil,14.039mil) on Bottom Layer And Track (3559.575mil,-19.425mil)(3559.575mil,177.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED16-2-DOUT(3561.543mil,143.961mil) on Bottom Layer And Track (3559.575mil,-19.425mil)(3559.575mil,177.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED16-3-GND(3754.457mil,143.961mil) on Bottom Layer And Track (3720.992mil,177.425mil)(3756.425mil,141.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED16-3-GND(3754.457mil,143.961mil) on Bottom Layer And Track (3756.425mil,141.992mil)(3756.425mil,177.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED16-3-GND(3754.457mil,143.961mil) on Bottom Layer And Track (3756.425mil,-19.425mil)(3756.425mil,141.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED16-4-DIN(3754.457mil,14.039mil) on Bottom Layer And Track (3756.425mil,-19.425mil)(3756.425mil,141.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED17-1-VDD(2807.543mil,-26.961mil) on Bottom Layer And Track (2805.575mil,-60.425mil)(2805.575mil,136.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED17-2-DOUT(2807.543mil,102.961mil) on Bottom Layer And Track (2805.575mil,-60.425mil)(2805.575mil,136.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED17-3-GND(3000.457mil,102.961mil) on Bottom Layer And Track (2966.992mil,136.425mil)(3002.425mil,100.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED17-3-GND(3000.457mil,102.961mil) on Bottom Layer And Track (3002.425mil,100.992mil)(3002.425mil,136.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED17-3-GND(3000.457mil,102.961mil) on Bottom Layer And Track (3002.425mil,-60.425mil)(3002.425mil,100.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED17-4-DIN(3000.457mil,-26.961mil) on Bottom Layer And Track (3002.425mil,-60.425mil)(3002.425mil,100.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED18-1-VDD(2040.543mil,152.039mil) on Bottom Layer And Track (2038.575mil,118.575mil)(2038.575mil,315.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED18-2-DOUT(2040.543mil,281.961mil) on Bottom Layer And Track (2038.575mil,118.575mil)(2038.575mil,315.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED18-3-GND(2233.457mil,281.961mil) on Bottom Layer And Track (2199.992mil,315.425mil)(2235.425mil,279.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED18-3-GND(2233.457mil,281.961mil) on Bottom Layer And Track (2235.425mil,118.575mil)(2235.425mil,279.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED18-3-GND(2233.457mil,281.961mil) on Bottom Layer And Track (2235.425mil,279.992mil)(2235.425mil,315.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED18-4-DIN(2233.457mil,152.039mil) on Bottom Layer And Track (2235.425mil,118.575mil)(2235.425mil,279.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED19-1-VDD(1151.543mil,-1014.961mil) on Bottom Layer And Track (1149.575mil,-1048.425mil)(1149.575mil,-851.575mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED19-2-DOUT(1151.543mil,-885.039mil) on Bottom Layer And Track (1149.575mil,-1048.425mil)(1149.575mil,-851.575mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED19-3-GND(1344.457mil,-885.039mil) on Bottom Layer And Track (1310.992mil,-851.575mil)(1346.425mil,-887.008mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED19-3-GND(1344.457mil,-885.039mil) on Bottom Layer And Track (1346.425mil,-1048.425mil)(1346.425mil,-887.008mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED19-3-GND(1344.457mil,-885.039mil) on Bottom Layer And Track (1346.425mil,-887.008mil)(1346.425mil,-851.575mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED19-4-DIN(1344.457mil,-1014.961mil) on Bottom Layer And Track (1346.425mil,-1048.425mil)(1346.425mil,-887.008mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.092mil < 4mil) Between Pad LED1-A(451mil,1679.504mil) on Top Layer And Text "BT1" (396mil,1658mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.092mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED-1-VDD(6568.543mil,-857.961mil) on Bottom Layer And Track (6566.575mil,-891.425mil)(6566.575mil,-694.575mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED20-1-VDD(6737.543mil,649.039mil) on Bottom Layer And Track (6735.575mil,615.575mil)(6735.575mil,812.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED20-2-DOUT(6737.543mil,778.961mil) on Bottom Layer And Track (6735.575mil,615.575mil)(6735.575mil,812.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED20-3-GND(6930.457mil,778.961mil) on Bottom Layer And Track (6896.992mil,812.425mil)(6932.425mil,776.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED20-3-GND(6930.457mil,778.961mil) on Bottom Layer And Track (6932.425mil,615.575mil)(6932.425mil,776.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED20-3-GND(6930.457mil,778.961mil) on Bottom Layer And Track (6932.425mil,776.992mil)(6932.425mil,812.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED20-4-DIN(6930.457mil,649.039mil) on Bottom Layer And Track (6932.425mil,615.575mil)(6932.425mil,776.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED21-1-VDD(5784.543mil,640.039mil) on Bottom Layer And Track (5782.575mil,606.575mil)(5782.575mil,803.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED21-2-DOUT(5784.543mil,769.961mil) on Bottom Layer And Track (5782.575mil,606.575mil)(5782.575mil,803.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED21-3-GND(5977.457mil,769.961mil) on Bottom Layer And Track (5943.992mil,803.425mil)(5979.425mil,767.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED21-3-GND(5977.457mil,769.961mil) on Bottom Layer And Track (5979.425mil,606.575mil)(5979.425mil,767.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED21-3-GND(5977.457mil,769.961mil) on Bottom Layer And Track (5979.425mil,767.992mil)(5979.425mil,803.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED21-4-DIN(5977.457mil,640.039mil) on Bottom Layer And Track (5979.425mil,606.575mil)(5979.425mil,767.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED22-1-VDD(5070.543mil,775.039mil) on Bottom Layer And Track (5068.575mil,741.575mil)(5068.575mil,938.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED22-2-DOUT(5070.543mil,904.961mil) on Bottom Layer And Track (5068.575mil,741.575mil)(5068.575mil,938.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED22-3-GND(5263.457mil,904.961mil) on Bottom Layer And Track (5229.992mil,938.425mil)(5265.425mil,902.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED22-3-GND(5263.457mil,904.961mil) on Bottom Layer And Track (5265.425mil,741.575mil)(5265.425mil,902.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED22-3-GND(5263.457mil,904.961mil) on Bottom Layer And Track (5265.425mil,902.992mil)(5265.425mil,938.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED22-4-DIN(5263.457mil,775.039mil) on Bottom Layer And Track (5265.425mil,741.575mil)(5265.425mil,902.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED23-1-VDD(4302.543mil,830.039mil) on Bottom Layer And Track (4300.575mil,796.575mil)(4300.575mil,993.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED23-2-DOUT(4302.543mil,959.961mil) on Bottom Layer And Track (4300.575mil,796.575mil)(4300.575mil,993.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED23-3-GND(4495.457mil,959.961mil) on Bottom Layer And Track (4461.992mil,993.425mil)(4497.425mil,957.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED23-3-GND(4495.457mil,959.961mil) on Bottom Layer And Track (4497.425mil,796.575mil)(4497.425mil,957.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED23-3-GND(4495.457mil,959.961mil) on Bottom Layer And Track (4497.425mil,957.992mil)(4497.425mil,993.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED23-4-DIN(4495.457mil,830.039mil) on Bottom Layer And Track (4497.425mil,796.575mil)(4497.425mil,957.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED24-1-VDD(3544.543mil,786.039mil) on Bottom Layer And Track (3542.575mil,752.575mil)(3542.575mil,949.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED24-2-DOUT(3544.543mil,915.961mil) on Bottom Layer And Track (3542.575mil,752.575mil)(3542.575mil,949.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED24-3-GND(3737.457mil,915.961mil) on Bottom Layer And Track (3703.992mil,949.425mil)(3739.425mil,913.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED24-3-GND(3737.457mil,915.961mil) on Bottom Layer And Track (3739.425mil,752.575mil)(3739.425mil,913.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED24-3-GND(3737.457mil,915.961mil) on Bottom Layer And Track (3739.425mil,913.992mil)(3739.425mil,949.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED24-4-DIN(3737.457mil,786.039mil) on Bottom Layer And Track (3739.425mil,752.575mil)(3739.425mil,913.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED25-1-VDD(2781.543mil,723.039mil) on Bottom Layer And Track (2779.575mil,689.575mil)(2779.575mil,886.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED25-2-DOUT(2781.543mil,852.961mil) on Bottom Layer And Track (2779.575mil,689.575mil)(2779.575mil,886.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED25-3-GND(2974.457mil,852.961mil) on Bottom Layer And Track (2940.992mil,886.425mil)(2976.425mil,850.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED25-3-GND(2974.457mil,852.961mil) on Bottom Layer And Track (2976.425mil,689.575mil)(2976.425mil,850.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED25-3-GND(2974.457mil,852.961mil) on Bottom Layer And Track (2976.425mil,850.992mil)(2976.425mil,886.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED25-4-DIN(2974.457mil,723.039mil) on Bottom Layer And Track (2976.425mil,689.575mil)(2976.425mil,850.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED26-1-VDD(1261.543mil,-541.961mil) on Bottom Layer And Track (1259.575mil,-575.425mil)(1259.575mil,-378.575mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED26-2-DOUT(1261.543mil,-412.039mil) on Bottom Layer And Track (1259.575mil,-575.425mil)(1259.575mil,-378.575mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED26-3-GND(1454.457mil,-412.039mil) on Bottom Layer And Track (1420.992mil,-378.575mil)(1456.425mil,-414.008mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED26-3-GND(1454.457mil,-412.039mil) on Bottom Layer And Track (1456.425mil,-414.008mil)(1456.425mil,-378.575mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED26-3-GND(1454.457mil,-412.039mil) on Bottom Layer And Track (1456.425mil,-575.425mil)(1456.425mil,-414.008mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED26-4-DIN(1454.457mil,-541.961mil) on Bottom Layer And Track (1456.425mil,-575.425mil)(1456.425mil,-414.008mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED27-1-VDD(859.543mil,-380.961mil) on Bottom Layer And Track (857.575mil,-414.425mil)(857.575mil,-217.575mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED27-2-DOUT(859.543mil,-251.039mil) on Bottom Layer And Track (857.575mil,-414.425mil)(857.575mil,-217.575mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED27-3-GND(1052.457mil,-251.039mil) on Bottom Layer And Track (1018.992mil,-217.575mil)(1054.425mil,-253.008mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED27-3-GND(1052.457mil,-251.039mil) on Bottom Layer And Track (1054.425mil,-253.008mil)(1054.425mil,-217.575mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED27-3-GND(1052.457mil,-251.039mil) on Bottom Layer And Track (1054.425mil,-414.425mil)(1054.425mil,-253.008mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED27-4-DIN(1052.457mil,-380.961mil) on Bottom Layer And Track (1054.425mil,-414.425mil)(1054.425mil,-253.008mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED28-1-VDD(6752.543mil,1405.039mil) on Bottom Layer And Track (6750.575mil,1371.575mil)(6750.575mil,1568.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED28-2-DOUT(6752.543mil,1534.961mil) on Bottom Layer And Track (6750.575mil,1371.575mil)(6750.575mil,1568.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED28-3-GND(6945.457mil,1534.961mil) on Bottom Layer And Track (6911.992mil,1568.425mil)(6947.425mil,1532.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED28-3-GND(6945.457mil,1534.961mil) on Bottom Layer And Track (6947.425mil,1371.575mil)(6947.425mil,1532.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED28-3-GND(6945.457mil,1534.961mil) on Bottom Layer And Track (6947.425mil,1532.992mil)(6947.425mil,1568.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED28-4-DIN(6945.457mil,1405.039mil) on Bottom Layer And Track (6947.425mil,1371.575mil)(6947.425mil,1532.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED29-1-VDD(5815.543mil,1394.039mil) on Bottom Layer And Track (5813.575mil,1360.575mil)(5813.575mil,1557.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED29-2-DOUT(5815.543mil,1523.961mil) on Bottom Layer And Track (5813.575mil,1360.575mil)(5813.575mil,1557.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED29-3-GND(6008.457mil,1523.961mil) on Bottom Layer And Track (5974.992mil,1557.425mil)(6010.425mil,1521.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED29-3-GND(6008.457mil,1523.961mil) on Bottom Layer And Track (6010.425mil,1360.575mil)(6010.425mil,1521.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED29-3-GND(6008.457mil,1523.961mil) on Bottom Layer And Track (6010.425mil,1521.992mil)(6010.425mil,1557.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED29-4-DIN(6008.457mil,1394.039mil) on Bottom Layer And Track (6010.425mil,1360.575mil)(6010.425mil,1521.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED-2-DOUT(6568.543mil,-728.039mil) on Bottom Layer And Track (6566.575mil,-891.425mil)(6566.575mil,-694.575mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED30-1-VDD(5039.543mil,1536.039mil) on Bottom Layer And Track (5037.575mil,1502.575mil)(5037.575mil,1699.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED30-2-DOUT(5039.543mil,1665.961mil) on Bottom Layer And Track (5037.575mil,1502.575mil)(5037.575mil,1699.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED30-3-GND(5232.457mil,1665.961mil) on Bottom Layer And Track (5198.992mil,1699.425mil)(5234.425mil,1663.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED30-3-GND(5232.457mil,1665.961mil) on Bottom Layer And Track (5234.425mil,1502.575mil)(5234.425mil,1663.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED30-3-GND(5232.457mil,1665.961mil) on Bottom Layer And Track (5234.425mil,1663.992mil)(5234.425mil,1699.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED30-4-DIN(5232.457mil,1536.039mil) on Bottom Layer And Track (5234.425mil,1502.575mil)(5234.425mil,1663.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED31-1-VDD(4318.543mil,1582.039mil) on Bottom Layer And Track (4316.575mil,1548.575mil)(4316.575mil,1745.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED31-2-DOUT(4318.543mil,1711.961mil) on Bottom Layer And Track (4316.575mil,1548.575mil)(4316.575mil,1745.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED31-3-GND(4511.457mil,1711.961mil) on Bottom Layer And Track (4477.992mil,1745.425mil)(4513.425mil,1709.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED31-3-GND(4511.457mil,1711.961mil) on Bottom Layer And Track (4513.425mil,1548.575mil)(4513.425mil,1709.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED31-3-GND(4511.457mil,1711.961mil) on Bottom Layer And Track (4513.425mil,1709.992mil)(4513.425mil,1745.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED31-4-DIN(4511.457mil,1582.039mil) on Bottom Layer And Track (4513.425mil,1548.575mil)(4513.425mil,1709.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED32-1-VDD(3563.087mil,1508.079mil) on Bottom Layer And Track (3561.118mil,1474.614mil)(3561.118mil,1671.465mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED32-2-DOUT(3563.087mil,1638mil) on Bottom Layer And Track (3561.118mil,1474.614mil)(3561.118mil,1671.465mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED32-3-GND(3756mil,1638mil) on Bottom Layer And Track (3722.535mil,1671.465mil)(3757.968mil,1636.032mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED32-3-GND(3756mil,1638mil) on Bottom Layer And Track (3757.968mil,1474.614mil)(3757.968mil,1636.032mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED32-3-GND(3756mil,1638mil) on Bottom Layer And Track (3757.968mil,1636.032mil)(3757.968mil,1671.465mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED32-4-DIN(3756mil,1508.079mil) on Bottom Layer And Track (3757.968mil,1474.614mil)(3757.968mil,1636.032mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED33-1-VDD(2813.543mil,1473.039mil) on Bottom Layer And Track (2811.575mil,1439.575mil)(2811.575mil,1636.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED33-2-DOUT(2813.543mil,1602.961mil) on Bottom Layer And Track (2811.575mil,1439.575mil)(2811.575mil,1636.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED33-3-GND(3006.457mil,1602.961mil) on Bottom Layer And Track (2972.992mil,1636.425mil)(3008.425mil,1600.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED33-3-GND(3006.457mil,1602.961mil) on Bottom Layer And Track (3008.425mil,1439.575mil)(3008.425mil,1600.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED33-3-GND(3006.457mil,1602.961mil) on Bottom Layer And Track (3008.425mil,1600.992mil)(3008.425mil,1636.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED33-4-DIN(3006.457mil,1473.039mil) on Bottom Layer And Track (3008.425mil,1439.575mil)(3008.425mil,1600.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED34-1-VDD(2063.543mil,1281.039mil) on Bottom Layer And Track (2061.575mil,1247.575mil)(2061.575mil,1444.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED34-2-DOUT(2063.543mil,1410.961mil) on Bottom Layer And Track (2061.575mil,1247.575mil)(2061.575mil,1444.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED34-3-GND(2256.457mil,1410.961mil) on Bottom Layer And Track (2222.992mil,1444.425mil)(2258.425mil,1408.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED34-3-GND(2256.457mil,1410.961mil) on Bottom Layer And Track (2258.425mil,1247.575mil)(2258.425mil,1408.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED34-3-GND(2256.457mil,1410.961mil) on Bottom Layer And Track (2258.425mil,1408.992mil)(2258.425mil,1444.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED34-4-DIN(2256.457mil,1281.039mil) on Bottom Layer And Track (2258.425mil,1247.575mil)(2258.425mil,1408.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED35-1-VDD(6932.457mil,2299.961mil) on Bottom Layer And Track (6934.425mil,2136.575mil)(6934.425mil,2333.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED35-2-DOUT(6932.457mil,2170.039mil) on Bottom Layer And Track (6934.425mil,2136.575mil)(6934.425mil,2333.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED35-3-GND(6739.543mil,2170.039mil) on Bottom Layer And Track (6737.575mil,2136.575mil)(6737.575mil,2172.008mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED35-3-GND(6739.543mil,2170.039mil) on Bottom Layer And Track (6737.575mil,2172.008mil)(6737.575mil,2333.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED35-3-GND(6739.543mil,2170.039mil) on Bottom Layer And Track (6737.575mil,2172.008mil)(6773.008mil,2136.575mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED35-4-DIN(6739.543mil,2299.961mil) on Bottom Layer And Track (6737.575mil,2172.008mil)(6737.575mil,2333.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED36-1-VDD(5835.543mil,2164.039mil) on Bottom Layer And Track (5833.575mil,2130.575mil)(5833.575mil,2327.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED36-2-DOUT(5835.543mil,2293.961mil) on Bottom Layer And Track (5833.575mil,2130.575mil)(5833.575mil,2327.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED36-3-GND(6028.457mil,2293.961mil) on Bottom Layer And Track (5994.992mil,2327.425mil)(6030.425mil,2291.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED36-3-GND(6028.457mil,2293.961mil) on Bottom Layer And Track (6030.425mil,2130.575mil)(6030.425mil,2291.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED36-3-GND(6028.457mil,2293.961mil) on Bottom Layer And Track (6030.425mil,2291.992mil)(6030.425mil,2327.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED36-4-DIN(6028.457mil,2164.039mil) on Bottom Layer And Track (6030.425mil,2130.575mil)(6030.425mil,2291.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED37-1-VDD(5083.543mil,2296.039mil) on Bottom Layer And Track (5081.575mil,2262.575mil)(5081.575mil,2459.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED37-2-DOUT(5083.543mil,2425.961mil) on Bottom Layer And Track (5081.575mil,2262.575mil)(5081.575mil,2459.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED37-3-GND(5276.457mil,2425.961mil) on Bottom Layer And Track (5242.992mil,2459.425mil)(5278.425mil,2423.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED37-3-GND(5276.457mil,2425.961mil) on Bottom Layer And Track (5278.425mil,2262.575mil)(5278.425mil,2423.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED37-3-GND(5276.457mil,2425.961mil) on Bottom Layer And Track (5278.425mil,2423.992mil)(5278.425mil,2459.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED37-4-DIN(5276.457mil,2296.039mil) on Bottom Layer And Track (5278.425mil,2262.575mil)(5278.425mil,2423.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED38-1-VDD(4315.543mil,2320.039mil) on Bottom Layer And Track (4313.575mil,2286.575mil)(4313.575mil,2483.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED38-2-DOUT(4315.543mil,2449.961mil) on Bottom Layer And Track (4313.575mil,2286.575mil)(4313.575mil,2483.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED38-3-GND(4508.457mil,2449.961mil) on Bottom Layer And Track (4474.992mil,2483.425mil)(4510.425mil,2447.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED38-3-GND(4508.457mil,2449.961mil) on Bottom Layer And Track (4510.425mil,2286.575mil)(4510.425mil,2447.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED38-3-GND(4508.457mil,2449.961mil) on Bottom Layer And Track (4510.425mil,2447.992mil)(4510.425mil,2483.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED38-4-DIN(4508.457mil,2320.039mil) on Bottom Layer And Track (4510.425mil,2286.575mil)(4510.425mil,2447.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED39-1-VDD(3544.543mil,2262.039mil) on Bottom Layer And Track (3542.575mil,2228.575mil)(3542.575mil,2425.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED39-2-DOUT(3544.543mil,2391.961mil) on Bottom Layer And Track (3542.575mil,2228.575mil)(3542.575mil,2425.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED39-3-GND(3737.457mil,2391.961mil) on Bottom Layer And Track (3703.992mil,2425.425mil)(3739.425mil,2389.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED39-3-GND(3737.457mil,2391.961mil) on Bottom Layer And Track (3739.425mil,2228.575mil)(3739.425mil,2389.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED39-3-GND(3737.457mil,2391.961mil) on Bottom Layer And Track (3739.425mil,2389.992mil)(3739.425mil,2425.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED39-4-DIN(3737.457mil,2262.039mil) on Bottom Layer And Track (3739.425mil,2228.575mil)(3739.425mil,2389.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED-3-GND(6761.457mil,-728.039mil) on Bottom Layer And Track (6727.992mil,-694.575mil)(6763.425mil,-730.008mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED-3-GND(6761.457mil,-728.039mil) on Bottom Layer And Track (6763.425mil,-730.008mil)(6763.425mil,-694.575mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED-3-GND(6761.457mil,-728.039mil) on Bottom Layer And Track (6763.425mil,-891.425mil)(6763.425mil,-730.008mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED40-1-VDD(2815.543mil,2238.039mil) on Bottom Layer And Track (2813.575mil,2204.575mil)(2813.575mil,2401.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED40-2-DOUT(2815.543mil,2367.961mil) on Bottom Layer And Track (2813.575mil,2204.575mil)(2813.575mil,2401.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED40-3-GND(3008.457mil,2367.961mil) on Bottom Layer And Track (2974.992mil,2401.425mil)(3010.425mil,2365.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED40-3-GND(3008.457mil,2367.961mil) on Bottom Layer And Track (3010.425mil,2204.575mil)(3010.425mil,2365.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED40-3-GND(3008.457mil,2367.961mil) on Bottom Layer And Track (3010.425mil,2365.992mil)(3010.425mil,2401.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED40-4-DIN(3008.457mil,2238.039mil) on Bottom Layer And Track (3010.425mil,2204.575mil)(3010.425mil,2365.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED41-1-VDD(2068.543mil,2233.039mil) on Bottom Layer And Track (2066.575mil,2199.575mil)(2066.575mil,2396.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED41-2-DOUT(2068.543mil,2362.961mil) on Bottom Layer And Track (2066.575mil,2199.575mil)(2066.575mil,2396.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED41-3-GND(2261.457mil,2362.961mil) on Bottom Layer And Track (2227.992mil,2396.425mil)(2263.425mil,2360.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED41-3-GND(2261.457mil,2362.961mil) on Bottom Layer And Track (2263.425mil,2199.575mil)(2263.425mil,2360.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED41-3-GND(2261.457mil,2362.961mil) on Bottom Layer And Track (2263.425mil,2360.992mil)(2263.425mil,2396.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED41-4-DIN(2261.457mil,2233.039mil) on Bottom Layer And Track (2263.425mil,2199.575mil)(2263.425mil,2360.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED-4-DIN(6761.457mil,-857.961mil) on Bottom Layer And Track (6763.425mil,-891.425mil)(6763.425mil,-730.008mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED5-1-VDD(5804.543mil,-859.961mil) on Bottom Layer And Track (5802.575mil,-893.425mil)(5802.575mil,-696.575mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED5-2-DOUT(5804.543mil,-730.039mil) on Bottom Layer And Track (5802.575mil,-893.425mil)(5802.575mil,-696.575mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED5-3-GND(5997.457mil,-730.039mil) on Bottom Layer And Track (5963.992mil,-696.575mil)(5999.425mil,-732.008mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED5-3-GND(5997.457mil,-730.039mil) on Bottom Layer And Track (5999.425mil,-732.008mil)(5999.425mil,-696.575mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED5-3-GND(5997.457mil,-730.039mil) on Bottom Layer And Track (5999.425mil,-893.425mil)(5999.425mil,-732.008mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED5-4-DIN(5997.457mil,-859.961mil) on Bottom Layer And Track (5999.425mil,-893.425mil)(5999.425mil,-732.008mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED6-1-VDD(5056.543mil,-731.961mil) on Bottom Layer And Track (5054.575mil,-765.425mil)(5054.575mil,-568.575mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED6-2-DOUT(5056.543mil,-602.039mil) on Bottom Layer And Track (5054.575mil,-765.425mil)(5054.575mil,-568.575mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED6-3-GND(5249.457mil,-602.039mil) on Bottom Layer And Track (5215.992mil,-568.575mil)(5251.425mil,-604.008mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED6-3-GND(5249.457mil,-602.039mil) on Bottom Layer And Track (5251.425mil,-604.008mil)(5251.425mil,-568.575mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED6-3-GND(5249.457mil,-602.039mil) on Bottom Layer And Track (5251.425mil,-765.425mil)(5251.425mil,-604.008mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED6-4-DIN(5249.457mil,-731.961mil) on Bottom Layer And Track (5251.425mil,-765.425mil)(5251.425mil,-604.008mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED7-1-VDD(4284.543mil,-685.961mil) on Bottom Layer And Track (4282.575mil,-719.425mil)(4282.575mil,-522.575mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED7-2-DOUT(4284.543mil,-556.039mil) on Bottom Layer And Track (4282.575mil,-719.425mil)(4282.575mil,-522.575mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED7-3-GND(4477.457mil,-556.039mil) on Bottom Layer And Track (4443.992mil,-522.575mil)(4479.425mil,-558.008mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED7-3-GND(4477.457mil,-556.039mil) on Bottom Layer And Track (4479.425mil,-558.008mil)(4479.425mil,-522.575mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED7-3-GND(4477.457mil,-556.039mil) on Bottom Layer And Track (4479.425mil,-719.425mil)(4479.425mil,-558.008mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED7-4-DIN(4477.457mil,-685.961mil) on Bottom Layer And Track (4479.425mil,-719.425mil)(4479.425mil,-558.008mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED8-1-VDD(3547.543mil,-661.961mil) on Bottom Layer And Track (3545.575mil,-695.425mil)(3545.575mil,-498.575mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED8-2-DOUT(3547.543mil,-532.039mil) on Bottom Layer And Track (3545.575mil,-695.425mil)(3545.575mil,-498.575mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED8-3-GND(3740.457mil,-532.039mil) on Bottom Layer And Track (3706.992mil,-498.575mil)(3742.425mil,-534.008mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED8-3-GND(3740.457mil,-532.039mil) on Bottom Layer And Track (3742.425mil,-534.008mil)(3742.425mil,-498.575mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED8-3-GND(3740.457mil,-532.039mil) on Bottom Layer And Track (3742.425mil,-695.425mil)(3742.425mil,-534.008mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED8-4-DIN(3740.457mil,-661.961mil) on Bottom Layer And Track (3742.425mil,-695.425mil)(3742.425mil,-534.008mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED9-1-VDD(2414.543mil,-1243.961mil) on Bottom Layer And Track (2412.575mil,-1277.425mil)(2412.575mil,-1080.575mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED9-2-DOUT(2414.543mil,-1114.039mil) on Bottom Layer And Track (2412.575mil,-1277.425mil)(2412.575mil,-1080.575mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED9-3-GND(2607.457mil,-1114.039mil) on Bottom Layer And Track (2573.992mil,-1080.575mil)(2609.425mil,-1116.008mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED9-3-GND(2607.457mil,-1114.039mil) on Bottom Layer And Track (2609.425mil,-1116.008mil)(2609.425mil,-1080.575mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED9-3-GND(2607.457mil,-1114.039mil) on Bottom Layer And Track (2609.425mil,-1277.425mil)(2609.425mil,-1116.008mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED9-4-DIN(2607.457mil,-1243.961mil) on Bottom Layer And Track (2609.425mil,-1277.425mil)(2609.425mil,-1116.008mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad Q3-5(1653.472mil,2363.504mil) on Top Layer And Text "TP32" (1658mil,2347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad Q3-6(1673.158mil,2363.504mil) on Top Layer And Text "TP32" (1658mil,2347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad Q3-7(1692.842mil,2363.504mil) on Top Layer And Text "TP32" (1658mil,2347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad Q3-8(1712.528mil,2363.504mil) on Top Layer And Text "TP32" (1658mil,2347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad R26-1(1798.496mil,2633mil) on Top Layer And Text "TP23" (1787mil,2627mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad R28-2(1871.654mil,3233mil) on Top Layer And Text "TP28" (1880mil,3217mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.799mil < 4mil) Between Pad R3-1(838mil,3211.504mil) on Top Layer And Text "R3" (860.003mil,3256.329mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.799mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.786mil < 4mil) Between Pad R32-1(1205.496mil,2697mil) on Top Layer And Text "R32" (1157.674mil,2659.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.786mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad R32-2(1142.504mil,2697mil) on Top Layer And Text "R31" (1118mil,2680mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.219mil < 4mil) Between Pad R32-2(1142.504mil,2697mil) on Top Layer And Text "R32" (1157.674mil,2659.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.219mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad R333-1(689mil,2163.653mil) on Top Layer And Track (684.638mil,2124.417mil)(684.638mil,2301.583mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad R333-2(689mil,2120.346mil) on Top Layer And Track (684.638mil,2124.417mil)(1389.362mil,2124.417mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad R333-2(689mil,2120.346mil) on Top Layer And Track (684.638mil,2124.417mil)(684.638mil,2301.583mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad R36-1(1012.496mil,3201mil) on Top Layer And Text "C5" (968.57mil,3205.27mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad R36-2(949.504mil,3201mil) on Top Layer And Text "C5" (968.57mil,3205.27mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad R8-2(380mil,1680mil) on Top Layer And Text "BT1" (396mil,1658mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.645mil < 4mil) Between Pad R9-1(329.496mil,1158.158mil) on Top Layer And Text "R9" (347.671mil,1182.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.645mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.637mil < 4mil) Between Pad X2-2(777mil,2899.212mil) on Top Layer And Text "C10" (719.553mil,2927.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.637mil]
Rule Violations :261

Processing Rule : Silk to Silk (Clearance=4mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (Collision < 4mil) Between Text "C20" (966.033mil,2552.003mil) on Top Overlay And Track (982.063mil,2549.67mil)(989.937mil,2549.67mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 4mil) Between Text "C4" (935.671mil,3466.003mil) on Top Overlay And Track (940.064mil,3460.33mil)(947.938mil,3460.33mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 4mil) Between Text "C8" (901.671mil,2763.003mil) on Top Overlay And Track (915.063mil,2770.33mil)(922.937mil,2770.33mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 4mil) Between Text "L3" (1374.579mil,2999.032mil) on Top Overlay And Track (1385.063mil,3000.33mil)(1392.937mil,3000.33mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 4mil) Between Text "Q8" (2391mil,3306mil) on Top Overlay And Text "R37" (2381mil,3277mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (0.528mil < 4mil) Between Text "R31" (1118mil,2680mil) on Top Overlay And Text "R32" (1157.674mil,2659.003mil) on Top Overlay Silk Text to Silk Clearance [0.528mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 4mil) Between Text "R333" (680mil,2208mil) on Top Overlay And Track (684.638mil,2124.417mil)(684.638mil,2301.583mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 4mil) Between Text "TP10" (1490mil,3105mil) on Top Overlay And Text "TP6" (1475.003mil,3151.326mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (0.503mil < 4mil) Between Text "TP12" (1752.009mil,2899.003mil) on Top Overlay And Track (1561mil,2921mil)(1861mil,2921mil) on Top Overlay Silk Text to Silk Clearance [0.503mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 4mil) Between Text "TP21" (866mil,2543mil) on Top Overlay And Track (868.999mil,2502mil)(868.999mil,2693mil) on Top Overlay Silk Text to Silk Clearance [0mil]
Rule Violations :10

Processing Rule : Net Antennae (Tolerance=0mil) (All)
   Violation between Net Antennae: Track (917.375mil,3189.625mil)(930mil,3177mil) on Bottom Layer 
   Violation between Net Antennae: Via (1284mil,2457mil) from Int1 (GND) to Int2 (GND) 
   Violation between Net Antennae: Via (1908mil,414mil) from Int1 (GND) to Int2 (GND) 
   Violation between Net Antennae: Via (2086mil,911mil) from Int1 (GND) to Int2 (GND) 
Rule Violations :4

Processing Rule : Board Clearance Constraint (Gap=0mil) (All)
   Violation between Board Outline Clearance(Outline Edge): (Collision < 10mil) Between Arc (1754.063mil,3823.583mil) on Top Overlay And Board Edge 
   Violation between Board Outline Clearance(Cutout Edge): (Collision < 10mil) Between Board Cutout (Multi-Layer)Region (0 hole(s)) Multi-Layer And Track (4553.91mil,1548.95mil)(4674.91mil,1548.95mil) on Top Overlay 
   Violation between Board Outline Clearance(Cutout Edge): (Collision < 10mil) Between Board Cutout (Multi-Layer)Region (0 hole(s)) Multi-Layer And Track (4877.916mil,1486.05mil)(4980.916mil,1486.05mil) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 10mil) Between Board Edge And Track (-141.592mil,1636.426mil)(-141.592mil,1833.276mil) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 10mil) Between Board Edge And Track (-141.592mil,1636.426mil)(15.89mil,1636.426mil) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 10mil) Between Board Edge And Track (-141.592mil,1833.276mil)(15.89mil,1833.276mil) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 10mil) Between Board Edge And Track (-18.37mil,1311.142mil)(37.928mil,1311.142mil) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 10mil) Between Board Edge And Track (-18.37mil,959.174mil)(-18.37mil,1311.142mil) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 10mil) Between Board Edge And Track (-18.37mil,959.174mil)(37.928mil,959.174mil) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 10mil) Between Board Edge And Track (-8.574mil,490mil)(46.544mil,490mil) on Top Overlay 
Rule Violations :10

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:04