Analysis & Synthesis report for heapsort
Tue Oct 06 13:08:10 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |heapsort|SM_heapsort
 11. State Machine - |heapsort|sorting_node:sorting_node_10|SM_sorting
 12. State Machine - |heapsort|sorting_node:sorting_node_9|SM_sorting
 13. State Machine - |heapsort|sorting_node:sorting_node_8|SM_sorting
 14. State Machine - |heapsort|sorting_node:sorting_node_7|SM_sorting
 15. State Machine - |heapsort|sorting_node:sorting_node_6|SM_sorting
 16. State Machine - |heapsort|sorting_node:sorting_node_5|SM_sorting
 17. State Machine - |heapsort|sorting_node:sorting_node_4|SM_sorting
 18. State Machine - |heapsort|sorting_node:sorting_node_3|SM_sorting
 19. State Machine - |heapsort|sorting_node:sorting_node_2|SM_sorting
 20. State Machine - |heapsort|sorting_node_level_1:sorting_node_1|SM_sorting
 21. Registers Removed During Synthesis
 22. Removed Registers Triggering Further Register Optimizations
 23. General Register Statistics
 24. Multiplexer Restructuring Statistics (Restructuring Performed)
 25. Source assignments for RAM_2_port_1:RAM_LEVEL_1|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated
 26. Source assignments for RAM_2_port_gen:RAM_LEVEL_2_L|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated
 27. Source assignments for RAM_2_port_gen:RAM_LEVEL_2_R|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated
 28. Source assignments for RAM_2_port_gen:RAM_LEVEL_3_L|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated
 29. Source assignments for RAM_2_port_gen:RAM_LEVEL_3_R|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated
 30. Source assignments for RAM_2_port_gen:RAM_LEVEL_4_L|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated
 31. Source assignments for RAM_2_port_gen:RAM_LEVEL_4_R|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated
 32. Source assignments for RAM_2_port_gen:RAM_LEVEL_5_L|altsyncram:altsyncram_component|altsyncram_g8h2:auto_generated
 33. Source assignments for RAM_2_port_gen:RAM_LEVEL_5_R|altsyncram:altsyncram_component|altsyncram_g8h2:auto_generated
 34. Source assignments for RAM_2_port_gen:RAM_LEVEL_6_L|altsyncram:altsyncram_component|altsyncram_hbh2:auto_generated
 35. Source assignments for RAM_2_port_gen:RAM_LEVEL_6_R|altsyncram:altsyncram_component|altsyncram_hbh2:auto_generated
 36. Source assignments for RAM_2_port_gen:RAM_LEVEL_7_L|altsyncram:altsyncram_component|altsyncram_fbh2:auto_generated
 37. Source assignments for RAM_2_port_gen:RAM_LEVEL_7_R|altsyncram:altsyncram_component|altsyncram_fbh2:auto_generated
 38. Source assignments for RAM_2_port_gen:RAM_LEVEL_8_L|altsyncram:altsyncram_component|altsyncram_qbh2:auto_generated
 39. Source assignments for RAM_2_port_gen:RAM_LEVEL_8_R|altsyncram:altsyncram_component|altsyncram_qbh2:auto_generated
 40. Source assignments for RAM_2_port_gen:RAM_LEVEL_9_L|altsyncram:altsyncram_component|altsyncram_ueh2:auto_generated
 41. Source assignments for RAM_2_port_gen:RAM_LEVEL_9_R|altsyncram:altsyncram_component|altsyncram_ueh2:auto_generated
 42. Source assignments for RAM_2_port_gen:RAM_LEVEL_10_L|altsyncram:altsyncram_component|altsyncram_4fh2:auto_generated
 43. Source assignments for RAM_2_port_gen:RAM_LEVEL_10_R|altsyncram:altsyncram_component|altsyncram_4fh2:auto_generated
 44. Source assignments for RAM_2_port_gen:RAM_LEVEL_11_L|altsyncram:altsyncram_component|altsyncram_teh2:auto_generated
 45. Source assignments for RAM_2_port_gen:RAM_LEVEL_11_R|altsyncram:altsyncram_component|altsyncram_teh2:auto_generated
 46. Parameter Settings for User Entity Instance: Top-level Entity: |heapsort
 47. Parameter Settings for User Entity Instance: RAM_2_port_1:RAM_LEVEL_1|altsyncram:altsyncram_component
 48. Parameter Settings for User Entity Instance: sorting_node_level_1:sorting_node_1
 49. Parameter Settings for User Entity Instance: RAM_2_port_gen:RAM_LEVEL_2_L
 50. Parameter Settings for User Entity Instance: RAM_2_port_gen:RAM_LEVEL_2_L|altsyncram:altsyncram_component
 51. Parameter Settings for User Entity Instance: RAM_2_port_gen:RAM_LEVEL_2_R
 52. Parameter Settings for User Entity Instance: RAM_2_port_gen:RAM_LEVEL_2_R|altsyncram:altsyncram_component
 53. Parameter Settings for User Entity Instance: translation_layer:translation_layer_2
 54. Parameter Settings for User Entity Instance: sorting_node:sorting_node_2
 55. Parameter Settings for User Entity Instance: RAM_2_port_gen:RAM_LEVEL_3_L
 56. Parameter Settings for User Entity Instance: RAM_2_port_gen:RAM_LEVEL_3_L|altsyncram:altsyncram_component
 57. Parameter Settings for User Entity Instance: RAM_2_port_gen:RAM_LEVEL_3_R
 58. Parameter Settings for User Entity Instance: RAM_2_port_gen:RAM_LEVEL_3_R|altsyncram:altsyncram_component
 59. Parameter Settings for User Entity Instance: translation_layer:translation_layer_3
 60. Parameter Settings for User Entity Instance: sorting_node:sorting_node_3
 61. Parameter Settings for User Entity Instance: RAM_2_port_gen:RAM_LEVEL_4_L
 62. Parameter Settings for User Entity Instance: RAM_2_port_gen:RAM_LEVEL_4_L|altsyncram:altsyncram_component
 63. Parameter Settings for User Entity Instance: RAM_2_port_gen:RAM_LEVEL_4_R
 64. Parameter Settings for User Entity Instance: RAM_2_port_gen:RAM_LEVEL_4_R|altsyncram:altsyncram_component
 65. Parameter Settings for User Entity Instance: translation_layer:translation_layer_4
 66. Parameter Settings for User Entity Instance: sorting_node:sorting_node_4
 67. Parameter Settings for User Entity Instance: RAM_2_port_gen:RAM_LEVEL_5_L
 68. Parameter Settings for User Entity Instance: RAM_2_port_gen:RAM_LEVEL_5_L|altsyncram:altsyncram_component
 69. Parameter Settings for User Entity Instance: RAM_2_port_gen:RAM_LEVEL_5_R
 70. Parameter Settings for User Entity Instance: RAM_2_port_gen:RAM_LEVEL_5_R|altsyncram:altsyncram_component
 71. Parameter Settings for User Entity Instance: translation_layer:translation_layer_5
 72. Parameter Settings for User Entity Instance: sorting_node:sorting_node_5
 73. Parameter Settings for User Entity Instance: RAM_2_port_gen:RAM_LEVEL_6_L
 74. Parameter Settings for User Entity Instance: RAM_2_port_gen:RAM_LEVEL_6_L|altsyncram:altsyncram_component
 75. Parameter Settings for User Entity Instance: RAM_2_port_gen:RAM_LEVEL_6_R
 76. Parameter Settings for User Entity Instance: RAM_2_port_gen:RAM_LEVEL_6_R|altsyncram:altsyncram_component
 77. Parameter Settings for User Entity Instance: translation_layer:translation_layer_6
 78. Parameter Settings for User Entity Instance: sorting_node:sorting_node_6
 79. Parameter Settings for User Entity Instance: RAM_2_port_gen:RAM_LEVEL_7_L
 80. Parameter Settings for User Entity Instance: RAM_2_port_gen:RAM_LEVEL_7_L|altsyncram:altsyncram_component
 81. Parameter Settings for User Entity Instance: RAM_2_port_gen:RAM_LEVEL_7_R
 82. Parameter Settings for User Entity Instance: RAM_2_port_gen:RAM_LEVEL_7_R|altsyncram:altsyncram_component
 83. Parameter Settings for User Entity Instance: translation_layer:translation_layer_7
 84. Parameter Settings for User Entity Instance: sorting_node:sorting_node_7
 85. Parameter Settings for User Entity Instance: RAM_2_port_gen:RAM_LEVEL_8_L
 86. Parameter Settings for User Entity Instance: RAM_2_port_gen:RAM_LEVEL_8_L|altsyncram:altsyncram_component
 87. Parameter Settings for User Entity Instance: RAM_2_port_gen:RAM_LEVEL_8_R
 88. Parameter Settings for User Entity Instance: RAM_2_port_gen:RAM_LEVEL_8_R|altsyncram:altsyncram_component
 89. Parameter Settings for User Entity Instance: translation_layer:translation_layer_8
 90. Parameter Settings for User Entity Instance: sorting_node:sorting_node_8
 91. Parameter Settings for User Entity Instance: RAM_2_port_gen:RAM_LEVEL_9_L
 92. Parameter Settings for User Entity Instance: RAM_2_port_gen:RAM_LEVEL_9_L|altsyncram:altsyncram_component
 93. Parameter Settings for User Entity Instance: RAM_2_port_gen:RAM_LEVEL_9_R
 94. Parameter Settings for User Entity Instance: RAM_2_port_gen:RAM_LEVEL_9_R|altsyncram:altsyncram_component
 95. Parameter Settings for User Entity Instance: translation_layer:translation_layer_9
 96. Parameter Settings for User Entity Instance: sorting_node:sorting_node_9
 97. Parameter Settings for User Entity Instance: RAM_2_port_gen:RAM_LEVEL_10_L
 98. Parameter Settings for User Entity Instance: RAM_2_port_gen:RAM_LEVEL_10_L|altsyncram:altsyncram_component
 99. Parameter Settings for User Entity Instance: RAM_2_port_gen:RAM_LEVEL_10_R
100. Parameter Settings for User Entity Instance: RAM_2_port_gen:RAM_LEVEL_10_R|altsyncram:altsyncram_component
101. Parameter Settings for User Entity Instance: translation_layer:translation_layer_10
102. Parameter Settings for User Entity Instance: sorting_node:sorting_node_10
103. Parameter Settings for User Entity Instance: RAM_2_port_gen:RAM_LEVEL_11_L
104. Parameter Settings for User Entity Instance: RAM_2_port_gen:RAM_LEVEL_11_L|altsyncram:altsyncram_component
105. Parameter Settings for User Entity Instance: RAM_2_port_gen:RAM_LEVEL_11_R
106. Parameter Settings for User Entity Instance: RAM_2_port_gen:RAM_LEVEL_11_R|altsyncram:altsyncram_component
107. altsyncram Parameter Settings by Entity Instance
108. Port Connectivity Checks: "RAM_2_port_gen:RAM_LEVEL_11_R"
109. Port Connectivity Checks: "RAM_2_port_gen:RAM_LEVEL_11_L"
110. Port Connectivity Checks: "sorting_node:sorting_node_10"
111. Port Connectivity Checks: "translation_layer:translation_layer_2"
112. Port Connectivity Checks: "RAM_2_port_gen:RAM_LEVEL_2_R"
113. Port Connectivity Checks: "RAM_2_port_gen:RAM_LEVEL_2_L"
114. Port Connectivity Checks: "sorting_node_level_1:sorting_node_1"
115. Port Connectivity Checks: "RAM_2_port_1:RAM_LEVEL_1"
116. Post-Synthesis Netlist Statistics for Top Partition
117. Elapsed Time Per Partition
118. Analysis & Synthesis Messages
119. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Oct 06 13:08:10 2020       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; heapsort                                    ;
; Top-level Entity Name              ; heapsort                                    ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 2,190                                       ;
;     Total combinational functions  ; 2,173                                       ;
;     Dedicated logic registers      ; 642                                         ;
; Total registers                    ; 642                                         ;
; Total pins                         ; 36                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 32,768                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; heapsort           ; heapsort           ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                              ;
+---------------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path            ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                               ; Library ;
+---------------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------+---------+
; files/RAM/RAM_2_port_1.v                    ; yes             ; User Wizard-Generated File   ; D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/RAM/RAM_2_port_1.v                    ;         ;
; files/utils/RAM_2_port_gen/RAM_2_port_gen.v ; yes             ; User Wizard-Generated File   ; D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/utils/RAM_2_port_gen/RAM_2_port_gen.v ;         ;
; files/utils/strobe_relative.v               ; yes             ; User Verilog HDL File        ; D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/utils/strobe_relative.v               ;         ;
; heapsort.v                                  ; yes             ; User Verilog HDL File        ; D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v                                  ;         ;
; files/sorting_node/sorting_node.v           ; yes             ; User Verilog HDL File        ; D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/sorting_node/sorting_node.v           ;         ;
; files/translation_layer/translation_layer.v ; yes             ; User Verilog HDL File        ; D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/translation_layer/translation_layer.v ;         ;
; files/sorting_node/sorting_node_level_1.v   ; yes             ; User Verilog HDL File        ; D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/sorting_node/sorting_node_level_1.v   ;         ;
; altsyncram.tdf                              ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                      ;         ;
; stratix_ram_block.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc               ;         ;
; lpm_mux.inc                                 ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                         ;         ;
; lpm_decode.inc                              ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                      ;         ;
; aglobal181.inc                              ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                      ;         ;
; a_rdenreg.inc                               ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                       ;         ;
; altrom.inc                                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                          ;         ;
; altram.inc                                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                          ;         ;
; altdpram.inc                                ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                        ;         ;
; db/altsyncram_08h2.tdf                      ; yes             ; Auto-Generated Megafunction  ; D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/db/altsyncram_08h2.tdf                      ;         ;
; db/altsyncram_v7h2.tdf                      ; yes             ; Auto-Generated Megafunction  ; D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/db/altsyncram_v7h2.tdf                      ;         ;
; db/altsyncram_78h2.tdf                      ; yes             ; Auto-Generated Megafunction  ; D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/db/altsyncram_78h2.tdf                      ;         ;
; db/altsyncram_g8h2.tdf                      ; yes             ; Auto-Generated Megafunction  ; D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/db/altsyncram_g8h2.tdf                      ;         ;
; db/altsyncram_hbh2.tdf                      ; yes             ; Auto-Generated Megafunction  ; D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/db/altsyncram_hbh2.tdf                      ;         ;
; db/altsyncram_fbh2.tdf                      ; yes             ; Auto-Generated Megafunction  ; D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/db/altsyncram_fbh2.tdf                      ;         ;
; db/altsyncram_qbh2.tdf                      ; yes             ; Auto-Generated Megafunction  ; D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/db/altsyncram_qbh2.tdf                      ;         ;
; db/altsyncram_ueh2.tdf                      ; yes             ; Auto-Generated Megafunction  ; D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/db/altsyncram_ueh2.tdf                      ;         ;
; db/altsyncram_4fh2.tdf                      ; yes             ; Auto-Generated Megafunction  ; D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/db/altsyncram_4fh2.tdf                      ;         ;
; db/altsyncram_teh2.tdf                      ; yes             ; Auto-Generated Megafunction  ; D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/db/altsyncram_teh2.tdf                      ;         ;
+---------------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 2,190     ;
;                                             ;           ;
; Total combinational functions               ; 2173      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 759       ;
;     -- 3 input functions                    ; 1061      ;
;     -- <=2 input functions                  ; 353       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 1692      ;
;     -- arithmetic mode                      ; 481       ;
;                                             ;           ;
; Total registers                             ; 642       ;
;     -- Dedicated logic registers            ; 642       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 36        ;
; Total memory bits                           ; 32768     ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 978       ;
; Total fan-out                               ; 13909     ;
; Average fan-out                             ; 4.32      ;
+---------------------------------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                   ;
+---------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------+----------------------+--------------+
; Compilation Hierarchy Node                  ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                    ; Entity Name          ; Library Name ;
+---------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------+----------------------+--------------+
; |heapsort                                   ; 2173 (673)          ; 642 (20)                  ; 32768       ; 0            ; 0       ; 0         ; 36   ; 0            ; |heapsort                                                                                              ; heapsort             ; work         ;
;    |RAM_2_port_1:RAM_LEVEL_1|               ; 0 (0)               ; 0 (0)                     ; 32          ; 0            ; 0       ; 0         ; 0    ; 0            ; |heapsort|RAM_2_port_1:RAM_LEVEL_1                                                                     ; RAM_2_port_1         ; work         ;
;       |altsyncram:altsyncram_component|     ; 0 (0)               ; 0 (0)                     ; 32          ; 0            ; 0       ; 0         ; 0    ; 0            ; |heapsort|RAM_2_port_1:RAM_LEVEL_1|altsyncram:altsyncram_component                                     ; altsyncram           ; work         ;
;          |altsyncram_08h2:auto_generated|   ; 0 (0)               ; 0 (0)                     ; 32          ; 0            ; 0       ; 0         ; 0    ; 0            ; |heapsort|RAM_2_port_1:RAM_LEVEL_1|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated      ; altsyncram_08h2      ; work         ;
;    |RAM_2_port_gen:RAM_LEVEL_10_L|          ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |heapsort|RAM_2_port_gen:RAM_LEVEL_10_L                                                                ; RAM_2_port_gen       ; work         ;
;       |altsyncram:altsyncram_component|     ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |heapsort|RAM_2_port_gen:RAM_LEVEL_10_L|altsyncram:altsyncram_component                                ; altsyncram           ; work         ;
;          |altsyncram_4fh2:auto_generated|   ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |heapsort|RAM_2_port_gen:RAM_LEVEL_10_L|altsyncram:altsyncram_component|altsyncram_4fh2:auto_generated ; altsyncram_4fh2      ; work         ;
;    |RAM_2_port_gen:RAM_LEVEL_10_R|          ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |heapsort|RAM_2_port_gen:RAM_LEVEL_10_R                                                                ; RAM_2_port_gen       ; work         ;
;       |altsyncram:altsyncram_component|     ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |heapsort|RAM_2_port_gen:RAM_LEVEL_10_R|altsyncram:altsyncram_component                                ; altsyncram           ; work         ;
;          |altsyncram_4fh2:auto_generated|   ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |heapsort|RAM_2_port_gen:RAM_LEVEL_10_R|altsyncram:altsyncram_component|altsyncram_4fh2:auto_generated ; altsyncram_4fh2      ; work         ;
;    |RAM_2_port_gen:RAM_LEVEL_11_L|          ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |heapsort|RAM_2_port_gen:RAM_LEVEL_11_L                                                                ; RAM_2_port_gen       ; work         ;
;       |altsyncram:altsyncram_component|     ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |heapsort|RAM_2_port_gen:RAM_LEVEL_11_L|altsyncram:altsyncram_component                                ; altsyncram           ; work         ;
;          |altsyncram_teh2:auto_generated|   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |heapsort|RAM_2_port_gen:RAM_LEVEL_11_L|altsyncram:altsyncram_component|altsyncram_teh2:auto_generated ; altsyncram_teh2      ; work         ;
;    |RAM_2_port_gen:RAM_LEVEL_11_R|          ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |heapsort|RAM_2_port_gen:RAM_LEVEL_11_R                                                                ; RAM_2_port_gen       ; work         ;
;       |altsyncram:altsyncram_component|     ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |heapsort|RAM_2_port_gen:RAM_LEVEL_11_R|altsyncram:altsyncram_component                                ; altsyncram           ; work         ;
;          |altsyncram_teh2:auto_generated|   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |heapsort|RAM_2_port_gen:RAM_LEVEL_11_R|altsyncram:altsyncram_component|altsyncram_teh2:auto_generated ; altsyncram_teh2      ; work         ;
;    |RAM_2_port_gen:RAM_LEVEL_2_L|           ; 0 (0)               ; 0 (0)                     ; 16          ; 0            ; 0       ; 0         ; 0    ; 0            ; |heapsort|RAM_2_port_gen:RAM_LEVEL_2_L                                                                 ; RAM_2_port_gen       ; work         ;
;       |altsyncram:altsyncram_component|     ; 0 (0)               ; 0 (0)                     ; 16          ; 0            ; 0       ; 0         ; 0    ; 0            ; |heapsort|RAM_2_port_gen:RAM_LEVEL_2_L|altsyncram:altsyncram_component                                 ; altsyncram           ; work         ;
;          |altsyncram_v7h2:auto_generated|   ; 0 (0)               ; 0 (0)                     ; 16          ; 0            ; 0       ; 0         ; 0    ; 0            ; |heapsort|RAM_2_port_gen:RAM_LEVEL_2_L|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated  ; altsyncram_v7h2      ; work         ;
;    |RAM_2_port_gen:RAM_LEVEL_2_R|           ; 0 (0)               ; 0 (0)                     ; 16          ; 0            ; 0       ; 0         ; 0    ; 0            ; |heapsort|RAM_2_port_gen:RAM_LEVEL_2_R                                                                 ; RAM_2_port_gen       ; work         ;
;       |altsyncram:altsyncram_component|     ; 0 (0)               ; 0 (0)                     ; 16          ; 0            ; 0       ; 0         ; 0    ; 0            ; |heapsort|RAM_2_port_gen:RAM_LEVEL_2_R|altsyncram:altsyncram_component                                 ; altsyncram           ; work         ;
;          |altsyncram_v7h2:auto_generated|   ; 0 (0)               ; 0 (0)                     ; 16          ; 0            ; 0       ; 0         ; 0    ; 0            ; |heapsort|RAM_2_port_gen:RAM_LEVEL_2_R|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated  ; altsyncram_v7h2      ; work         ;
;    |RAM_2_port_gen:RAM_LEVEL_3_L|           ; 0 (0)               ; 0 (0)                     ; 32          ; 0            ; 0       ; 0         ; 0    ; 0            ; |heapsort|RAM_2_port_gen:RAM_LEVEL_3_L                                                                 ; RAM_2_port_gen       ; work         ;
;       |altsyncram:altsyncram_component|     ; 0 (0)               ; 0 (0)                     ; 32          ; 0            ; 0       ; 0         ; 0    ; 0            ; |heapsort|RAM_2_port_gen:RAM_LEVEL_3_L|altsyncram:altsyncram_component                                 ; altsyncram           ; work         ;
;          |altsyncram_08h2:auto_generated|   ; 0 (0)               ; 0 (0)                     ; 32          ; 0            ; 0       ; 0         ; 0    ; 0            ; |heapsort|RAM_2_port_gen:RAM_LEVEL_3_L|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated  ; altsyncram_08h2      ; work         ;
;    |RAM_2_port_gen:RAM_LEVEL_3_R|           ; 0 (0)               ; 0 (0)                     ; 32          ; 0            ; 0       ; 0         ; 0    ; 0            ; |heapsort|RAM_2_port_gen:RAM_LEVEL_3_R                                                                 ; RAM_2_port_gen       ; work         ;
;       |altsyncram:altsyncram_component|     ; 0 (0)               ; 0 (0)                     ; 32          ; 0            ; 0       ; 0         ; 0    ; 0            ; |heapsort|RAM_2_port_gen:RAM_LEVEL_3_R|altsyncram:altsyncram_component                                 ; altsyncram           ; work         ;
;          |altsyncram_08h2:auto_generated|   ; 0 (0)               ; 0 (0)                     ; 32          ; 0            ; 0       ; 0         ; 0    ; 0            ; |heapsort|RAM_2_port_gen:RAM_LEVEL_3_R|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated  ; altsyncram_08h2      ; work         ;
;    |RAM_2_port_gen:RAM_LEVEL_4_L|           ; 0 (0)               ; 0 (0)                     ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |heapsort|RAM_2_port_gen:RAM_LEVEL_4_L                                                                 ; RAM_2_port_gen       ; work         ;
;       |altsyncram:altsyncram_component|     ; 0 (0)               ; 0 (0)                     ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |heapsort|RAM_2_port_gen:RAM_LEVEL_4_L|altsyncram:altsyncram_component                                 ; altsyncram           ; work         ;
;          |altsyncram_78h2:auto_generated|   ; 0 (0)               ; 0 (0)                     ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |heapsort|RAM_2_port_gen:RAM_LEVEL_4_L|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated  ; altsyncram_78h2      ; work         ;
;    |RAM_2_port_gen:RAM_LEVEL_4_R|           ; 0 (0)               ; 0 (0)                     ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |heapsort|RAM_2_port_gen:RAM_LEVEL_4_R                                                                 ; RAM_2_port_gen       ; work         ;
;       |altsyncram:altsyncram_component|     ; 0 (0)               ; 0 (0)                     ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |heapsort|RAM_2_port_gen:RAM_LEVEL_4_R|altsyncram:altsyncram_component                                 ; altsyncram           ; work         ;
;          |altsyncram_78h2:auto_generated|   ; 0 (0)               ; 0 (0)                     ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |heapsort|RAM_2_port_gen:RAM_LEVEL_4_R|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated  ; altsyncram_78h2      ; work         ;
;    |RAM_2_port_gen:RAM_LEVEL_5_L|           ; 0 (0)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |heapsort|RAM_2_port_gen:RAM_LEVEL_5_L                                                                 ; RAM_2_port_gen       ; work         ;
;       |altsyncram:altsyncram_component|     ; 0 (0)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |heapsort|RAM_2_port_gen:RAM_LEVEL_5_L|altsyncram:altsyncram_component                                 ; altsyncram           ; work         ;
;          |altsyncram_g8h2:auto_generated|   ; 0 (0)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |heapsort|RAM_2_port_gen:RAM_LEVEL_5_L|altsyncram:altsyncram_component|altsyncram_g8h2:auto_generated  ; altsyncram_g8h2      ; work         ;
;    |RAM_2_port_gen:RAM_LEVEL_5_R|           ; 0 (0)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |heapsort|RAM_2_port_gen:RAM_LEVEL_5_R                                                                 ; RAM_2_port_gen       ; work         ;
;       |altsyncram:altsyncram_component|     ; 0 (0)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |heapsort|RAM_2_port_gen:RAM_LEVEL_5_R|altsyncram:altsyncram_component                                 ; altsyncram           ; work         ;
;          |altsyncram_g8h2:auto_generated|   ; 0 (0)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |heapsort|RAM_2_port_gen:RAM_LEVEL_5_R|altsyncram:altsyncram_component|altsyncram_g8h2:auto_generated  ; altsyncram_g8h2      ; work         ;
;    |RAM_2_port_gen:RAM_LEVEL_6_L|           ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |heapsort|RAM_2_port_gen:RAM_LEVEL_6_L                                                                 ; RAM_2_port_gen       ; work         ;
;       |altsyncram:altsyncram_component|     ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |heapsort|RAM_2_port_gen:RAM_LEVEL_6_L|altsyncram:altsyncram_component                                 ; altsyncram           ; work         ;
;          |altsyncram_hbh2:auto_generated|   ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |heapsort|RAM_2_port_gen:RAM_LEVEL_6_L|altsyncram:altsyncram_component|altsyncram_hbh2:auto_generated  ; altsyncram_hbh2      ; work         ;
;    |RAM_2_port_gen:RAM_LEVEL_6_R|           ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |heapsort|RAM_2_port_gen:RAM_LEVEL_6_R                                                                 ; RAM_2_port_gen       ; work         ;
;       |altsyncram:altsyncram_component|     ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |heapsort|RAM_2_port_gen:RAM_LEVEL_6_R|altsyncram:altsyncram_component                                 ; altsyncram           ; work         ;
;          |altsyncram_hbh2:auto_generated|   ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |heapsort|RAM_2_port_gen:RAM_LEVEL_6_R|altsyncram:altsyncram_component|altsyncram_hbh2:auto_generated  ; altsyncram_hbh2      ; work         ;
;    |RAM_2_port_gen:RAM_LEVEL_7_L|           ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |heapsort|RAM_2_port_gen:RAM_LEVEL_7_L                                                                 ; RAM_2_port_gen       ; work         ;
;       |altsyncram:altsyncram_component|     ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |heapsort|RAM_2_port_gen:RAM_LEVEL_7_L|altsyncram:altsyncram_component                                 ; altsyncram           ; work         ;
;          |altsyncram_fbh2:auto_generated|   ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |heapsort|RAM_2_port_gen:RAM_LEVEL_7_L|altsyncram:altsyncram_component|altsyncram_fbh2:auto_generated  ; altsyncram_fbh2      ; work         ;
;    |RAM_2_port_gen:RAM_LEVEL_7_R|           ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |heapsort|RAM_2_port_gen:RAM_LEVEL_7_R                                                                 ; RAM_2_port_gen       ; work         ;
;       |altsyncram:altsyncram_component|     ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |heapsort|RAM_2_port_gen:RAM_LEVEL_7_R|altsyncram:altsyncram_component                                 ; altsyncram           ; work         ;
;          |altsyncram_fbh2:auto_generated|   ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |heapsort|RAM_2_port_gen:RAM_LEVEL_7_R|altsyncram:altsyncram_component|altsyncram_fbh2:auto_generated  ; altsyncram_fbh2      ; work         ;
;    |RAM_2_port_gen:RAM_LEVEL_8_L|           ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |heapsort|RAM_2_port_gen:RAM_LEVEL_8_L                                                                 ; RAM_2_port_gen       ; work         ;
;       |altsyncram:altsyncram_component|     ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |heapsort|RAM_2_port_gen:RAM_LEVEL_8_L|altsyncram:altsyncram_component                                 ; altsyncram           ; work         ;
;          |altsyncram_qbh2:auto_generated|   ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |heapsort|RAM_2_port_gen:RAM_LEVEL_8_L|altsyncram:altsyncram_component|altsyncram_qbh2:auto_generated  ; altsyncram_qbh2      ; work         ;
;    |RAM_2_port_gen:RAM_LEVEL_8_R|           ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |heapsort|RAM_2_port_gen:RAM_LEVEL_8_R                                                                 ; RAM_2_port_gen       ; work         ;
;       |altsyncram:altsyncram_component|     ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |heapsort|RAM_2_port_gen:RAM_LEVEL_8_R|altsyncram:altsyncram_component                                 ; altsyncram           ; work         ;
;          |altsyncram_qbh2:auto_generated|   ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |heapsort|RAM_2_port_gen:RAM_LEVEL_8_R|altsyncram:altsyncram_component|altsyncram_qbh2:auto_generated  ; altsyncram_qbh2      ; work         ;
;    |RAM_2_port_gen:RAM_LEVEL_9_L|           ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |heapsort|RAM_2_port_gen:RAM_LEVEL_9_L                                                                 ; RAM_2_port_gen       ; work         ;
;       |altsyncram:altsyncram_component|     ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |heapsort|RAM_2_port_gen:RAM_LEVEL_9_L|altsyncram:altsyncram_component                                 ; altsyncram           ; work         ;
;          |altsyncram_ueh2:auto_generated|   ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |heapsort|RAM_2_port_gen:RAM_LEVEL_9_L|altsyncram:altsyncram_component|altsyncram_ueh2:auto_generated  ; altsyncram_ueh2      ; work         ;
;    |RAM_2_port_gen:RAM_LEVEL_9_R|           ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |heapsort|RAM_2_port_gen:RAM_LEVEL_9_R                                                                 ; RAM_2_port_gen       ; work         ;
;       |altsyncram:altsyncram_component|     ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |heapsort|RAM_2_port_gen:RAM_LEVEL_9_R|altsyncram:altsyncram_component                                 ; altsyncram           ; work         ;
;          |altsyncram_ueh2:auto_generated|   ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |heapsort|RAM_2_port_gen:RAM_LEVEL_9_R|altsyncram:altsyncram_component|altsyncram_ueh2:auto_generated  ; altsyncram_ueh2      ; work         ;
;    |sorting_node:sorting_node_10|           ; 115 (115)           ; 75 (75)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heapsort|sorting_node:sorting_node_10                                                                 ; sorting_node         ; work         ;
;    |sorting_node:sorting_node_2|            ; 114 (114)           ; 54 (54)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heapsort|sorting_node:sorting_node_2                                                                  ; sorting_node         ; work         ;
;    |sorting_node:sorting_node_3|            ; 117 (117)           ; 61 (61)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heapsort|sorting_node:sorting_node_3                                                                  ; sorting_node         ; work         ;
;    |sorting_node:sorting_node_4|            ; 115 (115)           ; 58 (58)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heapsort|sorting_node:sorting_node_4                                                                  ; sorting_node         ; work         ;
;    |sorting_node:sorting_node_5|            ; 116 (116)           ; 60 (60)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heapsort|sorting_node:sorting_node_5                                                                  ; sorting_node         ; work         ;
;    |sorting_node:sorting_node_6|            ; 118 (118)           ; 62 (62)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heapsort|sorting_node:sorting_node_6                                                                  ; sorting_node         ; work         ;
;    |sorting_node:sorting_node_7|            ; 120 (120)           ; 64 (64)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heapsort|sorting_node:sorting_node_7                                                                  ; sorting_node         ; work         ;
;    |sorting_node:sorting_node_8|            ; 122 (122)           ; 66 (66)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heapsort|sorting_node:sorting_node_8                                                                  ; sorting_node         ; work         ;
;    |sorting_node:sorting_node_9|            ; 129 (129)           ; 68 (68)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heapsort|sorting_node:sorting_node_9                                                                  ; sorting_node         ; work         ;
;    |sorting_node_level_1:sorting_node_1|    ; 127 (127)           ; 52 (52)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heapsort|sorting_node_level_1:sorting_node_1                                                          ; sorting_node_level_1 ; work         ;
;    |strobe_relative:fs_stb_rise|            ; 1 (1)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heapsort|strobe_relative:fs_stb_rise                                                                  ; strobe_relative      ; work         ;
;    |translation_layer:translation_layer_10| ; 34 (34)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heapsort|translation_layer:translation_layer_10                                                       ; translation_layer    ; work         ;
;    |translation_layer:translation_layer_2|  ; 34 (34)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heapsort|translation_layer:translation_layer_2                                                        ; translation_layer    ; work         ;
;    |translation_layer:translation_layer_3|  ; 34 (34)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heapsort|translation_layer:translation_layer_3                                                        ; translation_layer    ; work         ;
;    |translation_layer:translation_layer_4|  ; 34 (34)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heapsort|translation_layer:translation_layer_4                                                        ; translation_layer    ; work         ;
;    |translation_layer:translation_layer_5|  ; 34 (34)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heapsort|translation_layer:translation_layer_5                                                        ; translation_layer    ; work         ;
;    |translation_layer:translation_layer_6|  ; 34 (34)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heapsort|translation_layer:translation_layer_6                                                        ; translation_layer    ; work         ;
;    |translation_layer:translation_layer_7|  ; 34 (34)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heapsort|translation_layer:translation_layer_7                                                        ; translation_layer    ; work         ;
;    |translation_layer:translation_layer_8|  ; 34 (34)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heapsort|translation_layer:translation_layer_8                                                        ; translation_layer    ; work         ;
;    |translation_layer:translation_layer_9|  ; 34 (34)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heapsort|translation_layer:translation_layer_9                                                        ; translation_layer    ; work         ;
+---------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------+----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                    ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+---------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+------+
; RAM_2_port_1:RAM_LEVEL_1|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ALTSYNCRAM      ; AUTO ; True Dual Port ; 2            ; 16           ; 2            ; 16           ; 32   ; None ;
; RAM_2_port_gen:RAM_LEVEL_10_L|altsyncram:altsyncram_component|altsyncram_4fh2:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; 256          ; 16           ; 256          ; 16           ; 4096 ; None ;
; RAM_2_port_gen:RAM_LEVEL_10_R|altsyncram:altsyncram_component|altsyncram_4fh2:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; 256          ; 16           ; 256          ; 16           ; 4096 ; None ;
; RAM_2_port_gen:RAM_LEVEL_11_L|altsyncram:altsyncram_component|altsyncram_teh2:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192 ; None ;
; RAM_2_port_gen:RAM_LEVEL_11_R|altsyncram:altsyncram_component|altsyncram_teh2:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192 ; None ;
; RAM_2_port_gen:RAM_LEVEL_2_L|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ALTSYNCRAM  ; AUTO ; True Dual Port ; 1            ; 16           ; 1            ; 16           ; 16   ; None ;
; RAM_2_port_gen:RAM_LEVEL_2_R|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ALTSYNCRAM  ; AUTO ; True Dual Port ; 1            ; 16           ; 1            ; 16           ; 16   ; None ;
; RAM_2_port_gen:RAM_LEVEL_3_L|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ALTSYNCRAM  ; AUTO ; True Dual Port ; 2            ; 16           ; 2            ; 16           ; 32   ; None ;
; RAM_2_port_gen:RAM_LEVEL_3_R|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ALTSYNCRAM  ; AUTO ; True Dual Port ; 2            ; 16           ; 2            ; 16           ; 32   ; None ;
; RAM_2_port_gen:RAM_LEVEL_4_L|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ALTSYNCRAM  ; AUTO ; True Dual Port ; 4            ; 16           ; 4            ; 16           ; 64   ; None ;
; RAM_2_port_gen:RAM_LEVEL_4_R|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ALTSYNCRAM  ; AUTO ; True Dual Port ; 4            ; 16           ; 4            ; 16           ; 64   ; None ;
; RAM_2_port_gen:RAM_LEVEL_5_L|altsyncram:altsyncram_component|altsyncram_g8h2:auto_generated|ALTSYNCRAM  ; AUTO ; True Dual Port ; 8            ; 16           ; 8            ; 16           ; 128  ; None ;
; RAM_2_port_gen:RAM_LEVEL_5_R|altsyncram:altsyncram_component|altsyncram_g8h2:auto_generated|ALTSYNCRAM  ; AUTO ; True Dual Port ; 8            ; 16           ; 8            ; 16           ; 128  ; None ;
; RAM_2_port_gen:RAM_LEVEL_6_L|altsyncram:altsyncram_component|altsyncram_hbh2:auto_generated|ALTSYNCRAM  ; AUTO ; True Dual Port ; 16           ; 16           ; 16           ; 16           ; 256  ; None ;
; RAM_2_port_gen:RAM_LEVEL_6_R|altsyncram:altsyncram_component|altsyncram_hbh2:auto_generated|ALTSYNCRAM  ; AUTO ; True Dual Port ; 16           ; 16           ; 16           ; 16           ; 256  ; None ;
; RAM_2_port_gen:RAM_LEVEL_7_L|altsyncram:altsyncram_component|altsyncram_fbh2:auto_generated|ALTSYNCRAM  ; AUTO ; True Dual Port ; 32           ; 16           ; 32           ; 16           ; 512  ; None ;
; RAM_2_port_gen:RAM_LEVEL_7_R|altsyncram:altsyncram_component|altsyncram_fbh2:auto_generated|ALTSYNCRAM  ; AUTO ; True Dual Port ; 32           ; 16           ; 32           ; 16           ; 512  ; None ;
; RAM_2_port_gen:RAM_LEVEL_8_L|altsyncram:altsyncram_component|altsyncram_qbh2:auto_generated|ALTSYNCRAM  ; AUTO ; True Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024 ; None ;
; RAM_2_port_gen:RAM_LEVEL_8_R|altsyncram:altsyncram_component|altsyncram_qbh2:auto_generated|ALTSYNCRAM  ; AUTO ; True Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024 ; None ;
; RAM_2_port_gen:RAM_LEVEL_9_L|altsyncram:altsyncram_component|altsyncram_ueh2:auto_generated|ALTSYNCRAM  ; AUTO ; True Dual Port ; 128          ; 16           ; 128          ; 16           ; 2048 ; None ;
; RAM_2_port_gen:RAM_LEVEL_9_R|altsyncram:altsyncram_component|altsyncram_ueh2:auto_generated|ALTSYNCRAM  ; AUTO ; True Dual Port ; 128          ; 16           ; 128          ; 16           ; 2048 ; None ;
+---------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                 ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------+---------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                         ; IP Include File                             ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------+---------------------------------------------+
; Altera ; RAM: 2-PORT  ; 18.1    ; N/A          ; N/A          ; |heapsort|RAM_2_port_gen:RAM_LEVEL_2_L  ; files/utils/RAM_2_port_gen/RAM_2_port_gen.v ;
; Altera ; RAM: 2-PORT  ; 18.1    ; N/A          ; N/A          ; |heapsort|RAM_2_port_gen:RAM_LEVEL_2_R  ; files/utils/RAM_2_port_gen/RAM_2_port_gen.v ;
; Altera ; RAM: 2-PORT  ; 18.1    ; N/A          ; N/A          ; |heapsort|RAM_2_port_gen:RAM_LEVEL_3_L  ; files/utils/RAM_2_port_gen/RAM_2_port_gen.v ;
; Altera ; RAM: 2-PORT  ; 18.1    ; N/A          ; N/A          ; |heapsort|RAM_2_port_gen:RAM_LEVEL_3_R  ; files/utils/RAM_2_port_gen/RAM_2_port_gen.v ;
; Altera ; RAM: 2-PORT  ; 18.1    ; N/A          ; N/A          ; |heapsort|RAM_2_port_gen:RAM_LEVEL_4_L  ; files/utils/RAM_2_port_gen/RAM_2_port_gen.v ;
; Altera ; RAM: 2-PORT  ; 18.1    ; N/A          ; N/A          ; |heapsort|RAM_2_port_gen:RAM_LEVEL_4_R  ; files/utils/RAM_2_port_gen/RAM_2_port_gen.v ;
; Altera ; RAM: 2-PORT  ; 18.1    ; N/A          ; N/A          ; |heapsort|RAM_2_port_gen:RAM_LEVEL_5_L  ; files/utils/RAM_2_port_gen/RAM_2_port_gen.v ;
; Altera ; RAM: 2-PORT  ; 18.1    ; N/A          ; N/A          ; |heapsort|RAM_2_port_gen:RAM_LEVEL_5_R  ; files/utils/RAM_2_port_gen/RAM_2_port_gen.v ;
; Altera ; RAM: 2-PORT  ; 18.1    ; N/A          ; N/A          ; |heapsort|RAM_2_port_gen:RAM_LEVEL_6_L  ; files/utils/RAM_2_port_gen/RAM_2_port_gen.v ;
; Altera ; RAM: 2-PORT  ; 18.1    ; N/A          ; N/A          ; |heapsort|RAM_2_port_gen:RAM_LEVEL_6_R  ; files/utils/RAM_2_port_gen/RAM_2_port_gen.v ;
; Altera ; RAM: 2-PORT  ; 18.1    ; N/A          ; N/A          ; |heapsort|RAM_2_port_gen:RAM_LEVEL_7_L  ; files/utils/RAM_2_port_gen/RAM_2_port_gen.v ;
; Altera ; RAM: 2-PORT  ; 18.1    ; N/A          ; N/A          ; |heapsort|RAM_2_port_gen:RAM_LEVEL_7_R  ; files/utils/RAM_2_port_gen/RAM_2_port_gen.v ;
; Altera ; RAM: 2-PORT  ; 18.1    ; N/A          ; N/A          ; |heapsort|RAM_2_port_gen:RAM_LEVEL_8_L  ; files/utils/RAM_2_port_gen/RAM_2_port_gen.v ;
; Altera ; RAM: 2-PORT  ; 18.1    ; N/A          ; N/A          ; |heapsort|RAM_2_port_gen:RAM_LEVEL_8_R  ; files/utils/RAM_2_port_gen/RAM_2_port_gen.v ;
; Altera ; RAM: 2-PORT  ; 18.1    ; N/A          ; N/A          ; |heapsort|RAM_2_port_gen:RAM_LEVEL_9_L  ; files/utils/RAM_2_port_gen/RAM_2_port_gen.v ;
; Altera ; RAM: 2-PORT  ; 18.1    ; N/A          ; N/A          ; |heapsort|RAM_2_port_gen:RAM_LEVEL_9_R  ; files/utils/RAM_2_port_gen/RAM_2_port_gen.v ;
; Altera ; RAM: 2-PORT  ; 18.1    ; N/A          ; N/A          ; |heapsort|RAM_2_port_gen:RAM_LEVEL_10_L ; files/utils/RAM_2_port_gen/RAM_2_port_gen.v ;
; Altera ; RAM: 2-PORT  ; 18.1    ; N/A          ; N/A          ; |heapsort|RAM_2_port_gen:RAM_LEVEL_10_R ; files/utils/RAM_2_port_gen/RAM_2_port_gen.v ;
; Altera ; RAM: 2-PORT  ; 18.1    ; N/A          ; N/A          ; |heapsort|RAM_2_port_gen:RAM_LEVEL_11_L ; files/utils/RAM_2_port_gen/RAM_2_port_gen.v ;
; Altera ; RAM: 2-PORT  ; 18.1    ; N/A          ; N/A          ; |heapsort|RAM_2_port_gen:RAM_LEVEL_11_R ; files/utils/RAM_2_port_gen/RAM_2_port_gen.v ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------+---------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |heapsort|SM_heapsort                                                                                              ;
+-------------------------------+--------------------------+-----------------------+-------------------------------+-----------------+
; Name                          ; SM_heapsort.first_buffer ; SM_heapsort.wait_odds ; SM_heapsort.first_buffer_even ; SM_heapsort.000 ;
+-------------------------------+--------------------------+-----------------------+-------------------------------+-----------------+
; SM_heapsort.000               ; 0                        ; 0                     ; 0                             ; 0               ;
; SM_heapsort.first_buffer_even ; 0                        ; 0                     ; 1                             ; 1               ;
; SM_heapsort.wait_odds         ; 0                        ; 1                     ; 0                             ; 1               ;
; SM_heapsort.first_buffer      ; 1                        ; 0                     ; 0                             ; 1               ;
+-------------------------------+--------------------------+-----------------------+-------------------------------+-----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |heapsort|sorting_node:sorting_node_10|SM_sorting                                                            ;
+-----------------------+------------------+-----------------------+------------------+----------------+-----------------------+
; Name                  ; SM_sorting.Step2 ; SM_sorting.wait_step1 ; SM_sorting.Step1 ; SM_sorting.000 ; SM_sorting.wait_step2 ;
+-----------------------+------------------+-----------------------+------------------+----------------+-----------------------+
; SM_sorting.000        ; 0                ; 0                     ; 0                ; 0              ; 0                     ;
; SM_sorting.Step1      ; 0                ; 0                     ; 1                ; 1              ; 0                     ;
; SM_sorting.wait_step1 ; 0                ; 1                     ; 0                ; 1              ; 0                     ;
; SM_sorting.Step2      ; 1                ; 0                     ; 0                ; 1              ; 0                     ;
; SM_sorting.wait_step2 ; 0                ; 0                     ; 0                ; 1              ; 1                     ;
+-----------------------+------------------+-----------------------+------------------+----------------+-----------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |heapsort|sorting_node:sorting_node_9|SM_sorting                                                             ;
+-----------------------+------------------+-----------------------+------------------+----------------+-----------------------+
; Name                  ; SM_sorting.Step2 ; SM_sorting.wait_step1 ; SM_sorting.Step1 ; SM_sorting.000 ; SM_sorting.wait_step2 ;
+-----------------------+------------------+-----------------------+------------------+----------------+-----------------------+
; SM_sorting.000        ; 0                ; 0                     ; 0                ; 0              ; 0                     ;
; SM_sorting.Step1      ; 0                ; 0                     ; 1                ; 1              ; 0                     ;
; SM_sorting.wait_step1 ; 0                ; 1                     ; 0                ; 1              ; 0                     ;
; SM_sorting.Step2      ; 1                ; 0                     ; 0                ; 1              ; 0                     ;
; SM_sorting.wait_step2 ; 0                ; 0                     ; 0                ; 1              ; 1                     ;
+-----------------------+------------------+-----------------------+------------------+----------------+-----------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |heapsort|sorting_node:sorting_node_8|SM_sorting                                                             ;
+-----------------------+------------------+-----------------------+------------------+----------------+-----------------------+
; Name                  ; SM_sorting.Step2 ; SM_sorting.wait_step1 ; SM_sorting.Step1 ; SM_sorting.000 ; SM_sorting.wait_step2 ;
+-----------------------+------------------+-----------------------+------------------+----------------+-----------------------+
; SM_sorting.000        ; 0                ; 0                     ; 0                ; 0              ; 0                     ;
; SM_sorting.Step1      ; 0                ; 0                     ; 1                ; 1              ; 0                     ;
; SM_sorting.wait_step1 ; 0                ; 1                     ; 0                ; 1              ; 0                     ;
; SM_sorting.Step2      ; 1                ; 0                     ; 0                ; 1              ; 0                     ;
; SM_sorting.wait_step2 ; 0                ; 0                     ; 0                ; 1              ; 1                     ;
+-----------------------+------------------+-----------------------+------------------+----------------+-----------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |heapsort|sorting_node:sorting_node_7|SM_sorting                                                             ;
+-----------------------+------------------+-----------------------+------------------+----------------+-----------------------+
; Name                  ; SM_sorting.Step2 ; SM_sorting.wait_step1 ; SM_sorting.Step1 ; SM_sorting.000 ; SM_sorting.wait_step2 ;
+-----------------------+------------------+-----------------------+------------------+----------------+-----------------------+
; SM_sorting.000        ; 0                ; 0                     ; 0                ; 0              ; 0                     ;
; SM_sorting.Step1      ; 0                ; 0                     ; 1                ; 1              ; 0                     ;
; SM_sorting.wait_step1 ; 0                ; 1                     ; 0                ; 1              ; 0                     ;
; SM_sorting.Step2      ; 1                ; 0                     ; 0                ; 1              ; 0                     ;
; SM_sorting.wait_step2 ; 0                ; 0                     ; 0                ; 1              ; 1                     ;
+-----------------------+------------------+-----------------------+------------------+----------------+-----------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |heapsort|sorting_node:sorting_node_6|SM_sorting                                                             ;
+-----------------------+------------------+-----------------------+------------------+----------------+-----------------------+
; Name                  ; SM_sorting.Step2 ; SM_sorting.wait_step1 ; SM_sorting.Step1 ; SM_sorting.000 ; SM_sorting.wait_step2 ;
+-----------------------+------------------+-----------------------+------------------+----------------+-----------------------+
; SM_sorting.000        ; 0                ; 0                     ; 0                ; 0              ; 0                     ;
; SM_sorting.Step1      ; 0                ; 0                     ; 1                ; 1              ; 0                     ;
; SM_sorting.wait_step1 ; 0                ; 1                     ; 0                ; 1              ; 0                     ;
; SM_sorting.Step2      ; 1                ; 0                     ; 0                ; 1              ; 0                     ;
; SM_sorting.wait_step2 ; 0                ; 0                     ; 0                ; 1              ; 1                     ;
+-----------------------+------------------+-----------------------+------------------+----------------+-----------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |heapsort|sorting_node:sorting_node_5|SM_sorting                                                             ;
+-----------------------+------------------+-----------------------+------------------+----------------+-----------------------+
; Name                  ; SM_sorting.Step2 ; SM_sorting.wait_step1 ; SM_sorting.Step1 ; SM_sorting.000 ; SM_sorting.wait_step2 ;
+-----------------------+------------------+-----------------------+------------------+----------------+-----------------------+
; SM_sorting.000        ; 0                ; 0                     ; 0                ; 0              ; 0                     ;
; SM_sorting.Step1      ; 0                ; 0                     ; 1                ; 1              ; 0                     ;
; SM_sorting.wait_step1 ; 0                ; 1                     ; 0                ; 1              ; 0                     ;
; SM_sorting.Step2      ; 1                ; 0                     ; 0                ; 1              ; 0                     ;
; SM_sorting.wait_step2 ; 0                ; 0                     ; 0                ; 1              ; 1                     ;
+-----------------------+------------------+-----------------------+------------------+----------------+-----------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |heapsort|sorting_node:sorting_node_4|SM_sorting                                                             ;
+-----------------------+------------------+-----------------------+------------------+----------------+-----------------------+
; Name                  ; SM_sorting.Step2 ; SM_sorting.wait_step1 ; SM_sorting.Step1 ; SM_sorting.000 ; SM_sorting.wait_step2 ;
+-----------------------+------------------+-----------------------+------------------+----------------+-----------------------+
; SM_sorting.000        ; 0                ; 0                     ; 0                ; 0              ; 0                     ;
; SM_sorting.Step1      ; 0                ; 0                     ; 1                ; 1              ; 0                     ;
; SM_sorting.wait_step1 ; 0                ; 1                     ; 0                ; 1              ; 0                     ;
; SM_sorting.Step2      ; 1                ; 0                     ; 0                ; 1              ; 0                     ;
; SM_sorting.wait_step2 ; 0                ; 0                     ; 0                ; 1              ; 1                     ;
+-----------------------+------------------+-----------------------+------------------+----------------+-----------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |heapsort|sorting_node:sorting_node_3|SM_sorting                                                             ;
+-----------------------+------------------+-----------------------+------------------+----------------+-----------------------+
; Name                  ; SM_sorting.Step2 ; SM_sorting.wait_step1 ; SM_sorting.Step1 ; SM_sorting.000 ; SM_sorting.wait_step2 ;
+-----------------------+------------------+-----------------------+------------------+----------------+-----------------------+
; SM_sorting.000        ; 0                ; 0                     ; 0                ; 0              ; 0                     ;
; SM_sorting.Step1      ; 0                ; 0                     ; 1                ; 1              ; 0                     ;
; SM_sorting.wait_step1 ; 0                ; 1                     ; 0                ; 1              ; 0                     ;
; SM_sorting.Step2      ; 1                ; 0                     ; 0                ; 1              ; 0                     ;
; SM_sorting.wait_step2 ; 0                ; 0                     ; 0                ; 1              ; 1                     ;
+-----------------------+------------------+-----------------------+------------------+----------------+-----------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |heapsort|sorting_node:sorting_node_2|SM_sorting                                                             ;
+-----------------------+------------------+-----------------------+------------------+----------------+-----------------------+
; Name                  ; SM_sorting.Step2 ; SM_sorting.wait_step1 ; SM_sorting.Step1 ; SM_sorting.000 ; SM_sorting.wait_step2 ;
+-----------------------+------------------+-----------------------+------------------+----------------+-----------------------+
; SM_sorting.000        ; 0                ; 0                     ; 0                ; 0              ; 0                     ;
; SM_sorting.Step1      ; 0                ; 0                     ; 1                ; 1              ; 0                     ;
; SM_sorting.wait_step1 ; 0                ; 1                     ; 0                ; 1              ; 0                     ;
; SM_sorting.Step2      ; 1                ; 0                     ; 0                ; 1              ; 0                     ;
; SM_sorting.wait_step2 ; 0                ; 0                     ; 0                ; 1              ; 1                     ;
+-----------------------+------------------+-----------------------+------------------+----------------+-----------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |heapsort|sorting_node_level_1:sorting_node_1|SM_sorting                                                     ;
+-----------------------+------------------+-----------------------+------------------+----------------+-----------------------+
; Name                  ; SM_sorting.Step2 ; SM_sorting.wait_step1 ; SM_sorting.Step1 ; SM_sorting.000 ; SM_sorting.wait_step2 ;
+-----------------------+------------------+-----------------------+------------------+----------------+-----------------------+
; SM_sorting.000        ; 0                ; 0                     ; 0                ; 0              ; 0                     ;
; SM_sorting.Step1      ; 0                ; 0                     ; 1                ; 1              ; 0                     ;
; SM_sorting.wait_step1 ; 0                ; 1                     ; 0                ; 1              ; 0                     ;
; SM_sorting.Step2      ; 1                ; 0                     ; 0                ; 1              ; 0                     ;
; SM_sorting.wait_step2 ; 0                ; 0                     ; 0                ; 1              ; 1                     ;
+-----------------------+------------------+-----------------------+------------------+----------------+-----------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                         ;
+-----------------------------------------------------------+----------------------------------------------------------------+
; Register name                                             ; Reason for Removal                                             ;
+-----------------------------------------------------------+----------------------------------------------------------------+
; sorting_node:sorting_node_2|addr_R_reg[0]                 ; Merged with sorting_node:sorting_node_2|addr_L_reg[0]          ;
; sorting_node:sorting_node_3|addr_R_reg[1]                 ; Merged with sorting_node:sorting_node_3|addr_L_reg[1]          ;
; sorting_node:sorting_node_3|addr_R_reg[0]                 ; Merged with sorting_node:sorting_node_3|addr_L_reg[0]          ;
; sorting_node:sorting_node_4|addr_R_reg[2]                 ; Merged with sorting_node:sorting_node_4|addr_L_reg[2]          ;
; sorting_node:sorting_node_4|addr_R_reg[1]                 ; Merged with sorting_node:sorting_node_4|addr_L_reg[1]          ;
; sorting_node:sorting_node_4|addr_R_reg[0]                 ; Merged with sorting_node:sorting_node_4|addr_L_reg[0]          ;
; sorting_node:sorting_node_5|addr_R_reg[3]                 ; Merged with sorting_node:sorting_node_5|addr_L_reg[3]          ;
; sorting_node:sorting_node_5|addr_R_reg[2]                 ; Merged with sorting_node:sorting_node_5|addr_L_reg[2]          ;
; sorting_node:sorting_node_5|addr_R_reg[1]                 ; Merged with sorting_node:sorting_node_5|addr_L_reg[1]          ;
; sorting_node:sorting_node_5|addr_R_reg[0]                 ; Merged with sorting_node:sorting_node_5|addr_L_reg[0]          ;
; sorting_node:sorting_node_6|addr_R_reg[4]                 ; Merged with sorting_node:sorting_node_6|addr_L_reg[4]          ;
; sorting_node:sorting_node_6|addr_R_reg[3]                 ; Merged with sorting_node:sorting_node_6|addr_L_reg[3]          ;
; sorting_node:sorting_node_6|addr_R_reg[2]                 ; Merged with sorting_node:sorting_node_6|addr_L_reg[2]          ;
; sorting_node:sorting_node_6|addr_R_reg[1]                 ; Merged with sorting_node:sorting_node_6|addr_L_reg[1]          ;
; sorting_node:sorting_node_6|addr_R_reg[0]                 ; Merged with sorting_node:sorting_node_6|addr_L_reg[0]          ;
; sorting_node:sorting_node_7|addr_R_reg[5]                 ; Merged with sorting_node:sorting_node_7|addr_L_reg[5]          ;
; sorting_node:sorting_node_7|addr_R_reg[4]                 ; Merged with sorting_node:sorting_node_7|addr_L_reg[4]          ;
; sorting_node:sorting_node_7|addr_R_reg[3]                 ; Merged with sorting_node:sorting_node_7|addr_L_reg[3]          ;
; sorting_node:sorting_node_7|addr_R_reg[2]                 ; Merged with sorting_node:sorting_node_7|addr_L_reg[2]          ;
; sorting_node:sorting_node_7|addr_R_reg[1]                 ; Merged with sorting_node:sorting_node_7|addr_L_reg[1]          ;
; sorting_node:sorting_node_7|addr_R_reg[0]                 ; Merged with sorting_node:sorting_node_7|addr_L_reg[0]          ;
; sorting_node:sorting_node_8|addr_R_reg[6]                 ; Merged with sorting_node:sorting_node_8|addr_L_reg[6]          ;
; sorting_node:sorting_node_8|addr_R_reg[5]                 ; Merged with sorting_node:sorting_node_8|addr_L_reg[5]          ;
; sorting_node:sorting_node_8|addr_R_reg[4]                 ; Merged with sorting_node:sorting_node_8|addr_L_reg[4]          ;
; sorting_node:sorting_node_8|addr_R_reg[3]                 ; Merged with sorting_node:sorting_node_8|addr_L_reg[3]          ;
; sorting_node:sorting_node_8|addr_R_reg[2]                 ; Merged with sorting_node:sorting_node_8|addr_L_reg[2]          ;
; sorting_node:sorting_node_8|addr_R_reg[1]                 ; Merged with sorting_node:sorting_node_8|addr_L_reg[1]          ;
; sorting_node:sorting_node_8|addr_R_reg[0]                 ; Merged with sorting_node:sorting_node_8|addr_L_reg[0]          ;
; sorting_node:sorting_node_9|addr_R_reg[7]                 ; Merged with sorting_node:sorting_node_9|addr_L_reg[7]          ;
; sorting_node:sorting_node_9|addr_R_reg[6]                 ; Merged with sorting_node:sorting_node_9|addr_L_reg[6]          ;
; sorting_node:sorting_node_9|addr_R_reg[5]                 ; Merged with sorting_node:sorting_node_9|addr_L_reg[5]          ;
; sorting_node:sorting_node_9|addr_R_reg[4]                 ; Merged with sorting_node:sorting_node_9|addr_L_reg[4]          ;
; sorting_node:sorting_node_9|addr_R_reg[3]                 ; Merged with sorting_node:sorting_node_9|addr_L_reg[3]          ;
; sorting_node:sorting_node_9|addr_R_reg[1]                 ; Merged with sorting_node:sorting_node_9|addr_L_reg[1]          ;
; sorting_node:sorting_node_10|addr_R_reg[4]                ; Merged with sorting_node:sorting_node_10|addr_L_reg[4]         ;
; sorting_node:sorting_node_10|addr_R_reg[5]                ; Merged with sorting_node:sorting_node_10|addr_L_reg[5]         ;
; sorting_node:sorting_node_10|addr_R_reg[6]                ; Merged with sorting_node:sorting_node_10|addr_L_reg[6]         ;
; sorting_node:sorting_node_10|addr_R_reg[7]                ; Merged with sorting_node:sorting_node_10|addr_L_reg[7]         ;
; sorting_node:sorting_node_10|addr_R_reg[8]                ; Merged with sorting_node:sorting_node_10|addr_L_reg[8]         ;
; sorting_node:sorting_node_9|addr_R_reg[2]                 ; Merged with sorting_node:sorting_node_9|addr_L_reg[2]          ;
; sorting_node:sorting_node_9|addr_R_reg[0]                 ; Merged with sorting_node:sorting_node_9|addr_L_reg[0]          ;
; sorting_node:sorting_node_10|addr_R_reg[0]                ; Merged with sorting_node:sorting_node_10|addr_L_reg[0]         ;
; sorting_node:sorting_node_10|addr_R_reg[2]                ; Merged with sorting_node:sorting_node_10|addr_L_reg[2]         ;
; sorting_node:sorting_node_10|addr_R_reg[3]                ; Merged with sorting_node:sorting_node_10|addr_L_reg[3]         ;
; sorting_node:sorting_node_10|addr_R_reg[1]                ; Merged with sorting_node:sorting_node_10|addr_L_reg[1]         ;
; sorting_node_level_1:sorting_node_1|addr_U_reg[0]         ; Stuck at GND due to stuck port data_in                         ;
; SM_heapsort~6                                             ; Lost fanout                                                    ;
; SM_heapsort~7                                             ; Lost fanout                                                    ;
; SM_heapsort~8                                             ; Lost fanout                                                    ;
; sorting_node:sorting_node_10|SM_sorting~3                 ; Lost fanout                                                    ;
; sorting_node:sorting_node_10|SM_sorting~4                 ; Lost fanout                                                    ;
; sorting_node:sorting_node_9|SM_sorting~3                  ; Lost fanout                                                    ;
; sorting_node:sorting_node_9|SM_sorting~4                  ; Lost fanout                                                    ;
; sorting_node:sorting_node_8|SM_sorting~3                  ; Lost fanout                                                    ;
; sorting_node:sorting_node_8|SM_sorting~4                  ; Lost fanout                                                    ;
; sorting_node:sorting_node_7|SM_sorting~3                  ; Lost fanout                                                    ;
; sorting_node:sorting_node_7|SM_sorting~4                  ; Lost fanout                                                    ;
; sorting_node:sorting_node_6|SM_sorting~3                  ; Lost fanout                                                    ;
; sorting_node:sorting_node_6|SM_sorting~4                  ; Lost fanout                                                    ;
; sorting_node:sorting_node_5|SM_sorting~3                  ; Lost fanout                                                    ;
; sorting_node:sorting_node_5|SM_sorting~4                  ; Lost fanout                                                    ;
; sorting_node:sorting_node_4|SM_sorting~3                  ; Lost fanout                                                    ;
; sorting_node:sorting_node_4|SM_sorting~4                  ; Lost fanout                                                    ;
; sorting_node:sorting_node_3|SM_sorting~3                  ; Lost fanout                                                    ;
; sorting_node:sorting_node_3|SM_sorting~4                  ; Lost fanout                                                    ;
; sorting_node:sorting_node_2|SM_sorting~3                  ; Lost fanout                                                    ;
; sorting_node:sorting_node_2|SM_sorting~4                  ; Lost fanout                                                    ;
; sorting_node_level_1:sorting_node_1|SM_sorting~3          ; Lost fanout                                                    ;
; sorting_node_level_1:sorting_node_1|SM_sorting~4          ; Lost fanout                                                    ;
; SM_heapsort.first_buffer                                  ; Lost fanout                                                    ;
; sorting_node:sorting_node_5|SM_sorting.Step2              ; Merged with sorting_node:sorting_node_3|SM_sorting.Step2       ;
; sorting_node:sorting_node_7|SM_sorting.Step2              ; Merged with sorting_node:sorting_node_3|SM_sorting.Step2       ;
; sorting_node:sorting_node_9|SM_sorting.Step2              ; Merged with sorting_node:sorting_node_3|SM_sorting.Step2       ;
; sorting_node_level_1:sorting_node_1|SM_sorting.Step2      ; Merged with sorting_node:sorting_node_3|SM_sorting.Step2       ;
; sorting_node:sorting_node_5|SM_sorting.000                ; Merged with sorting_node:sorting_node_3|SM_sorting.000         ;
; sorting_node:sorting_node_7|SM_sorting.000                ; Merged with sorting_node:sorting_node_3|SM_sorting.000         ;
; sorting_node:sorting_node_9|SM_sorting.000                ; Merged with sorting_node:sorting_node_3|SM_sorting.000         ;
; sorting_node_level_1:sorting_node_1|SM_sorting.000        ; Merged with sorting_node:sorting_node_3|SM_sorting.000         ;
; sorting_node:sorting_node_2|SM_sorting.Step2              ; Merged with sorting_node:sorting_node_10|SM_sorting.Step2      ;
; sorting_node:sorting_node_4|SM_sorting.Step2              ; Merged with sorting_node:sorting_node_10|SM_sorting.Step2      ;
; sorting_node:sorting_node_6|SM_sorting.Step2              ; Merged with sorting_node:sorting_node_10|SM_sorting.Step2      ;
; sorting_node:sorting_node_8|SM_sorting.Step2              ; Merged with sorting_node:sorting_node_10|SM_sorting.Step2      ;
; sorting_node:sorting_node_2|SM_sorting.000                ; Merged with sorting_node:sorting_node_10|SM_sorting.000        ;
; sorting_node:sorting_node_4|SM_sorting.000                ; Merged with sorting_node:sorting_node_10|SM_sorting.000        ;
; sorting_node:sorting_node_6|SM_sorting.000                ; Merged with sorting_node:sorting_node_10|SM_sorting.000        ;
; sorting_node:sorting_node_8|SM_sorting.000                ; Merged with sorting_node:sorting_node_10|SM_sorting.000        ;
; sorting_node:sorting_node_2|SM_sorting.Step1              ; Merged with sorting_node:sorting_node_10|SM_sorting.Step1      ;
; sorting_node:sorting_node_4|SM_sorting.Step1              ; Merged with sorting_node:sorting_node_10|SM_sorting.Step1      ;
; sorting_node:sorting_node_6|SM_sorting.Step1              ; Merged with sorting_node:sorting_node_10|SM_sorting.Step1      ;
; sorting_node:sorting_node_8|SM_sorting.Step1              ; Merged with sorting_node:sorting_node_10|SM_sorting.Step1      ;
; sorting_node:sorting_node_5|SM_sorting.wait_step1         ; Merged with sorting_node:sorting_node_3|SM_sorting.wait_step1  ;
; sorting_node:sorting_node_7|SM_sorting.wait_step1         ; Merged with sorting_node:sorting_node_3|SM_sorting.wait_step1  ;
; sorting_node:sorting_node_9|SM_sorting.wait_step1         ; Merged with sorting_node:sorting_node_3|SM_sorting.wait_step1  ;
; sorting_node_level_1:sorting_node_1|SM_sorting.wait_step1 ; Merged with sorting_node:sorting_node_3|SM_sorting.wait_step1  ;
; sorting_node:sorting_node_5|SM_sorting.Step1              ; Merged with sorting_node:sorting_node_3|SM_sorting.Step1       ;
; sorting_node:sorting_node_7|SM_sorting.Step1              ; Merged with sorting_node:sorting_node_3|SM_sorting.Step1       ;
; sorting_node:sorting_node_9|SM_sorting.Step1              ; Merged with sorting_node:sorting_node_3|SM_sorting.Step1       ;
; sorting_node_level_1:sorting_node_1|SM_sorting.Step1      ; Merged with sorting_node:sorting_node_3|SM_sorting.Step1       ;
; sorting_node:sorting_node_2|SM_sorting.wait_step1         ; Merged with sorting_node:sorting_node_10|SM_sorting.wait_step1 ;
; sorting_node:sorting_node_4|SM_sorting.wait_step1         ; Merged with sorting_node:sorting_node_10|SM_sorting.wait_step1 ;
; sorting_node:sorting_node_6|SM_sorting.wait_step1         ; Merged with sorting_node:sorting_node_10|SM_sorting.wait_step1 ;
; sorting_node:sorting_node_8|SM_sorting.wait_step1         ; Merged with sorting_node:sorting_node_10|SM_sorting.wait_step1 ;
; sorting_node:sorting_node_2|SM_sorting.wait_step2         ; Merged with sorting_node:sorting_node_10|SM_sorting.wait_step2 ;
; sorting_node:sorting_node_4|SM_sorting.wait_step2         ; Merged with sorting_node:sorting_node_10|SM_sorting.wait_step2 ;
; sorting_node:sorting_node_6|SM_sorting.wait_step2         ; Merged with sorting_node:sorting_node_10|SM_sorting.wait_step2 ;
; sorting_node:sorting_node_8|SM_sorting.wait_step2         ; Merged with sorting_node:sorting_node_10|SM_sorting.wait_step2 ;
; sorting_node:sorting_node_5|SM_sorting.wait_step2         ; Merged with sorting_node:sorting_node_3|SM_sorting.wait_step2  ;
; sorting_node:sorting_node_7|SM_sorting.wait_step2         ; Merged with sorting_node:sorting_node_3|SM_sorting.wait_step2  ;
; sorting_node:sorting_node_9|SM_sorting.wait_step2         ; Merged with sorting_node:sorting_node_3|SM_sorting.wait_step2  ;
; sorting_node_level_1:sorting_node_1|SM_sorting.wait_step2 ; Merged with sorting_node:sorting_node_3|SM_sorting.wait_step2  ;
; Total Number of Removed Registers = 110                   ;                                                                ;
+-----------------------------------------------------------+----------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                 ;
+---------------+--------------------+----------------------------------------+
; Register name ; Reason for Removal ; Registers Removed due to This Register ;
+---------------+--------------------+----------------------------------------+
; SM_heapsort~6 ; Lost Fanouts       ; SM_heapsort.first_buffer               ;
+---------------+--------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 642   ;
; Number of registers using Synchronous Clear  ; 398   ;
; Number of registers using Synchronous Load   ; 160   ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 390   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------+
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |heapsort|sorting_node:sorting_node_4|addr_U_reg[2]          ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |heapsort|sorting_node:sorting_node_6|addr_U_reg[2]          ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |heapsort|sorting_node:sorting_node_8|addr_U_reg[2]          ;
; 5:1                ; 9 bits    ; 27 LEs        ; 9 LEs                ; 18 LEs                 ; Yes        ; |heapsort|sorting_node:sorting_node_10|addr_U_reg[3]         ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |heapsort|sorting_node:sorting_node_3|addr_U_reg[0]          ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |heapsort|sorting_node:sorting_node_5|addr_U_reg[1]          ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |heapsort|sorting_node:sorting_node_7|addr_U_reg[4]          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |heapsort|sorting_node:sorting_node_9|addr_U_reg[0]          ;
; 7:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |heapsort|sorting_node_level_1:sorting_node_1|data_U_reg[11] ;
; 7:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |heapsort|sorting_node:sorting_node_2|data_U_reg[6]          ;
; 7:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |heapsort|sorting_node:sorting_node_3|data_U_reg[0]          ;
; 7:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |heapsort|sorting_node:sorting_node_4|data_U_reg[10]         ;
; 7:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |heapsort|sorting_node:sorting_node_5|data_U_reg[5]          ;
; 7:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |heapsort|sorting_node:sorting_node_6|data_U_reg[6]          ;
; 7:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |heapsort|sorting_node:sorting_node_7|data_U_reg[3]          ;
; 7:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |heapsort|sorting_node:sorting_node_8|data_U_reg[15]         ;
; 7:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |heapsort|sorting_node:sorting_node_9|data_U_reg[12]         ;
; 7:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |heapsort|sorting_node:sorting_node_10|data_U_reg[6]         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |heapsort|aux_q_U_2[12]                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |heapsort|aux_q_U_3[2]                                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |heapsort|aux_q_U_4[8]                                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |heapsort|aux_q_U_5[15]                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |heapsort|aux_q_U_6[15]                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |heapsort|aux_q_U_7[2]                                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |heapsort|aux_q_U_8[12]                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |heapsort|aux_q_U_9[14]                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |heapsort|aux_q_U_10[15]                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for RAM_2_port_1:RAM_LEVEL_1|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for RAM_2_port_gen:RAM_LEVEL_2_L|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for RAM_2_port_gen:RAM_LEVEL_2_R|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for RAM_2_port_gen:RAM_LEVEL_3_L|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for RAM_2_port_gen:RAM_LEVEL_3_R|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for RAM_2_port_gen:RAM_LEVEL_4_L|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for RAM_2_port_gen:RAM_LEVEL_4_R|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for RAM_2_port_gen:RAM_LEVEL_5_L|altsyncram:altsyncram_component|altsyncram_g8h2:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for RAM_2_port_gen:RAM_LEVEL_5_R|altsyncram:altsyncram_component|altsyncram_g8h2:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for RAM_2_port_gen:RAM_LEVEL_6_L|altsyncram:altsyncram_component|altsyncram_hbh2:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for RAM_2_port_gen:RAM_LEVEL_6_R|altsyncram:altsyncram_component|altsyncram_hbh2:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for RAM_2_port_gen:RAM_LEVEL_7_L|altsyncram:altsyncram_component|altsyncram_fbh2:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for RAM_2_port_gen:RAM_LEVEL_7_R|altsyncram:altsyncram_component|altsyncram_fbh2:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for RAM_2_port_gen:RAM_LEVEL_8_L|altsyncram:altsyncram_component|altsyncram_qbh2:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for RAM_2_port_gen:RAM_LEVEL_8_R|altsyncram:altsyncram_component|altsyncram_qbh2:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for RAM_2_port_gen:RAM_LEVEL_9_L|altsyncram:altsyncram_component|altsyncram_ueh2:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for RAM_2_port_gen:RAM_LEVEL_9_R|altsyncram:altsyncram_component|altsyncram_ueh2:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for RAM_2_port_gen:RAM_LEVEL_10_L|altsyncram:altsyncram_component|altsyncram_4fh2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for RAM_2_port_gen:RAM_LEVEL_10_R|altsyncram:altsyncram_component|altsyncram_4fh2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for RAM_2_port_gen:RAM_LEVEL_11_L|altsyncram:altsyncram_component|altsyncram_teh2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for RAM_2_port_gen:RAM_LEVEL_11_R|altsyncram:altsyncram_component|altsyncram_teh2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |heapsort ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; LEVEL          ; 10    ; Signed Integer                                  ;
; WIDTH          ; 15    ; Signed Integer                                  ;
; WINDOW_LENGTH  ; 2047  ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_2_port_1:RAM_LEVEL_1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------+
; Parameter Name                     ; Value                ; Type                                      ;
+------------------------------------+----------------------+-------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                   ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                   ;
; WIDTH_A                            ; 16                   ; Signed Integer                            ;
; WIDTHAD_A                          ; 1                    ; Signed Integer                            ;
; NUMWORDS_A                         ; 2                    ; Signed Integer                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WIDTH_B                            ; 16                   ; Signed Integer                            ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                            ;
; NUMWORDS_B                         ; 2                    ; Signed Integer                            ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                   ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                   ;
; CBXI_PARAMETER                     ; altsyncram_08h2      ; Untyped                                   ;
+------------------------------------+----------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sorting_node_level_1:sorting_node_1 ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; LEVEL          ; 1     ; Signed Integer                                          ;
; WIDTH          ; 15    ; Signed Integer                                          ;
; LENGTH         ; 2     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_2_port_gen:RAM_LEVEL_2_L ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                   ;
; LENGHT         ; 1     ; Signed Integer                                   ;
; LENGHT_EXP     ; 1     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_2_port_gen:RAM_LEVEL_2_L|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                          ;
+------------------------------------+----------------------+-----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                       ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                       ;
; WIDTH_A                            ; 16                   ; Signed Integer                                ;
; WIDTHAD_A                          ; 1                    ; Signed Integer                                ;
; NUMWORDS_A                         ; 1                    ; Signed Integer                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WIDTH_B                            ; 16                   ; Signed Integer                                ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                ;
; NUMWORDS_B                         ; 1                    ; Signed Integer                                ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                       ;
; CBXI_PARAMETER                     ; altsyncram_v7h2      ; Untyped                                       ;
+------------------------------------+----------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_2_port_gen:RAM_LEVEL_2_R ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                   ;
; LENGHT         ; 1     ; Signed Integer                                   ;
; LENGHT_EXP     ; 1     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_2_port_gen:RAM_LEVEL_2_R|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                          ;
+------------------------------------+----------------------+-----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                       ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                       ;
; WIDTH_A                            ; 16                   ; Signed Integer                                ;
; WIDTHAD_A                          ; 1                    ; Signed Integer                                ;
; NUMWORDS_A                         ; 1                    ; Signed Integer                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WIDTH_B                            ; 16                   ; Signed Integer                                ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                ;
; NUMWORDS_B                         ; 1                    ; Signed Integer                                ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                       ;
; CBXI_PARAMETER                     ; altsyncram_v7h2      ; Untyped                                       ;
+------------------------------------+----------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: translation_layer:translation_layer_2 ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; LEVEL          ; 3     ; Signed Integer                                            ;
; WIDTH          ; 15    ; Signed Integer                                            ;
; LENGTH         ; 8     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sorting_node:sorting_node_2 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; LEVEL          ; 2     ; Signed Integer                                  ;
; WIDTH          ; 15    ; Signed Integer                                  ;
; LENGTH         ; 4     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_2_port_gen:RAM_LEVEL_3_L ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                   ;
; LENGHT         ; 1     ; Signed Integer                                   ;
; LENGHT_EXP     ; 2     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_2_port_gen:RAM_LEVEL_3_L|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                          ;
+------------------------------------+----------------------+-----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                       ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                       ;
; WIDTH_A                            ; 16                   ; Signed Integer                                ;
; WIDTHAD_A                          ; 1                    ; Signed Integer                                ;
; NUMWORDS_A                         ; 2                    ; Signed Integer                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WIDTH_B                            ; 16                   ; Signed Integer                                ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                ;
; NUMWORDS_B                         ; 2                    ; Signed Integer                                ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                       ;
; CBXI_PARAMETER                     ; altsyncram_08h2      ; Untyped                                       ;
+------------------------------------+----------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_2_port_gen:RAM_LEVEL_3_R ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                   ;
; LENGHT         ; 1     ; Signed Integer                                   ;
; LENGHT_EXP     ; 2     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_2_port_gen:RAM_LEVEL_3_R|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                          ;
+------------------------------------+----------------------+-----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                       ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                       ;
; WIDTH_A                            ; 16                   ; Signed Integer                                ;
; WIDTHAD_A                          ; 1                    ; Signed Integer                                ;
; NUMWORDS_A                         ; 2                    ; Signed Integer                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WIDTH_B                            ; 16                   ; Signed Integer                                ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                ;
; NUMWORDS_B                         ; 2                    ; Signed Integer                                ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                       ;
; CBXI_PARAMETER                     ; altsyncram_08h2      ; Untyped                                       ;
+------------------------------------+----------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: translation_layer:translation_layer_3 ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; LEVEL          ; 3     ; Signed Integer                                            ;
; WIDTH          ; 15    ; Signed Integer                                            ;
; LENGTH         ; 8     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sorting_node:sorting_node_3 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; LEVEL          ; 3     ; Signed Integer                                  ;
; WIDTH          ; 15    ; Signed Integer                                  ;
; LENGTH         ; 8     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_2_port_gen:RAM_LEVEL_4_L ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                   ;
; LENGHT         ; 2     ; Signed Integer                                   ;
; LENGHT_EXP     ; 4     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_2_port_gen:RAM_LEVEL_4_L|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                          ;
+------------------------------------+----------------------+-----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                       ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                       ;
; WIDTH_A                            ; 16                   ; Signed Integer                                ;
; WIDTHAD_A                          ; 2                    ; Signed Integer                                ;
; NUMWORDS_A                         ; 4                    ; Signed Integer                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WIDTH_B                            ; 16                   ; Signed Integer                                ;
; WIDTHAD_B                          ; 2                    ; Signed Integer                                ;
; NUMWORDS_B                         ; 4                    ; Signed Integer                                ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                       ;
; CBXI_PARAMETER                     ; altsyncram_78h2      ; Untyped                                       ;
+------------------------------------+----------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_2_port_gen:RAM_LEVEL_4_R ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                   ;
; LENGHT         ; 2     ; Signed Integer                                   ;
; LENGHT_EXP     ; 4     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_2_port_gen:RAM_LEVEL_4_R|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                          ;
+------------------------------------+----------------------+-----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                       ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                       ;
; WIDTH_A                            ; 16                   ; Signed Integer                                ;
; WIDTHAD_A                          ; 2                    ; Signed Integer                                ;
; NUMWORDS_A                         ; 4                    ; Signed Integer                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WIDTH_B                            ; 16                   ; Signed Integer                                ;
; WIDTHAD_B                          ; 2                    ; Signed Integer                                ;
; NUMWORDS_B                         ; 4                    ; Signed Integer                                ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                       ;
; CBXI_PARAMETER                     ; altsyncram_78h2      ; Untyped                                       ;
+------------------------------------+----------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: translation_layer:translation_layer_4 ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; LEVEL          ; 4     ; Signed Integer                                            ;
; WIDTH          ; 15    ; Signed Integer                                            ;
; LENGTH         ; 16    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sorting_node:sorting_node_4 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; LEVEL          ; 4     ; Signed Integer                                  ;
; WIDTH          ; 15    ; Signed Integer                                  ;
; LENGTH         ; 16    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_2_port_gen:RAM_LEVEL_5_L ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                   ;
; LENGHT         ; 3     ; Signed Integer                                   ;
; LENGHT_EXP     ; 8     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_2_port_gen:RAM_LEVEL_5_L|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                          ;
+------------------------------------+----------------------+-----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                       ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                       ;
; WIDTH_A                            ; 16                   ; Signed Integer                                ;
; WIDTHAD_A                          ; 3                    ; Signed Integer                                ;
; NUMWORDS_A                         ; 8                    ; Signed Integer                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WIDTH_B                            ; 16                   ; Signed Integer                                ;
; WIDTHAD_B                          ; 3                    ; Signed Integer                                ;
; NUMWORDS_B                         ; 8                    ; Signed Integer                                ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                       ;
; CBXI_PARAMETER                     ; altsyncram_g8h2      ; Untyped                                       ;
+------------------------------------+----------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_2_port_gen:RAM_LEVEL_5_R ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                   ;
; LENGHT         ; 3     ; Signed Integer                                   ;
; LENGHT_EXP     ; 8     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_2_port_gen:RAM_LEVEL_5_R|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                          ;
+------------------------------------+----------------------+-----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                       ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                       ;
; WIDTH_A                            ; 16                   ; Signed Integer                                ;
; WIDTHAD_A                          ; 3                    ; Signed Integer                                ;
; NUMWORDS_A                         ; 8                    ; Signed Integer                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WIDTH_B                            ; 16                   ; Signed Integer                                ;
; WIDTHAD_B                          ; 3                    ; Signed Integer                                ;
; NUMWORDS_B                         ; 8                    ; Signed Integer                                ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                       ;
; CBXI_PARAMETER                     ; altsyncram_g8h2      ; Untyped                                       ;
+------------------------------------+----------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: translation_layer:translation_layer_5 ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; LEVEL          ; 5     ; Signed Integer                                            ;
; WIDTH          ; 15    ; Signed Integer                                            ;
; LENGTH         ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sorting_node:sorting_node_5 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; LEVEL          ; 5     ; Signed Integer                                  ;
; WIDTH          ; 15    ; Signed Integer                                  ;
; LENGTH         ; 32    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_2_port_gen:RAM_LEVEL_6_L ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                   ;
; LENGHT         ; 4     ; Signed Integer                                   ;
; LENGHT_EXP     ; 16    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_2_port_gen:RAM_LEVEL_6_L|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                          ;
+------------------------------------+----------------------+-----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                       ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                       ;
; WIDTH_A                            ; 16                   ; Signed Integer                                ;
; WIDTHAD_A                          ; 4                    ; Signed Integer                                ;
; NUMWORDS_A                         ; 16                   ; Signed Integer                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WIDTH_B                            ; 16                   ; Signed Integer                                ;
; WIDTHAD_B                          ; 4                    ; Signed Integer                                ;
; NUMWORDS_B                         ; 16                   ; Signed Integer                                ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                       ;
; CBXI_PARAMETER                     ; altsyncram_hbh2      ; Untyped                                       ;
+------------------------------------+----------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_2_port_gen:RAM_LEVEL_6_R ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                   ;
; LENGHT         ; 4     ; Signed Integer                                   ;
; LENGHT_EXP     ; 16    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_2_port_gen:RAM_LEVEL_6_R|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                          ;
+------------------------------------+----------------------+-----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                       ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                       ;
; WIDTH_A                            ; 16                   ; Signed Integer                                ;
; WIDTHAD_A                          ; 4                    ; Signed Integer                                ;
; NUMWORDS_A                         ; 16                   ; Signed Integer                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WIDTH_B                            ; 16                   ; Signed Integer                                ;
; WIDTHAD_B                          ; 4                    ; Signed Integer                                ;
; NUMWORDS_B                         ; 16                   ; Signed Integer                                ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                       ;
; CBXI_PARAMETER                     ; altsyncram_hbh2      ; Untyped                                       ;
+------------------------------------+----------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: translation_layer:translation_layer_6 ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; LEVEL          ; 6     ; Signed Integer                                            ;
; WIDTH          ; 15    ; Signed Integer                                            ;
; LENGTH         ; 64    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sorting_node:sorting_node_6 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; LEVEL          ; 6     ; Signed Integer                                  ;
; WIDTH          ; 15    ; Signed Integer                                  ;
; LENGTH         ; 64    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_2_port_gen:RAM_LEVEL_7_L ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                   ;
; LENGHT         ; 5     ; Signed Integer                                   ;
; LENGHT_EXP     ; 32    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_2_port_gen:RAM_LEVEL_7_L|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                          ;
+------------------------------------+----------------------+-----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                       ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                       ;
; WIDTH_A                            ; 16                   ; Signed Integer                                ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WIDTH_B                            ; 16                   ; Signed Integer                                ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                       ;
; CBXI_PARAMETER                     ; altsyncram_fbh2      ; Untyped                                       ;
+------------------------------------+----------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_2_port_gen:RAM_LEVEL_7_R ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                   ;
; LENGHT         ; 5     ; Signed Integer                                   ;
; LENGHT_EXP     ; 32    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_2_port_gen:RAM_LEVEL_7_R|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                          ;
+------------------------------------+----------------------+-----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                       ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                       ;
; WIDTH_A                            ; 16                   ; Signed Integer                                ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WIDTH_B                            ; 16                   ; Signed Integer                                ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                       ;
; CBXI_PARAMETER                     ; altsyncram_fbh2      ; Untyped                                       ;
+------------------------------------+----------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: translation_layer:translation_layer_7 ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; LEVEL          ; 7     ; Signed Integer                                            ;
; WIDTH          ; 15    ; Signed Integer                                            ;
; LENGTH         ; 128   ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sorting_node:sorting_node_7 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; LEVEL          ; 7     ; Signed Integer                                  ;
; WIDTH          ; 15    ; Signed Integer                                  ;
; LENGTH         ; 128   ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_2_port_gen:RAM_LEVEL_8_L ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                   ;
; LENGHT         ; 6     ; Signed Integer                                   ;
; LENGHT_EXP     ; 64    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_2_port_gen:RAM_LEVEL_8_L|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                          ;
+------------------------------------+----------------------+-----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                       ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                       ;
; WIDTH_A                            ; 16                   ; Signed Integer                                ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                                ;
; NUMWORDS_A                         ; 64                   ; Signed Integer                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WIDTH_B                            ; 16                   ; Signed Integer                                ;
; WIDTHAD_B                          ; 6                    ; Signed Integer                                ;
; NUMWORDS_B                         ; 64                   ; Signed Integer                                ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                       ;
; CBXI_PARAMETER                     ; altsyncram_qbh2      ; Untyped                                       ;
+------------------------------------+----------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_2_port_gen:RAM_LEVEL_8_R ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                   ;
; LENGHT         ; 6     ; Signed Integer                                   ;
; LENGHT_EXP     ; 64    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_2_port_gen:RAM_LEVEL_8_R|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                          ;
+------------------------------------+----------------------+-----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                       ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                       ;
; WIDTH_A                            ; 16                   ; Signed Integer                                ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                                ;
; NUMWORDS_A                         ; 64                   ; Signed Integer                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WIDTH_B                            ; 16                   ; Signed Integer                                ;
; WIDTHAD_B                          ; 6                    ; Signed Integer                                ;
; NUMWORDS_B                         ; 64                   ; Signed Integer                                ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                       ;
; CBXI_PARAMETER                     ; altsyncram_qbh2      ; Untyped                                       ;
+------------------------------------+----------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: translation_layer:translation_layer_8 ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; LEVEL          ; 8     ; Signed Integer                                            ;
; WIDTH          ; 15    ; Signed Integer                                            ;
; LENGTH         ; 256   ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sorting_node:sorting_node_8 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; LEVEL          ; 8     ; Signed Integer                                  ;
; WIDTH          ; 15    ; Signed Integer                                  ;
; LENGTH         ; 256   ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_2_port_gen:RAM_LEVEL_9_L ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                   ;
; LENGHT         ; 7     ; Signed Integer                                   ;
; LENGHT_EXP     ; 128   ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_2_port_gen:RAM_LEVEL_9_L|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                          ;
+------------------------------------+----------------------+-----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                       ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                       ;
; WIDTH_A                            ; 16                   ; Signed Integer                                ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WIDTH_B                            ; 16                   ; Signed Integer                                ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                       ;
; CBXI_PARAMETER                     ; altsyncram_ueh2      ; Untyped                                       ;
+------------------------------------+----------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_2_port_gen:RAM_LEVEL_9_R ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                   ;
; LENGHT         ; 7     ; Signed Integer                                   ;
; LENGHT_EXP     ; 128   ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_2_port_gen:RAM_LEVEL_9_R|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                          ;
+------------------------------------+----------------------+-----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                       ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                       ;
; WIDTH_A                            ; 16                   ; Signed Integer                                ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WIDTH_B                            ; 16                   ; Signed Integer                                ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                       ;
; CBXI_PARAMETER                     ; altsyncram_ueh2      ; Untyped                                       ;
+------------------------------------+----------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: translation_layer:translation_layer_9 ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; LEVEL          ; 9     ; Signed Integer                                            ;
; WIDTH          ; 15    ; Signed Integer                                            ;
; LENGTH         ; 512   ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sorting_node:sorting_node_9 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; LEVEL          ; 9     ; Signed Integer                                  ;
; WIDTH          ; 15    ; Signed Integer                                  ;
; LENGTH         ; 512   ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_2_port_gen:RAM_LEVEL_10_L ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                    ;
; LENGHT         ; 8     ; Signed Integer                                    ;
; LENGHT_EXP     ; 256   ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_2_port_gen:RAM_LEVEL_10_L|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                           ;
+------------------------------------+----------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                        ;
; WIDTH_A                            ; 16                   ; Signed Integer                                 ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                 ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WIDTH_B                            ; 16                   ; Signed Integer                                 ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                 ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                 ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_4fh2      ; Untyped                                        ;
+------------------------------------+----------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_2_port_gen:RAM_LEVEL_10_R ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                    ;
; LENGHT         ; 8     ; Signed Integer                                    ;
; LENGHT_EXP     ; 256   ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_2_port_gen:RAM_LEVEL_10_R|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                           ;
+------------------------------------+----------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                        ;
; WIDTH_A                            ; 16                   ; Signed Integer                                 ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                 ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WIDTH_B                            ; 16                   ; Signed Integer                                 ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                 ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                 ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_4fh2      ; Untyped                                        ;
+------------------------------------+----------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: translation_layer:translation_layer_10 ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; LEVEL          ; 10    ; Signed Integer                                             ;
; WIDTH          ; 15    ; Signed Integer                                             ;
; LENGTH         ; 1024  ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sorting_node:sorting_node_10 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; LEVEL          ; 10    ; Signed Integer                                   ;
; WIDTH          ; 15    ; Signed Integer                                   ;
; LENGTH         ; 1024  ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_2_port_gen:RAM_LEVEL_11_L ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                    ;
; LENGHT         ; 9     ; Signed Integer                                    ;
; LENGHT_EXP     ; 512   ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_2_port_gen:RAM_LEVEL_11_L|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                           ;
+------------------------------------+----------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                        ;
; WIDTH_A                            ; 16                   ; Signed Integer                                 ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                 ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WIDTH_B                            ; 16                   ; Signed Integer                                 ;
; WIDTHAD_B                          ; 9                    ; Signed Integer                                 ;
; NUMWORDS_B                         ; 512                  ; Signed Integer                                 ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_teh2      ; Untyped                                        ;
+------------------------------------+----------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_2_port_gen:RAM_LEVEL_11_R ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                    ;
; LENGHT         ; 9     ; Signed Integer                                    ;
; LENGHT_EXP     ; 512   ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_2_port_gen:RAM_LEVEL_11_R|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                           ;
+------------------------------------+----------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                        ;
; WIDTH_A                            ; 16                   ; Signed Integer                                 ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                 ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WIDTH_B                            ; 16                   ; Signed Integer                                 ;
; WIDTHAD_B                          ; 9                    ; Signed Integer                                 ;
; NUMWORDS_B                         ; 512                  ; Signed Integer                                 ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_teh2      ; Untyped                                        ;
+------------------------------------+----------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                          ;
+-------------------------------------------+---------------------------------------------------------------+
; Name                                      ; Value                                                         ;
+-------------------------------------------+---------------------------------------------------------------+
; Number of entity instances                ; 21                                                            ;
; Entity Instance                           ; RAM_2_port_1:RAM_LEVEL_1|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                               ;
;     -- WIDTH_A                            ; 16                                                            ;
;     -- NUMWORDS_A                         ; 2                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                  ;
;     -- WIDTH_B                            ; 16                                                            ;
;     -- NUMWORDS_B                         ; 2                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                     ;
; Entity Instance                           ; RAM_2_port_gen:RAM_LEVEL_2_L|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                               ;
;     -- WIDTH_A                            ; 16                                                            ;
;     -- NUMWORDS_A                         ; 1                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                  ;
;     -- WIDTH_B                            ; 16                                                            ;
;     -- NUMWORDS_B                         ; 1                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                     ;
; Entity Instance                           ; RAM_2_port_gen:RAM_LEVEL_2_R|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                               ;
;     -- WIDTH_A                            ; 16                                                            ;
;     -- NUMWORDS_A                         ; 1                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                  ;
;     -- WIDTH_B                            ; 16                                                            ;
;     -- NUMWORDS_B                         ; 1                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                     ;
; Entity Instance                           ; RAM_2_port_gen:RAM_LEVEL_3_L|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                               ;
;     -- WIDTH_A                            ; 16                                                            ;
;     -- NUMWORDS_A                         ; 2                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                  ;
;     -- WIDTH_B                            ; 16                                                            ;
;     -- NUMWORDS_B                         ; 2                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                     ;
; Entity Instance                           ; RAM_2_port_gen:RAM_LEVEL_3_R|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                               ;
;     -- WIDTH_A                            ; 16                                                            ;
;     -- NUMWORDS_A                         ; 2                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                  ;
;     -- WIDTH_B                            ; 16                                                            ;
;     -- NUMWORDS_B                         ; 2                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                     ;
; Entity Instance                           ; RAM_2_port_gen:RAM_LEVEL_4_L|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                               ;
;     -- WIDTH_A                            ; 16                                                            ;
;     -- NUMWORDS_A                         ; 4                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                  ;
;     -- WIDTH_B                            ; 16                                                            ;
;     -- NUMWORDS_B                         ; 4                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                     ;
; Entity Instance                           ; RAM_2_port_gen:RAM_LEVEL_4_R|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                               ;
;     -- WIDTH_A                            ; 16                                                            ;
;     -- NUMWORDS_A                         ; 4                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                  ;
;     -- WIDTH_B                            ; 16                                                            ;
;     -- NUMWORDS_B                         ; 4                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                     ;
; Entity Instance                           ; RAM_2_port_gen:RAM_LEVEL_5_L|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                               ;
;     -- WIDTH_A                            ; 16                                                            ;
;     -- NUMWORDS_A                         ; 8                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                  ;
;     -- WIDTH_B                            ; 16                                                            ;
;     -- NUMWORDS_B                         ; 8                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                     ;
; Entity Instance                           ; RAM_2_port_gen:RAM_LEVEL_5_R|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                               ;
;     -- WIDTH_A                            ; 16                                                            ;
;     -- NUMWORDS_A                         ; 8                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                  ;
;     -- WIDTH_B                            ; 16                                                            ;
;     -- NUMWORDS_B                         ; 8                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                     ;
; Entity Instance                           ; RAM_2_port_gen:RAM_LEVEL_6_L|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                               ;
;     -- WIDTH_A                            ; 16                                                            ;
;     -- NUMWORDS_A                         ; 16                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                  ;
;     -- WIDTH_B                            ; 16                                                            ;
;     -- NUMWORDS_B                         ; 16                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                     ;
; Entity Instance                           ; RAM_2_port_gen:RAM_LEVEL_6_R|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                               ;
;     -- WIDTH_A                            ; 16                                                            ;
;     -- NUMWORDS_A                         ; 16                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                  ;
;     -- WIDTH_B                            ; 16                                                            ;
;     -- NUMWORDS_B                         ; 16                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                     ;
; Entity Instance                           ; RAM_2_port_gen:RAM_LEVEL_7_L|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                               ;
;     -- WIDTH_A                            ; 16                                                            ;
;     -- NUMWORDS_A                         ; 32                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                  ;
;     -- WIDTH_B                            ; 16                                                            ;
;     -- NUMWORDS_B                         ; 32                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                     ;
; Entity Instance                           ; RAM_2_port_gen:RAM_LEVEL_7_R|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                               ;
;     -- WIDTH_A                            ; 16                                                            ;
;     -- NUMWORDS_A                         ; 32                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                  ;
;     -- WIDTH_B                            ; 16                                                            ;
;     -- NUMWORDS_B                         ; 32                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                     ;
; Entity Instance                           ; RAM_2_port_gen:RAM_LEVEL_8_L|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                               ;
;     -- WIDTH_A                            ; 16                                                            ;
;     -- NUMWORDS_A                         ; 64                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                  ;
;     -- WIDTH_B                            ; 16                                                            ;
;     -- NUMWORDS_B                         ; 64                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                     ;
; Entity Instance                           ; RAM_2_port_gen:RAM_LEVEL_8_R|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                               ;
;     -- WIDTH_A                            ; 16                                                            ;
;     -- NUMWORDS_A                         ; 64                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                  ;
;     -- WIDTH_B                            ; 16                                                            ;
;     -- NUMWORDS_B                         ; 64                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                     ;
; Entity Instance                           ; RAM_2_port_gen:RAM_LEVEL_9_L|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                               ;
;     -- WIDTH_A                            ; 16                                                            ;
;     -- NUMWORDS_A                         ; 128                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                  ;
;     -- WIDTH_B                            ; 16                                                            ;
;     -- NUMWORDS_B                         ; 128                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                     ;
; Entity Instance                           ; RAM_2_port_gen:RAM_LEVEL_9_R|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                               ;
;     -- WIDTH_A                            ; 16                                                            ;
;     -- NUMWORDS_A                         ; 128                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                  ;
;     -- WIDTH_B                            ; 16                                                            ;
;     -- NUMWORDS_B                         ; 128                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                     ;
; Entity Instance                           ; RAM_2_port_gen:RAM_LEVEL_10_L|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                               ;
;     -- WIDTH_A                            ; 16                                                            ;
;     -- NUMWORDS_A                         ; 256                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                  ;
;     -- WIDTH_B                            ; 16                                                            ;
;     -- NUMWORDS_B                         ; 256                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                     ;
; Entity Instance                           ; RAM_2_port_gen:RAM_LEVEL_10_R|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                               ;
;     -- WIDTH_A                            ; 16                                                            ;
;     -- NUMWORDS_A                         ; 256                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                  ;
;     -- WIDTH_B                            ; 16                                                            ;
;     -- NUMWORDS_B                         ; 256                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                     ;
; Entity Instance                           ; RAM_2_port_gen:RAM_LEVEL_11_L|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                               ;
;     -- WIDTH_A                            ; 16                                                            ;
;     -- NUMWORDS_A                         ; 512                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                  ;
;     -- WIDTH_B                            ; 16                                                            ;
;     -- NUMWORDS_B                         ; 512                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                     ;
; Entity Instance                           ; RAM_2_port_gen:RAM_LEVEL_11_R|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                               ;
;     -- WIDTH_A                            ; 16                                                            ;
;     -- NUMWORDS_A                         ; 512                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                  ;
;     -- WIDTH_B                            ; 16                                                            ;
;     -- NUMWORDS_B                         ; 512                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                     ;
+-------------------------------------------+---------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RAM_2_port_gen:RAM_LEVEL_11_R"                                                                                                                                                               ;
+---------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wren_a        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; wren_a[-1]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; data_a        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data_a[15..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; q_a           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
; address_b     ; Input  ; Warning  ; Input port expression (10 bits) is wider than the input port (9 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts.   ;
+---------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RAM_2_port_gen:RAM_LEVEL_11_L"                                                                                                                                                               ;
+---------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wren_a        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; wren_a[-1]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; data_a        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data_a[15..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; q_a           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
; address_b     ; Input  ; Warning  ; Input port expression (10 bits) is wider than the input port (9 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts.   ;
+---------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sorting_node:sorting_node_10"                                                                                                                                                         ;
+---------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                                                                                                ;
+---------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; addr_L              ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (10 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; addr_R              ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (10 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; address_updated_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                    ;
+---------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "translation_layer:translation_layer_2"                                                ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; addr_L ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; addr_R ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "RAM_2_port_gen:RAM_LEVEL_2_R" ;
+-----------+-------+----------+---------------------------+
; Port      ; Type  ; Severity ; Details                   ;
+-----------+-------+----------+---------------------------+
; address_a ; Input ; Info     ; Stuck at GND              ;
+-----------+-------+----------+---------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "RAM_2_port_gen:RAM_LEVEL_2_L" ;
+-----------+-------+----------+---------------------------+
; Port      ; Type  ; Severity ; Details                   ;
+-----------+-------+----------+---------------------------+
; address_a ; Input ; Info     ; Stuck at GND              ;
+-----------+-------+----------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sorting_node_level_1:sorting_node_1"                                                                                                                                                               ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address_updated_in    ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; address_updated_in[0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RAM_2_port_1:RAM_LEVEL_1"                                                                                                                                                                  ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                            ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address_b    ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; address_b[0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; q_b          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 36                          ;
; cycloneiii_ff         ; 642                         ;
;     ENA               ; 230                         ;
;     ENA SCLR SLD      ; 160                         ;
;     SCLR              ; 238                         ;
;     plain             ; 14                          ;
; cycloneiii_lcell_comb ; 2173                        ;
;     arith             ; 481                         ;
;         3 data inputs ; 481                         ;
;     normal            ; 1692                        ;
;         0 data inputs ; 2                           ;
;         2 data inputs ; 351                         ;
;         3 data inputs ; 580                         ;
;         4 data inputs ; 759                         ;
; cycloneiii_ram_block  ; 336                         ;
;                       ;                             ;
; Max LUT depth         ; 8.50                        ;
; Average LUT depth     ; 5.65                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Tue Oct 06 13:07:55 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off heapsort -c heapsort
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file files/ram/ram_2_port_1.v
    Info (12023): Found entity 1: RAM_2_port_1 File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/RAM/RAM_2_port_1.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file files/utils/ram_2_port_gen/ram_2_port_gen.v
    Info (12023): Found entity 1: RAM_2_port_gen File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/utils/RAM_2_port_gen/RAM_2_port_gen.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file files/utils/strobe_relative.v
    Info (12023): Found entity 1: strobe_relative File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/utils/strobe_relative.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file heapsort.v
    Info (12023): Found entity 1: heapsort File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file files/sorting_node/sorting_node.v
    Info (12023): Found entity 1: sorting_node File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/sorting_node/sorting_node.v Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file absolute_value.v
    Info (12023): Found entity 1: absolute_value_altfp_abs_t0a File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/absolute_value.v Line: 46
    Info (12023): Found entity 2: absolute_value File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/absolute_value.v Line: 67
Info (12021): Found 2 design units, including 2 entities, in source file compare_in.v
    Info (12023): Found entity 1: compare_in_altfp_compare_88b File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/compare_in.v Line: 46
    Info (12023): Found entity 2: compare_in File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/compare_in.v Line: 319
Info (12021): Found 1 design units, including 1 entities, in source file files/translation_layer/translation_layer.v
    Info (12023): Found entity 1: translation_layer File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/translation_layer/translation_layer.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file files/sorting_node/sorting_node_level_1.v
    Info (12023): Found entity 1: sorting_node_level_1 File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/sorting_node/sorting_node_level_1.v Line: 1
Info (12127): Elaborating entity "heapsort" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at heapsort.v(14): object "median" assigned a value but never read File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v Line: 14
Warning (10036): Verilog HDL or VHDL warning at heapsort.v(492): object "update_in_1_reg" assigned a value but never read File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v Line: 492
Warning (10230): Verilog HDL assignment warning at heapsort.v(418): truncated value with size 32 to match size of target (1) File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v Line: 418
Warning (10230): Verilog HDL assignment warning at heapsort.v(520): truncated value with size 32 to match size of target (1) File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v Line: 520
Warning (10230): Verilog HDL assignment warning at heapsort.v(526): truncated value with size 32 to match size of target (1) File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v Line: 526
Warning (10230): Verilog HDL assignment warning at heapsort.v(527): truncated value with size 32 to match size of target (1) File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v Line: 527
Info (12128): Elaborating entity "strobe_relative" for hierarchy "strobe_relative:fs_stb_rise" File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v Line: 427
Info (12128): Elaborating entity "RAM_2_port_1" for hierarchy "RAM_2_port_1:RAM_LEVEL_1" File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v Line: 605
Info (12128): Elaborating entity "altsyncram" for hierarchy "RAM_2_port_1:RAM_LEVEL_1|altsyncram:altsyncram_component" File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/RAM/RAM_2_port_1.v Line: 97
Info (12130): Elaborated megafunction instantiation "RAM_2_port_1:RAM_LEVEL_1|altsyncram:altsyncram_component" File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/RAM/RAM_2_port_1.v Line: 97
Info (12133): Instantiated megafunction "RAM_2_port_1:RAM_LEVEL_1|altsyncram:altsyncram_component" with the following parameter: File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/RAM/RAM_2_port_1.v Line: 97
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2"
    Info (12134): Parameter "numwords_b" = "2"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "1"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_08h2.tdf
    Info (12023): Found entity 1: altsyncram_08h2 File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/db/altsyncram_08h2.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_08h2" for hierarchy "RAM_2_port_1:RAM_LEVEL_1|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "sorting_node_level_1" for hierarchy "sorting_node_level_1:sorting_node_1" File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v Line: 633
Warning (10036): Verilog HDL or VHDL warning at sorting_node_level_1.v(62): object "address_updated_out_reg" assigned a value but never read File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/sorting_node/sorting_node_level_1.v Line: 62
Warning (10036): Verilog HDL or VHDL warning at sorting_node_level_1.v(63): object "address_updated_in_reg" assigned a value but never read File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/sorting_node/sorting_node_level_1.v Line: 63
Info (12128): Elaborating entity "RAM_2_port_gen" for hierarchy "RAM_2_port_gen:RAM_LEVEL_2_L" File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v Line: 650
Info (12128): Elaborating entity "altsyncram" for hierarchy "RAM_2_port_gen:RAM_LEVEL_2_L|altsyncram:altsyncram_component" File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/utils/RAM_2_port_gen/RAM_2_port_gen.v Line: 99
Info (12130): Elaborated megafunction instantiation "RAM_2_port_gen:RAM_LEVEL_2_L|altsyncram:altsyncram_component" File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/utils/RAM_2_port_gen/RAM_2_port_gen.v Line: 99
Info (12133): Instantiated megafunction "RAM_2_port_gen:RAM_LEVEL_2_L|altsyncram:altsyncram_component" with the following parameter: File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/utils/RAM_2_port_gen/RAM_2_port_gen.v Line: 99
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1"
    Info (12134): Parameter "numwords_b" = "1"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "1"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_v7h2.tdf
    Info (12023): Found entity 1: altsyncram_v7h2 File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/db/altsyncram_v7h2.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_v7h2" for hierarchy "RAM_2_port_gen:RAM_LEVEL_2_L|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "translation_layer" for hierarchy "translation_layer:translation_layer_2" File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v Line: 683
Warning (10230): Verilog HDL assignment warning at translation_layer.v(28): truncated value with size 32 to match size of target (1) File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/translation_layer/translation_layer.v Line: 28
Warning (10230): Verilog HDL assignment warning at translation_layer.v(29): truncated value with size 32 to match size of target (1) File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/translation_layer/translation_layer.v Line: 29
Warning (10230): Verilog HDL assignment warning at translation_layer.v(31): truncated value with size 32 to match size of target (16) File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/translation_layer/translation_layer.v Line: 31
Warning (10230): Verilog HDL assignment warning at translation_layer.v(32): truncated value with size 32 to match size of target (16) File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/translation_layer/translation_layer.v Line: 32
Info (12128): Elaborating entity "sorting_node" for hierarchy "sorting_node:sorting_node_2" File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v Line: 711
Warning (10036): Verilog HDL or VHDL warning at sorting_node.v(62): object "address_updated_out_reg" assigned a value but never read File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/sorting_node/sorting_node.v Line: 62
Warning (10036): Verilog HDL or VHDL warning at sorting_node.v(63): object "address_updated_in_reg" assigned a value but never read File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/sorting_node/sorting_node.v Line: 63
Info (12128): Elaborating entity "RAM_2_port_gen" for hierarchy "RAM_2_port_gen:RAM_LEVEL_3_L" File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v Line: 728
Info (12128): Elaborating entity "sorting_node" for hierarchy "sorting_node:sorting_node_3" File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v Line: 787
Warning (10036): Verilog HDL or VHDL warning at sorting_node.v(62): object "address_updated_out_reg" assigned a value but never read File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/sorting_node/sorting_node.v Line: 62
Warning (10036): Verilog HDL or VHDL warning at sorting_node.v(63): object "address_updated_in_reg" assigned a value but never read File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/sorting_node/sorting_node.v Line: 63
Info (12128): Elaborating entity "RAM_2_port_gen" for hierarchy "RAM_2_port_gen:RAM_LEVEL_4_L" File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v Line: 803
Info (12128): Elaborating entity "altsyncram" for hierarchy "RAM_2_port_gen:RAM_LEVEL_4_L|altsyncram:altsyncram_component" File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/utils/RAM_2_port_gen/RAM_2_port_gen.v Line: 99
Info (12130): Elaborated megafunction instantiation "RAM_2_port_gen:RAM_LEVEL_4_L|altsyncram:altsyncram_component" File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/utils/RAM_2_port_gen/RAM_2_port_gen.v Line: 99
Info (12133): Instantiated megafunction "RAM_2_port_gen:RAM_LEVEL_4_L|altsyncram:altsyncram_component" with the following parameter: File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/utils/RAM_2_port_gen/RAM_2_port_gen.v Line: 99
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4"
    Info (12134): Parameter "numwords_b" = "4"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "2"
    Info (12134): Parameter "widthad_b" = "2"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_78h2.tdf
    Info (12023): Found entity 1: altsyncram_78h2 File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/db/altsyncram_78h2.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_78h2" for hierarchy "RAM_2_port_gen:RAM_LEVEL_4_L|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "translation_layer" for hierarchy "translation_layer:translation_layer_4" File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v Line: 836
Warning (10230): Verilog HDL assignment warning at translation_layer.v(28): truncated value with size 32 to match size of target (1) File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/translation_layer/translation_layer.v Line: 28
Warning (10230): Verilog HDL assignment warning at translation_layer.v(29): truncated value with size 32 to match size of target (1) File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/translation_layer/translation_layer.v Line: 29
Warning (10230): Verilog HDL assignment warning at translation_layer.v(31): truncated value with size 32 to match size of target (16) File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/translation_layer/translation_layer.v Line: 31
Warning (10230): Verilog HDL assignment warning at translation_layer.v(32): truncated value with size 32 to match size of target (16) File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/translation_layer/translation_layer.v Line: 32
Info (12128): Elaborating entity "sorting_node" for hierarchy "sorting_node:sorting_node_4" File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v Line: 862
Warning (10036): Verilog HDL or VHDL warning at sorting_node.v(62): object "address_updated_out_reg" assigned a value but never read File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/sorting_node/sorting_node.v Line: 62
Warning (10036): Verilog HDL or VHDL warning at sorting_node.v(63): object "address_updated_in_reg" assigned a value but never read File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/sorting_node/sorting_node.v Line: 63
Info (12128): Elaborating entity "RAM_2_port_gen" for hierarchy "RAM_2_port_gen:RAM_LEVEL_5_L" File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v Line: 878
Info (12128): Elaborating entity "altsyncram" for hierarchy "RAM_2_port_gen:RAM_LEVEL_5_L|altsyncram:altsyncram_component" File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/utils/RAM_2_port_gen/RAM_2_port_gen.v Line: 99
Info (12130): Elaborated megafunction instantiation "RAM_2_port_gen:RAM_LEVEL_5_L|altsyncram:altsyncram_component" File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/utils/RAM_2_port_gen/RAM_2_port_gen.v Line: 99
Info (12133): Instantiated megafunction "RAM_2_port_gen:RAM_LEVEL_5_L|altsyncram:altsyncram_component" with the following parameter: File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/utils/RAM_2_port_gen/RAM_2_port_gen.v Line: 99
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "8"
    Info (12134): Parameter "numwords_b" = "8"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "3"
    Info (12134): Parameter "widthad_b" = "3"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_g8h2.tdf
    Info (12023): Found entity 1: altsyncram_g8h2 File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/db/altsyncram_g8h2.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_g8h2" for hierarchy "RAM_2_port_gen:RAM_LEVEL_5_L|altsyncram:altsyncram_component|altsyncram_g8h2:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "translation_layer" for hierarchy "translation_layer:translation_layer_5" File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v Line: 911
Warning (10230): Verilog HDL assignment warning at translation_layer.v(28): truncated value with size 32 to match size of target (1) File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/translation_layer/translation_layer.v Line: 28
Warning (10230): Verilog HDL assignment warning at translation_layer.v(29): truncated value with size 32 to match size of target (1) File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/translation_layer/translation_layer.v Line: 29
Warning (10230): Verilog HDL assignment warning at translation_layer.v(31): truncated value with size 32 to match size of target (16) File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/translation_layer/translation_layer.v Line: 31
Warning (10230): Verilog HDL assignment warning at translation_layer.v(32): truncated value with size 32 to match size of target (16) File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/translation_layer/translation_layer.v Line: 32
Info (12128): Elaborating entity "sorting_node" for hierarchy "sorting_node:sorting_node_5" File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v Line: 938
Warning (10036): Verilog HDL or VHDL warning at sorting_node.v(62): object "address_updated_out_reg" assigned a value but never read File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/sorting_node/sorting_node.v Line: 62
Warning (10036): Verilog HDL or VHDL warning at sorting_node.v(63): object "address_updated_in_reg" assigned a value but never read File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/sorting_node/sorting_node.v Line: 63
Info (12128): Elaborating entity "RAM_2_port_gen" for hierarchy "RAM_2_port_gen:RAM_LEVEL_6_L" File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v Line: 954
Info (12128): Elaborating entity "altsyncram" for hierarchy "RAM_2_port_gen:RAM_LEVEL_6_L|altsyncram:altsyncram_component" File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/utils/RAM_2_port_gen/RAM_2_port_gen.v Line: 99
Info (12130): Elaborated megafunction instantiation "RAM_2_port_gen:RAM_LEVEL_6_L|altsyncram:altsyncram_component" File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/utils/RAM_2_port_gen/RAM_2_port_gen.v Line: 99
Info (12133): Instantiated megafunction "RAM_2_port_gen:RAM_LEVEL_6_L|altsyncram:altsyncram_component" with the following parameter: File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/utils/RAM_2_port_gen/RAM_2_port_gen.v Line: 99
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16"
    Info (12134): Parameter "numwords_b" = "16"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "4"
    Info (12134): Parameter "widthad_b" = "4"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hbh2.tdf
    Info (12023): Found entity 1: altsyncram_hbh2 File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/db/altsyncram_hbh2.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_hbh2" for hierarchy "RAM_2_port_gen:RAM_LEVEL_6_L|altsyncram:altsyncram_component|altsyncram_hbh2:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "translation_layer" for hierarchy "translation_layer:translation_layer_6" File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v Line: 987
Warning (10230): Verilog HDL assignment warning at translation_layer.v(28): truncated value with size 32 to match size of target (1) File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/translation_layer/translation_layer.v Line: 28
Warning (10230): Verilog HDL assignment warning at translation_layer.v(29): truncated value with size 32 to match size of target (1) File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/translation_layer/translation_layer.v Line: 29
Warning (10230): Verilog HDL assignment warning at translation_layer.v(31): truncated value with size 32 to match size of target (16) File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/translation_layer/translation_layer.v Line: 31
Warning (10230): Verilog HDL assignment warning at translation_layer.v(32): truncated value with size 32 to match size of target (16) File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/translation_layer/translation_layer.v Line: 32
Info (12128): Elaborating entity "sorting_node" for hierarchy "sorting_node:sorting_node_6" File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v Line: 1013
Warning (10036): Verilog HDL or VHDL warning at sorting_node.v(62): object "address_updated_out_reg" assigned a value but never read File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/sorting_node/sorting_node.v Line: 62
Warning (10036): Verilog HDL or VHDL warning at sorting_node.v(63): object "address_updated_in_reg" assigned a value but never read File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/sorting_node/sorting_node.v Line: 63
Info (12128): Elaborating entity "RAM_2_port_gen" for hierarchy "RAM_2_port_gen:RAM_LEVEL_7_L" File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v Line: 1029
Info (12128): Elaborating entity "altsyncram" for hierarchy "RAM_2_port_gen:RAM_LEVEL_7_L|altsyncram:altsyncram_component" File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/utils/RAM_2_port_gen/RAM_2_port_gen.v Line: 99
Info (12130): Elaborated megafunction instantiation "RAM_2_port_gen:RAM_LEVEL_7_L|altsyncram:altsyncram_component" File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/utils/RAM_2_port_gen/RAM_2_port_gen.v Line: 99
Info (12133): Instantiated megafunction "RAM_2_port_gen:RAM_LEVEL_7_L|altsyncram:altsyncram_component" with the following parameter: File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/utils/RAM_2_port_gen/RAM_2_port_gen.v Line: 99
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fbh2.tdf
    Info (12023): Found entity 1: altsyncram_fbh2 File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/db/altsyncram_fbh2.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_fbh2" for hierarchy "RAM_2_port_gen:RAM_LEVEL_7_L|altsyncram:altsyncram_component|altsyncram_fbh2:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "translation_layer" for hierarchy "translation_layer:translation_layer_7" File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v Line: 1062
Warning (10230): Verilog HDL assignment warning at translation_layer.v(28): truncated value with size 32 to match size of target (1) File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/translation_layer/translation_layer.v Line: 28
Warning (10230): Verilog HDL assignment warning at translation_layer.v(29): truncated value with size 32 to match size of target (1) File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/translation_layer/translation_layer.v Line: 29
Warning (10230): Verilog HDL assignment warning at translation_layer.v(31): truncated value with size 32 to match size of target (16) File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/translation_layer/translation_layer.v Line: 31
Warning (10230): Verilog HDL assignment warning at translation_layer.v(32): truncated value with size 32 to match size of target (16) File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/translation_layer/translation_layer.v Line: 32
Info (12128): Elaborating entity "sorting_node" for hierarchy "sorting_node:sorting_node_7" File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v Line: 1089
Warning (10036): Verilog HDL or VHDL warning at sorting_node.v(62): object "address_updated_out_reg" assigned a value but never read File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/sorting_node/sorting_node.v Line: 62
Warning (10036): Verilog HDL or VHDL warning at sorting_node.v(63): object "address_updated_in_reg" assigned a value but never read File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/sorting_node/sorting_node.v Line: 63
Info (12128): Elaborating entity "RAM_2_port_gen" for hierarchy "RAM_2_port_gen:RAM_LEVEL_8_L" File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v Line: 1105
Info (12128): Elaborating entity "altsyncram" for hierarchy "RAM_2_port_gen:RAM_LEVEL_8_L|altsyncram:altsyncram_component" File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/utils/RAM_2_port_gen/RAM_2_port_gen.v Line: 99
Info (12130): Elaborated megafunction instantiation "RAM_2_port_gen:RAM_LEVEL_8_L|altsyncram:altsyncram_component" File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/utils/RAM_2_port_gen/RAM_2_port_gen.v Line: 99
Info (12133): Instantiated megafunction "RAM_2_port_gen:RAM_LEVEL_8_L|altsyncram:altsyncram_component" with the following parameter: File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/utils/RAM_2_port_gen/RAM_2_port_gen.v Line: 99
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "numwords_b" = "64"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "widthad_b" = "6"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qbh2.tdf
    Info (12023): Found entity 1: altsyncram_qbh2 File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/db/altsyncram_qbh2.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_qbh2" for hierarchy "RAM_2_port_gen:RAM_LEVEL_8_L|altsyncram:altsyncram_component|altsyncram_qbh2:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "translation_layer" for hierarchy "translation_layer:translation_layer_8" File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v Line: 1138
Warning (10230): Verilog HDL assignment warning at translation_layer.v(28): truncated value with size 32 to match size of target (1) File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/translation_layer/translation_layer.v Line: 28
Warning (10230): Verilog HDL assignment warning at translation_layer.v(29): truncated value with size 32 to match size of target (1) File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/translation_layer/translation_layer.v Line: 29
Warning (10230): Verilog HDL assignment warning at translation_layer.v(31): truncated value with size 32 to match size of target (16) File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/translation_layer/translation_layer.v Line: 31
Warning (10230): Verilog HDL assignment warning at translation_layer.v(32): truncated value with size 32 to match size of target (16) File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/translation_layer/translation_layer.v Line: 32
Info (12128): Elaborating entity "sorting_node" for hierarchy "sorting_node:sorting_node_8" File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v Line: 1164
Warning (10036): Verilog HDL or VHDL warning at sorting_node.v(62): object "address_updated_out_reg" assigned a value but never read File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/sorting_node/sorting_node.v Line: 62
Warning (10036): Verilog HDL or VHDL warning at sorting_node.v(63): object "address_updated_in_reg" assigned a value but never read File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/sorting_node/sorting_node.v Line: 63
Info (12128): Elaborating entity "RAM_2_port_gen" for hierarchy "RAM_2_port_gen:RAM_LEVEL_9_L" File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v Line: 1180
Info (12128): Elaborating entity "altsyncram" for hierarchy "RAM_2_port_gen:RAM_LEVEL_9_L|altsyncram:altsyncram_component" File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/utils/RAM_2_port_gen/RAM_2_port_gen.v Line: 99
Info (12130): Elaborated megafunction instantiation "RAM_2_port_gen:RAM_LEVEL_9_L|altsyncram:altsyncram_component" File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/utils/RAM_2_port_gen/RAM_2_port_gen.v Line: 99
Info (12133): Instantiated megafunction "RAM_2_port_gen:RAM_LEVEL_9_L|altsyncram:altsyncram_component" with the following parameter: File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/utils/RAM_2_port_gen/RAM_2_port_gen.v Line: 99
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "numwords_b" = "128"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad_b" = "7"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ueh2.tdf
    Info (12023): Found entity 1: altsyncram_ueh2 File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/db/altsyncram_ueh2.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ueh2" for hierarchy "RAM_2_port_gen:RAM_LEVEL_9_L|altsyncram:altsyncram_component|altsyncram_ueh2:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "translation_layer" for hierarchy "translation_layer:translation_layer_9" File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v Line: 1213
Warning (10230): Verilog HDL assignment warning at translation_layer.v(28): truncated value with size 32 to match size of target (1) File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/translation_layer/translation_layer.v Line: 28
Warning (10230): Verilog HDL assignment warning at translation_layer.v(29): truncated value with size 32 to match size of target (1) File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/translation_layer/translation_layer.v Line: 29
Warning (10230): Verilog HDL assignment warning at translation_layer.v(31): truncated value with size 32 to match size of target (16) File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/translation_layer/translation_layer.v Line: 31
Warning (10230): Verilog HDL assignment warning at translation_layer.v(32): truncated value with size 32 to match size of target (16) File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/translation_layer/translation_layer.v Line: 32
Info (12128): Elaborating entity "sorting_node" for hierarchy "sorting_node:sorting_node_9" File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v Line: 1239
Warning (10036): Verilog HDL or VHDL warning at sorting_node.v(62): object "address_updated_out_reg" assigned a value but never read File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/sorting_node/sorting_node.v Line: 62
Warning (10036): Verilog HDL or VHDL warning at sorting_node.v(63): object "address_updated_in_reg" assigned a value but never read File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/sorting_node/sorting_node.v Line: 63
Info (12128): Elaborating entity "RAM_2_port_gen" for hierarchy "RAM_2_port_gen:RAM_LEVEL_10_L" File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v Line: 1255
Info (12128): Elaborating entity "altsyncram" for hierarchy "RAM_2_port_gen:RAM_LEVEL_10_L|altsyncram:altsyncram_component" File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/utils/RAM_2_port_gen/RAM_2_port_gen.v Line: 99
Info (12130): Elaborated megafunction instantiation "RAM_2_port_gen:RAM_LEVEL_10_L|altsyncram:altsyncram_component" File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/utils/RAM_2_port_gen/RAM_2_port_gen.v Line: 99
Info (12133): Instantiated megafunction "RAM_2_port_gen:RAM_LEVEL_10_L|altsyncram:altsyncram_component" with the following parameter: File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/utils/RAM_2_port_gen/RAM_2_port_gen.v Line: 99
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4fh2.tdf
    Info (12023): Found entity 1: altsyncram_4fh2 File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/db/altsyncram_4fh2.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_4fh2" for hierarchy "RAM_2_port_gen:RAM_LEVEL_10_L|altsyncram:altsyncram_component|altsyncram_4fh2:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "translation_layer" for hierarchy "translation_layer:translation_layer_10" File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v Line: 1288
Warning (10230): Verilog HDL assignment warning at translation_layer.v(28): truncated value with size 32 to match size of target (1) File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/translation_layer/translation_layer.v Line: 28
Warning (10230): Verilog HDL assignment warning at translation_layer.v(29): truncated value with size 32 to match size of target (1) File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/translation_layer/translation_layer.v Line: 29
Warning (10230): Verilog HDL assignment warning at translation_layer.v(31): truncated value with size 32 to match size of target (16) File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/translation_layer/translation_layer.v Line: 31
Warning (10230): Verilog HDL assignment warning at translation_layer.v(32): truncated value with size 32 to match size of target (16) File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/translation_layer/translation_layer.v Line: 32
Info (12128): Elaborating entity "sorting_node" for hierarchy "sorting_node:sorting_node_10" File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v Line: 1315
Warning (10036): Verilog HDL or VHDL warning at sorting_node.v(62): object "address_updated_out_reg" assigned a value but never read File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/sorting_node/sorting_node.v Line: 62
Warning (10036): Verilog HDL or VHDL warning at sorting_node.v(63): object "address_updated_in_reg" assigned a value but never read File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/sorting_node/sorting_node.v Line: 63
Info (12128): Elaborating entity "RAM_2_port_gen" for hierarchy "RAM_2_port_gen:RAM_LEVEL_11_L" File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v Line: 1331
Info (12128): Elaborating entity "altsyncram" for hierarchy "RAM_2_port_gen:RAM_LEVEL_11_L|altsyncram:altsyncram_component" File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/utils/RAM_2_port_gen/RAM_2_port_gen.v Line: 99
Info (12130): Elaborated megafunction instantiation "RAM_2_port_gen:RAM_LEVEL_11_L|altsyncram:altsyncram_component" File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/utils/RAM_2_port_gen/RAM_2_port_gen.v Line: 99
Info (12133): Instantiated megafunction "RAM_2_port_gen:RAM_LEVEL_11_L|altsyncram:altsyncram_component" with the following parameter: File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/utils/RAM_2_port_gen/RAM_2_port_gen.v Line: 99
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "numwords_b" = "512"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad_b" = "9"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_teh2.tdf
    Info (12023): Found entity 1: altsyncram_teh2 File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/db/altsyncram_teh2.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_teh2" for hierarchy "RAM_2_port_gen:RAM_LEVEL_11_L|altsyncram:altsyncram_component|altsyncram_teh2:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "addr_L_11[9]" is missing source, defaulting to GND File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v Line: 299
    Warning (12110): Net "addr_R_11[9]" is missing source, defaulting to GND File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v Line: 310
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "addr_L_11[9]" is missing source, defaulting to GND File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v Line: 299
    Warning (12110): Net "addr_R_11[9]" is missing source, defaulting to GND File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v Line: 310
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "addr_L_11[9]" is missing source, defaulting to GND File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v Line: 299
    Warning (12110): Net "addr_R_11[9]" is missing source, defaulting to GND File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v Line: 310
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "addr_L_11[9]" is missing source, defaulting to GND File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v Line: 299
    Warning (12110): Net "addr_R_11[9]" is missing source, defaulting to GND File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v Line: 310
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "addr_L_11[9]" is missing source, defaulting to GND File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v Line: 299
    Warning (12110): Net "addr_R_11[9]" is missing source, defaulting to GND File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v Line: 310
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "addr_L_11[9]" is missing source, defaulting to GND File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v Line: 299
    Warning (12110): Net "addr_R_11[9]" is missing source, defaulting to GND File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v Line: 310
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "addr_L_11[9]" is missing source, defaulting to GND File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v Line: 299
    Warning (12110): Net "addr_R_11[9]" is missing source, defaulting to GND File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v Line: 310
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "addr_L_11[9]" is missing source, defaulting to GND File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v Line: 299
    Warning (12110): Net "addr_R_11[9]" is missing source, defaulting to GND File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v Line: 310
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "addr_L_11[9]" is missing source, defaulting to GND File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v Line: 299
    Warning (12110): Net "addr_R_11[9]" is missing source, defaulting to GND File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v Line: 310
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "addr_L_11[9]" is missing source, defaulting to GND File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v Line: 299
    Warning (12110): Net "addr_R_11[9]" is missing source, defaulting to GND File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v Line: 310
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "addr_L_11[9]" is missing source, defaulting to GND File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v Line: 299
    Warning (12110): Net "addr_R_11[9]" is missing source, defaulting to GND File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v Line: 310
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "addr_L_11[9]" is missing source, defaulting to GND File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v Line: 299
    Warning (12110): Net "addr_R_11[9]" is missing source, defaulting to GND File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v Line: 310
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "addr_L_11[9]" is missing source, defaulting to GND File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v Line: 299
    Warning (12110): Net "addr_R_11[9]" is missing source, defaulting to GND File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v Line: 310
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "addr_L_11[9]" is missing source, defaulting to GND File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v Line: 299
    Warning (12110): Net "addr_R_11[9]" is missing source, defaulting to GND File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v Line: 310
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "addr_L_11[9]" is missing source, defaulting to GND File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v Line: 299
    Warning (12110): Net "addr_R_11[9]" is missing source, defaulting to GND File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v Line: 310
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "addr_L_11[9]" is missing source, defaulting to GND File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v Line: 299
    Warning (12110): Net "addr_R_11[9]" is missing source, defaulting to GND File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v Line: 310
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "addr_L_11[9]" is missing source, defaulting to GND File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v Line: 299
    Warning (12110): Net "addr_R_11[9]" is missing source, defaulting to GND File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v Line: 310
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "addr_L_11[9]" is missing source, defaulting to GND File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v Line: 299
    Warning (12110): Net "addr_R_11[9]" is missing source, defaulting to GND File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v Line: 310
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "addr_L_11[9]" is missing source, defaulting to GND File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v Line: 299
    Warning (12110): Net "addr_R_11[9]" is missing source, defaulting to GND File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v Line: 310
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "addr_L_11[9]" is missing source, defaulting to GND File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v Line: 299
    Warning (12110): Net "addr_R_11[9]" is missing source, defaulting to GND File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v Line: 310
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "addr_L_11[9]" is missing source, defaulting to GND File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v Line: 299
    Warning (12110): Net "addr_R_11[9]" is missing source, defaulting to GND File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v Line: 310
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "addr_L_11[9]" is missing source, defaulting to GND File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v Line: 299
    Warning (12110): Net "addr_R_11[9]" is missing source, defaulting to GND File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v Line: 310
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "addr_L_11[9]" is missing source, defaulting to GND File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v Line: 299
    Warning (12110): Net "addr_R_11[9]" is missing source, defaulting to GND File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v Line: 310
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "addr_L_11[9]" is missing source, defaulting to GND File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v Line: 299
    Warning (12110): Net "addr_R_11[9]" is missing source, defaulting to GND File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v Line: 310
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "addr_L_11[9]" is missing source, defaulting to GND File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v Line: 299
    Warning (12110): Net "addr_R_11[9]" is missing source, defaulting to GND File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v Line: 310
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "addr_L_11[9]" is missing source, defaulting to GND File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v Line: 299
    Warning (12110): Net "addr_R_11[9]" is missing source, defaulting to GND File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v Line: 310
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "addr_L_11[9]" is missing source, defaulting to GND File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v Line: 299
    Warning (12110): Net "addr_R_11[9]" is missing source, defaulting to GND File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v Line: 310
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "addr_L_11[9]" is missing source, defaulting to GND File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v Line: 299
    Warning (12110): Net "addr_R_11[9]" is missing source, defaulting to GND File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v Line: 310
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "addr_L_11[9]" is missing source, defaulting to GND File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v Line: 299
    Warning (12110): Net "addr_R_11[9]" is missing source, defaulting to GND File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v Line: 310
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "addr_L_11[9]" is missing source, defaulting to GND File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v Line: 299
    Warning (12110): Net "addr_R_11[9]" is missing source, defaulting to GND File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v Line: 310
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "addr_L_11[9]" is missing source, defaulting to GND File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v Line: 299
    Warning (12110): Net "addr_R_11[9]" is missing source, defaulting to GND File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v Line: 310
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "addr_L_11[9]" is missing source, defaulting to GND File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v Line: 299
    Warning (12110): Net "addr_R_11[9]" is missing source, defaulting to GND File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v Line: 310
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "addr_L_11[9]" is missing source, defaulting to GND File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v Line: 299
    Warning (12110): Net "addr_R_11[9]" is missing source, defaulting to GND File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v Line: 310
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "addr_L_11[9]" is missing source, defaulting to GND File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v Line: 299
    Warning (12110): Net "addr_R_11[9]" is missing source, defaulting to GND File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v Line: 310
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "addr_L_11[9]" is missing source, defaulting to GND File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v Line: 299
    Warning (12110): Net "addr_R_11[9]" is missing source, defaulting to GND File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v Line: 310
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "addr_L_11[9]" is missing source, defaulting to GND File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v Line: 299
    Warning (12110): Net "addr_R_11[9]" is missing source, defaulting to GND File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v Line: 310
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "addr_L_11[9]" is missing source, defaulting to GND File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v Line: 299
    Warning (12110): Net "addr_R_11[9]" is missing source, defaulting to GND File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v Line: 310
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "addr_L_11[9]" is missing source, defaulting to GND File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v Line: 299
    Warning (12110): Net "addr_R_11[9]" is missing source, defaulting to GND File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v Line: 310
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "addr_L_11[9]" is missing source, defaulting to GND File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v Line: 299
    Warning (12110): Net "addr_R_11[9]" is missing source, defaulting to GND File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v Line: 310
Warning (12241): 5 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286030): Timing-Driven Synthesis is running
Info (17049): 24 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/output_files/heapsort.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2725 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 20 input pins
    Info (21059): Implemented 16 output pins
    Info (21061): Implemented 2353 logic cells
    Info (21064): Implemented 336 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 177 warnings
    Info: Peak virtual memory: 4859 megabytes
    Info: Processing ended: Tue Oct 06 13:08:10 2020
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:26


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/output_files/heapsort.map.smsg.


