.include "macros.inc"

.section .text, "ax" # 8026f2a8


.global cM3dGLin
cM3dGLin:
/* 8026F2A8 0026C1E8  3C C0 80 3A */	lis r6, lbl_803A78F8@ha
/* 8026F2AC 0026C1EC  38 06 78 F8 */	addi r0, r6, lbl_803A78F8@l
/* 8026F2B0 0026C1F0  90 03 00 18 */	stw r0, 0x18(r3)
/* 8026F2B4 0026C1F4  C0 04 00 00 */	lfs f0, 0(r4)
/* 8026F2B8 0026C1F8  D0 03 00 00 */	stfs f0, 0(r3)
/* 8026F2BC 0026C1FC  C0 04 00 04 */	lfs f0, 4(r4)
/* 8026F2C0 0026C200  D0 03 00 04 */	stfs f0, 4(r3)
/* 8026F2C4 0026C204  C0 04 00 08 */	lfs f0, 8(r4)
/* 8026F2C8 0026C208  D0 03 00 08 */	stfs f0, 8(r3)
/* 8026F2CC 0026C20C  C0 05 00 00 */	lfs f0, 0(r5)
/* 8026F2D0 0026C210  D0 03 00 0C */	stfs f0, 0xc(r3)
/* 8026F2D4 0026C214  C0 05 00 04 */	lfs f0, 4(r5)
/* 8026F2D8 0026C218  D0 03 00 10 */	stfs f0, 0x10(r3)
/* 8026F2DC 0026C21C  C0 05 00 08 */	lfs f0, 8(r5)
/* 8026F2E0 0026C220  D0 03 00 14 */	stfs f0, 0x14(r3)
/* 8026F2E4 0026C224  4E 80 00 20 */	blr 

.global cM3dGLin_NS_SetStartEnd
cM3dGLin_NS_SetStartEnd:
/* 8026F2E8 0026C228  C0 04 00 00 */	lfs f0, 0(r4)
/* 8026F2EC 0026C22C  D0 03 00 00 */	stfs f0, 0(r3)
/* 8026F2F0 0026C230  C0 04 00 04 */	lfs f0, 4(r4)
/* 8026F2F4 0026C234  D0 03 00 04 */	stfs f0, 4(r3)
/* 8026F2F8 0026C238  C0 04 00 08 */	lfs f0, 8(r4)
/* 8026F2FC 0026C23C  D0 03 00 08 */	stfs f0, 8(r3)
/* 8026F300 0026C240  C0 05 00 00 */	lfs f0, 0(r5)
/* 8026F304 0026C244  D0 03 00 0C */	stfs f0, 0xc(r3)
/* 8026F308 0026C248  C0 05 00 04 */	lfs f0, 4(r5)
/* 8026F30C 0026C24C  D0 03 00 10 */	stfs f0, 0x10(r3)
/* 8026F310 0026C250  C0 05 00 08 */	lfs f0, 8(r5)
/* 8026F314 0026C254  D0 03 00 14 */	stfs f0, 0x14(r3)
/* 8026F318 0026C258  4E 80 00 20 */	blr 

.global cM3dGLin_NS_SetStartEnd_X1_
cM3dGLin_NS_SetStartEnd_X1_:
/* 8026F31C 0026C25C  C0 04 00 00 */	lfs f0, 0(r4)
/* 8026F320 0026C260  D0 03 00 00 */	stfs f0, 0(r3)
/* 8026F324 0026C264  C0 04 00 04 */	lfs f0, 4(r4)
/* 8026F328 0026C268  D0 03 00 04 */	stfs f0, 4(r3)
/* 8026F32C 0026C26C  C0 04 00 08 */	lfs f0, 8(r4)
/* 8026F330 0026C270  D0 03 00 08 */	stfs f0, 8(r3)
/* 8026F334 0026C274  C0 05 00 00 */	lfs f0, 0(r5)
/* 8026F338 0026C278  D0 03 00 0C */	stfs f0, 0xc(r3)
/* 8026F33C 0026C27C  C0 05 00 04 */	lfs f0, 4(r5)
/* 8026F340 0026C280  D0 03 00 10 */	stfs f0, 0x10(r3)
/* 8026F344 0026C284  C0 05 00 08 */	lfs f0, 8(r5)
/* 8026F348 0026C288  D0 03 00 14 */	stfs f0, 0x14(r3)
/* 8026F34C 0026C28C  4E 80 00 20 */	blr 

.global cM3dGLin_NS_CalcPos
cM3dGLin_NS_CalcPos:
/* 8026F350 0026C290  94 21 FF D0 */	stwu r1, -0x30(r1)
/* 8026F354 0026C294  7C 08 02 A6 */	mflr r0
/* 8026F358 0026C298  90 01 00 34 */	stw r0, 0x34(r1)
/* 8026F35C 0026C29C  DB E1 00 28 */	stfd f31, 0x28(r1)
/* 8026F360 0026C2A0  93 E1 00 24 */	stw r31, 0x24(r1)
/* 8026F364 0026C2A4  93 C1 00 20 */	stw r30, 0x20(r1)
/* 8026F368 0026C2A8  7C 7E 1B 78 */	mr r30, r3
/* 8026F36C 0026C2AC  7C 9F 23 78 */	mr r31, r4
/* 8026F370 0026C2B0  FF E0 08 90 */	fmr f31, f1
/* 8026F374 0026C2B4  38 7E 00 0C */	addi r3, r30, 0xc
/* 8026F378 0026C2B8  7F C4 F3 78 */	mr r4, r30
/* 8026F37C 0026C2BC  38 A1 00 08 */	addi r5, r1, 8
/* 8026F380 0026C2C0  48 0D 7D 35 */	bl PSVECSubtract
/* 8026F384 0026C2C4  38 61 00 08 */	addi r3, r1, 8
/* 8026F388 0026C2C8  7C 64 1B 78 */	mr r4, r3
/* 8026F38C 0026C2CC  FC 20 F8 90 */	fmr f1, f31
/* 8026F390 0026C2D0  48 0D 7D 49 */	bl PSVECScale
/* 8026F394 0026C2D4  38 61 00 08 */	addi r3, r1, 8
/* 8026F398 0026C2D8  7F C4 F3 78 */	mr r4, r30
/* 8026F39C 0026C2DC  7F E5 FB 78 */	mr r5, r31
/* 8026F3A0 0026C2E0  48 0D 7C F1 */	bl PSVECAdd
/* 8026F3A4 0026C2E4  CB E1 00 28 */	lfd f31, 0x28(r1)
/* 8026F3A8 0026C2E8  83 E1 00 24 */	lwz r31, 0x24(r1)
/* 8026F3AC 0026C2EC  83 C1 00 20 */	lwz r30, 0x20(r1)
/* 8026F3B0 0026C2F0  80 01 00 34 */	lwz r0, 0x34(r1)
/* 8026F3B4 0026C2F4  7C 08 03 A6 */	mtlr r0
/* 8026F3B8 0026C2F8  38 21 00 30 */	addi r1, r1, 0x30
/* 8026F3BC 0026C2FC  4E 80 00 20 */	blr 

.global cM3dGLin_NS_SetEnd
cM3dGLin_NS_SetEnd:
/* 8026F3C0 0026C300  C0 04 00 00 */	lfs f0, 0(r4)
/* 8026F3C4 0026C304  D0 03 00 0C */	stfs f0, 0xc(r3)
/* 8026F3C8 0026C308  C0 04 00 04 */	lfs f0, 4(r4)
/* 8026F3CC 0026C30C  D0 03 00 10 */	stfs f0, 0x10(r3)
/* 8026F3D0 0026C310  C0 04 00 08 */	lfs f0, 8(r4)
/* 8026F3D4 0026C314  D0 03 00 14 */	stfs f0, 0x14(r3)
/* 8026F3D8 0026C318  4E 80 00 20 */	blr 

