Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Nov  7 22:03:28 2021
| Host         : DESKTOP-18HQURM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file scoreboard_timing_summary_routed.rpt -pb scoreboard_timing_summary_routed.pb -rpx scoreboard_timing_summary_routed.rpx -warn_on_violation
| Design       : scoreboard
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: game_state/l_score_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: game_state/next_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game_state/r_score_reg[2]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: nolabel_line45/rx_data_ready_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line46/out_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line46/out_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line46/out_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line46/out_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: segController/Counter1/Q_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 36 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 7 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.156        0.000                      0                   98        0.210        0.000                      0                   98        4.500        0.000                       0                    51  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.156        0.000                      0                   98        0.210        0.000                      0                   98        4.500        0.000                       0                    51  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.156ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.210ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.156ns  (required time - arrival time)
  Source:                 nolabel_line45/FSM_sequential_rx_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line45/clk_count_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.260ns  (logic 0.704ns (16.526%)  route 3.556ns (83.474%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.625     5.146    nolabel_line45/clk_IBUF_BUFG
    SLICE_X58Y55         FDRE                                         r  nolabel_line45/FSM_sequential_rx_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y55         FDRE (Prop_fdre_C_Q)         0.456     5.602 f  nolabel_line45/FSM_sequential_rx_state_reg[1]/Q
                         net (fo=27, routed)          2.013     7.615    nolabel_line45/rx_state[1]
    SLICE_X58Y55         LUT3 (Prop_lut3_I2_O)        0.124     7.739 r  nolabel_line45/clk_count[15]_i_6/O
                         net (fo=1, routed)           0.783     8.522    nolabel_line45/clk_count[15]_i_6_n_0
    SLICE_X58Y56         LUT6 (Prop_lut6_I2_O)        0.124     8.646 r  nolabel_line45/clk_count[15]_i_1/O
                         net (fo=16, routed)          0.760     9.406    nolabel_line45/clk_count[15]_i_1_n_0
    SLICE_X60Y55         FDSE                                         r  nolabel_line45/clk_count_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.508    14.849    nolabel_line45/clk_IBUF_BUFG
    SLICE_X60Y55         FDSE                                         r  nolabel_line45/clk_count_reg[1]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X60Y55         FDSE (Setup_fdse_C_S)       -0.524    14.562    nolabel_line45/clk_count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.562    
                         arrival time                          -9.406    
  -------------------------------------------------------------------
                         slack                                  5.156    

Slack (MET) :             5.156ns  (required time - arrival time)
  Source:                 nolabel_line45/FSM_sequential_rx_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line45/clk_count_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.260ns  (logic 0.704ns (16.526%)  route 3.556ns (83.474%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.625     5.146    nolabel_line45/clk_IBUF_BUFG
    SLICE_X58Y55         FDRE                                         r  nolabel_line45/FSM_sequential_rx_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y55         FDRE (Prop_fdre_C_Q)         0.456     5.602 f  nolabel_line45/FSM_sequential_rx_state_reg[1]/Q
                         net (fo=27, routed)          2.013     7.615    nolabel_line45/rx_state[1]
    SLICE_X58Y55         LUT3 (Prop_lut3_I2_O)        0.124     7.739 r  nolabel_line45/clk_count[15]_i_6/O
                         net (fo=1, routed)           0.783     8.522    nolabel_line45/clk_count[15]_i_6_n_0
    SLICE_X58Y56         LUT6 (Prop_lut6_I2_O)        0.124     8.646 r  nolabel_line45/clk_count[15]_i_1/O
                         net (fo=16, routed)          0.760     9.406    nolabel_line45/clk_count[15]_i_1_n_0
    SLICE_X60Y55         FDSE                                         r  nolabel_line45/clk_count_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.508    14.849    nolabel_line45/clk_IBUF_BUFG
    SLICE_X60Y55         FDSE                                         r  nolabel_line45/clk_count_reg[2]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X60Y55         FDSE (Setup_fdse_C_S)       -0.524    14.562    nolabel_line45/clk_count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.562    
                         arrival time                          -9.406    
  -------------------------------------------------------------------
                         slack                                  5.156    

Slack (MET) :             5.156ns  (required time - arrival time)
  Source:                 nolabel_line45/FSM_sequential_rx_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line45/clk_count_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.260ns  (logic 0.704ns (16.526%)  route 3.556ns (83.474%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.625     5.146    nolabel_line45/clk_IBUF_BUFG
    SLICE_X58Y55         FDRE                                         r  nolabel_line45/FSM_sequential_rx_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y55         FDRE (Prop_fdre_C_Q)         0.456     5.602 f  nolabel_line45/FSM_sequential_rx_state_reg[1]/Q
                         net (fo=27, routed)          2.013     7.615    nolabel_line45/rx_state[1]
    SLICE_X58Y55         LUT3 (Prop_lut3_I2_O)        0.124     7.739 r  nolabel_line45/clk_count[15]_i_6/O
                         net (fo=1, routed)           0.783     8.522    nolabel_line45/clk_count[15]_i_6_n_0
    SLICE_X58Y56         LUT6 (Prop_lut6_I2_O)        0.124     8.646 r  nolabel_line45/clk_count[15]_i_1/O
                         net (fo=16, routed)          0.760     9.406    nolabel_line45/clk_count[15]_i_1_n_0
    SLICE_X60Y55         FDSE                                         r  nolabel_line45/clk_count_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.508    14.849    nolabel_line45/clk_IBUF_BUFG
    SLICE_X60Y55         FDSE                                         r  nolabel_line45/clk_count_reg[3]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X60Y55         FDSE (Setup_fdse_C_S)       -0.524    14.562    nolabel_line45/clk_count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.562    
                         arrival time                          -9.406    
  -------------------------------------------------------------------
                         slack                                  5.156    

Slack (MET) :             5.156ns  (required time - arrival time)
  Source:                 nolabel_line45/FSM_sequential_rx_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line45/clk_count_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.260ns  (logic 0.704ns (16.526%)  route 3.556ns (83.474%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.625     5.146    nolabel_line45/clk_IBUF_BUFG
    SLICE_X58Y55         FDRE                                         r  nolabel_line45/FSM_sequential_rx_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y55         FDRE (Prop_fdre_C_Q)         0.456     5.602 f  nolabel_line45/FSM_sequential_rx_state_reg[1]/Q
                         net (fo=27, routed)          2.013     7.615    nolabel_line45/rx_state[1]
    SLICE_X58Y55         LUT3 (Prop_lut3_I2_O)        0.124     7.739 r  nolabel_line45/clk_count[15]_i_6/O
                         net (fo=1, routed)           0.783     8.522    nolabel_line45/clk_count[15]_i_6_n_0
    SLICE_X58Y56         LUT6 (Prop_lut6_I2_O)        0.124     8.646 r  nolabel_line45/clk_count[15]_i_1/O
                         net (fo=16, routed)          0.760     9.406    nolabel_line45/clk_count[15]_i_1_n_0
    SLICE_X60Y55         FDSE                                         r  nolabel_line45/clk_count_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.508    14.849    nolabel_line45/clk_IBUF_BUFG
    SLICE_X60Y55         FDSE                                         r  nolabel_line45/clk_count_reg[4]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X60Y55         FDSE (Setup_fdse_C_S)       -0.524    14.562    nolabel_line45/clk_count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.562    
                         arrival time                          -9.406    
  -------------------------------------------------------------------
                         slack                                  5.156    

Slack (MET) :             5.315ns  (required time - arrival time)
  Source:                 nolabel_line45/clk_count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line45/clk_count_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.444ns  (logic 1.056ns (23.761%)  route 3.388ns (76.239%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.624     5.145    nolabel_line45/clk_IBUF_BUFG
    SLICE_X58Y58         FDSE                                         r  nolabel_line45/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y58         FDSE (Prop_fdse_C_Q)         0.456     5.601 r  nolabel_line45/clk_count_reg[0]/Q
                         net (fo=5, routed)           1.233     6.834    nolabel_line45/clk_count_reg_n_0_[0]
    SLICE_X61Y55         LUT6 (Prop_lut6_I0_O)        0.124     6.958 f  nolabel_line45/clk_count[15]_i_10/O
                         net (fo=1, routed)           0.850     7.808    nolabel_line45/clk_count[15]_i_10_n_0
    SLICE_X60Y56         LUT5 (Prop_lut5_I0_O)        0.148     7.956 f  nolabel_line45/clk_count[15]_i_7/O
                         net (fo=3, routed)           0.619     8.576    nolabel_line45/clk_count[15]_i_7_n_0
    SLICE_X58Y55         LUT6 (Prop_lut6_I0_O)        0.328     8.904 r  nolabel_line45/clk_count[15]_i_2/O
                         net (fo=16, routed)          0.685     9.589    nolabel_line45/clk_count
    SLICE_X58Y58         FDSE                                         r  nolabel_line45/clk_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.507    14.848    nolabel_line45/clk_IBUF_BUFG
    SLICE_X58Y58         FDSE                                         r  nolabel_line45/clk_count_reg[0]/C
                         clock pessimism              0.297    15.145    
                         clock uncertainty           -0.035    15.110    
    SLICE_X58Y58         FDSE (Setup_fdse_C_CE)      -0.205    14.905    nolabel_line45/clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.905    
                         arrival time                          -9.589    
  -------------------------------------------------------------------
                         slack                                  5.315    

Slack (MET) :             5.315ns  (required time - arrival time)
  Source:                 nolabel_line45/clk_count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line45/clk_count_reg[13]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.444ns  (logic 1.056ns (23.761%)  route 3.388ns (76.239%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.624     5.145    nolabel_line45/clk_IBUF_BUFG
    SLICE_X58Y58         FDSE                                         r  nolabel_line45/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y58         FDSE (Prop_fdse_C_Q)         0.456     5.601 r  nolabel_line45/clk_count_reg[0]/Q
                         net (fo=5, routed)           1.233     6.834    nolabel_line45/clk_count_reg_n_0_[0]
    SLICE_X61Y55         LUT6 (Prop_lut6_I0_O)        0.124     6.958 f  nolabel_line45/clk_count[15]_i_10/O
                         net (fo=1, routed)           0.850     7.808    nolabel_line45/clk_count[15]_i_10_n_0
    SLICE_X60Y56         LUT5 (Prop_lut5_I0_O)        0.148     7.956 f  nolabel_line45/clk_count[15]_i_7/O
                         net (fo=3, routed)           0.619     8.576    nolabel_line45/clk_count[15]_i_7_n_0
    SLICE_X58Y55         LUT6 (Prop_lut6_I0_O)        0.328     8.904 r  nolabel_line45/clk_count[15]_i_2/O
                         net (fo=16, routed)          0.685     9.589    nolabel_line45/clk_count
    SLICE_X58Y58         FDSE                                         r  nolabel_line45/clk_count_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.507    14.848    nolabel_line45/clk_IBUF_BUFG
    SLICE_X58Y58         FDSE                                         r  nolabel_line45/clk_count_reg[13]/C
                         clock pessimism              0.297    15.145    
                         clock uncertainty           -0.035    15.110    
    SLICE_X58Y58         FDSE (Setup_fdse_C_CE)      -0.205    14.905    nolabel_line45/clk_count_reg[13]
  -------------------------------------------------------------------
                         required time                         14.905    
                         arrival time                          -9.589    
  -------------------------------------------------------------------
                         slack                                  5.315    

Slack (MET) :             5.315ns  (required time - arrival time)
  Source:                 nolabel_line45/clk_count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line45/clk_count_reg[14]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.444ns  (logic 1.056ns (23.761%)  route 3.388ns (76.239%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.624     5.145    nolabel_line45/clk_IBUF_BUFG
    SLICE_X58Y58         FDSE                                         r  nolabel_line45/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y58         FDSE (Prop_fdse_C_Q)         0.456     5.601 r  nolabel_line45/clk_count_reg[0]/Q
                         net (fo=5, routed)           1.233     6.834    nolabel_line45/clk_count_reg_n_0_[0]
    SLICE_X61Y55         LUT6 (Prop_lut6_I0_O)        0.124     6.958 f  nolabel_line45/clk_count[15]_i_10/O
                         net (fo=1, routed)           0.850     7.808    nolabel_line45/clk_count[15]_i_10_n_0
    SLICE_X60Y56         LUT5 (Prop_lut5_I0_O)        0.148     7.956 f  nolabel_line45/clk_count[15]_i_7/O
                         net (fo=3, routed)           0.619     8.576    nolabel_line45/clk_count[15]_i_7_n_0
    SLICE_X58Y55         LUT6 (Prop_lut6_I0_O)        0.328     8.904 r  nolabel_line45/clk_count[15]_i_2/O
                         net (fo=16, routed)          0.685     9.589    nolabel_line45/clk_count
    SLICE_X58Y58         FDSE                                         r  nolabel_line45/clk_count_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.507    14.848    nolabel_line45/clk_IBUF_BUFG
    SLICE_X58Y58         FDSE                                         r  nolabel_line45/clk_count_reg[14]/C
                         clock pessimism              0.297    15.145    
                         clock uncertainty           -0.035    15.110    
    SLICE_X58Y58         FDSE (Setup_fdse_C_CE)      -0.205    14.905    nolabel_line45/clk_count_reg[14]
  -------------------------------------------------------------------
                         required time                         14.905    
                         arrival time                          -9.589    
  -------------------------------------------------------------------
                         slack                                  5.315    

Slack (MET) :             5.315ns  (required time - arrival time)
  Source:                 nolabel_line45/clk_count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line45/clk_count_reg[15]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.444ns  (logic 1.056ns (23.761%)  route 3.388ns (76.239%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.624     5.145    nolabel_line45/clk_IBUF_BUFG
    SLICE_X58Y58         FDSE                                         r  nolabel_line45/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y58         FDSE (Prop_fdse_C_Q)         0.456     5.601 r  nolabel_line45/clk_count_reg[0]/Q
                         net (fo=5, routed)           1.233     6.834    nolabel_line45/clk_count_reg_n_0_[0]
    SLICE_X61Y55         LUT6 (Prop_lut6_I0_O)        0.124     6.958 f  nolabel_line45/clk_count[15]_i_10/O
                         net (fo=1, routed)           0.850     7.808    nolabel_line45/clk_count[15]_i_10_n_0
    SLICE_X60Y56         LUT5 (Prop_lut5_I0_O)        0.148     7.956 f  nolabel_line45/clk_count[15]_i_7/O
                         net (fo=3, routed)           0.619     8.576    nolabel_line45/clk_count[15]_i_7_n_0
    SLICE_X58Y55         LUT6 (Prop_lut6_I0_O)        0.328     8.904 r  nolabel_line45/clk_count[15]_i_2/O
                         net (fo=16, routed)          0.685     9.589    nolabel_line45/clk_count
    SLICE_X58Y58         FDSE                                         r  nolabel_line45/clk_count_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.507    14.848    nolabel_line45/clk_IBUF_BUFG
    SLICE_X58Y58         FDSE                                         r  nolabel_line45/clk_count_reg[15]/C
                         clock pessimism              0.297    15.145    
                         clock uncertainty           -0.035    15.110    
    SLICE_X58Y58         FDSE (Setup_fdse_C_CE)      -0.205    14.905    nolabel_line45/clk_count_reg[15]
  -------------------------------------------------------------------
                         required time                         14.905    
                         arrival time                          -9.589    
  -------------------------------------------------------------------
                         slack                                  5.315    

Slack (MET) :             5.352ns  (required time - arrival time)
  Source:                 nolabel_line45/FSM_sequential_rx_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line45/clk_count_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.158ns  (logic 0.704ns (16.930%)  route 3.454ns (83.070%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.625     5.146    nolabel_line45/clk_IBUF_BUFG
    SLICE_X58Y55         FDRE                                         r  nolabel_line45/FSM_sequential_rx_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y55         FDRE (Prop_fdre_C_Q)         0.456     5.602 f  nolabel_line45/FSM_sequential_rx_state_reg[1]/Q
                         net (fo=27, routed)          2.013     7.615    nolabel_line45/rx_state[1]
    SLICE_X58Y55         LUT3 (Prop_lut3_I2_O)        0.124     7.739 r  nolabel_line45/clk_count[15]_i_6/O
                         net (fo=1, routed)           0.783     8.522    nolabel_line45/clk_count[15]_i_6_n_0
    SLICE_X58Y56         LUT6 (Prop_lut6_I2_O)        0.124     8.646 r  nolabel_line45/clk_count[15]_i_1/O
                         net (fo=16, routed)          0.658     9.304    nolabel_line45/clk_count[15]_i_1_n_0
    SLICE_X58Y56         FDSE                                         r  nolabel_line45/clk_count_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.508    14.849    nolabel_line45/clk_IBUF_BUFG
    SLICE_X58Y56         FDSE                                         r  nolabel_line45/clk_count_reg[6]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X58Y56         FDSE (Setup_fdse_C_S)       -0.429    14.657    nolabel_line45/clk_count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                          -9.304    
  -------------------------------------------------------------------
                         slack                                  5.352    

Slack (MET) :             5.352ns  (required time - arrival time)
  Source:                 nolabel_line45/FSM_sequential_rx_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line45/clk_count_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.158ns  (logic 0.704ns (16.930%)  route 3.454ns (83.070%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.625     5.146    nolabel_line45/clk_IBUF_BUFG
    SLICE_X58Y55         FDRE                                         r  nolabel_line45/FSM_sequential_rx_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y55         FDRE (Prop_fdre_C_Q)         0.456     5.602 f  nolabel_line45/FSM_sequential_rx_state_reg[1]/Q
                         net (fo=27, routed)          2.013     7.615    nolabel_line45/rx_state[1]
    SLICE_X58Y55         LUT3 (Prop_lut3_I2_O)        0.124     7.739 r  nolabel_line45/clk_count[15]_i_6/O
                         net (fo=1, routed)           0.783     8.522    nolabel_line45/clk_count[15]_i_6_n_0
    SLICE_X58Y56         LUT6 (Prop_lut6_I2_O)        0.124     8.646 r  nolabel_line45/clk_count[15]_i_1/O
                         net (fo=16, routed)          0.658     9.304    nolabel_line45/clk_count[15]_i_1_n_0
    SLICE_X58Y56         FDSE                                         r  nolabel_line45/clk_count_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.508    14.849    nolabel_line45/clk_IBUF_BUFG
    SLICE_X58Y56         FDSE                                         r  nolabel_line45/clk_count_reg[8]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X58Y56         FDSE (Setup_fdse_C_S)       -0.429    14.657    nolabel_line45/clk_count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                          -9.304    
  -------------------------------------------------------------------
                         slack                                  5.352    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 nolabel_line45/bit_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line45/rx_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.209ns (66.452%)  route 0.106ns (33.548%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.591     1.474    nolabel_line45/clk_IBUF_BUFG
    SLICE_X60Y58         FDRE                                         r  nolabel_line45/bit_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  nolabel_line45/bit_index_reg[2]/Q
                         net (fo=9, routed)           0.106     1.744    nolabel_line45/bit_index_reg_n_0_[2]
    SLICE_X61Y58         LUT6 (Prop_lut6_I3_O)        0.045     1.789 r  nolabel_line45/rx_data[6]_i_1/O
                         net (fo=1, routed)           0.000     1.789    nolabel_line45/rx_data[6]_i_1_n_0
    SLICE_X61Y58         FDRE                                         r  nolabel_line45/rx_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.860     1.988    nolabel_line45/clk_IBUF_BUFG
    SLICE_X61Y58         FDRE                                         r  nolabel_line45/rx_data_reg[6]/C
                         clock pessimism             -0.501     1.487    
    SLICE_X61Y58         FDRE (Hold_fdre_C_D)         0.092     1.579    nolabel_line45/rx_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 nolabel_line45/FSM_sequential_rx_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line45/clk_count_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.619%)  route 0.189ns (50.381%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.592     1.475    nolabel_line45/clk_IBUF_BUFG
    SLICE_X58Y55         FDRE                                         r  nolabel_line45/FSM_sequential_rx_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y55         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  nolabel_line45/FSM_sequential_rx_state_reg[1]/Q
                         net (fo=27, routed)          0.189     1.805    nolabel_line45/rx_state[1]
    SLICE_X60Y55         LUT5 (Prop_lut5_I3_O)        0.045     1.850 r  nolabel_line45/clk_count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.850    nolabel_line45/clk_count[4]_i_1_n_0
    SLICE_X60Y55         FDSE                                         r  nolabel_line45/clk_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.861     1.989    nolabel_line45/clk_IBUF_BUFG
    SLICE_X60Y55         FDSE                                         r  nolabel_line45/clk_count_reg[4]/C
                         clock pessimism             -0.498     1.491    
    SLICE_X60Y55         FDSE (Hold_fdse_C_D)         0.121     1.612    nolabel_line45/clk_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 segController/Counter1/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segController/Counter1/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.231ns (61.943%)  route 0.142ns (38.057%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.593     1.476    segController/Counter1/clk_IBUF_BUFG
    SLICE_X65Y56         FDRE                                         r  segController/Counter1/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y56         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  segController/Counter1/count_reg[2]/Q
                         net (fo=2, routed)           0.066     1.683    segController/Counter1/count[2]
    SLICE_X64Y56         LUT5 (Prop_lut5_I4_O)        0.045     1.728 r  segController/Counter1/count[0]_i_4/O
                         net (fo=3, routed)           0.076     1.804    segController/Counter1/count[0]_i_4_n_0
    SLICE_X64Y56         LUT5 (Prop_lut5_I2_O)        0.045     1.849 r  segController/Counter1/count[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.849    segController/Counter1/count_0[0]
    SLICE_X64Y56         FDRE                                         r  segController/Counter1/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.863     1.991    segController/Counter1/clk_IBUF_BUFG
    SLICE_X64Y56         FDRE                                         r  segController/Counter1/count_reg[0]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X64Y56         FDRE (Hold_fdre_C_D)         0.121     1.610    segController/Counter1/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 segController/Counter1/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segController/Counter1/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.231ns (61.612%)  route 0.144ns (38.388%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.593     1.476    segController/Counter1/clk_IBUF_BUFG
    SLICE_X65Y56         FDRE                                         r  segController/Counter1/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y56         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  segController/Counter1/count_reg[2]/Q
                         net (fo=2, routed)           0.066     1.683    segController/Counter1/count[2]
    SLICE_X64Y56         LUT5 (Prop_lut5_I4_O)        0.045     1.728 r  segController/Counter1/count[0]_i_4/O
                         net (fo=3, routed)           0.078     1.806    segController/Counter1/count[0]_i_4_n_0
    SLICE_X64Y56         LUT6 (Prop_lut6_I2_O)        0.045     1.851 r  segController/Counter1/Q_i_1/O
                         net (fo=1, routed)           0.000     1.851    segController/Counter1/Q_i_1_n_0
    SLICE_X64Y56         FDRE                                         r  segController/Counter1/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.863     1.991    segController/Counter1/clk_IBUF_BUFG
    SLICE_X64Y56         FDRE                                         r  segController/Counter1/Q_reg/C
                         clock pessimism             -0.502     1.489    
    SLICE_X64Y56         FDRE (Hold_fdre_C_D)         0.120     1.609    segController/Counter1/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 nolabel_line45/rx_data0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line45/rx_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.083%)  route 0.164ns (46.917%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.591     1.474    nolabel_line45/clk_IBUF_BUFG
    SLICE_X58Y59         FDRE                                         r  nolabel_line45/rx_data0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y59         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  nolabel_line45/rx_data0_reg/Q
                         net (fo=13, routed)          0.164     1.780    nolabel_line45/rx_data0
    SLICE_X61Y58         LUT6 (Prop_lut6_I0_O)        0.045     1.825 r  nolabel_line45/rx_data[5]_i_1/O
                         net (fo=1, routed)           0.000     1.825    nolabel_line45/rx_data[5]_i_1_n_0
    SLICE_X61Y58         FDRE                                         r  nolabel_line45/rx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.860     1.988    nolabel_line45/clk_IBUF_BUFG
    SLICE_X61Y58         FDRE                                         r  nolabel_line45/rx_data_reg[5]/C
                         clock pessimism             -0.498     1.490    
    SLICE_X61Y58         FDRE (Hold_fdre_C_D)         0.092     1.582    nolabel_line45/rx_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 nolabel_line45/FSM_sequential_rx_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line45/clk_count_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.456%)  route 0.198ns (51.544%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.592     1.475    nolabel_line45/clk_IBUF_BUFG
    SLICE_X58Y55         FDRE                                         r  nolabel_line45/FSM_sequential_rx_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y55         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  nolabel_line45/FSM_sequential_rx_state_reg[1]/Q
                         net (fo=27, routed)          0.198     1.814    nolabel_line45/rx_state[1]
    SLICE_X60Y55         LUT5 (Prop_lut5_I3_O)        0.045     1.859 r  nolabel_line45/clk_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.859    nolabel_line45/clk_count[3]_i_1_n_0
    SLICE_X60Y55         FDSE                                         r  nolabel_line45/clk_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.861     1.989    nolabel_line45/clk_IBUF_BUFG
    SLICE_X60Y55         FDSE                                         r  nolabel_line45/clk_count_reg[3]/C
                         clock pessimism             -0.498     1.491    
    SLICE_X60Y55         FDSE (Hold_fdse_C_D)         0.121     1.612    nolabel_line45/clk_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 nolabel_line45/bit_index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line45/bit_index_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.246ns (63.208%)  route 0.143ns (36.792%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.591     1.474    nolabel_line45/clk_IBUF_BUFG
    SLICE_X60Y57         FDRE                                         r  nolabel_line45/bit_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y57         FDRE (Prop_fdre_C_Q)         0.148     1.622 r  nolabel_line45/bit_index_reg[1]/Q
                         net (fo=10, routed)          0.143     1.765    nolabel_line45/bit_index_reg_n_0_[1]
    SLICE_X60Y58         LUT6 (Prop_lut6_I1_O)        0.098     1.863 r  nolabel_line45/bit_index[2]_i_1/O
                         net (fo=1, routed)           0.000     1.863    nolabel_line45/bit_index[2]_i_1_n_0
    SLICE_X60Y58         FDRE                                         r  nolabel_line45/bit_index_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.860     1.988    nolabel_line45/clk_IBUF_BUFG
    SLICE_X60Y58         FDRE                                         r  nolabel_line45/bit_index_reg[2]/C
                         clock pessimism             -0.498     1.490    
    SLICE_X60Y58         FDRE (Hold_fdre_C_D)         0.121     1.611    nolabel_line45/bit_index_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 nolabel_line45/rx_data1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line45/rx_data0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.369%)  route 0.184ns (56.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.591     1.474    nolabel_line45/clk_IBUF_BUFG
    SLICE_X58Y59         FDRE                                         r  nolabel_line45/rx_data1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y59         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  nolabel_line45/rx_data1_reg/Q
                         net (fo=1, routed)           0.184     1.799    nolabel_line45/rx_data1
    SLICE_X58Y59         FDRE                                         r  nolabel_line45/rx_data0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.860     1.988    nolabel_line45/clk_IBUF_BUFG
    SLICE_X58Y59         FDRE                                         r  nolabel_line45/rx_data0_reg/C
                         clock pessimism             -0.514     1.474    
    SLICE_X58Y59         FDRE (Hold_fdre_C_D)         0.070     1.544    nolabel_line45/rx_data0_reg
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 nolabel_line45/rx_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line45/rx_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.591     1.474    nolabel_line45/clk_IBUF_BUFG
    SLICE_X61Y58         FDRE                                         r  nolabel_line45/rx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y58         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  nolabel_line45/rx_data_reg[3]/Q
                         net (fo=3, routed)           0.168     1.783    nolabel_line45/D[3]
    SLICE_X61Y58         LUT6 (Prop_lut6_I5_O)        0.045     1.828 r  nolabel_line45/rx_data[3]_i_1/O
                         net (fo=1, routed)           0.000     1.828    nolabel_line45/rx_data[3]_i_1_n_0
    SLICE_X61Y58         FDRE                                         r  nolabel_line45/rx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.860     1.988    nolabel_line45/clk_IBUF_BUFG
    SLICE_X61Y58         FDRE                                         r  nolabel_line45/rx_data_reg[3]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X61Y58         FDRE (Hold_fdre_C_D)         0.091     1.565    nolabel_line45/rx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 segController/Counter1/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segController/Counter1/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.592     1.475    segController/Counter1/clk_IBUF_BUFG
    SLICE_X65Y58         FDRE                                         r  segController/Counter1/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y58         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  segController/Counter1/count_reg[12]/Q
                         net (fo=2, routed)           0.120     1.737    segController/Counter1/count[12]
    SLICE_X65Y58         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.845 r  segController/Counter1/count0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.845    segController/Counter1/data0[12]
    SLICE_X65Y58         FDRE                                         r  segController/Counter1/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.862     1.990    segController/Counter1/clk_IBUF_BUFG
    SLICE_X65Y58         FDRE                                         r  segController/Counter1/count_reg[12]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X65Y58         FDRE (Hold_fdre_C_D)         0.105     1.580    segController/Counter1/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y55   nolabel_line45/FSM_sequential_rx_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y57   nolabel_line45/bit_index_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y57   nolabel_line45/bit_index_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y58   nolabel_line45/bit_index_reg[2]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X58Y58   nolabel_line45/clk_count_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X58Y57   nolabel_line45/clk_count_reg[10]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X58Y57   nolabel_line45/clk_count_reg[11]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X58Y57   nolabel_line45/clk_count_reg[12]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X58Y58   nolabel_line45/clk_count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y59   nolabel_line45/rx_data0_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y59   nolabel_line45/rx_data1_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y59   segController/Counter1/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y59   segController/Counter1/count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y59   segController/Counter1/count_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y59   segController/Counter1/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y60   segController/Counter1/count_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y57   nolabel_line45/bit_index_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y57   nolabel_line45/bit_index_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y58   nolabel_line45/bit_index_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y55   nolabel_line45/FSM_sequential_rx_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y57   nolabel_line45/bit_index_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y57   nolabel_line45/bit_index_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y58   nolabel_line45/bit_index_reg[2]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X58Y58   nolabel_line45/clk_count_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X58Y57   nolabel_line45/clk_count_reg[10]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X58Y57   nolabel_line45/clk_count_reg[11]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X58Y57   nolabel_line45/clk_count_reg[12]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X58Y58   nolabel_line45/clk_count_reg[13]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X58Y58   nolabel_line45/clk_count_reg[14]/C



