Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Jan  4 09:20:05 2020
| Host         : LAPTOP-2DFO2ARR running 64-bit major release  (build 9200)
| Command      : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Fully Routed
------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 2
+----------+----------+-------------------+------------+
| Rule     | Severity | Description       | Violations |
+----------+----------+-------------------+------------+
| PDRC-153 | Warning  | Gated clock check | 2          |
+----------+----------+-------------------+------------+

2. REPORT DETAILS
-----------------
PDRC-153#1 Warning
Gated clock check  
Net design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/FSM_sequential_next_state_reg[2]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/FSM_sequential_next_state_reg[2]_i_2/O, cell design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/FSM_sequential_next_state_reg[2]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#2 Warning
Gated clock check  
Net design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/counter2 is a gated clock net sourced by a combinational pin design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/n_state_reg[3]_i_2/O, cell design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/n_state_reg[3]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>


