Starting process: Module

Starting process: 

SCUBA, Version Diamond (64-bit) 3.10.0.111.2
Fri May 18 20:57:26 2018

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : C:\lscc\diamond\3.10_x64\ispfpga\bin\nt64\scuba.exe -w -n ram_data -lang vhdl -synth lse -bus_exp 7 -bb -arch xo2c00 -type ramdps -device LCMXO2-7000HE -raddr_width 10 -rwidth 8 -waddr_width 10 -wwidth 8 -rnum_words 1024 -wnum_words 1024 -cascade -1 -memfile c:/fpga/projects/fxbox/pdpram/mem/init_ram.mem -memformat orca -init_data DYNAMIC 
    Circuit name     : ram_data
    Module type      : RAM_DP
    Module Version   : 6.5
    Ports            : 
	Inputs       : WrAddress[9:0], RdAddress[9:0], Data[7:0], WE, RdClock, RdClockEn, Reset, WrClock, WrClockEn
	Outputs      : Q[7:0]
    I/O buffer       : not inserted
    Memory file      : c:/fpga/projects/fxbox/pdpram/mem/init_ram.mem
    EDIF output      : ram_data.edn
    VHDL output      : ram_data.vhd
    VHDL template    : ram_data_tmpl.vhd
    VHDL testbench   : tb_ram_data_tmpl.vhd
    VHDL purpose     : for synthesis and simulation
    Bus notation     : big endian
    Report output    : ram_data.srp
    Estimated Resource Usage:
            EBR : 1

END   SCUBA Module Synthesis

File: ram_data.lpc created.


End process: completed successfully.


Total Warnings:  0

Total Errors:  0


