`timescale 1 ns / 1 ns module T2ZSDOsb5XDcni4sIV7ybC (jLejjYQcQdQyS2hxC16hyD, dymsLxsMXSliUKhsaZCxFB, LVn8IpvmViEkADmWf7VxmC); input jLejjYQcQdQyS2hxC16hyD; output signed [11:0] dymsLxsMXSliUKhsaZCxFB; output signed [11:0] LVn8IpvmViEkADmWf7VxmC; wire signed [11:0] YpGvPhf6LX5dKSVEAqekQH; wire signed [11:0] mxenTd69j7cSbbgNJ5vdEG; wire signed [11:0] txGVaCEKdaGvaHTBo9O3PB; wire signed [11:0] ys9CC2DMjsQfcikKuQ1KhB; wire r34nKpokN5rFnBTKeHK11oD; assign YpGvPhf6LX5dKSVEAqekQH = 12'sb010000000000; assign mxenTd69j7cSbbgNJ5vdEG = 12'sb110000000000; assign txGVaCEKdaGvaHTBo9O3PB = (jLejjYQcQdQyS2hxC16hyD == 1'b0 ? YpGvPhf6LX5dKSVEAqekQH : mxenTd69j7cSbbgNJ5vdEG); assign dymsLxsMXSliUKhsaZCxFB = txGVaCEKdaGvaHTBo9O3PB; assign ys9CC2DMjsQfcikKuQ1KhB = 12'sb000000000000; assign LVn8IpvmViEkADmWf7VxmC = ys9CC2DMjsQfcikKuQ1KhB; endmodule