set_max_delay 4.0 -fall -rise_from and1 -fall_from clk2 -through [get_ports {clk0}] -rise_through adder1 -fall_through [get_ports clk1] -to ff1 -rise_to [get_pins flop_Q] -ignore_clock_latency -reset_path
