// Seed: 3047572503
module module_0 ();
  assign module_2.id_7 = 0;
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    output tri  id_0,
    input  tri0 id_1,
    input  tri1 id_2,
    output tri0 id_3
);
  tri0 id_5 = 1'b0;
  assign id_3 = 1'b0;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input uwire id_0,
    input supply1 id_1,
    input wand id_2,
    output supply1 id_3,
    output wand id_4,
    input tri1 id_5,
    input uwire id_6,
    input tri0 id_7,
    output tri1 id_8,
    output tri id_9,
    output wor id_10,
    input wand id_11,
    input tri0 id_12,
    input tri id_13
);
  wire id_15;
  wire id_16;
  module_0 modCall_1 ();
  wire id_17;
  wire id_18;
  assign id_15 = id_15;
endmodule
