/**************************************************************************//**
 * @file     pdma.c
 * @version  V1.00
 * $Revision: 1 $
 * $Date: 16/06/14 10:23a $
 * @brief    I94100 series PDMA driver source file
 *
 * @note
 * Copyright (C) 2016 Nuvoton Technology Corp. All rights reserved.
*****************************************************************************/
#include "I94100.h"

//static uint8_t u32ChSelect[PDMA_CH_MAX];

/** @addtogroup I94100_Device_Driver I94100 Device Driver
  @{
*/

/** @addtogroup I94100_PDMA_Driver PDMA Driver
  @{
*/


/** @addtogroup I94100_PDMA_EXPORTED_FUNCTIONS PDMA Exported Functions
  @{
*/

/**
 * @brief       PDMA Open
 *
 * @param[in]   u32Mask     Channel mask bits: PDMA_CH0_MASK~PDMA_CH15_MASK.
 *
 * @return      None
 *
 * @details     This function enable the PDMA channels.
 */
void PDMA_Open(uint32_t u32Mask)
{
    int volatile i;

    for (i=0; i<PDMA_CH_MAX; i++)
    {
		if( u32Mask&(1<<i) )
			PDMA->DSCT[i].CTL = 0;
    }

    PDMA->CHCTL |= u32Mask;
}

/**
 * @brief       PDMA Close
 *
 * @param       None
 *
 * @return      None
 *
 * @details     This function disable all PDMA channels.
 */
void PDMA_Close(void)
{
    PDMA->CHCTL = 0;
}

/**
 * @brief       Set PDMA Transfer Count
 *
 * @param[in]   u32Ch           The selected channel: 0~15
 * @param[in]   u32Width        Data width. Valid values are
 *                - \ref PDMA_WIDTH_8
 *                - \ref PDMA_WIDTH_16
 *                - \ref PDMA_WIDTH_32
 * @param[in]   u32TransCount   Transfer count
 *
 * @return      None
 *
 * @details     This function set the selected channel data width and transfer count.
 */
void PDMA_SetTransferCnt(uint32_t u32Ch, uint32_t u32Width, uint32_t u32TransCount)
{
	
	PDMA->DSCT[u32Ch].CTL &= ~(PDMA_DSCT_CTL_TXCNT_Msk | PDMA_DSCT_CTL_TXWIDTH_Msk);
    PDMA->DSCT[u32Ch].CTL |= (u32Width | ((u32TransCount - 1) << PDMA_DSCT_CTL_TXCNT_Pos));
}

/**
 * @brief       Set PDMA Transfer Address
 *
 * @param[in]   u32Ch           The selected channel: 0~15
 * @param[in]   u32SrcAddr      Source address
 * @param[in]   u32SrcCtrl      Source control attribute. Valid values are
 *                - \ref PDMA_SAR_INC
 *                - \ref PDMA_SAR_FIX
 * @param[in]   u32DstAddr      destination address
 * @param[in]   u32DstCtrl      destination control attribute. Valid values are
 *                - \ref PDMA_DAR_INC
 *                - \ref PDMA_DAR_FIX
 *
 * @return      None
 *
 * @details     This function set the selected channel source/destination address and attribute.
 */
void PDMA_SetTransferAddr(uint32_t u32Ch, uint32_t u32SrcAddr, uint32_t u32SrcCtrl, uint32_t u32DstAddr, uint32_t u32DstCtrl)
{
	PDMA->DSCT[u32Ch].SA = u32SrcAddr;
    PDMA->DSCT[u32Ch].DA = u32DstAddr;
    PDMA->DSCT[u32Ch].CTL &= ~(PDMA_DSCT_CTL_SAINC_Msk | PDMA_DSCT_CTL_DAINC_Msk);
    PDMA->DSCT[u32Ch].CTL |= (u32SrcCtrl | u32DstCtrl);
	
}

/**
 * @brief       Set PDMA Transfer Mode
 *
 * @param[in]   u32Ch           The selected channel: 0~15
 * @param[in]   u32Peripheral   The selected peripheral. Valid values are
 *                - \ref PDMA_MEM
 *                - \ref PDMA_USB_TX
 *                - \ref PDMA_USB_RX
 *                - \ref PDMA_UART0_TX
 *                - \ref PDMA_UART0_RX
 *                - \ref PDMA_SPI0_TX
 *                - \ref PDMA_SPI0_RX
 *                - \ref PDMA_SPI1_TX
 *                - \ref PDMA_SPI1_RX
 *                - \ref PDMA_SPI2_TX
 *                - \ref PDMA_SPI2_RX
 *                - \ref PDMA_PWM0_P1_RX
 *                - \ref PDMA_PWM0_P2_RX
 *                - \ref PDMA_PWM0_P3_RX
 *                - \ref PDMA_I2C0_TX
 *                - \ref PDMA_I2C0_RX
 *                - \ref PDMA_I2C1_TX
 *                - \ref PDMA_I2C1_RX
 *                - \ref PDMA_TMR0
 *                - \ref PDMA_TMR1
 *                - \ref PDMA_TMR2
 *                - \ref PDMA_TMR3
 *                - \ref PDMA_EADC_RX
 *                - \ref PDMA_PWM0_CH0_TX
 *                - \ref PDMA_PWM0_CH1_TX
 *                - \ref PDMA_PWM0_CH2_TX
 *                - \ref PDMA_PWM0_CH3_TX
 *                - \ref PDMA_PWM0_CH4_TX
 *                - \ref PDMA_PWM0_CH5_TX
 *				  - \ref PDMA_DPWM_TX
 *				  - \ref PDMA_DMIC_RX
 * @param[in]   u32ScatterEn    Scatter-gather mode enable
 * @param[in]   u32DescAddr     Scatter-gather descriptor address
 *
 * @return      None
 *
 * @details     This function set the selected channel transfer mode. Include peripheral setting.
 */
void PDMA_SetTransferMode(uint32_t u32Ch, uint32_t u32Peripheral, uint32_t u32ScatterEn, uint32_t u32DescAddr)
{
	uint32_t au32Mask[4] = {0xffffffc0, 0xffffc0ff, 0xffc0ffff, 0xc0ffffff};
	uint32_t *pu32Addr;
	uint32_t u32Shift;
	
	if (u32Ch>PDMA_CH_MAX)
		return;
	//u32ChSelect[u32Ch] = u32Peripheral;
	u32Shift = (u32Ch&3)*8;
	pu32Addr = (uint32_t *)&PDMA->REQSEL0_3 + ((u32Ch&12)>>2);
	
	*pu32Addr = (*pu32Addr & au32Mask[u32Ch&3]) | (u32Peripheral << u32Shift);
	
	if(u32ScatterEn)
    {
        PDMA->DSCT[u32Ch].CTL = (PDMA->DSCT[u32Ch].CTL & ~PDMA_DSCT_CTL_OPMODE_Msk) | PDMA_OP_SCATTER;
        PDMA->DSCT[u32Ch].NEXT = u32DescAddr - (PDMA->SCATBA);
    }
    else
        PDMA->DSCT[u32Ch].CTL = (PDMA->DSCT[u32Ch].CTL & ~PDMA_DSCT_CTL_OPMODE_Msk) | PDMA_OP_BASIC;

}

/**
 * @brief       Set PDMA Burst Type and Size
 *
 * @param[in]   u32Ch           The selected channel: 0~15
 * @param[in]   u32BurstType    Burst mode or single mode. Valid values are
 *                - \ref PDMA_REQ_SINGLE
 *                - \ref PDMA_REQ_BURST
 * @param[in]   u32BurstSize    Set the size of burst mode. Valid values are
 *                - \ref PDMA_BURST_128
 *                - \ref PDMA_BURST_64
 *                - \ref PDMA_BURST_32
 *                - \ref PDMA_BURST_16
 *                - \ref PDMA_BURST_8
 *                - \ref PDMA_BURST_4
 *                - \ref PDMA_BURST_2
 *                - \ref PDMA_BURST_1
 *
 * @return      None
 *
 * @details     This function set the selected channel burst type and size.
 */
void PDMA_SetBurstType(uint32_t u32Ch, uint32_t u32BurstType, uint32_t u32BurstSize)
{
    PDMA->DSCT[u32Ch].CTL &= ~(PDMA_DSCT_CTL_TXTYPE_Msk | PDMA_DSCT_CTL_BURSIZE_Msk);
    PDMA->DSCT[u32Ch].CTL |= (u32BurstType | u32BurstSize);
}

/**
 * @brief       Enable timeout function
 *
 * @param[in]   u32Mask         Channel mask bits: PDMA_CH0_MASK or PDMA_CH1_MASK.
 *
 * @return      None
 *
 * @details     This function enable timeout function of the selected channel(s).
 * @note        This function is only supported 0(CH0), 1(CH1).
 */
void PDMA_EnableTimeout(uint32_t u32Mask)
{
    PDMA->TOUTEN |= u32Mask;
}

/**
 * @brief       Disable timeout function
 *
 * @param[in]   u32Mask         Channel mask bits: PDMA_CH0_MASK or PDMA_CH1_MASK.
 *
 * @return      None
 *
 * @details     This function disable timeout function of the selected channel(s).
 * @note        This function is only supported 0(CH0), 1(CH1).
 */
void PDMA_DisableTimeout(uint32_t u32Mask)
{
    PDMA->TOUTEN &= ~u32Mask;
}

/**
 * @brief       Set PDMA Timeout Count
 *
 * @param[in]   u32Ch           The selected channel: 0 or 1
 * @param[in]   u32OnOff        Enable/disable time out function, 1: on ; 0: off.
 * @param[in]   u32TimeOutCnt   Timeout count
 *
 * @return      None
 *
 * @details     This function set the timeout count.
 * @note        This function is only supported 0(CH0), 1(CH1).
 */
void PDMA_SetTimeOut(uint32_t u32Ch, uint32_t u32OnOff, uint32_t u32TimeOutCnt)
{
    switch(u32Ch)
    {
        case 0:
            PDMA->TOC0_1 = (PDMA->TOC0_1 & ~PDMA_TOC0_1_TOC0_Msk) | u32TimeOutCnt;
            break;
        case 1:
            PDMA->TOC0_1 = (PDMA->TOC0_1 & ~PDMA_TOC0_1_TOC1_Msk) | (u32TimeOutCnt << PDMA_TOC0_1_TOC1_Pos);
            break;
        default:
		    return;
    }
	if (u32OnOff)
		PDMA->TOUTEN |= (1 << (u32Ch));
	else
		PDMA->TOUTEN &= ~(1 << (u32Ch));
}

/**
 * @brief       Trigger PDMA
 *
 * @param[in]   u32Ch           The selected channel: 0~15
 *
 * @return      None
 *
 * @details     This function trigger the selected channel.
 */
void PDMA_Trigger(uint32_t u32Ch)
{
    //if(u32ChSelect[u32Ch] == PDMA_MEM)
        PDMA->SWREQ = (1 << u32Ch);
}

/**
 * @brief       Enable Interrupt
 *
 * @param[in]   u32Ch           The selected channel: 0~15
 * @param[in]   u32Mask         The Interrupt Type. Valid values are
 *                - \ref PDMA_INT_TRANS_DONE
 *                - \ref PDMA_INT_TIMEOUT
 *
 * @return      None
 *
 * @details     This function enable the selected channel interrupt.
 * @note        PDMA_INT_TIMEOUT is only supported 0(CH0), 1(CH1).
 */
void PDMA_EnableInt(uint32_t u32Ch, uint32_t u32Mask)
{
    switch(u32Mask)
    {
        case PDMA_INT_TRANS_DONE:
            PDMA->INTEN |= (1 << u32Ch);
            break;
        case PDMA_INT_TIMEOUT:
            PDMA->TOUTIEN |= (1 << u32Ch);
            break;
        default:
			return;
    }
}

/**
 * @brief       Disable Interrupt
 *
 * @param[in]   u32Ch           The selected channel: 0~15
 * @param[in]   u32Mask         The Interrupt Type. Valid values are
 *                - \ref PDMA_INT_TRANS_DONE
 *                - \ref PDMA_INT_TIMEOUT
 *
 * @return      None
 *
 * @details     This function disable the selected channel interrupt.
 * @note        PDMA_INT_TIMEOUT is only supported 0(CH0), 1(CH1).
 */
void PDMA_DisableInt(uint32_t u32Ch, uint32_t u32Mask)
{
    switch(u32Mask)
    {
        case PDMA_INT_TRANS_DONE:
            PDMA->INTEN &= ~(1 << u32Ch);
            break;
        case PDMA_INT_TIMEOUT:
            PDMA->TOUTIEN &= ~(1 << u32Ch);
            break;
        default:
            return;
    }
}

/**
 * @brief       Enable Stride Mode
 *
 * @param[in]   u32Ch           The selected channel: 0~5
 *
 * @return      None
 *
 * @details     This function enable timeout function of the selected channel(s).
 * @note        This function is only supported 0~5 channels.
 *              This function must be operated in burst mode.
 */
void PDMA_EnableStride(uint32_t u32Ch)
{
	if(u32Ch > 5)
		return;
	
	// Stride mode must be operated in burst mode
	PDMA->DSCT[u32Ch].CTL &= ~(PDMA_DSCT_CTL_TXTYPE_Msk);

  PDMA_ENABLE_STRIDE(u32Ch);
}

/**
 * @brief       Set PDMA Stride Mode Configuration and Enable Stride Mode
 *
 * @param[in]   u32Ch           The selected channel: 0~5
 * @param[in]   u32SrcAddr   		Stride moe source address.
 * @param[in]   u32SrcOffset    Stride mode source address offset.
 * @param[in]   u32DescAddr     Stride moe destination address.
 * @param[in]   u32SrcOffset    Stride mode destination address offset.
 * @return      None
 *
 * @details     This function set the selected channel transfer mode. Include peripheral setting.
 */
uint8_t PDMA_SetStrideAddress(uint32_t u32Ch, uint32_t u32SrcAddr, uint32_t u32SrcOffset, uint32_t u32DstAddr, uint32_t u32DstOffset)
{
	if(u32Ch > 5)
		return 0;

	PDMA_SET_STRIDE_SRCOFF(u32Ch, u32SrcOffset);
	PDMA_SET_STRIDE_DESOFF(u32Ch, u32DstOffset);
	
	PDMA_SET_SRC_ADDR(u32Ch, u32SrcAddr);
	PDMA_SET_DST_ADDR(u32Ch, u32DstAddr);
	
	return 1;
}

/**
 * @brief       Set PDMA Stride Mode Transfer Count
 *
 * @param[in]   u32Ch           The selected channel: 0~5
 * @param[in]   u32StrideCount  Stride mode transfer count.
 * @param[in]   u32TransCount   PDMA channel transfer count
 * @param[in]   u32BurstSize    Set the size of burst mode. Valid values are
 *                - \ref PDMA_BURST_128
 *                - \ref PDMA_BURST_64
 *                - \ref PDMA_BURST_32
 *                - \ref PDMA_BURST_16
 *                - \ref PDMA_BURST_8
 *                - \ref PDMA_BURST_4
 *                - \ref PDMA_BURST_2
 *                - \ref PDMA_BURST_1
 * @return      None
 *
 * @details     This function set the selected channel transfer mode. Include peripheral setting.
 */
uint8_t PDMA_SetStrideCount(uint32_t u32Ch, uint32_t u32StrideCount, uint32_t u32TransCount, uint32_t u32BurstSize)
{	
	uint8_t u8Burst, u8i;
	
	if(u32Ch > 5)
		return 0;
		
	if(u32StrideCount >= 1 && u32StrideCount <= 0xFFFFUL)
		PDMA_SET_STRIDE_TRANS_CNT(u32Ch, u32StrideCount);
	else
		return 0;
		
	// Calculate the true burst size
	u32BurstSize = u32BurstSize >> PDMA_DSCT_CTL_BURSIZE_Pos;
	u8Burst = 1;
	for(u8i = 0; u8i < (0x07 - u32BurstSize); u8i++)
		u8Burst = u8Burst * 2;
	
	// Transfer count need to be less or equal burst size. And check register limit.
	if((u32TransCount <= u8Burst) && (u32TransCount-1 <= 0xFFFFUL) && (u32BurstSize <= 0x7UL))
	{
		PDMA_SET_TRANS_CNT(u32Ch, u32TransCount);
		PDMA->DSCT[u32Ch].CTL = (PDMA->DSCT[u32Ch].CTL & ~PDMA_DSCT_CTL_BURSIZE_Msk) | (u32BurstSize << PDMA_DSCT_CTL_BURSIZE_Pos);
	}
	else
		return 0;
	
	return 1;
}

/*@}*/ /* end of group I94100_PDMA_EXPORTED_FUNCTIONS */

/*@}*/ /* end of group I94100_PDMA_Driver */

/*@}*/ /* end of group I94100_Device_Driver */

/*** (C) COPYRIGHT 2016 Nuvoton Technology Corp. ***/
