`timescale 1ns/10ps

module D_FF(clk, d, q);

input 	clk,d;
output 	q;

reg		q; // ?always?????????reg
always @(posedge clk)  // ?????????
	begin
		q <= d;
	end

endmodule