// Seed: 2764686141
module module_0 (
    input tri0 id_0,
    input wire id_1,
    input supply1 id_2,
    input supply0 id_3,
    output wire id_4
);
  logic id_6;
  ;
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    output supply1 id_0,
    output supply1 id_1,
    input wire id_2,
    output supply1 id_3,
    input wire id_4,
    input wire id_5,
    input tri id_6,
    input wire id_7
);
  module_0 modCall_1 (
      id_2,
      id_5,
      id_5,
      id_5,
      id_3
  );
endmodule
module module_2 (
    input supply1 id_0,
    output tri1 id_1
);
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_0,
      id_1
  );
  assign modCall_1.id_0 = 0;
endmodule
