
---------- Begin Simulation Statistics ----------
final_tick                               444084489000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 104006                       # Simulator instruction rate (inst/s)
host_mem_usage                                 738532                       # Number of bytes of host memory used
host_op_rate                                   104006                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  4254.09                       # Real time elapsed on the host
host_tick_rate                              104389980                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   442449849                       # Number of instructions simulated
sim_ops                                     442452127                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.444084                       # Number of seconds simulated
sim_ticks                                444084489000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.304456                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               56586749                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            64815419                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          4645518                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         88772769                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           7779993                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        7783751                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            3758                       # Number of indirect misses.
system.cpu0.branchPred.lookups              113356090                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted       821159                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                           352                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          2849781                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 109721890                       # Number of branches committed
system.cpu0.commit.bw_lim_events             16179097                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls           4605                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       13695912                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           439657752                       # Number of instructions committed
system.cpu0.commit.committedOps             439659278                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    709838381                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.619379                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.460372                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    510300161     71.89%     71.89% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    115672007     16.30%     88.19% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     28310717      3.99%     92.17% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     28198409      3.97%     96.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      6667105      0.94%     97.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      2048282      0.29%     97.37% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       810217      0.11%     97.49% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1652386      0.23%     97.72% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     16179097      2.28%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    709838381                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        16                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             9029652                       # Number of function calls committed.
system.cpu0.commit.int_insts                425386854                       # Number of committed integer instructions.
system.cpu0.commit.loads                    138936965                       # Number of loads committed
system.cpu0.commit.membars                       1871                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass         1871      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       241734632     54.98%     54.98% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4265900      0.97%     55.95% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv          819380      0.19%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      138937317     31.60%     87.74% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      53900162     12.26%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        439659278                       # Class of committed instruction
system.cpu0.commit.refs                     192837495                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  439657752                       # Number of Instructions Simulated
system.cpu0.committedOps                    439659278                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.020137                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.020137                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             16149615                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              1796342                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            56558485                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             459677166                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               365573325                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                328479762                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               2854139                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              4257581                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles               457331                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  113356090                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 85443237                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    350431990                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              1864720                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           45                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     465928533                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  83                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          464                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                9299902                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.127629                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         358431639                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          64366742                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.524595                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         713514172                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.653008                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.898722                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               379754120     53.22%     53.22% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               253608335     35.54%     88.77% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                40581474      5.69%     94.45% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                32871689      4.61%     99.06% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 4234276      0.59%     99.65% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  821610      0.12%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                    1450      0.00%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1639747      0.23%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    1471      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           713514172                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       16                       # number of floating regfile reads
system.cpu0.idleCycles                      174654723                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             2850360                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               111423963                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.507447                       # Inst execution rate
system.cpu0.iew.exec_refs                   200566857                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  55192927                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles                1417720                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            146033298                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts              2826                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1584700                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            55441150                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          453355182                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            145373930                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          1954133                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            450698832                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                  4063                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              2598227                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               2854139                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              2608279                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked          893                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads         9821877                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          208                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         3757                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      1833136                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      7096313                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      1540616                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          3757                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect        16140                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       2834220                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                192476654                       # num instructions consuming a value
system.cpu0.iew.wb_count                    447722817                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.871650                       # average fanout of values written-back
system.cpu0.iew.wb_producers                167772310                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.504096                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     447727591                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               549142224                       # number of integer regfile reads
system.cpu0.int_regfile_writes              285303886                       # number of integer regfile writes
system.cpu0.ipc                              0.495016                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.495016                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass             2738      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            245471462     54.23%     54.23% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4267178      0.94%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv               819604      0.18%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           146776430     32.43%     87.78% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           55315537     12.22%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            16      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             452652965                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     18                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                 34                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                16                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     631830                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001396                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                  50991      8.07%      8.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      8.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      8.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%      8.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      8.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%      8.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      8.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      8.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%      8.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%      8.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%      8.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%      8.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%      8.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%      8.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%      8.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%      8.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%      8.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%      8.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%      8.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%      8.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%      8.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%      8.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%      8.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%      8.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%      8.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%      8.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%      8.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%      8.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%      8.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%      8.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%      8.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%      8.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%      8.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%      8.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%      8.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%      8.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%      8.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%      8.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%      8.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%      8.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%      8.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%      8.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%      8.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%      8.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%      8.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%      8.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                539336     85.36%     93.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                41501      6.57%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             453282039                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        1619452115                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    447722801                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        467054760                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 453350434                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                452652965                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded               4748                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       13695841                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued              217                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           143                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      6109655                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    713514172                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.634399                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.831643                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          383655958     53.77%     53.77% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          234696348     32.89%     86.66% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           75717754     10.61%     97.27% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           14334151      2.01%     99.28% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            3583714      0.50%     99.79% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             558024      0.08%     99.86% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             550372      0.08%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             251360      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             166491      0.02%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      713514172                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.509647                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          5840995                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          942479                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           146033298                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           55441150                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    789                       # number of misc regfile reads
system.cpu0.numCycles                       888168895                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                        1170                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles                4046487                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            280142520                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                 23211                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               369273083                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               7357142                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                   10                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            556143967                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             457331058                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          293700928                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                325223555                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               4636019                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               2854139                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             12046513                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                13558364                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               16                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       556143951                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         70395                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              2482                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                   813455                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          2461                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1147004217                       # The number of ROB reads
system.cpu0.rob.rob_writes                  910386705                       # The number of ROB writes
system.cpu0.timesIdled                       12637334                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  789                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            98.452744                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                 133306                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups              135401                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect              608                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted           134267                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits               626                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups            938                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses             312                       # Number of indirect misses.
system.cpu1.branchPred.lookups                 136698                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          170                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                           183                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts              465                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                    134501                       # Number of branches committed
system.cpu1.commit.bw_lim_events                68119                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls            858                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts           2134                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts              931432                       # Number of instructions committed
system.cpu1.commit.committedOps                931693                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples      5987408                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.155609                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.007720                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0      5799282     96.86%     96.86% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1        42538      0.71%     97.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2        15905      0.27%     97.83% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3        17019      0.28%     98.12% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4        10208      0.17%     98.29% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5         9256      0.15%     98.44% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6         1343      0.02%     98.47% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        23738      0.40%     98.86% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8        68119      1.14%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total      5987408                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls                1125                       # Number of function calls committed.
system.cpu1.commit.int_insts                   930998                       # Number of committed integer instructions.
system.cpu1.commit.loads                       264625                       # Number of loads committed
system.cpu1.commit.membars                        358                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass          358      0.04%      0.04% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu          402550     43.21%     43.24% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             19      0.00%     43.25% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              38      0.00%     43.25% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     43.25% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     43.25% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     43.25% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     43.25% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     43.25% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     43.25% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     43.25% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     43.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     43.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     43.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     43.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     43.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     43.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     43.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     43.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     43.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     43.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     43.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     43.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     43.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     43.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     43.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     43.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     43.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     43.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     43.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     43.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     43.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     43.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     43.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     43.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     43.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     43.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     43.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     43.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     43.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     43.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     43.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     43.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     43.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     43.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     43.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     43.25% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead         264808     28.42%     71.67% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        263908     28.33%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total           931693                       # Class of committed instruction
system.cpu1.commit.refs                        528728                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                     931432                       # Number of Instructions Simulated
system.cpu1.committedOps                       931693                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.485443                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.485443                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles              5480966                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                  159                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved              132912                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts                935942                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                  204205                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                   265106                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                   593                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                  286                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles                37269                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                     136698                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                   265913                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                      5697282                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                  314                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                        939669                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                   1472                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.022629                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles            290120                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches            133932                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.155555                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples           5988139                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.157024                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.620435                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                 5434871     90.76%     90.76% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                  414831      6.93%     97.69% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                    9329      0.16%     97.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                   10329      0.17%     98.02% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  118346      1.98%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                     323      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                      18      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      36      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                      56      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total             5988139                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                          52610                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts                 478                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                  134691                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.154434                       # Inst execution rate
system.cpu1.iew.exec_refs                      529144                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    264185                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles                 712498                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts               265210                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts               596                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts              338                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts              264401                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts             933828                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts               264959                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts              260                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts               932897                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                  2929                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents               930920                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                   593                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles               937759                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked           16                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads              50                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation            6                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads          585                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores          298                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents             6                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect          322                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect           156                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                   654278                       # num instructions consuming a value
system.cpu1.iew.wb_count                       932573                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.590917                       # average fanout of values written-back
system.cpu1.iew.wb_producers                   386624                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.154380                       # insts written-back per cycle
system.cpu1.iew.wb_sent                        932701                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                 1328395                       # number of integer regfile reads
system.cpu1.int_regfile_writes                 534639                       # number of integer regfile writes
system.cpu1.ipc                              0.154191                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.154191                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass              481      0.05%      0.05% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu               403363     43.23%     43.28% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  23      0.00%     43.28% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   38      0.00%     43.28% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     43.28% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     43.28% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     43.28% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     43.28% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     43.28% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     43.28% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     43.28% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     43.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     43.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     43.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     43.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     43.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     43.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     43.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     43.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     43.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     43.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     43.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     43.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     43.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     43.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     43.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     43.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     43.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     43.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     43.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     43.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     43.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     43.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     43.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     43.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     43.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     43.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     43.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     43.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     43.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     43.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     43.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     43.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     43.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     43.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     43.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     43.28% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead              265220     28.42%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             264020     28.29%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total                933157                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                      48492                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.051966                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                     35      0.07%      0.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      0.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      0.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%      0.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      0.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%      0.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%      0.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      0.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%      0.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%      0.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%      0.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%      0.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%      0.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%      0.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%      0.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%      0.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%      0.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%      0.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%      0.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%      0.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%      0.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%      0.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%      0.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%      0.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%      0.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%      0.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%      0.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%      0.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%      0.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%      0.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%      0.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%      0.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%      0.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%      0.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%      0.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%      0.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%      0.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%      0.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%      0.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%      0.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%      0.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%      0.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%      0.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 10021     20.67%     20.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                38434     79.26%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses                981154                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads           7902928                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses       932561                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes           935956                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                    932871                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                   933157                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded                957                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined           2134                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued                9                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved            99                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined         1135                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples      5988139                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.155834                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.712617                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0            5570840     93.03%     93.03% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1             212206      3.54%     96.58% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2              82169      1.37%     97.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3              20049      0.33%     98.28% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4              40493      0.68%     98.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5              44371      0.74%     99.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6              13439      0.22%     99.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7               4571      0.08%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8                  1      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total        5988139                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.154477                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads              535                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores             140                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads              265210                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores             264401                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    123                       # number of misc regfile reads
system.cpu1.numCycles                         6040749                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   580165225                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles                1663748                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps               533688                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                 11426                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                  212348                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                    28                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.RenameLookups              1328711                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts                934521                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands             535607                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                   284505                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               3784962                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                   593                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              3813141                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                    1919                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups         1328699                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         13804                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               422                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                   141378                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           421                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                     6852440                       # The number of ROB reads
system.cpu1.rob.rob_writes                    1868386                       # The number of ROB writes
system.cpu1.timesIdled                            707                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            98.403606                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                 132960                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups              135117                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect              532                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted           133585                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits               658                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups            825                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses             167                       # Number of indirect misses.
system.cpu2.branchPred.lookups                 135704                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted          119                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                           159                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts              387                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                    134211                       # Number of branches committed
system.cpu2.commit.bw_lim_events                65114                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls            784                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts           1705                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts              930432                       # Number of instructions committed
system.cpu2.commit.committedOps                930678                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples      6526945                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.142590                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.961855                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0      6336879     97.09%     97.09% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1        43197      0.66%     97.75% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2        17268      0.26%     98.01% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3        16859      0.26%     98.27% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4        10229      0.16%     98.43% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5         9989      0.15%     98.58% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6         1275      0.02%     98.60% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        26135      0.40%     99.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8        65114      1.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total      6526945                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                1069                       # Number of function calls committed.
system.cpu2.commit.int_insts                   930033                       # Number of committed integer instructions.
system.cpu2.commit.loads                       264504                       # Number of loads committed
system.cpu2.commit.membars                        347                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass          347      0.04%      0.04% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu          401714     43.16%     43.20% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             19      0.00%     43.20% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              38      0.00%     43.21% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     43.21% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     43.21% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     43.21% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     43.21% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     43.21% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     43.21% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     43.21% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     43.21% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     43.21% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     43.21% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     43.21% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     43.21% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     43.21% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     43.21% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     43.21% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     43.21% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     43.21% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     43.21% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     43.21% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     43.21% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     43.21% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     43.21% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     43.21% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     43.21% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     43.21% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     43.21% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     43.21% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     43.21% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     43.21% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     43.21% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     43.21% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     43.21% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     43.21% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     43.21% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     43.21% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     43.21% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     43.21% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     43.21% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     43.21% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     43.21% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     43.21% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     43.21% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     43.21% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead         264663     28.44%     71.64% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        263885     28.35%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total           930678                       # Class of committed instruction
system.cpu2.commit.refs                        528560                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                     930432                       # Number of Instructions Simulated
system.cpu2.committedOps                       930678                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              7.073979                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        7.073979                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles              6017674                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                  153                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved              132687                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts                933991                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                  205572                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                   266238                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                   489                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                  192                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles                37562                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                     135704                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                   265476                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                      6237971                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                  281                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles            1                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                        936596                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                   1268                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.020618                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles            288927                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches            133618                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.142300                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples           6527535                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.143551                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.595402                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                 5976582     91.56%     91.56% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                  414065      6.34%     97.90% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                    7324      0.11%     98.02% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                   10443      0.16%     98.18% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  118810      1.82%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                     232      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                      13      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                      17      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                      49      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total             6527535                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                          54321                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts                 395                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                  134400                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.141562                       # Inst execution rate
system.cpu2.iew.exec_refs                      528942                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    264131                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                 617186                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts               265054                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts               493                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts              254                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts              264256                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts             932382                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts               264811                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts              203                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts               931742                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                  3159                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents               959717                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                   489                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles               967141                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked           17                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads              52                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            3                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads          550                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores          200                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             3                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect          225                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect           170                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                   641770                       # num instructions consuming a value
system.cpu2.iew.wb_count                       931497                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.597198                       # average fanout of values written-back
system.cpu2.iew.wb_producers                   383264                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.141525                       # insts written-back per cycle
system.cpu2.iew.wb_sent                        931599                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                 1326965                       # number of integer regfile reads
system.cpu2.int_regfile_writes                 533804                       # number of integer regfile writes
system.cpu2.ipc                              0.141363                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.141363                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass              446      0.05%      0.05% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu               402401     43.18%     43.23% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  19      0.00%     43.23% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   38      0.00%     43.23% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     43.23% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     43.23% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     43.23% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     43.23% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     43.23% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     43.23% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     43.23% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     43.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     43.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     43.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     43.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     43.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     43.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     43.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     43.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     43.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     43.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     43.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     43.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     43.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     43.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     43.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     43.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     43.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     43.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     43.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     43.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     43.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     43.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     43.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     43.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     43.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     43.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     43.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     43.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     43.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     43.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     43.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     43.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     43.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     43.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     43.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     43.23% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead              265047     28.44%     71.67% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             263982     28.33%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total                931945                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                      46429                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.049819                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                     39      0.08%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                  9208     19.83%     19.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                37180     80.08%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                977914                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads           8437834                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses       931485                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes           934076                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                    931537                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                   931945                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded                845                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined           1703                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued                6                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved            61                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined          748                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples      6527535                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.142771                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.681335                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0            6107612     93.57%     93.57% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1             214214      3.28%     96.85% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2              84925      1.30%     98.15% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3              19709      0.30%     98.45% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4              39648      0.61%     99.06% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5              42706      0.65%     99.71% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6              14415      0.22%     99.93% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7               4306      0.07%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            7                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total        6527535                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.141593                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads              390                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores              89                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads              265054                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores             264256                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                     99                       # number of misc regfile reads
system.cpu2.numCycles                         6581856                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                   579624910                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles                1598401                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps               532945                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents                 11902                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                  213934                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                    99                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.RenameLookups              1326981                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts                932917                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands             534532                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                   285974                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               4386456                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                   489                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              4415045                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                    1587                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups         1326969                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         13692                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               337                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                   142711                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           339                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                     7393668                       # The number of ROB reads
system.cpu2.rob.rob_writes                    1865357                       # The number of ROB writes
system.cpu2.timesIdled                            680                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            98.359066                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                 132889                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups              135106                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect              501                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted           133702                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits               633                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups            806                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses             173                       # Number of indirect misses.
system.cpu3.branchPred.lookups                 135710                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted          123                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                           144                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts              359                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                    134201                       # Number of branches committed
system.cpu3.commit.bw_lim_events                66574                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls            765                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts           1516                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts              930233                       # Number of instructions committed
system.cpu3.commit.committedOps                930478                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples      6442388                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.144431                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.971344                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0      6255277     97.10%     97.10% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1        41479      0.64%     97.74% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2        15979      0.25%     97.99% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3        16392      0.25%     98.24% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4        10372      0.16%     98.40% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5         9629      0.15%     98.55% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6         1162      0.02%     98.57% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        25524      0.40%     98.97% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8        66574      1.03%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total      6442388                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                1047                       # Number of function calls committed.
system.cpu3.commit.int_insts                   929850                       # Number of committed integer instructions.
system.cpu3.commit.loads                       264494                       # Number of loads committed
system.cpu3.commit.membars                        343                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass          343      0.04%      0.04% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu          401530     43.15%     43.19% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             19      0.00%     43.19% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              38      0.00%     43.20% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     43.20% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     43.20% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     43.20% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     43.20% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     43.20% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     43.20% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     43.20% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     43.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     43.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     43.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     43.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     43.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     43.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     43.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     43.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     43.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     43.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     43.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     43.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     43.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     43.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     43.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     43.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     43.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     43.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     43.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     43.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     43.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     43.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     43.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     43.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     43.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     43.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     43.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     43.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     43.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     43.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     43.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     43.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     43.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     43.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     43.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     43.20% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead         264638     28.44%     71.64% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        263898     28.36%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total           930478                       # Class of committed instruction
system.cpu3.commit.refs                        528548                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                     930233                       # Number of Instructions Simulated
system.cpu3.committedOps                       930478                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              6.980059                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        6.980059                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles              5939206                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                  151                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved              132594                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts                933577                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                  202144                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                   262735                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                   446                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                  250                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles                38391                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                     135710                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                   265211                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                      6155006                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                  271                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                        936465                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                   1176                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.020901                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles            287327                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches            133522                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.144225                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples           6442922                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.145424                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.598892                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                 5891880     91.45%     91.45% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                  414138      6.43%     97.88% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                    7184      0.11%     97.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                   10961      0.17%     98.16% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  118414      1.84%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                     262      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                      26      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       9      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                      48      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total             6442922                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                          50159                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts                 365                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                  134383                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.143470                       # Inst execution rate
system.cpu3.iew.exec_refs                      528955                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    264145                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                 812624                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts               264905                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts               475                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts              194                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts              264247                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts             931995                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts               264810                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts              214                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts               931564                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                  3296                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents               853789                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                   446                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles               861509                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked           12                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads              30                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads          411                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores          193                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect          214                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect           151                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                   644070                       # num instructions consuming a value
system.cpu3.iew.wb_count                       931327                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.597491                       # average fanout of values written-back
system.cpu3.iew.wb_producers                   384826                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.143434                       # insts written-back per cycle
system.cpu3.iew.wb_sent                        931419                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                 1326809                       # number of integer regfile reads
system.cpu3.int_regfile_writes                 533606                       # number of integer regfile writes
system.cpu3.ipc                              0.143265                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.143265                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass              430      0.05%      0.05% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu               402238     43.17%     43.22% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  19      0.00%     43.22% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   38      0.00%     43.22% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     43.22% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     43.22% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     43.22% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     43.22% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     43.22% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     43.22% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     43.22% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     43.22% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     43.22% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     43.22% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     43.22% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     43.22% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     43.22% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     43.22% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     43.22% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     43.22% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     43.22% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     43.22% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     43.22% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     43.22% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     43.22% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     43.22% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     43.22% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     43.22% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     43.22% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     43.22% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     43.22% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     43.22% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     43.22% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     43.22% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     43.22% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     43.22% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     43.22% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     43.22% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     43.22% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     43.22% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     43.22% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     43.22% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     43.22% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     43.22% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     43.22% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     43.22% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     43.22% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead              265030     28.44%     71.66% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             264011     28.33%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total                931778                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                      47686                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.051177                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                     37      0.08%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                  9555     20.04%     20.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                38092     79.88%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                979020                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads           8354144                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses       931315                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes           933499                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                    931171                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                   931778                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded                824                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined           1516                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued                6                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved            59                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined          499                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples      6442922                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.144620                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.685606                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0            6024197     93.50%     93.50% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1             213226      3.31%     96.81% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2              83534      1.30%     98.11% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3              19942      0.31%     98.42% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4              40396      0.63%     99.04% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5              43739      0.68%     99.72% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6              13838      0.21%     99.94% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7               4049      0.06%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  1      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total        6442922                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.143503                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads              263                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores              30                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads              264905                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores             264247                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                     87                       # number of misc regfile reads
system.cpu3.numCycles                         6493081                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                   579713686                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles                1689612                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps               532743                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents                 12330                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                  210801                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                   732                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.RenameLookups              1326688                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts                932496                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands             534171                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                   282819                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               4214315                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                   446                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              4244384                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                    1428                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups         1326676                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         14860                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               337                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                   146458                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           335                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                     7307340                       # The number of ROB reads
system.cpu3.rob.rob_writes                    1864522                       # The number of ROB writes
system.cpu3.timesIdled                            617                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1868723                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       3732755                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        13279                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         5423                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     24921030                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1922752                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     49852228                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        1928175                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 444084489000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1711844                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       164824                       # Transaction distribution
system.membus.trans_dist::WritebackClean            1                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1699034                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              483                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            264                       # Transaction distribution
system.membus.trans_dist::ReadExReq            156295                       # Transaction distribution
system.membus.trans_dist::ReadExResp           156287                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1711844                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            10                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      5600886                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5600886                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    130109184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               130109184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              633                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1868896                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1868896    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1868896                       # Request fanout histogram
system.membus.respLayer1.occupancy         9958952750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          5000658002                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                113                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples           57                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    7726842850.877193                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   28012482508.274204                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10           54     94.74%     94.74% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      1.75%     96.49% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      1.75%     98.25% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1.5e+11-2e+11            1      1.75%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        35500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 150981106000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total             57                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON     3654446500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 440430042500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 444084489000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst       264579                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          264579                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst       264579                       # number of overall hits
system.cpu2.icache.overall_hits::total         264579                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst          897                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           897                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst          897                       # number of overall misses
system.cpu2.icache.overall_misses::total          897                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst     51945500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     51945500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst     51945500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     51945500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst       265476                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       265476                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst       265476                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       265476                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.003379                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.003379                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.003379                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.003379                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 57910.256410                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 57910.256410                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 57910.256410                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 57910.256410                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          261                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    37.285714                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks          820                       # number of writebacks
system.cpu2.icache.writebacks::total              820                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst           45                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           45                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst           45                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           45                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst          852                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          852                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst          852                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          852                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst     48335000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     48335000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst     48335000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     48335000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.003209                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.003209                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.003209                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.003209                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 56731.220657                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 56731.220657                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 56731.220657                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 56731.220657                       # average overall mshr miss latency
system.cpu2.icache.replacements                   820                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst       264579                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         264579                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst          897                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          897                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst     51945500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     51945500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst       265476                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       265476                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.003379                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.003379                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 57910.256410                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 57910.256410                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst           45                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           45                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst          852                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          852                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst     48335000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     48335000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.003209                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.003209                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 56731.220657                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 56731.220657                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 444084489000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.973538                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs             265431                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              852                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           311.538732                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        363620500                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.973538                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999173                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999173                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           32                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses           531804                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses          531804                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 444084489000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data        63779                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total           63779                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data        63779                       # number of overall hits
system.cpu2.dcache.overall_hits::total          63779                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data       464427                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        464427                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data       464427                       # number of overall misses
system.cpu2.dcache.overall_misses::total       464427                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 105337066492                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 105337066492                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 105337066492                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 105337066492                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data       528206                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       528206                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data       528206                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       528206                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.879254                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.879254                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.879254                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.879254                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 226810.815245                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 226810.815245                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 226810.815245                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 226810.815245                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs         2610                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs               20                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs   130.500000                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks        32921                       # number of writebacks
system.cpu2.dcache.writebacks::total            32921                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data       431095                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       431095                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data       431095                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       431095                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data        33332                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        33332                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data        33332                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        33332                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data   9055439000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   9055439000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data   9055439000                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   9055439000                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.063104                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.063104                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.063104                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.063104                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 271674.036961                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 271674.036961                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 271674.036961                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 271674.036961                       # average overall mshr miss latency
system.cpu2.dcache.replacements                 32921                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data        57784                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total          57784                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       206704                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       206704                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data  37460955500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  37460955500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data       264488                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       264488                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.781525                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.781525                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 181229.949590                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 181229.949590                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data       189887                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       189887                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data        16817                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        16817                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data   4544638000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   4544638000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.063583                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.063583                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 270240.708807                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 270240.708807                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data         5995                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total          5995                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       257723                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       257723                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  67876110992                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  67876110992                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       263718                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       263718                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.977267                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.977267                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 263368.465337                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 263368.465337                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       241208                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       241208                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        16515                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        16515                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   4510801000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   4510801000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.062624                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.062624                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 273133.575537                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 273133.575537                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          135                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          135                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data           97                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total           97                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      1615500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      1615500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          232                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          232                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.418103                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.418103                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 16654.639175                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 16654.639175                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data           58                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           58                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           39                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           39                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       336000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       336000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.168103                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.168103                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  8615.384615                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8615.384615                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data           87                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total           87                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data           77                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           77                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data       574000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       574000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          164                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          164                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.469512                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.469512                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  7454.545455                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7454.545455                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data           77                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total           77                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       509000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       509000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.469512                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.469512                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  6610.389610                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  6610.389610                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       148500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       148500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       136500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       136500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data           46                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total             46                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data          113                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total          113                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data       651000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total       651000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data          159                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total          159                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.710692                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.710692                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data  5761.061947                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total  5761.061947                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data          113                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total          113                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data       538000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total       538000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.710692                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.710692                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data  4761.061947                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total  4761.061947                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 444084489000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           27.017233                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs              97681                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            33367                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             2.927473                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        363632000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    27.017233                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.844289                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.844289                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          1090889                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         1090889                       # Number of data accesses
system.cpu3.numPwrStateTransitions                101                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples           51                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    8636617843.137255                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   29510038007.994846                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10           48     94.12%     94.12% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      1.96%     96.08% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      1.96%     98.04% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1.5e+11-2e+11            1      1.96%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value       108000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 150981105500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total             51                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON     3616979000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 440467510000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 444084489000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst       264396                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          264396                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst       264396                       # number of overall hits
system.cpu3.icache.overall_hits::total         264396                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst          815                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           815                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst          815                       # number of overall misses
system.cpu3.icache.overall_misses::total          815                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst     48935000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     48935000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst     48935000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     48935000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst       265211                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       265211                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst       265211                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       265211                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.003073                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.003073                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.003073                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.003073                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 60042.944785                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 60042.944785                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 60042.944785                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 60042.944785                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks          736                       # number of writebacks
system.cpu3.icache.writebacks::total              736                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst           47                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           47                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst           47                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           47                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst          768                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total          768                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst          768                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total          768                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst     45655500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     45655500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst     45655500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     45655500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.002896                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.002896                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.002896                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.002896                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 59447.265625                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 59447.265625                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 59447.265625                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 59447.265625                       # average overall mshr miss latency
system.cpu3.icache.replacements                   736                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst       264396                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         264396                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst          815                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          815                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst     48935000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     48935000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst       265211                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       265211                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.003073                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.003073                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 60042.944785                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 60042.944785                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst           47                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           47                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst          768                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total          768                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst     45655500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     45655500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.002896                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.002896                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 59447.265625                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 59447.265625                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 444084489000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.919451                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             265164                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              768                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           345.265625                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        370539500                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.919451                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.997483                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.997483                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           32                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           531190                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          531190                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 444084489000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data        59046                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total           59046                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data        59046                       # number of overall hits
system.cpu3.dcache.overall_hits::total          59046                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data       469181                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        469181                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data       469181                       # number of overall misses
system.cpu3.dcache.overall_misses::total       469181                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 103794366494                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 103794366494                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 103794366494                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 103794366494                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data       528227                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       528227                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data       528227                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       528227                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.888219                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.888219                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.888219                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.888219                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 221224.573233                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 221224.573233                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 221224.573233                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 221224.573233                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs          994                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs               13                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    76.461538                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks        32917                       # number of writebacks
system.cpu3.dcache.writebacks::total            32917                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data       435858                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       435858                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data       435858                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       435858                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data        33323                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        33323                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data        33323                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        33323                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data   8835495500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   8835495500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data   8835495500                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   8835495500                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.063085                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.063085                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.063085                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.063085                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 265147.060589                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 265147.060589                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 265147.060589                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 265147.060589                       # average overall mshr miss latency
system.cpu3.dcache.replacements                 32917                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data        53697                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          53697                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       210811                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       210811                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data  39211804500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  39211804500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data       264508                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       264508                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.796993                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.796993                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 186004.546727                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 186004.546727                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data       194004                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       194004                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data        16807                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        16807                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data   4565314500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   4565314500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.063541                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.063541                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 271631.730826                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 271631.730826                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data         5349                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total          5349                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       258370                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       258370                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  64582561994                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  64582561994                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       263719                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       263719                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.979717                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.979717                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 249961.535759                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 249961.535759                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       241854                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       241854                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        16516                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        16516                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   4270181000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   4270181000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.062627                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.062627                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 258548.135142                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 258548.135142                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          132                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          132                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          117                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          117                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      2662500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      2662500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          249                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          249                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.469880                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.469880                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 22756.410256                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 22756.410256                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data           68                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           68                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           49                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           49                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       628500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       628500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.196787                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.196787                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 12826.530612                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12826.530612                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data           93                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total           93                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data           73                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           73                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data       585500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       585500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.439759                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.439759                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  8020.547945                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  8020.547945                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data           70                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total           70                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data       524500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       524500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.421687                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.421687                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  7492.857143                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  7492.857143                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       149500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       149500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       140500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       140500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data           38                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total             38                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data          106                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total          106                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data       817000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total       817000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data          144                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total          144                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.736111                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.736111                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data  7707.547170                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total  7707.547170                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data          106                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total          106                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data       711000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total       711000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.736111                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.736111                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data  6707.547170                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total  6707.547170                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 444084489000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           27.461703                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs              92915                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            33350                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             2.786057                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        370551000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    27.461703                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.858178                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.858178                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4           30                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses          1090922                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses         1090922                       # Number of data accesses
system.cpu0.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean          585500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       585500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value       585500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              1                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   444083903500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED       585500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 444084489000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     71149745                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        71149745                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     71149745                       # number of overall hits
system.cpu0.icache.overall_hits::total       71149745                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     14293492                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      14293492                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     14293492                       # number of overall misses
system.cpu0.icache.overall_misses::total     14293492                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 246873063498                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 246873063498                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 246873063498                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 246873063498                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     85443237                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     85443237                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     85443237                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     85443237                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.167286                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.167286                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.167286                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.167286                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 17271.711035                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 17271.711035                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 17271.711035                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 17271.711035                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1635                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               22                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    74.318182                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     13483621                       # number of writebacks
system.cpu0.icache.writebacks::total         13483621                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst       809839                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total       809839                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst       809839                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total       809839                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     13483653                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     13483653                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     13483653                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     13483653                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 225789853500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 225789853500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 225789853500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 225789853500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.157808                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.157808                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.157808                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.157808                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 16745.451214                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 16745.451214                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 16745.451214                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 16745.451214                       # average overall mshr miss latency
system.cpu0.icache.replacements              13483621                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     71149745                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       71149745                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     14293492                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     14293492                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 246873063498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 246873063498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     85443237                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     85443237                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.167286                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.167286                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 17271.711035                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 17271.711035                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst       809839                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total       809839                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     13483653                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     13483653                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 225789853500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 225789853500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.157808                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.157808                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 16745.451214                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 16745.451214                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 444084489000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999871                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           84633398                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         13483653                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.276741                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999871                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999996                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999996                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        184370127                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       184370127                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 444084489000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    170193952                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       170193952                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    170193952                       # number of overall hits
system.cpu0.dcache.overall_hits::total      170193952                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     17418703                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      17418703                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     17418703                       # number of overall misses
system.cpu0.dcache.overall_misses::total     17418703                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 407637511116                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 407637511116                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 407637511116                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 407637511116                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    187612655                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    187612655                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    187612655                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    187612655                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.092844                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.092844                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.092844                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.092844                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 23402.288397                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 23402.288397                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 23402.288397                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 23402.288397                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs        39108                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          635                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             1709                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              9                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    22.883558                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    70.555556                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     11340000                       # number of writebacks
system.cpu0.dcache.writebacks::total         11340000                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      6078398                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      6078398                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      6078398                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      6078398                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     11340305                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     11340305                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     11340305                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     11340305                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 211766036386                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 211766036386                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 211766036386                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 211766036386                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.060445                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.060445                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.060445                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.060445                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 18673.751401                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18673.751401                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 18673.751401                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18673.751401                       # average overall mshr miss latency
system.cpu0.dcache.replacements              11340000                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    118683939                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      118683939                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     15030131                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     15030131                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 299583969000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 299583969000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    133714070                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    133714070                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.112405                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.112405                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 19932.226073                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 19932.226073                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      4694859                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      4694859                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     10335272                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     10335272                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 189246081000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 189246081000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.077294                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.077294                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 18310.701547                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 18310.701547                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     51510013                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      51510013                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      2388572                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      2388572                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 108053542116                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 108053542116                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     53898585                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     53898585                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.044316                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.044316                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 45237.716140                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 45237.716140                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1383539                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1383539                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1005033                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1005033                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  22519955386                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  22519955386                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.018647                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.018647                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 22407.180049                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 22407.180049                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data          969                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          969                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          679                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          679                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      4537000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      4537000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1648                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1648                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.412015                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.412015                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6681.885125                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6681.885125                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          643                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          643                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           36                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           36                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1145000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1145000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.021845                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.021845                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 31805.555556                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 31805.555556                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1487                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1487                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          106                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          106                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1109500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1109500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1593                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1593                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.066541                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.066541                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 10466.981132                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 10466.981132                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          104                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          104                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      1005500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1005500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.065286                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.065286                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  9668.269231                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  9668.269231                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data          302                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total            302                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data           50                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total           50                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data       363000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total       363000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data          352                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total          352                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.142045                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.142045                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data         7260                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total         7260                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data           50                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total           50                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data       313000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total       313000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.142045                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.142045                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data         6260                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total         6260                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 444084489000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999606                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          181537249                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         11340255                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.008216                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999606                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999988                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999988                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        386572751                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       386572751                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 444084489000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            12589075                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            10466312                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 411                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data                  28                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                 372                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data                  39                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                 304                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data                  83                       # number of demand (read+write) hits
system.l2.demand_hits::total                 23056624                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           12589075                       # number of overall hits
system.l2.overall_hits::.cpu0.data           10466312                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                411                       # number of overall hits
system.l2.overall_hits::.cpu1.data                 28                       # number of overall hits
system.l2.overall_hits::.cpu2.inst                372                       # number of overall hits
system.l2.overall_hits::.cpu2.data                 39                       # number of overall hits
system.l2.overall_hits::.cpu3.inst                304                       # number of overall hits
system.l2.overall_hits::.cpu3.data                 83                       # number of overall hits
system.l2.overall_hits::total                23056624                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            894578                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            873556                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst               508                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data             32950                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst               480                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data             32946                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst               464                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data             32931                       # number of demand (read+write) misses
system.l2.demand_misses::total                1868413                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           894578                       # number of overall misses
system.l2.overall_misses::.cpu0.data           873556                       # number of overall misses
system.l2.overall_misses::.cpu1.inst              508                       # number of overall misses
system.l2.overall_misses::.cpu1.data            32950                       # number of overall misses
system.l2.overall_misses::.cpu2.inst              480                       # number of overall misses
system.l2.overall_misses::.cpu2.data            32946                       # number of overall misses
system.l2.overall_misses::.cpu3.inst              464                       # number of overall misses
system.l2.overall_misses::.cpu3.data            32931                       # number of overall misses
system.l2.overall_misses::total               1868413                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  71876586000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  76205237000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst     44074000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data   8150396000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst     42628500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data   9003047500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst     40896000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data   8783070000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     174145935000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  71876586000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  76205237000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst     44074000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data   8150396000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst     42628500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data   9003047500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst     40896000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data   8783070000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    174145935000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        13483653                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        11339868                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst             919                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data           32978                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst             852                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data           32985                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst             768                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data           33014                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             24925037                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       13483653                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       11339868                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst            919                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data          32978                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst            852                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data          32985                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst            768                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data          33014                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            24925037                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.066345                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.077034                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.552775                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.999151                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.563380                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.998818                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.604167                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.997486                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.074961                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.066345                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.077034                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.552775                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.999151                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.563380                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.998818                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.604167                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.997486                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.074961                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 80346.918882                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 87235.663197                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 86759.842520                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 247356.479514                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 88809.375000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 273266.785042                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 88137.931034                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 266711.305457                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 93205.268321                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 80346.918882                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 87235.663197                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 86759.842520                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 247356.479514                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 88809.375000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 273266.785042                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 88137.931034                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 266711.305457                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 93205.268321                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              164824                       # number of writebacks
system.l2.writebacks::total                    164824                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst              8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             98                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data             21                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst             66                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data             18                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst             57                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data             12                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 280                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst             8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            98                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data            21                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst            66                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data            18                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst            57                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data            12                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                280                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       894570                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       873556                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst          410                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data        32929                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst          414                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data        32928                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst          407                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data        32919                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1868133                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       894570                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       873556                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst          410                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data        32929                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst          414                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data        32928                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst          407                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data        32919                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1868133                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  62930537500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  67469677000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst     34423500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   7819799000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst     34745000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data   8672661500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst     33603501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data   8453073000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 155448520001                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  62930537500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  67469677000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst     34423500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   7819799000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst     34745000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data   8672661500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst     33603501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data   8453073000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 155448520001                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.066345                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.077034                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.446137                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.998514                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.485915                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.998272                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.529948                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.997122                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.074950                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.066345                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.077034                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.446137                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.998514                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.485915                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.998272                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.529948                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.997122                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.074950                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 70347.247840                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 77235.663197                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 83959.756098                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 237474.536123                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 83925.120773                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 263382.577138                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 82563.884521                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 256784.015310                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 83210.627938                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 70347.247840                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 77235.663197                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 83959.756098                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 237474.536123                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 83925.120773                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 263382.577138                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 82563.884521                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 256784.015310                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83210.627938                       # average overall mshr miss latency
system.l2.replacements                        3790757                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1902779                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1902779                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1902779                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1902779                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     23016586                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         23016586                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            1                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              1                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     23016587                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     23016587                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            1                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            1                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.UpgradeReq_hits::.cpu0.data              10                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              12                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              15                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              26                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   63                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            26                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            10                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            12                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            17                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 65                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data        59000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data        29500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        88500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           36                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           22                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           27                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           43                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              128                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.722222                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.454545                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.444444                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.395349                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.507812                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  2269.230769                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  1735.294118                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1361.538462                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           26                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           10                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           12                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           17                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            65                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       516000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       202500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       246000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       340000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1304500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.722222                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.454545                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.444444                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.395349                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.507812                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19846.153846                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        20250                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data        20500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data        20000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20069.230769                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data             9                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            10                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 22                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           23                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           17                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data            8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               55                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu2.data        43500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data        96500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       140000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           25                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           18                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           16                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           18                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             77                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.920000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.944444                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.437500                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.444444                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.714286                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  6214.285714                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data 12062.500000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  2545.454545                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           23                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           17                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data            7                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           53                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       468500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       340500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       154000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       165000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1128000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.920000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.944444                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.375000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.388889                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.688312                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20369.565217                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20029.411765                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 25666.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 23571.428571                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 21283.018868                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           900472                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data                2                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data                1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data                1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                900476                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         107001                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          16431                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          16426                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          16431                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              156289                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  10898595500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   3955334000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   4485126500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   4244655500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   23583711500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      1007473                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        16433                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        16427                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        16432                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1056765                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.106207                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.999878                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.999939                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.999939                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.147894                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 101855.080794                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 240723.875601                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 273050.438329                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 258332.146552                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 150898.089437                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       107001                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        16431                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        16426                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        16431                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         156289                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   9828585500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   3791024000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   4320866500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   4080345500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  22020821500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.106207                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.999878                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.999939                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.999939                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.147894                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 91855.080794                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 230723.875601                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 263050.438329                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 248332.146552                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 140898.089437                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      12589075                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           411                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst           372                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst           304                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           12590162                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       894578                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst          508                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst          480                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst          464                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           896030                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  71876586000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst     44074000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst     42628500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst     40896000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  72004184500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     13483653                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst          919                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst          852                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst          768                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       13486192                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.066345                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.552775                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.563380                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.604167                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.066441                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 80346.918882                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 86759.842520                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 88809.375000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 88137.931034                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80359.122462                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst            8                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           98                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst           66                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst           57                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           229                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       894570                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst          410                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst          414                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst          407                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       895801                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  62930537500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst     34423500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst     34745000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst     33603501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  63033309501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.066345                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.446137                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.485915                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.529948                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.066424                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 70347.247840                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 83959.756098                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 83925.120773                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 82563.884521                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70365.303791                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      9565840                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data           26                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data           38                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data           82                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           9565986                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       766555                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data        16519                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data        16520                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data        16500                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          816094                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  65306641500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data   4195062000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data   4517921000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data   4538414500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  78558039000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     10332395                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data        16545                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data        16558                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data        16582                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      10382080                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.074189                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.998429                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.997705                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.995055                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.078606                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 85194.984704                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 253953.750227                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 273481.900726                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 275055.424242                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 96261.017726                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu1.data           21                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data           18                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data           12                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           51                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       766555                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data        16498                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data        16502                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data        16488                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       816043                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  57641091500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data   4028775000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data   4351795000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data   4372727500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  70394389000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.074189                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.997159                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.996618                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.994331                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.078601                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 75194.984704                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 244197.781549                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 263713.186280                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 265206.665454                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 86263.087852                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            5                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 5                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data            7                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            1                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data            1                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data            1                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              10                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           12                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data            1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data            1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            15                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.583333                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.666667                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data            7                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           10                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       135000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data        19500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data        19500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data        19500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       193500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.583333                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19285.714286                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        19500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data        19500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data        19500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        19350                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 444084489000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999790                       # Cycle average of tags in use
system.l2.tags.total_refs                    49844216                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   3790826                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     13.148643                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      41.010520                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.728410                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       18.190302                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.006383                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.004468                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.006632                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.003499                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.041152                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.008423                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.640789                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.073881                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.284223                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000100                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.000070                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000104                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.000055                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000643                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.000132                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999997                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           18                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 402547810                       # Number of tag accesses
system.l2.tags.data_accesses                402547810                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 444084489000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      57252480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      55907456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst         26240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       2107456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst         26496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data       2107392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst         26048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data       2106816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          119560384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     57252480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst        26240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst        26496                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst        26048                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      57331264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     10548736                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        10548736                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         894570                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         873554                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst            410                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data          32929                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst            414                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data          32928                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst            407                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data          32919                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1868131                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       164824                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             164824                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        128922494                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        125893737                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst            59088                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data          4745619                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst            59664                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data          4745475                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst            58656                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data          4744178                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             269228912                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    128922494                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst        59088                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst        59664                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst        58656                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        129099902                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       23753894                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             23753894                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       23753894                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       128922494                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       125893737                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst           59088                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data         4745619                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst           59664                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data         4745475                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst           58656                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data         4744178                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            292982807                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    122496.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    894570.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    829499.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples       410.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples     32856.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples       414.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples     32884.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples       407.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples     32877.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005542023750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7362                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7362                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3726699                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             115493                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1868131                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     164825                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1868131                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   164825                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  44214                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 42329                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             12291                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             12233                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             13135                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             34107                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            131505                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            830872                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            533744                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             11868                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             12950                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             35836                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            13952                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12838                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            11672                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            11969                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            11618                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           133327                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7393                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              7314                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7399                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7423                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7893                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7391                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7331                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              7353                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             11175                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7496                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7434                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             7408                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             7337                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             7261                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             7347                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.96                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  44692762750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 9119585000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             78891206500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     24503.73                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                43253.73                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1234778                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  112128                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 67.70                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.54                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1868131                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               164825                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1593480                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   95836                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    4445                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    3370                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    6503                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   12511                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   21719                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   27701                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   26288                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   21005                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   8532                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   2518                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   3871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   3936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   3893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   3883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   4295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   4415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   4348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   4129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   3936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   3754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   3695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   4192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       599483                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    207.792701                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   120.895920                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   277.229078                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       322415     53.78%     53.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       170069     28.37%     82.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10028      1.67%     83.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         7738      1.29%     85.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         6306      1.05%     86.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        21200      3.54%     89.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         9680      1.61%     91.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        43489      7.25%     98.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         8558      1.43%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       599483                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7362                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     247.714616                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     88.254486                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    383.286235                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          5091     69.15%     69.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255          165      2.24%     71.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          167      2.27%     73.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511          378      5.13%     78.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639          488      6.63%     85.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767          521      7.08%     92.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895          126      1.71%     94.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023           35      0.48%     94.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           55      0.75%     95.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279           73      0.99%     96.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407           67      0.91%     97.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535           58      0.79%     98.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663           35      0.48%     98.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791           39      0.53%     99.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919           33      0.45%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047           10      0.14%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            8      0.11%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            4      0.05%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            3      0.04%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            4      0.05%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            2      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7362                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7362                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.636104                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.610782                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.931284                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4992     67.81%     67.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               83      1.13%     68.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2262     30.73%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               24      0.33%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7362                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              116730688                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2829696                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7838400                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               119560384                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             10548800                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       262.86                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        17.65                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    269.23                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     23.75                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.19                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.05                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.14                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  444084371500                       # Total gap between requests
system.mem_ctrls.avgGap                     218442.69                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     57252480                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     53087936                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst        26240                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      2102784                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst        26496                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data      2104576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst        26048                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data      2104128                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7838400                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 128922494.295899614692                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 119544675.202560380101                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 59087.855239186247                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 4735098.955460252240                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 59664.322119568555                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 4739134.223622928374                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 58655.505078899521                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 4738125.406582259573                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 17650695.293705698103                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       894570                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       873554                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst          410                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data        32929                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst          414                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data        32928                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst          407                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data        32919                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       164825                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  26052820250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  31947461750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     17149750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data   6451104750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst     17298250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data   7304177750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     16509500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data   7084684500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 10672899618000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29123.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     36571.82                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     41828.66                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data    195909.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     41783.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data    221822.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     40563.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data    215215.67                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  64752917.45                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            615789300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            327295980                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1743316680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          327873420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     35055377760.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      88510238400                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      95993506560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       222573398100                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        501.196064                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 248502333250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  14828840000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 180753315750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3664540740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1947742005                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         11279450700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          311446080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     35055377760.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     186122465370                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      13793736480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       252174759135                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        567.853112                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  33996309750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  14828840000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 395259339250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                141                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           71                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    6207154042.253521                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   25244743807.630943                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           68     95.77%     95.77% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.41%     97.18% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.41%     98.59% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1.5e+11-2e+11            1      1.41%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        42000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 150981502000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             71                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON     3376552000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 440707937000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 444084489000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst       264943                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          264943                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst       264943                       # number of overall hits
system.cpu1.icache.overall_hits::total         264943                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst          970                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           970                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst          970                       # number of overall misses
system.cpu1.icache.overall_misses::total          970                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst     54342500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     54342500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst     54342500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     54342500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst       265913                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       265913                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst       265913                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       265913                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.003648                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003648                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.003648                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003648                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 56023.195876                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 56023.195876                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 56023.195876                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 56023.195876                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          100                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    16.666667                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks          887                       # number of writebacks
system.cpu1.icache.writebacks::total              887                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst           51                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           51                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst           51                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           51                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst          919                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          919                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst          919                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          919                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst     50352500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     50352500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst     50352500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     50352500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.003456                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.003456                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.003456                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.003456                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 54790.533188                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 54790.533188                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 54790.533188                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 54790.533188                       # average overall mshr miss latency
system.cpu1.icache.replacements                   887                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst       264943                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         264943                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst          970                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          970                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst     54342500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     54342500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst       265913                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       265913                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.003648                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003648                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 56023.195876                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 56023.195876                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst           51                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           51                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst          919                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          919                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst     50352500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     50352500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.003456                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.003456                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 54790.533188                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 54790.533188                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 444084489000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.947884                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             265862                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              919                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           289.294886                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        356314500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.947884                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.998371                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.998371                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           32                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           532745                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          532745                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 444084489000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data        58499                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           58499                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data        58499                       # number of overall hits
system.cpu1.dcache.overall_hits::total          58499                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       469810                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        469810                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       469810                       # number of overall misses
system.cpu1.dcache.overall_misses::total       469810                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  96183848496                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  96183848496                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  96183848496                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  96183848496                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data       528309                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       528309                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data       528309                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       528309                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.889271                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.889271                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.889271                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.889271                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 204729.249050                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 204729.249050                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 204729.249050                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 204729.249050                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs          883                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs               18                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    49.055556                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks        32923                       # number of writebacks
system.cpu1.dcache.writebacks::total            32923                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data       436477                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       436477                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data       436477                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       436477                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data        33333                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        33333                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data        33333                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        33333                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data   8202566000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   8202566000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data   8202566000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   8202566000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.063094                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.063094                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.063094                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.063094                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 246079.440794                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 246079.440794                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 246079.440794                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 246079.440794                       # average overall mshr miss latency
system.cpu1.dcache.replacements                 32923                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data        53829                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          53829                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       210754                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       210754                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  35790289500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  35790289500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data       264583                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       264583                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.796552                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.796552                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 169820.214563                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 169820.214563                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       193936                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       193936                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data        16818                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        16818                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   4221660000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4221660000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.063564                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.063564                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 251020.335355                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 251020.335355                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data         4670                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total          4670                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       259056                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       259056                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  60393558996                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  60393558996                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       263726                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       263726                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.982292                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.982292                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 233129.358116                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 233129.358116                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       242541                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       242541                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        16515                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        16515                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   3980906000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   3980906000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.062622                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.062622                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 241047.895852                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 241047.895852                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          172                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          172                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data           99                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           99                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      1182000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      1182000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          271                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          271                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.365314                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.365314                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 11939.393939                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 11939.393939                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           56                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           56                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           43                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           43                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       247000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       247000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.158672                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.158672                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  5744.186047                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5744.186047                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          103                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          103                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data           75                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           75                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       732500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       732500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          178                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          178                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.421348                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.421348                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  9766.666667                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  9766.666667                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data           73                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           73                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       676500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       676500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.410112                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.410112                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  9267.123288                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  9267.123288                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       169000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       169000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       152000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       152000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data           43                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total             43                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          140                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          140                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data       753500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total       753500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data          183                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total          183                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.765027                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.765027                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  5382.142857                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  5382.142857                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          140                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          140                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data       613500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total       613500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.765027                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.765027                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  4382.142857                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  4382.142857                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 444084489000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.101855                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              92483                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            33410                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             2.768123                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        356326000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.101855                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.909433                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.909433                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          1091292                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         1091292                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 444084489000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          23869440                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2067603                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     23022045                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3625934                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             544                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           286                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            830                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           38                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           38                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1057081                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1057081                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      13486192                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     10383248                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           15                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           15                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     40450927                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     34020435                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         2725                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        99535                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side         2524                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side        99520                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         2272                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side        99547                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              74777485                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   1725905536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1451511488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       115584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side      4217664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       107008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side      4217984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side        96256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side      4219584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3190391104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         3792905                       # Total snoops (count)
system.tol2bus.snoopTraffic                  10646144                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         28718162                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.068202                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.256776                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               26780564     93.25%     93.25% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1926766      6.71%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   3648      0.01%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   4176      0.01%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   3006      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           28718162                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        49850942491                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.2                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy          50162472                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           1311428                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy          50133987                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           1182437                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       17018733980                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       20226096763                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.6                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy          50220471                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           1428393                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
