{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1510159719231 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1510159719238 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 08 17:48:38 2017 " "Processing started: Wed Nov 08 17:48:38 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1510159719238 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1510159719238 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map faltungscodiererahdl -c faltungscodiererahdl --generate_functional_sim_netlist " "Command: quartus_map faltungscodiererahdl -c faltungscodiererahdl --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1510159719238 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1510159719659 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "temp1 " "Variable or input pin \"temp1\" is defined but never used." {  } { { "faltungscodiererahdl.tdf" "" { Text "E:/FPGA Praktikum/1_Versuch/FC_AHDL/faltungscodiererahdl.tdf" 14 1 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Quartus II" 0 -1 1510159719738 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "temp0 " "Variable or input pin \"temp0\" is defined but never used." {  } { { "faltungscodiererahdl.tdf" "" { Text "E:/FPGA Praktikum/1_Versuch/FC_AHDL/faltungscodiererahdl.tdf" 15 1 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Quartus II" 0 -1 1510159719738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "faltungscodiererahdl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file faltungscodiererahdl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 faltungscodiererahdl " "Found entity 1: faltungscodiererahdl" {  } { { "faltungscodiererahdl.tdf" "" { Text "E:/FPGA Praktikum/1_Versuch/FC_AHDL/faltungscodiererahdl.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510159719740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510159719740 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "faltungscodiererahdl " "Elaborating entity \"faltungscodiererahdl\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1510159719766 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "468 " "Peak virtual memory: 468 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1510159720350 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 08 17:48:40 2017 " "Processing ended: Wed Nov 08 17:48:40 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1510159720350 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1510159720350 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1510159720350 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1510159720350 ""}
