/*
 * COPYRIGHT:       GPL - See COPYING in the top level directory
 * PROJECT:         ReactOS Virtual DOS Machine
 * FILE:            vga.h
 * PURPOSE:         VGA hardware emulation
 * PROGRAMMERS:     Aleksandar Andrejevic <theflash AT sdf DOT lonestar DOT org>
 */

#ifndef _VGA_H_
#define _VGA_H_

/* INCLUDES *******************************************************************/

#include "ntvdm.h"

/* DEFINES ********************************************************************/

#define VGA_NUM_BANKS 4
#define VGA_BANK_SIZE 0x10000
#define VGA_MAX_COLORS 256
#define VGA_PALETTE_SIZE (VGA_MAX_COLORS * 3)
#define VGA_BITMAP_INFO_SIZE (sizeof(BITMAPINFOHEADER) + 2 * (VGA_PALETTE_SIZE / 3))
#define VGA_MINIMUM_WIDTH 400
#define VGA_MINIMUM_HEIGHT 300
#define VGA_DAC_TO_COLOR(x) (((x) << 2) | ((x) >> 4))
#define VGA_COLOR_TO_DAC(x) ((x) >> 2)



/* Register I/O ports */

#define VGA_MISC_READ       0x3CC
#define VGA_MISC_WRITE      0x3C2

#define VGA_INSTAT0_READ    0x3C2

#define VGA_INSTAT1_READ_MONO   0x3BA
#define VGA_INSTAT1_READ_COLOR  0x3DA

#define VGA_FEATURE_READ        0x3CA
#define VGA_FEATURE_WRITE_MONO  0x3BA
#define VGA_FEATURE_WRITE_COLOR 0x3DA

#define VGA_AC_INDEX        0x3C0
#define VGA_AC_WRITE        0x3C0
#define VGA_AC_READ         0x3C1

#define VGA_SEQ_INDEX       0x3C4
#define VGA_SEQ_DATA        0x3C5

#define VGA_DAC_MASK        0x3C6
#define VGA_DAC_READ_INDEX  0x3C7
#define VGA_DAC_WRITE_INDEX 0x3C8
#define VGA_DAC_DATA        0x3C9

#define VGA_CRTC_INDEX_MONO     0x3B4
#define VGA_CRTC_DATA_MONO      0x3B5
#define VGA_CRTC_INDEX_COLOR    0x3D4
#define VGA_CRTC_DATA_COLOR     0x3D5

#define VGA_GC_INDEX        0x3CE
#define VGA_GC_DATA         0x3CF



//
// Miscellaneous and Status Registers
//

/* Miscellaneous register bits */
#define VGA_MISC_COLOR          (1 << 0)
#define VGA_MISC_RAM_ENABLED    (1 << 1)
// #define VGA_MISC_CSEL1         (1 << 2)
// #define VGA_MISC_CSEL2         (1 << 3)
#define VGA_MISC_OE_INVERT      (1 << 5)
#define VGA_MISC_HSYNCP         (1 << 6)
#define VGA_MISC_VSYNCP         (1 << 7)

/* Status register flags */
#define VGA_STAT_DD             (1 << 0)
#define VGA_STAT_VRETRACE       (1 << 3)


//
// Sequencer Registers
//

/* Sequencer reset register bits */
#define VGA_SEQ_RESET_AR    (1 << 0)
#define VGA_SEQ_RESET_SR    (1 << 1)

/* Sequencer clock register bits */
#define VGA_SEQ_CLOCK_98DM  (1 << 0)
#define VGA_SEQ_CLOCK_SLR   (1 << 2)
#define VGA_SEQ_CLOCK_DCR   (1 << 3)
#define VGA_SEQ_CLOCK_S4    (1 << 4)
#define VGA_SEQ_CLOCK_SD    (1 << 5)

/* Sequencer memory register bits */
#define VGA_SEQ_MEM_EXT     (1 << 1)
#define VGA_SEQ_MEM_OE      (1 << 2)
#define VGA_SEQ_MEM_C4      (1 << 3)

enum
{
    VGA_SEQ_RESET_REG,
    VGA_SEQ_CLOCK_REG,
    VGA_SEQ_MASK_REG,
    VGA_SEQ_CHAR_REG,
    VGA_SEQ_MEM_REG,
    VGA_SEQ_MAX_REG
};


//
// CRT Controller Registers
//

/* CRTC overflow register bits */
#define VGA_CRTC_OVERFLOW_VT8       (1 << 0)
#define VGA_CRTC_OVERFLOW_VDE8      (1 << 1)
#define VGA_CRTC_OVERFLOW_VRS8      (1 << 2)
#define VGA_CRTC_OVERFLOW_SVB8      (1 << 3)
#define VGA_CRTC_OVERFLOW_LC8       (1 << 4)
#define VGA_CRTC_OVERFLOW_VT9       (1 << 5)
#define VGA_CRTC_OVERFLOW_VDE9      (1 << 6)
#define VGA_CRTC_OVERFLOW_VRS9      (1 << 7)

/* CRTC underline register bits */
#define VGA_CRTC_UNDERLINE_DWORD    (1 << 6)

/* CRTC max scanline register bits */
#define VGA_CRTC_MAXSCANLINE_DOUBLE (1 << 7)

/* CRTC mode control register bits */
#define VGA_CRTC_MODE_CONTROL_WRAP  (1 << 5)
#define VGA_CRTC_MODE_CONTROL_BYTE  (1 << 6)
#define VGA_CRTC_MODE_CONTROL_SYNC  (1 << 7)

enum
{
    VGA_CRTC_HORZ_TOTAL_REG,
    VGA_CRTC_END_HORZ_DISP_REG,
    VGA_CRTC_START_HORZ_BLANKING_REG,
    VGA_CRTC_END_HORZ_BLANKING_REG,
    VGA_CRTC_START_HORZ_RETRACE_REG,
    VGA_CRTC_END_HORZ_RETRACE_REG,
    VGA_CRTC_VERT_TOTAL_REG,
    VGA_CRTC_OVERFLOW_REG,
    VGA_CRTC_PRESET_ROW_SCAN_REG,
    VGA_CRTC_MAX_SCAN_LINE_REG,
    VGA_CRTC_CURSOR_START_REG,
    VGA_CRTC_CURSOR_END_REG,
    VGA_CRTC_START_ADDR_HIGH_REG,
    VGA_CRTC_START_ADDR_LOW_REG,
    VGA_CRTC_CURSOR_LOC_HIGH_REG,
    VGA_CRTC_CURSOR_LOC_LOW_REG,
    VGA_CRTC_VERT_RETRACE_START_REG,
    VGA_CRTC_VERT_RETRACE_END_REG,
    VGA_CRTC_VERT_DISP_END_REG,
    VGA_CRTC_OFFSET_REG,
    VGA_CRTC_UNDERLINE_REG,
    VGA_CRTC_START_VERT_BLANKING_REG,
    VGA_CRTC_END_VERT_BLANKING,
    VGA_CRTC_MODE_CONTROL_REG,
    VGA_CRTC_LINE_COMPARE_REG,
    VGA_CRTC_MAX_REG
};


//
// Graphics Controller Registers
//

/* Graphics controller mode register bits */
#define VGA_GC_MODE_READ        (1 << 3)
#define VGA_GC_MODE_OE          (1 << 4)
#define VGA_GC_MODE_SHIFTREG    (1 << 5)
#define VGA_GC_MODE_SHIFT256    (1 << 6)

/* Graphics controller miscellaneous register bits */
#define VGA_GC_MISC_NOALPHA     (1 << 0)
#define VGA_GC_MISC_OE          (1 << 1)

enum
{
    VGA_GC_RESET_REG,
    VGA_GC_ENABLE_RESET_REG,
    VGA_GC_COLOR_COMPARE_REG,
    VGA_GC_ROTATE_REG,
    VGA_GC_READ_MAP_SEL_REG,
    VGA_GC_MODE_REG,
    VGA_GC_MISC_REG,
    VGA_GC_COLOR_IGNORE_REG,
    VGA_GC_BITMASK_REG,
    VGA_GC_MAX_REG
};


//
// Attribute Controller Registers
// They are a relinquish of the CGA/EGA era.
//

/* AC mode control register bits */
#define VGA_AC_CONTROL_ATGE     (1 << 0)
#define VGA_AC_CONTROL_MONO     (1 << 1)
#define VGA_AC_CONTROL_LGE      (1 << 2)
#define VGA_AC_CONTROL_BLINK    (1 << 3)
#define VGA_AC_CONTROL_PPM      (1 << 5)
#define VGA_AC_CONTROL_8BIT     (1 << 6)
#define VGA_AC_CONTROL_P54S     (1 << 7)

enum
{
    VGA_AC_PAL_0_REG,
    VGA_AC_PAL_1_REG,
    VGA_AC_PAL_2_REG,
    VGA_AC_PAL_3_REG,
    VGA_AC_PAL_4_REG,
    VGA_AC_PAL_5_REG,
    VGA_AC_PAL_6_REG,
    VGA_AC_PAL_7_REG,
    VGA_AC_PAL_8_REG,
    VGA_AC_PAL_9_REG,
    VGA_AC_PAL_A_REG,
    VGA_AC_PAL_B_REG,
    VGA_AC_PAL_C_REG,
    VGA_AC_PAL_D_REG,
    VGA_AC_PAL_E_REG,
    VGA_AC_PAL_F_REG,
    VGA_AC_CONTROL_REG,
    VGA_AC_OVERSCAN_REG,
    VGA_AC_COLOR_PLANE_REG,
    VGA_AC_HORZ_PANNING_REG,
    VGA_AC_COLOR_SEL_REG,
    VGA_AC_MAX_REG
};


typedef struct _VGA_REGISTERS
{
    UCHAR Misc;
    UCHAR Sequencer[VGA_SEQ_MAX_REG];
    UCHAR CRT[VGA_CRTC_MAX_REG];
    UCHAR Graphics[VGA_GC_MAX_REG];
    UCHAR Attribute[VGA_AC_MAX_REG];
} VGA_REGISTERS, *PVGA_REGISTERS;


/* FUNCTIONS ******************************************************************/

BOOL VgaAttachToConsole(VOID);
VOID VgaDetachFromConsole(BOOL ChangeMode);

DWORD VgaGetVideoBaseAddress(VOID);
DWORD VgaGetVideoLimitAddress(VOID);
COORD VgaGetDisplayResolution(VOID);
VOID VgaRefreshDisplay(VOID);
VOID VgaHorizontalRetrace(VOID);
VOID VgaReadMemory(DWORD Address, LPBYTE Buffer, DWORD Size);
VOID VgaWriteMemory(DWORD Address, LPBYTE Buffer, DWORD Size);
VOID VgaClearMemory(VOID);

BOOLEAN VgaInitialize(HANDLE TextHandle);
VOID VgaCleanup(VOID);

#endif // _VGA_H_

/* EOF */
