[root]
type=Root
children=cpu hier ram toMemBus
checkpoint=
clock=200000000
max_tick=0
output_file=cout
progress_interval=0

[cpu]
type=FullCPU
children=branch_pred dcache fupools icache iq l2 toL2Bus workload
branch_pred=cpu.branch_pred
chain_wire_policy=OneToOne
clock=1
commit_model=smt
commit_width=8
cpu_id=-1
dcache=cpu.dcache
decode_to_dispatch=15
decode_width=8
defer_registration=false
disambig_mode=normal
dispatch_policy=mod_n
dispatch_to_issue=1
fault_handler_delay=5
fetch_branches=3
fetch_policy=IC
fetch_pri_enable=false
fetch_width=8
fupools=cpu.fupools
icache=cpu.icache
icount_bias=
ifq_size=32
inorder_issue=false
iq=cpu.iq
iq_comm_latency=1
issue_bandwidth=8 8
issue_width=8
lines_to_fetch=999
loose_mod_n_policy=true
lsq_size=32
max_chains=64
max_insts_all_threads=0
max_insts_any_thread=500000
max_loads_all_threads=0
max_loads_any_thread=0
max_wires=64
mispred_recover=3
mt_frontend=true
num_icache_ports=1
num_threads=0
pc_sample_interval=0
prioritized_commit=false
prioritized_issue=false
ptrace=Null
rob_caps=0 0 0 0
rob_size=196
storebuffer_size=32
sw_prefetch_policy=enable
