{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1601157486452 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1601157486453 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 26 18:58:06 2020 " "Processing started: Sat Sep 26 18:58:06 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1601157486453 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1601157486453 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BancoRegistradores -c BancoRegistradores --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off BancoRegistradores -c BancoRegistradores --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1601157486453 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1601157486987 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1601157486987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regs.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file regs.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REGS-options " "Found design unit 1: REGS-options" {  } { { "REGS.vhdl" "" { Text "D:/Arquitetura/Quartus/Lab08/REGS.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601157499652 ""} { "Info" "ISGN_ENTITY_NAME" "1 REGS " "Found entity 1: REGS" {  } { { "REGS.vhdl" "" { Text "D:/Arquitetura/Quartus/Lab08/REGS.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601157499652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1601157499652 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "REGS " "Elaborating entity \"REGS\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1601157499688 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R0 REGS.vhdl(16) " "VHDL Process Statement warning at REGS.vhdl(16): inferring latch(es) for signal or variable \"R0\", which holds its previous value in one or more paths through the process" {  } { { "REGS.vhdl" "" { Text "D:/Arquitetura/Quartus/Lab08/REGS.vhdl" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1601157499690 "|REGS"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Rdata1 REGS.vhdl(16) " "VHDL Process Statement warning at REGS.vhdl(16): inferring latch(es) for signal or variable \"Rdata1\", which holds its previous value in one or more paths through the process" {  } { { "REGS.vhdl" "" { Text "D:/Arquitetura/Quartus/Lab08/REGS.vhdl" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1601157499690 "|REGS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rdata1\[0\] REGS.vhdl(16) " "Inferred latch for \"Rdata1\[0\]\" at REGS.vhdl(16)" {  } { { "REGS.vhdl" "" { Text "D:/Arquitetura/Quartus/Lab08/REGS.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1601157499691 "|REGS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rdata1\[1\] REGS.vhdl(16) " "Inferred latch for \"Rdata1\[1\]\" at REGS.vhdl(16)" {  } { { "REGS.vhdl" "" { Text "D:/Arquitetura/Quartus/Lab08/REGS.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1601157499691 "|REGS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rdata1\[2\] REGS.vhdl(16) " "Inferred latch for \"Rdata1\[2\]\" at REGS.vhdl(16)" {  } { { "REGS.vhdl" "" { Text "D:/Arquitetura/Quartus/Lab08/REGS.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1601157499691 "|REGS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rdata1\[3\] REGS.vhdl(16) " "Inferred latch for \"Rdata1\[3\]\" at REGS.vhdl(16)" {  } { { "REGS.vhdl" "" { Text "D:/Arquitetura/Quartus/Lab08/REGS.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1601157499691 "|REGS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rdata1\[4\] REGS.vhdl(16) " "Inferred latch for \"Rdata1\[4\]\" at REGS.vhdl(16)" {  } { { "REGS.vhdl" "" { Text "D:/Arquitetura/Quartus/Lab08/REGS.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1601157499691 "|REGS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rdata1\[5\] REGS.vhdl(16) " "Inferred latch for \"Rdata1\[5\]\" at REGS.vhdl(16)" {  } { { "REGS.vhdl" "" { Text "D:/Arquitetura/Quartus/Lab08/REGS.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1601157499691 "|REGS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rdata1\[6\] REGS.vhdl(16) " "Inferred latch for \"Rdata1\[6\]\" at REGS.vhdl(16)" {  } { { "REGS.vhdl" "" { Text "D:/Arquitetura/Quartus/Lab08/REGS.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1601157499691 "|REGS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rdata1\[7\] REGS.vhdl(16) " "Inferred latch for \"Rdata1\[7\]\" at REGS.vhdl(16)" {  } { { "REGS.vhdl" "" { Text "D:/Arquitetura/Quartus/Lab08/REGS.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1601157499691 "|REGS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0\[0\] REGS.vhdl(16) " "Inferred latch for \"R0\[0\]\" at REGS.vhdl(16)" {  } { { "REGS.vhdl" "" { Text "D:/Arquitetura/Quartus/Lab08/REGS.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1601157499692 "|REGS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0\[1\] REGS.vhdl(16) " "Inferred latch for \"R0\[1\]\" at REGS.vhdl(16)" {  } { { "REGS.vhdl" "" { Text "D:/Arquitetura/Quartus/Lab08/REGS.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1601157499692 "|REGS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0\[2\] REGS.vhdl(16) " "Inferred latch for \"R0\[2\]\" at REGS.vhdl(16)" {  } { { "REGS.vhdl" "" { Text "D:/Arquitetura/Quartus/Lab08/REGS.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1601157499692 "|REGS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0\[3\] REGS.vhdl(16) " "Inferred latch for \"R0\[3\]\" at REGS.vhdl(16)" {  } { { "REGS.vhdl" "" { Text "D:/Arquitetura/Quartus/Lab08/REGS.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1601157499692 "|REGS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0\[4\] REGS.vhdl(16) " "Inferred latch for \"R0\[4\]\" at REGS.vhdl(16)" {  } { { "REGS.vhdl" "" { Text "D:/Arquitetura/Quartus/Lab08/REGS.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1601157499692 "|REGS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0\[5\] REGS.vhdl(16) " "Inferred latch for \"R0\[5\]\" at REGS.vhdl(16)" {  } { { "REGS.vhdl" "" { Text "D:/Arquitetura/Quartus/Lab08/REGS.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1601157499692 "|REGS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0\[6\] REGS.vhdl(16) " "Inferred latch for \"R0\[6\]\" at REGS.vhdl(16)" {  } { { "REGS.vhdl" "" { Text "D:/Arquitetura/Quartus/Lab08/REGS.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1601157499692 "|REGS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0\[7\] REGS.vhdl(16) " "Inferred latch for \"R0\[7\]\" at REGS.vhdl(16)" {  } { { "REGS.vhdl" "" { Text "D:/Arquitetura/Quartus/Lab08/REGS.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1601157499692 "|REGS"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4836 " "Peak virtual memory: 4836 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1601157499927 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 26 18:58:19 2020 " "Processing ended: Sat Sep 26 18:58:19 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1601157499927 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1601157499927 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1601157499927 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1601157499927 ""}
