<stg><name>hls_object_green_classification_Pipeline_InitLoop</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %pixel_count, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %max_y, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %min_y, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %max_x, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:5 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %min_x, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:6 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %parent, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:7 %store_ln0 = store i10 0, i10 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:8 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.inc:0 %i_4 = load i10 %i

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc:1 %icmp_ln105 = icmp_eq  i10 %i_4, i10 512

]]></Node>
<StgValue><ssdm name="icmp_ln105"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc:2 %i_5 = add i10 %i_4, i10 1

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:3 %br_ln105 = br i1 %icmp_ln105, void %for.inc.split, void %for.inc235.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln105"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="10">
<![CDATA[
for.inc.split:0 %zext_ln105 = zext i10 %i_4

]]></Node>
<StgValue><ssdm name="zext_ln105"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.split:1 %specpipeline_ln107 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln107"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.split:2 %speclooptripcount_ln105 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln105"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:3 %specloopname_ln105 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln105"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="9" op_0_bw="10">
<![CDATA[
for.inc.split:4 %trunc_ln108 = trunc i10 %i_4

]]></Node>
<StgValue><ssdm name="trunc_ln108"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="9">
<![CDATA[
for.inc.split:5 %zext_ln108 = zext i9 %trunc_ln108

]]></Node>
<StgValue><ssdm name="zext_ln108"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:6 %parent_addr = getelementptr i16 %parent, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="parent_addr"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
for.inc.split:7 %store_ln108 = store i16 %zext_ln108, i9 %parent_addr

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="9" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:8 %min_x_addr = getelementptr i9 %min_x, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="min_x_addr"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.split:9 %store_ln109 = store i9 320, i9 %min_x_addr

]]></Node>
<StgValue><ssdm name="store_ln109"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="9" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:10 %max_x_addr = getelementptr i9 %max_x, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="max_x_addr"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.split:11 %store_ln109 = store i9 0, i9 %max_x_addr

]]></Node>
<StgValue><ssdm name="store_ln109"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:12 %min_y_addr = getelementptr i8 %min_y, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="min_y_addr"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
for.inc.split:13 %store_ln110 = store i8 240, i9 %min_y_addr

]]></Node>
<StgValue><ssdm name="store_ln110"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:14 %max_y_addr = getelementptr i8 %max_y, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="max_y_addr"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
for.inc.split:15 %store_ln110 = store i8 0, i9 %max_y_addr

]]></Node>
<StgValue><ssdm name="store_ln110"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:16 %center_is_green_addr = getelementptr i1 %center_is_green, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="center_is_green_addr"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="1" op_1_bw="9">
<![CDATA[
for.inc.split:17 %store_ln111 = store i1 0, i9 %center_is_green_addr

]]></Node>
<StgValue><ssdm name="store_ln111"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:18 %pixel_count_addr = getelementptr i16 %pixel_count, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="pixel_count_addr"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
for.inc.split:19 %store_ln112 = store i16 0, i9 %pixel_count_addr

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:20 %store_ln105 = store i10 %i_5, i10 %i

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:21 %br_ln105 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln105"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0">
<![CDATA[
for.inc235.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="46" name="parent" dir="1" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="parent"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
<port id="47" name="min_x" dir="1" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="min_x"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
<port id="48" name="max_x" dir="1" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="max_x"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
<port id="49" name="min_y" dir="1" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="min_y"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
<port id="50" name="max_y" dir="1" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="max_y"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
<port id="51" name="center_is_green" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="center_is_green"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="52" name="pixel_count" dir="1" iftype="1">
<core>RAM_2P_LUTRAM</core><StgValue><ssdm name="pixel_count"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="54" from="StgValue_53" to="i" fromId="53" toId="4">
</dataflow>
<dataflow id="56" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="55" toId="5">
</dataflow>
<dataflow id="57" from="pixel_count" to="specmemcore_ln0" fromId="52" toId="5">
</dataflow>
<dataflow id="59" from="StgValue_58" to="specmemcore_ln0" fromId="58" toId="5">
</dataflow>
<dataflow id="61" from="StgValue_60" to="specmemcore_ln0" fromId="60" toId="5">
</dataflow>
<dataflow id="63" from="StgValue_62" to="specmemcore_ln0" fromId="62" toId="5">
</dataflow>
<dataflow id="64" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="55" toId="6">
</dataflow>
<dataflow id="65" from="max_y" to="specmemcore_ln0" fromId="50" toId="6">
</dataflow>
<dataflow id="66" from="StgValue_58" to="specmemcore_ln0" fromId="58" toId="6">
</dataflow>
<dataflow id="68" from="StgValue_67" to="specmemcore_ln0" fromId="67" toId="6">
</dataflow>
<dataflow id="69" from="StgValue_62" to="specmemcore_ln0" fromId="62" toId="6">
</dataflow>
<dataflow id="70" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="55" toId="7">
</dataflow>
<dataflow id="71" from="min_y" to="specmemcore_ln0" fromId="49" toId="7">
</dataflow>
<dataflow id="72" from="StgValue_58" to="specmemcore_ln0" fromId="58" toId="7">
</dataflow>
<dataflow id="73" from="StgValue_67" to="specmemcore_ln0" fromId="67" toId="7">
</dataflow>
<dataflow id="74" from="StgValue_62" to="specmemcore_ln0" fromId="62" toId="7">
</dataflow>
<dataflow id="75" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="55" toId="8">
</dataflow>
<dataflow id="76" from="max_x" to="specmemcore_ln0" fromId="48" toId="8">
</dataflow>
<dataflow id="77" from="StgValue_58" to="specmemcore_ln0" fromId="58" toId="8">
</dataflow>
<dataflow id="78" from="StgValue_67" to="specmemcore_ln0" fromId="67" toId="8">
</dataflow>
<dataflow id="79" from="StgValue_62" to="specmemcore_ln0" fromId="62" toId="8">
</dataflow>
<dataflow id="80" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="55" toId="9">
</dataflow>
<dataflow id="81" from="min_x" to="specmemcore_ln0" fromId="47" toId="9">
</dataflow>
<dataflow id="82" from="StgValue_58" to="specmemcore_ln0" fromId="58" toId="9">
</dataflow>
<dataflow id="83" from="StgValue_67" to="specmemcore_ln0" fromId="67" toId="9">
</dataflow>
<dataflow id="84" from="StgValue_62" to="specmemcore_ln0" fromId="62" toId="9">
</dataflow>
<dataflow id="85" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="55" toId="10">
</dataflow>
<dataflow id="86" from="parent" to="specmemcore_ln0" fromId="46" toId="10">
</dataflow>
<dataflow id="87" from="StgValue_58" to="specmemcore_ln0" fromId="58" toId="10">
</dataflow>
<dataflow id="88" from="StgValue_67" to="specmemcore_ln0" fromId="67" toId="10">
</dataflow>
<dataflow id="89" from="StgValue_62" to="specmemcore_ln0" fromId="62" toId="10">
</dataflow>
<dataflow id="91" from="StgValue_90" to="store_ln0" fromId="90" toId="11">
</dataflow>
<dataflow id="92" from="i" to="store_ln0" fromId="4" toId="11">
</dataflow>
<dataflow id="93" from="i" to="i_4" fromId="4" toId="13">
</dataflow>
<dataflow id="94" from="i_4" to="icmp_ln105" fromId="13" toId="14">
</dataflow>
<dataflow id="96" from="StgValue_95" to="icmp_ln105" fromId="95" toId="14">
</dataflow>
<dataflow id="97" from="i_4" to="i_5" fromId="13" toId="15">
</dataflow>
<dataflow id="99" from="StgValue_98" to="i_5" fromId="98" toId="15">
</dataflow>
<dataflow id="100" from="icmp_ln105" to="br_ln105" fromId="14" toId="16">
</dataflow>
<dataflow id="101" from="i_4" to="zext_ln105" fromId="13" toId="17">
</dataflow>
<dataflow id="103" from="_ssdm_op_SpecPipeline" to="specpipeline_ln107" fromId="102" toId="18">
</dataflow>
<dataflow id="104" from="StgValue_53" to="specpipeline_ln107" fromId="53" toId="18">
</dataflow>
<dataflow id="106" from="StgValue_105" to="specpipeline_ln107" fromId="105" toId="18">
</dataflow>
<dataflow id="107" from="StgValue_105" to="specpipeline_ln107" fromId="105" toId="18">
</dataflow>
<dataflow id="108" from="StgValue_105" to="specpipeline_ln107" fromId="105" toId="18">
</dataflow>
<dataflow id="110" from="empty_0" to="specpipeline_ln107" fromId="109" toId="18">
</dataflow>
<dataflow id="112" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln105" fromId="111" toId="19">
</dataflow>
<dataflow id="114" from="StgValue_113" to="speclooptripcount_ln105" fromId="113" toId="19">
</dataflow>
<dataflow id="115" from="StgValue_113" to="speclooptripcount_ln105" fromId="113" toId="19">
</dataflow>
<dataflow id="116" from="StgValue_113" to="speclooptripcount_ln105" fromId="113" toId="19">
</dataflow>
<dataflow id="118" from="_ssdm_op_SpecLoopName" to="specloopname_ln105" fromId="117" toId="20">
</dataflow>
<dataflow id="120" from="empty_11" to="specloopname_ln105" fromId="119" toId="20">
</dataflow>
<dataflow id="121" from="i_4" to="trunc_ln108" fromId="13" toId="21">
</dataflow>
<dataflow id="122" from="trunc_ln108" to="zext_ln108" fromId="21" toId="22">
</dataflow>
<dataflow id="123" from="parent" to="parent_addr" fromId="46" toId="23">
</dataflow>
<dataflow id="125" from="StgValue_124" to="parent_addr" fromId="124" toId="23">
</dataflow>
<dataflow id="126" from="zext_ln105" to="parent_addr" fromId="17" toId="23">
</dataflow>
<dataflow id="127" from="zext_ln108" to="store_ln108" fromId="22" toId="24">
</dataflow>
<dataflow id="128" from="parent_addr" to="store_ln108" fromId="23" toId="24">
</dataflow>
<dataflow id="129" from="min_x" to="min_x_addr" fromId="47" toId="25">
</dataflow>
<dataflow id="130" from="StgValue_124" to="min_x_addr" fromId="124" toId="25">
</dataflow>
<dataflow id="131" from="zext_ln105" to="min_x_addr" fromId="17" toId="25">
</dataflow>
<dataflow id="133" from="StgValue_132" to="store_ln109" fromId="132" toId="26">
</dataflow>
<dataflow id="134" from="min_x_addr" to="store_ln109" fromId="25" toId="26">
</dataflow>
<dataflow id="135" from="max_x" to="max_x_addr" fromId="48" toId="27">
</dataflow>
<dataflow id="136" from="StgValue_124" to="max_x_addr" fromId="124" toId="27">
</dataflow>
<dataflow id="137" from="zext_ln105" to="max_x_addr" fromId="17" toId="27">
</dataflow>
<dataflow id="139" from="StgValue_138" to="store_ln109" fromId="138" toId="28">
</dataflow>
<dataflow id="140" from="max_x_addr" to="store_ln109" fromId="27" toId="28">
</dataflow>
<dataflow id="141" from="min_y" to="min_y_addr" fromId="49" toId="29">
</dataflow>
<dataflow id="142" from="StgValue_124" to="min_y_addr" fromId="124" toId="29">
</dataflow>
<dataflow id="143" from="zext_ln105" to="min_y_addr" fromId="17" toId="29">
</dataflow>
<dataflow id="145" from="StgValue_144" to="store_ln110" fromId="144" toId="30">
</dataflow>
<dataflow id="146" from="min_y_addr" to="store_ln110" fromId="29" toId="30">
</dataflow>
<dataflow id="147" from="max_y" to="max_y_addr" fromId="50" toId="31">
</dataflow>
<dataflow id="148" from="StgValue_124" to="max_y_addr" fromId="124" toId="31">
</dataflow>
<dataflow id="149" from="zext_ln105" to="max_y_addr" fromId="17" toId="31">
</dataflow>
<dataflow id="151" from="StgValue_150" to="store_ln110" fromId="150" toId="32">
</dataflow>
<dataflow id="152" from="max_y_addr" to="store_ln110" fromId="31" toId="32">
</dataflow>
<dataflow id="153" from="center_is_green" to="center_is_green_addr" fromId="51" toId="33">
</dataflow>
<dataflow id="154" from="StgValue_124" to="center_is_green_addr" fromId="124" toId="33">
</dataflow>
<dataflow id="155" from="zext_ln105" to="center_is_green_addr" fromId="17" toId="33">
</dataflow>
<dataflow id="157" from="StgValue_156" to="store_ln111" fromId="156" toId="34">
</dataflow>
<dataflow id="158" from="center_is_green_addr" to="store_ln111" fromId="33" toId="34">
</dataflow>
<dataflow id="159" from="pixel_count" to="pixel_count_addr" fromId="52" toId="35">
</dataflow>
<dataflow id="160" from="StgValue_124" to="pixel_count_addr" fromId="124" toId="35">
</dataflow>
<dataflow id="161" from="zext_ln105" to="pixel_count_addr" fromId="17" toId="35">
</dataflow>
<dataflow id="163" from="StgValue_162" to="store_ln112" fromId="162" toId="36">
</dataflow>
<dataflow id="164" from="pixel_count_addr" to="store_ln112" fromId="35" toId="36">
</dataflow>
<dataflow id="165" from="i_5" to="store_ln105" fromId="15" toId="37">
</dataflow>
<dataflow id="166" from="i" to="store_ln105" fromId="4" toId="37">
</dataflow>
<dataflow id="167" from="icmp_ln105" to="StgValue_2" fromId="14" toId="2">
</dataflow>
</dataflows>


</stg>
