/* Generated by Yosys 0.44+20 (git sha1 5fb3c0b1d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3) */

module \$paramod$7c4142ec5efe02ac2b641912058d7ad3c8e770b6\MuxKey (out, key, lut);
  wire _0_;
  input [1:0] key;
  wire [1:0] key;
  input [15:0] lut;
  wire [15:0] lut;
  output [1:0] out;
  wire [1:0] out;
  LOGIC0_X1 _1_ (
    .Z(_0_)
  );
  \$paramod$c44997bd4209540e6eefebce7e7612707e0ddf71\MuxKeyInternal  i0 (
    .default_out({ _0_, _0_ }),
    .key(key),
    .lut(lut),
    .out(out)
  );
endmodule

module \$paramod$c44997bd4209540e6eefebce7e7612707e0ddf71\MuxKeyInternal (out, key, default_out, lut);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  wire _16_;
  wire _17_;
  wire _18_;
  wire _19_;
  wire _20_;
  wire _21_;
  wire _22_;
  wire _23_;
  wire _24_;
  wire _25_;
  wire _26_;
  wire _27_;
  wire _28_;
  wire _29_;
  wire _30_;
  wire _31_;
  wire _32_;
  wire _33_;
  wire _34_;
  wire _35_;
  input [1:0] default_out;
  wire [1:0] default_out;
  input [1:0] key;
  wire [1:0] key;
  input [15:0] lut;
  wire [15:0] lut;
  output [1:0] out;
  wire [1:0] out;
  XNOR2_X2 _36_ (
    .A(_01_),
    .B(_15_),
    .ZN(_18_)
  );
  XNOR2_X2 _37_ (
    .A(_00_),
    .B(_14_),
    .ZN(_19_)
  );
  NAND3_X1 _38_ (
    .A1(_18_),
    .A2(_19_),
    .A3(_12_),
    .ZN(_20_)
  );
  XNOR2_X2 _39_ (
    .A(_11_),
    .B(_01_),
    .ZN(_21_)
  );
  XNOR2_X2 _40_ (
    .A(_10_),
    .B(_00_),
    .ZN(_22_)
  );
  NAND3_X1 _41_ (
    .A1(_21_),
    .A2(_22_),
    .A3(_02_),
    .ZN(_23_)
  );
  XNOR2_X2 _42_ (
    .A(_01_),
    .B(_08_),
    .ZN(_24_)
  );
  XNOR2_X2 _43_ (
    .A(_00_),
    .B(_07_),
    .ZN(_25_)
  );
  NAND3_X1 _44_ (
    .A1(_24_),
    .A2(_25_),
    .A3(_05_),
    .ZN(_26_)
  );
  XNOR2_X2 _45_ (
    .A(_01_),
    .B(_04_),
    .ZN(_27_)
  );
  XNOR2_X2 _46_ (
    .A(_00_),
    .B(_03_),
    .ZN(_28_)
  );
  NAND3_X1 _47_ (
    .A1(_27_),
    .A2(_28_),
    .A3(_16_),
    .ZN(_29_)
  );
  NAND4_X1 _48_ (
    .A1(_20_),
    .A2(_23_),
    .A3(_26_),
    .A4(_29_),
    .ZN(_34_)
  );
  NAND3_X1 _49_ (
    .A1(_18_),
    .A2(_19_),
    .A3(_13_),
    .ZN(_30_)
  );
  NAND3_X1 _50_ (
    .A1(_21_),
    .A2(_22_),
    .A3(_09_),
    .ZN(_31_)
  );
  NAND3_X1 _51_ (
    .A1(_24_),
    .A2(_25_),
    .A3(_06_),
    .ZN(_32_)
  );
  NAND3_X1 _52_ (
    .A1(_27_),
    .A2(_28_),
    .A3(_17_),
    .ZN(_33_)
  );
  NAND4_X1 _53_ (
    .A1(_30_),
    .A2(_31_),
    .A3(_32_),
    .A4(_33_),
    .ZN(_35_)
  );
  BUF_X1 _54_ (
    .A(lut[2]),
    .Z(_10_)
  );
  BUF_X1 _55_ (
    .A(key[0]),
    .Z(_00_)
  );
  BUF_X1 _56_ (
    .A(lut[3]),
    .Z(_11_)
  );
  BUF_X1 _57_ (
    .A(key[1]),
    .Z(_01_)
  );
  BUF_X1 _58_ (
    .A(lut[0]),
    .Z(_02_)
  );
  BUF_X1 _59_ (
    .A(lut[6]),
    .Z(_14_)
  );
  BUF_X1 _60_ (
    .A(lut[7]),
    .Z(_15_)
  );
  BUF_X1 _61_ (
    .A(lut[4]),
    .Z(_12_)
  );
  BUF_X1 _62_ (
    .A(lut[10]),
    .Z(_03_)
  );
  BUF_X1 _63_ (
    .A(lut[11]),
    .Z(_04_)
  );
  BUF_X1 _64_ (
    .A(lut[8]),
    .Z(_16_)
  );
  BUF_X1 _65_ (
    .A(lut[14]),
    .Z(_07_)
  );
  BUF_X1 _66_ (
    .A(lut[15]),
    .Z(_08_)
  );
  BUF_X1 _67_ (
    .A(lut[12]),
    .Z(_05_)
  );
  BUF_X1 _68_ (
    .A(_34_),
    .Z(out[0])
  );
  BUF_X1 _69_ (
    .A(lut[1]),
    .Z(_09_)
  );
  BUF_X1 _70_ (
    .A(lut[5]),
    .Z(_13_)
  );
  BUF_X1 _71_ (
    .A(lut[9]),
    .Z(_17_)
  );
  BUF_X1 _72_ (
    .A(lut[13]),
    .Z(_06_)
  );
  BUF_X1 _73_ (
    .A(_35_),
    .Z(out[1])
  );
endmodule

module top(a, s, y);
  wire _0_;
  wire _1_;
  input [7:0] a;
  wire [7:0] a;
  input [1:0] s;
  wire [1:0] s;
  output [1:0] y;
  wire [1:0] y;
  LOGIC1_X1 _2_ (
    .Z(_0_)
  );
  LOGIC0_X1 _3_ (
    .Z(_1_)
  );
  \$paramod$7c4142ec5efe02ac2b641912058d7ad3c8e770b6\MuxKey  i0 (
    .key(s),
    .lut({ _1_, _1_, a[1:0], _1_, _0_, a[3:2], _0_, _1_, a[5:4], _0_, _0_, a[7:6] }),
    .out(y)
  );
endmodule
