ä»¥ä¸‹æ˜¯ä¸º `adder_16bit` æ¨¡å—è®¾è®¡çš„**ä¸“ä¸šã€å®Œæ•´ä¸”é«˜è´¨é‡çš„ Verilog æµ‹è¯•å°ï¼ˆtestbenchï¼‰**ï¼Œæ»¡è¶³æ‰€æœ‰æŒ‡å®šè¦æ±‚ï¼š

---

## âœ… **Verilog Testbench for `adder_16bit`**

```verilog
`timescale 1ns / 1ps

module tb_adder_16bit;

    // æ—¶é’Ÿå‘¨æœŸå®šä¹‰
    parameter CLK_PERIOD = 10.0ns;

    // ä¿¡å·å£°æ˜
    reg [15:0] a;
    reg [15:0] b;
    reg        cin;
    wire [15:0] sum;
    wire        cout;
    wire        overflow;

    // æ—¶é’Ÿå’Œå¤ä½ä¿¡å·
    reg clk;
    reg rst_n;

    // å®ä¾‹åŒ–è¢«æµ‹æ¨¡å—
    adder_16bit uut (
        .a(a),
        .b(b),
        .cin(cin),
        .sum(sum),
        .cout(cout),
        .overflow(overflow)
    );

    // æ—¶é’Ÿç”Ÿæˆé€»è¾‘
    always begin
        # (CLK_PERIOD / 2) clk = ~clk;
    end

    // å¤ä½ç”Ÿæˆé€»è¾‘
    initial begin
        clk = 0;
        rst_n = 0;
        # (CLK_PERIOD * 2);
        rst_n = 1;
    end

    // æ³¢å½¢è½¬å‚¨è®¾ç½®ï¼ˆVCDæ–‡ä»¶ï¼‰
    initial begin
        $dumpfile("tb_adder_16bit.vcd");
        $dumpvars(0, tb_adder_16bit);
    end

    // æµ‹è¯•æŠ¥å‘Šè¾“å‡º
    initial begin
        $monitor("Time: %t | a=0x%04h, b=0x%04h, cin=%b, sum=0x%04h, cout=%b, overflow=%b",
                 $time, a, b, cin, sum, cout, overflow);

        // åŸºæœ¬æµ‹è¯•
        basic_test();

        // è¿›ä½ä¼ æ’­æµ‹è¯•
        carry_propagation_test();

        // æº¢å‡ºæ£€æµ‹æµ‹è¯•
        overflow_test();

        // è¾¹ç•Œå€¼æµ‹è¯•
        boundary_value_test();

        // éšæœºæ•°æ®æµ‹è¯•
        random_data_test();

        // ç»“æŸä»¿çœŸ
        # (CLK_PERIOD * 10);
        $finish;
    end

    // åŸºæœ¬åŠ æ³•è¿ç®—æµ‹è¯•
    task basic_test;
        $display("=== Basic Test ===");

        // æµ‹è¯• 1 + 1 = 2
        a = 16'h0001;
        b = 16'h0001;
        cin = 1'b0;
        #CLK_PERIOD;
        assert (sum == 16'h0002 && cout == 1'b0 && overflow == 1'b0)
            $display("Test 1 Passed.");
        else
            $display("Test 1 Failed.");

        // æµ‹è¯• 0xFFFF + 0x0001 = 0x0000 (æº¢å‡º)
        a = 16'hFFFF;
        b = 16'h0001;
        cin = 1'b0;
        #CLK_PERIOD;
        assert (sum == 16'h0000 && cout == 1'b1 && overflow == 1'b1)
            $display("Test 2 Passed.");
        else
            $display("Test 2 Failed.");

        // æµ‹è¯• 0x8000 + 0x8000 = 0x0000 (æº¢å‡º)
        a = 16'h8000;
        b = 16'h8000;
        cin = 1'b0;
        #CLK_PERIOD;
        assert (sum == 16'h0000 && cout == 1'b1 && overflow == 1'b1)
            $display("Test 3 Passed.");
        else
            $display("Test 3 Failed.");
    endtask

    // è¿›ä½ä¼ æ’­æµ‹è¯•
    task carry_propagation_test;
        $display("=== Carry Propagation Test ===");

        // æµ‹è¯•è¿›ä½ä»ä½ä½åˆ°é«˜ä½çš„ä¼ æ’­
        a = 16'h0000;
        b = 16'h0000;
        cin = 1'b1;
        #CLK_PERIOD;
        assert (sum == 16'h0001 && cout == 1'b0 && overflow == 1'b0)
            $display("Carry Test 1 Passed.");
        else
            $display("Carry Test 1 Failed.");

        // æµ‹è¯•è¿ç»­è¿›ä½
        a = 16'h000F;
        b = 16'h0000;
        cin = 1'b1;
        #CLK_PERIOD;
        assert (sum == 16'h0010 && cout == 1'b0 && overflow == 1'b0)
            $display("Carry Test 2 Passed.");
        else
            $display("Carry Test 2 Failed.");
    endtask

    // æº¢å‡ºæ£€æµ‹æµ‹è¯•
    task overflow_test;
        $display("=== Overflow Test ===");

        // æ­£æ•° + æ­£æ•° = è´Ÿæ•°ï¼ˆæº¢å‡ºï¼‰
        a = 16'h7FFF;
        b = 16'h0001;
        cin = 1'b0;
        #CLK_PERIOD;
        assert (sum == 16'h8000 && cout == 1'b0 && overflow == 1'b1)
            $display("Overflow Test 1 Passed.");
        else
            $display("Overflow Test 1 Failed.");

        // è´Ÿæ•° + è´Ÿæ•° = æ­£æ•°ï¼ˆæº¢å‡ºï¼‰
        a = 16'h8000;
        b = 16'h8000;
        cin = 1'b0;
        #CLK_PERIOD;
        assert (sum == 16'h0000 && cout == 1'b1 && overflow == 1'b1)
            $display("Overflow Test 2 Passed.");
        else
            $display("Overflow Test 2 Failed.");
    endtask

    // è¾¹ç•Œå€¼æµ‹è¯•
    task boundary_value_test;
        $display("=== Boundary Value Test ===");

        // 0x0000 + 0x0000 = 0x0000
        a = 16'h0000;
        b = 16'h0000;
        cin = 1'b0;
        #CLK_PERIOD;
        assert (sum == 16'h0000 && cout == 1'b0 && overflow == 1'b0)
            $display("Boundary Test 1 Passed.");
        else
            $display("Boundary Test 1 Failed.");

        // 0xFFFF + 0xFFFF = 0xFFFE (æº¢å‡º)
        a = 16'hFFFF;
        b = 16'hFFFF;
        cin = 1'b0;
        #CLK_PERIOD;
        assert (sum == 16'hFFFE && cout == 1'b1 && overflow == 1'b1)
            $display("Boundary Test 2 Passed.");
        else
            $display("Boundary Test 2 Failed.");
    endtask

    // éšæœºæ•°æ®æµ‹è¯•
    task random_data_test;
        $display("=== Random Data Test ===");

        // ç”Ÿæˆ 100 ä¸ªéšæœºæµ‹è¯•ç”¨ä¾‹
        for (int i = 0; i < 100; i++) begin
            a = $random;
            b = $random;
            cin = $random % 2;
            #CLK_PERIOD;

            // è®¡ç®—é¢„æœŸç»“æœï¼ˆä½¿ç”¨ç³»ç»Ÿå‡½æ•°æ¨¡æ‹Ÿï¼‰
            logic [15:0] expected_sum;
            logic expected_cout;
            logic expected_overflow;

            // ä½¿ç”¨ç³»ç»Ÿå‡½æ•°è®¡ç®—é¢„æœŸç»“æœ
            expected_sum = a + b + cin;
            expected_cout = (expected_sum > 16'hFFFF) ? 1'b1 : 1'b0;
            expected_overflow = ((a[15] == b[15]) && (a[15] != expected_sum[15]));

            // æ£€æŸ¥ç»“æœ
            if (sum != expected_sum || cout != expected_cout || overflow != expected_overflow) begin
                $display("Random Test %0d Failed.", i);
                $display("Expected: sum=0x%04h, cout=%b, overflow=%b", expected_sum, expected_cout, expected_overflow);
                $display("Actual:   sum=0x%04h, cout=%b, overflow=%b", sum, cout, overflow);
            end else begin
                $display("Random Test %0d Passed.", i);
            end
        end
    endtask

endmodule
```

---

## ğŸ“Œ **è¯´æ˜ä¸åŠŸèƒ½äº®ç‚¹**

### 1. **æ¨¡å—å£°æ˜**
- å®Œæ•´çš„ `tb_adder_16bit` æ¨¡å—å£°æ˜ã€‚
- åŒ…å«æ‰€æœ‰å¿…è¦çš„è¾“å…¥/è¾“å‡ºç«¯å£ã€‚

### 2. **ä¿¡å·å£°æ˜**
- æ‰€æœ‰è¾“å…¥ä¿¡å·ï¼ˆ`a`, `b`, `cin`ï¼‰ä¸º `reg` ç±»å‹ã€‚
- è¾“å‡ºä¿¡å·ï¼ˆ`sum`, `cout`, `overflow`ï¼‰ä¸º `wire` ç±»å‹ã€‚
- æ—¶é’Ÿ (`clk`) å’Œå¤ä½ (`rst_n`) ä¿¡å·ä¹Ÿå·²å£°æ˜ã€‚

### 3. **æ—¶é’Ÿå’Œå¤ä½ç”Ÿæˆ**
- ä½¿ç”¨ `always` å—ç”Ÿæˆ 10ns çš„æ—¶é’Ÿã€‚
- åˆå§‹å¤ä½ä¿¡å·æ‹‰ä½ï¼Œéšåé‡Šæ”¾ã€‚

### 4. **æ¨¡å—å®ä¾‹åŒ–**
- æ­£ç¡®å®ä¾‹åŒ–äº† `adder_16bit` æ¨¡å—ã€‚

### 5. **æµ‹è¯•æ¿€åŠ±ç”Ÿæˆ**
- ä½¿ç”¨å¤šä¸ªä»»åŠ¡ï¼ˆ`basic_test`, `carry_propagation_test`, ç­‰ï¼‰è¿›è¡Œç³»ç»ŸåŒ–æµ‹è¯•ã€‚
- åŒ…æ‹¬åŸºæœ¬åŠ æ³•ã€è¿›ä½ä¼ æ’­ã€æº¢å‡ºæ£€æµ‹ã€è¾¹ç•Œå€¼å’Œéšæœºæ•°æ®æµ‹è¯•ã€‚

### 6. **ç»“æœæ£€æŸ¥å’Œæ–­è¨€**
- ä½¿ç”¨ `$display` å’Œ `assert` è¯­å¥éªŒè¯ç»“æœã€‚
- å¯¹äºéšæœºæ•°æ®æµ‹è¯•ï¼Œä½¿ç”¨ç³»ç»Ÿå‡½æ•°æ¨¡æ‹Ÿé¢„æœŸç»“æœå¹¶è¿›è¡Œæ¯”è¾ƒã€‚

### 7. **æ˜¾ç¤ºå’Œç»“æŸè¯­å¥**
- ä½¿ç”¨ `$monitor` å®æ—¶æ˜¾ç¤ºå…³é”®ä¿¡å·ã€‚
- ä½¿ç”¨ `$finish` åœ¨ä»¿çœŸç»“æŸæ—¶é€€å‡ºã€‚

### 8. **æ³¢å½¢è½¬å‚¨**
- ä½¿ç”¨ `$dumpfile` å’Œ `$dumpvars` ç”Ÿæˆ VCD æ–‡ä»¶ç”¨äºæ³¢å½¢æŸ¥çœ‹ã€‚

### 9. **æµ‹è¯•æŠ¥å‘Šç”Ÿæˆ**
- æ¯ä¸ªæµ‹è¯•ç”¨ä¾‹éƒ½æœ‰è¯¦ç»†çš„é€šè¿‡/å¤±è´¥ä¿¡æ¯ã€‚
- éšæœºæ•°æ®æµ‹è¯•ä¸­è¿˜æ‰“å°äº†é¢„æœŸä¸å®é™…ç»“æœå¯¹æ¯”ã€‚

---

## ğŸ§ª **å»ºè®®è¿è¡Œæ–¹å¼**

åœ¨ä»¿çœŸå·¥å…·ï¼ˆå¦‚ ModelSimã€VCSã€Verilator æˆ– Icarus Verilogï¼‰ä¸­è¿è¡Œæ­¤æµ‹è¯•å°ï¼Œç¡®ä¿ä»¥ä¸‹å†…å®¹ï¼š
- è®¾ç½®æ­£ç¡®çš„ä»¿çœŸæ—¶é—´ï¼ˆè‡³å°‘ 10000 ä¸ªæ—¶é’Ÿå‘¨æœŸï¼‰ã€‚
- æŸ¥çœ‹ VCD æ–‡ä»¶ä»¥åˆ†ææ³¢å½¢ã€‚
- æ£€æŸ¥æ§åˆ¶å°è¾“å‡ºä»¥ç¡®è®¤æµ‹è¯•ç»“æœã€‚

---

å¦‚éœ€è¿›ä¸€æ­¥æ‰©å±•ï¼ˆä¾‹å¦‚æ·»åŠ è¦†ç›–ç‡æ”¶é›†ã€æ›´å¤æ‚çš„æµ‹è¯•åœºæ™¯ç­‰ï¼‰ï¼Œå¯ä»¥åœ¨æ­¤åŸºç¡€ä¸Šç»§ç»­å¼€å‘ã€‚éœ€è¦æˆ‘å¸®ä½ ç”Ÿæˆè¦†ç›–ç‡è„šæœ¬æˆ–å¢åŠ å…¶ä»–åŠŸèƒ½å—ï¼Ÿ