# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../RNI.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../RNI.gen/sources_1/bd/design_1/ipshared/aed8/hdl" --include "../../../../RNI.gen/sources_1/bd/design_1/ipshared/f209/hdl/verilog" --include "/tools/Xilinx/Vivado/2023.1/data/xilinx_vip/include" \
"../../../../RNI.ip_user_files/bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../../RNI.ip_user_files/bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../../RNI.gen/sources_1/bd/design_1/ipshared/f209/hdl/verilog/RNI_control_s_axi.v" \
"../../../../RNI.gen/sources_1/bd/design_1/ipshared/f209/hdl/verilog/RNI_flow_control_loop_pipe_sequential_init.v" \
"../../../../RNI.gen/sources_1/bd/design_1/ipshared/f209/hdl/verilog/RNI_hls_deadlock_idx0_monitor.v" \
"../../../../RNI.gen/sources_1/bd/design_1/ipshared/f209/hdl/verilog/RNI_inner_layer.v" \
"../../../../RNI.gen/sources_1/bd/design_1/ipshared/f209/hdl/verilog/RNI_inner_layer_NEURONS_INDEX_ROM_AUTO_1R.v" \
"../../../../RNI.gen/sources_1/bd/design_1/ipshared/f209/hdl/verilog/RNI_inner_layer_NEURONS_MEMBRANE_RAM_AUTO_1R1W.v" \
"../../../../RNI.gen/sources_1/bd/design_1/ipshared/f209/hdl/verilog/RNI_inner_layer_Pipeline_NEURONS_STATE_RESET_LOOP.v" \
"../../../../RNI.gen/sources_1/bd/design_1/ipshared/f209/hdl/verilog/RNI_inner_layer_Pipeline_WEIGHTS_LOOP.v" \
"../../../../RNI.gen/sources_1/bd/design_1/ipshared/f209/hdl/verilog/RNI_inner_layer_Pipeline_WEIGHTS_LOOP_WEIGHTS_ROM_AUTO_1R.v" \
"../../../../RNI.gen/sources_1/bd/design_1/ipshared/f209/hdl/verilog/RNI_inner_layer_WEIGHTS_INDEX_ROM_AUTO_1R.v" \
"../../../../RNI.gen/sources_1/bd/design_1/ipshared/f209/hdl/verilog/RNI_NEURONS_STATE_RAM_AUTO_1R1W.v" \
"../../../../RNI.gen/sources_1/bd/design_1/ipshared/f209/hdl/verilog/RNI_regslice_both.v" \
"../../../../RNI.gen/sources_1/bd/design_1/ipshared/f209/hdl/verilog/RNI.v" \
"../../../../RNI.ip_user_files/bd/design_1/ip/design_1_RNI_1_0/sim/design_1_RNI_1_0.v" \
"../../../../RNI.ip_user_files/bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../../RNI.ip_user_files/bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v" \
"../../../../RNI.ip_user_files/bd/design_1/ip/design_1_auto_us_0/sim/design_1_auto_us_0.v" \
"../../../../RNI.ip_user_files/bd/design_1/ip/design_1_auto_pc_2/sim/design_1_auto_pc_2.v" \
"../../../../RNI.ip_user_files/bd/design_1/ip/design_1_auto_us_1/sim/design_1_auto_us_1.v" \
"../../../../RNI.ip_user_files/bd/design_1/sim/design_1.v" \
"../../../../RNI.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
