/* Copyright (c) 2013-2016, The Linux Foundation. All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 and
 * only version 2 as published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

/memreserve/ 0x00000000 0x00001000;

#include <dt-bindings/interrupt-controller/arm-gic.h>
#include <dt-bindings/clock/qcom,gcc-msm8994.h>
#include <dt-bindings/clock/msm-clocks-8994.h>
#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/pinctrl/qcom,pmic-gpio.h>

/ {
	model = "Qualcomm Technologies, Inc. MSM 8992";
	compatible = "qcom,msm8992";
	qcom,msm-id = <251 0>, <252 0>;
	qcom,pmic-id = <0x10009 0x1000A 0x0 0x0>;
	interrupt-parent = <&intc>;

	#address-cells = <2>;
	#size-cells = <2>;

	chosen { };

	aliases {
	};

	cpus {
		#address-cells = <2>;
		#size-cells = <0>;
		cpu-map {
			cluster0 {
				core0 {
					cpu = <&CPU0>;
				};
			};
		};

		CPU0: cpu@0 {
			device_type = "cpu";
			compatible = "arm,cortex-a53", "arm,armv8";
			reg = <0x0 0x0>;
			enable-method = "psci";
			/*qcom,acc = <&acc0>;
			qcom,ldo = <&ldo0>; */
			 next-level-cache = <&L2_0>;
			// The currents(uA) correspond to the frequencies in the
			// frequency table.
			current = < 18250 //384000 kHZ
			            24330 //460800 kHZ
			            26920 //600000 kHZ
			            34600 //672000 kHz
			            38150 //787200 kHZ
			            46880 //864000 kHZ
			            55940 //960000 kHZ
			            81740 //1248000 kHZ
			            105870>; //1440000 kHZ
			L2_0: l2-cache {
			      compatible = "cache";
			      cache-level = <2>;
			};
			/** TODO
			L1_I_0: l1-icache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x9040>;
			};
			L1_D_0: l1-dcache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x9040>;
			}; **/
		};
	};

	soc: soc { };

	memory {
		#address-cells = <2>;
		#size-cells = <2>;

		device_type = "memory";
		reg = <0 0 0 0>;

		peripheral_mem: peripheral_region@0 {
			linux,reserve-contiguous-region;
			linux,reserve-region;
			linux,remove-completely;
			reg = <0x0 0x07400000 0x0 0x1c00000>;
			label = "peripheral_mem";
		};
	};

	reserved-memory {
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;

		smem_region: smem@6a00000 {
			reg = <0x0 0x6a00000 0x0 0x200000>;
			no-map;
		};
	};


	smd_rpm: smd {
		compatible = "qcom,smd";

                rpm {
                        interrupts = <GIC_SPI 168 IRQ_TYPE_EDGE_RISING>;
                        qcom,ipc = <&apcs 8 0>;
                        qcom,smd-edge = <15>;
			qcom,local-pid = <0>;
			qcom,remote-pid = <6>;

                        rpm_requests {
                                compatible = "qcom,rpm-msm8994";
                                qcom,smd-channels = "rpm_requests";

				smd_quirks: qcom,smd_quirks {
					compatible = "qcom,smd_quirks";
					qcom,initial-tx-state = <2>;
				};

				rpmcc: qcom,rpmcc {
                                        compatible = "qcom,rpmcc-msm8994", "qcom,rpmcc";
                                        #clock-cells = <1>;
                                };

				smd_rpm_regulators: pm8994-regulators {
					compatible = "qcom,rpm-pm8994-regulators";

					pm8994_s1: s1 {};
					pm8994_s2: s2 {};
			                 pm8994_s3: s3 {};
			                 pm8994_s4: s4 {};
			                 pm8994_s5: s5 {};
			                 pm8994_s7: s7 {};

			                 pm8994_l1: l1 {};
			                 pm8994_l2: l2 {};
			                 pm8994_l3: l3 {};
			                 pm8994_l4: l4 {};
			                 pm8994_l6: l6 {};
			                 pm8994_l8: l8 {};
			                 pm8994_l9: l9 {};
					pm8994_l10: l10 {};
					pm8994_l11: l11 {};
					pm8994_l12: l12 {};
					pm8994_l13: l13 {};
					pm8994_l14: l14 {};
					pm8994_l15: l15 {};
					pm8994_l16: l16 {};
					pm8994_l17: l17 {};
					pm8994_l18: l18 {};
					pm8994_l19: l19 {};
					pm8994_l20: l20 {};
					pm8994_l21: l21 {};
					pm8994_l22: l22 {};
					pm8994_l23: l23 {};
					pm8994_l24: l24 {};
					pm8994_l25: l25 {};
					pm8994_l26: l26 {};
					pm8994_l28: l27 {};
					pm8994_l29: l29 {};
					pm8994_l30: l30 {};
					pm8994_l31: l31 {};
					pm8994_l32: l32 {};
				};
			};
                };
	};  /* End SMD */
};

&soc {
	#address-cells = <1>;
	#size-cells = <1>;
	ranges = <0 0 0 0xffffffff>;
	compatible = "simple-bus";

	intc: interrupt-controller@f9000000 {
		compatible = "qcom,msm-qgic2";
		interrupt-controller;
		#interrupt-cells = <3>;
		reg = <0xf9000000 0x1000>,
		      <0xf9002000 0x1000>;
	};

	apcs: syscon@0xf900d000 {
		compatible = "syscon";
		reg = <0xf900d000 0x2000>;
	};

	timer {
		compatible = "arm,armv8-timer";
		interrupts = <1 2 0xf08>,
			     <1 3 0xf08>,
			     <1 4 0xf08>,
			     <1 1 0xf08>;
		clock-frequency = <19200000>;
	};

	timer@f9020000 {
		#address-cells = <1>;
		#size-cells = <1>;
		ranges;
		compatible = "arm,armv7-timer-mem";
		reg = <0xf9020000 0x1000>;
		clock-frequency = <19200000>;

		frame@f9021000 {
			frame-number = <0>;
			interrupts = <0 9 0x4>,
				     <0 8 0x4>;
			reg = <0xf9021000 0x1000>,
			      <0xf9022000 0x1000>;
		};

		frame@f9023000 {
			frame-number = <1>;
			interrupts = <0 10 0x4>;
			reg = <0xf9023000 0x1000>;
			status = "disabled";
		};

		frame@f9024000 {
			frame-number = <2>;
			interrupts = <0 11 0x4>;
			reg = <0xf9024000 0x1000>;
			status = "disabled";
		};

		frame@f9025000 {
			frame-number = <3>;
			interrupts = <0 12 0x4>;
			reg = <0xf9025000 0x1000>;
			status = "disabled";
		};

		frame@f9026000 {
			frame-number = <4>;
			interrupts = <0 13 0x4>;
			reg = <0xf9026000 0x1000>;
			status = "disabled";
		};

		frame@f9027000 {
			frame-number = <5>;
			interrupts = <0 14 0x4>;
			reg = <0xf9027000 0x1000>;
			status = "disabled";
		};

		frame@f9028000 {
			frame-number = <6>;
			interrupts = <0 15 0x4>;
			reg = <0xf9028000 0x1000>;
			status = "disabled";
		};
	};

	restart@fc4ab000 {
		compatible = "qcom,pshold";
		reg = <0xfc4ab000 0x4>;
	};

	msmgpio: pinctrl@fd510000 {
                /*compatible = "qcom,msm8992-pinctrl";*/
		compatible = "qcom,msm8994-pinctrl", "qcom,msm8974-pinctrl";
                reg = <0xfd510000 0x4000>;
                interrupts = <GIC_SPI 208 IRQ_TYPE_LEVEL_HIGH>;
                gpio-controller;
                #gpio-cells = <2>;
                interrupt-controller;
                #interrupt-cells = <2>;
        };

	blsp1_uart2: serial@f991e000 {
		compatible = "qcom,msm-uartdm-v1.4", "qcom,msm-uartdm";
		reg = <0xf991e000 0x1000>;
		interrupts = <0 108 0>;
		status = "disabled";
		clock-names = "core", "iface";
		clocks = <&clock_gcc GCC_BLSP1_UART2_APPS_CLK>,
			<&clock_gcc GCC_BLSP1_AHB_CLK>;
	};

	blsp1_uart5: serial@f9922000 {
		compatible = "qcom,msm-uartdm-v1.4", "qcom,msm-uartdm";
		reg = <0xf9922000 0x1000>;
		interrupts = <0 112 0>;
		status = "disabled";
		clock-names = "core", "iface";
		clocks = <&clock_gcc clk_gcc_blsp1_uart5_apps_clk>,
			 <&clock_gcc clk_gcc_blsp1_ahb_clk>;
	};

	clock_gcc: qcom,gcc@fc400000 {
		compatible = "qcom,gcc-8994";
		#clock-cells = <1>;
		#reset-cells = <1>;
		#power-domain-cells = <1>;
		reg = <0xfc400000 0x2000>;
		clock-names = "xo", "xo_a_clk";
	};

	/* from 3.10 arch/arm64/boot/dts/lge/msm8992-bullhead.dtsi */
	sdhci1: qcom,sdhci@f9824900 {
		compatible = "qcom,sdhci-msm-v4";
		reg = <0xf9824900 0x1a0>, <0xf9824000 0x800>;
		reg-names = "hc_mem", "core_mem";

		interrupts = <0 123 0>, <0 138 0>;
		interrupt-names = "hc_irq", "pwr_irq";

		clocks = <&clock_gcc GCC_SDCC1_APPS_CLK>, <&clock_gcc GCC_SDCC1_AHB_CLK>;
		clock-names = "core", "iface";
		status = "okay";
		bus-width = <8>;

		pinctrl-names = "default", "sleep";
		pinctrl-0 = <&sdc1_clk_on &sdc1_cmd_on &sdc1_data_on &sdc1_rclk_on>;
		pinctrl-1 = <&sdc1_clk_off &sdc1_cmd_off &sdc1_data_off &sdc1_rclk_off>;

		non-removable;
		vdd-supply = <&pm8994_l20>;
		qcom,vdd-voltage-level = <2950000 2950000>;
		qcom,vdd-current-level = <200 570000>;

		vdd-io-supply = <&pm8994_s4>;
		qcom,vdd-io-voltage-level = <1800000 1800000>;
		qcom,vdd-io-current-level = <200 325000>;
		regulator-always-on;

		/** this is going away with the updated MMC patches */
		vmmc-supply = <&pm8994_l20>;
		vqmmc-supply = <&pm8994_s4>;

	};


        blsp_i2c2: i2c@f9924000 {
               status = "okay";
               compatible = "qcom,i2c-qup-v2.1.1";
               reg = <0xf9924000 0x1000>;
               interrupts = <0 96 IRQ_TYPE_NONE>;
               clocks = <&clock_gcc GCC_BLSP1_QUP2_I2C_APPS_CLK>, <&clock_gcc GCC_BLSP1_AHB_CLK>;
               clock-names = "core", "iface";
               #address-cells = <1>;
               #size-cells = <0>;
	       pinctrl-names = "default", "sleep";
               pinctrl-0 = <&i2c2_default>;
               pinctrl-1 = <&i2c2_sleep>;
		/****
	       dmas = <&dma_blsp1 14 64 0x20000020 0x20>,
                        <&dma_blsp1 15 32 0x20000020 0x20>;
		***/
		dmas = <&blsp_dma1 0>, <&blsp_dma1 1>;
		dma-names = "rx", "tx";
        };

	//TODO: Ask QC people how to figure out the BAM address. 
	// There used to be a 'qcom,disable-dma' in 8992 3.10 what gives?

	blsp_dma1: dma@f9904000 { /* BLSP1 */
                compatible = "qcom,bam-v1.4.0";
                reg = <0xf9904000 0x19000>;
                interrupts = <0 238 0>;
		clocks = <&clock_gcc GCC_BLSP1_AHB_CLK>;
		clock-names = "bam_clk";
                #dma-cells = <4>; /* JRM this may be 1 not sure*/
		qcom,ee = <0>;
		status = "okay";
        };

/****
        blsp_dma2: dma@f9944000 {
                #dma-cells = <4>;
                compatible = "qcom,bam-v1.4.0";
                reg = <0xf9944000 0x19000>;
                interrupts = <0 239 0>;
        };

	sdhci2: qcom,sdhci@f98a4900 {
		compatible = "qcom,sdhci-msm-v4";
		reg = <0xf98a4900 0x11c>, <0xf98a4000 0x800>;
		reg-names = "hc_mem", "core_mem";
		interrupts = <0 125 0>, <0 221 0>;
		interrupt-names = "hc_irq", "pwr_irq";
		clocks = <&clock_gcc GCC_SDCC2_APPS_CLK>,
			<&clock_gcc GCC_SDCC2_AHB_CLK>;
		clock-names = "core", "iface";
		status = "disabled";
		bus-width = <4>;
	};

****/		


	cpubw: qcom,cpubw {
		compatible = "qcom,devbw";
		governor = "cpufreq";
		qcom,src-dst-ports = <1 512>;
		qcom,active-only;
		qcom,bw-tbl =
			<  1525 /* 200 MHz */ >,
			<  2288 /* 300 MHz */ >,
			<  3509 /* 460 MHz */ >,
			<  4173 /* 547 MHz */ >,
			<  5271 /* 691 MHz */ >,
			<  5928 /* 777 MHz */ >,
			<  7102 /* 931 MHz */ >;
	};

	devfreq_cpufreq: devfreq-cpufreq {
		cpubw-cpufreq {
			target-dev = <&cpubw>;
			cpu-to-dev-map-0 =
				<  600000  1525 >,
				<  672000  2288 >,
				<  787200  3509 >,
				<  864000  4173 >,
				<  960000  5271 >,
				< 1440000  7102 >;
			cpu-to-dev-map-4 =
				<  384000  1525 >,
				<  633600  2288 >,
				<  768000  3509 >,
				<  864000  4173 >,
				<  960000  5271 >,
				< 1344000  5928 >,
				< 1824000  7102 >;
		};

	};

	msm_cpufreq: qcom,msm-cpufreq {
		compatible = "qcom,msm-cpufreq";
		clock-names = "l2_clk", "cpu0_clk", "cpu1_clk", "cpu2_clk",
				"cpu3_clk", "cpu4_clk", "cpu5_clk";
		clocks = <&clock_cpu clk_cci_clk>,
			 <&clock_cpu clk_a53_clk>,
			 <&clock_cpu clk_a53_clk>,
			 <&clock_cpu clk_a53_clk>,
			 <&clock_cpu clk_a53_clk>,
			 <&clock_cpu clk_a57_clk>,
			 <&clock_cpu clk_a57_clk>;

		qcom,governor-per-policy;

		qcom,cpufreq-table-0 =
			<  384000 >,
			<  460800 >,
			<  600000 >,
			<  672000 >,
			<  787200 >,
			<  864000 >,
			<  960000 >,
			< 1248000 >,
			< 1440000 >;

		qcom,cpufreq-table-4 =
			<  384000 >,
			<  480000 >,
			<  633600 >,
			<  768000 >,
			<  864000 >,
			<  960000 >,
			< 1248000 >,
			< 1344000 >,
			< 1440000 >,
			< 1536000 >,
			< 1632000 >,
			< 1689600 >,
			< 1824000 >;

	};

	clock_cpu: qcom,cpu-clock-8992@f9015000 {
		compatible = "qcom,cpu-clock-8992";
		reg = <0xf9015000 0x1000>,
		      <0xf9016000 0x1000>,
		      <0xf9011000 0x1000>,
		      <0xf900d000 0x1000>,
		      <0xf900f000 0x1000>,
		      <0xf9112000 0x1000>,
		      <0xfc4b80b0 0x10>;
		reg-names = "c0_pll", "c1_pll", "cci_pll", "c0_mux", "c1_mux", "cci_mux", "efuse";
		/*vdd-a53-supply = <&apc0_vreg_corner>;
		vdd-a57-supply = <&apc1_vreg_corner>;
		vdd-cci-supply = <&apc0_vreg_corner>;
		vdd-dig-supply = <&pm8994_s2_corner_ao>;*/
		qcom,a53-speedbin0-v0 =
				<	   0 0>,
				<  384000000 2>,
				<  460800000 3>,
				<  600000000 4>,
				<  672000000 5>,
				<  787200000 6>,
				<  864000000 7>,
				<  960000000 8>,
				< 1248000000 9>;
		qcom,a53-speedbin1-v0 =
				<	   0 0>,
				<  384000000 2>,
				<  460800000 3>,
				<  600000000 4>,
				<  672000000 5>,
				<  787200000 6>,
				<  864000000 7>,
				<  960000000 8>,
				< 1248000000 9>,
				< 1440000000 10>;
		qcom,a57-speedbin0-v0 =
				<	   0 0>,
				<  384000000 5>,
				<  480000000 5>,
				<  633600000 5>,
				<  768000000 6>,
				<  864000000 7>,
				<  960000000 8>,
				< 1248000000 9>,
				< 1344000000 10>,
				< 1440000000 11>,
				< 1536000000 12>,
				< 1632000000 13>,
				< 1689600000 14>,
				< 1824000000 15>;
		qcom,cci-speedbin0-v0 =
				<	   0 0>,
				<  134400000 2>,
				<  300000000 4>,
				<  384000000 6>,
				<  556800000 6>,
				<  600000000 8>,
				<  729600000 8>,
				<  787200000 9>;
		clock-names = "xo_ao", "aux_clk";
		clocks =  <&clock_gcc clk_gpll0_ao>;
		#clock-cells = <1>;
	};

	vreg_vph_pwr: vreg-vph-pwr {
		compatible = "regulator-fixed";
		status = "okay";
		regulator-name = "vph-pwr";

		regulator-min-microvolt = <3600000>;
		regulator-max-microvolt = <3600000>;

		regulator-always-on;
	};

	spmi_bus: qcom,spmi@fc4c0000 {
                compatible = "qcom,spmi-pmic-arb";
                reg-names = "core", "intr", "cnfg";
                reg = <0xfc4cf000 0x1000>,
                      <0xfc4cb000 0x1000>,
                      <0xfc4ca000 0x1000>;
                interrupts = <0 190 0>; /* ee0_krait_hlos_spmi_periph_irq */
                qcom,pmic-arb-channel = <0>;
                qcom,pmic-arb-ee = <0>;
                #interrupt-cells = <3>;
                interrupt-controller;
                #address-cells = <1>;
                #size-cells = <0>;
                cell-index = <0>;
        };

	cpu-pmu {
		compatible = "arm,armv8-pmuv3";
		interrupts = <1 7 0x3f00>;
	};

	clocks {
                xo_board: xo_board {
                        compatible = "fixed-clock";
                        #clock-cells = <0>;
                        clock-frequency = <19200000>;
                };

                sleep_clk: sleep_clk {
                        compatible = "fixed-clock";
                        #clock-cells = <0>;
                        clock-frequency = <32768>;
                };
        };

	rpm_msg_ram: memory@fc428000 {
		compatible = "qcom,rpm-msg-ram";
		reg = <0xfc428000 0x4000>;
	};

	sfpb_mutex_regs: syscon@fd484000 {
		compatible = "syscon";
		reg = <0xfd484000 0x400>;
	};

	sfpb_mutex: hwmutex {
		compatible = "qcom,sfpb-mutex";
		syscon = <&sfpb_mutex_regs 0x0 0x100>;
		#hwlock-cells = <1>;
	};


	smem {
		compatible = "qcom,smem";
		memory-region = <&smem_region>;
		qcom,rpm-msg-ram = <&rpm_msg_ram>;
		hwlocks = <&sfpb_mutex 3>;
	};

	psci {
		compatible = "arm,psci-1.0";
		method = "smc";
	};






};





	
#include "msm8992-pins.dtsi"
#include "msm-pm8994.dtsi"
#include "msm-pmi8994.dtsi"

/*#include "msm8992-pm8994-pmi8994-pm8004.dtsi"
#include "msm-pm8994-rpm-regulator.dtsi"
#include "msm8992-regulator.dtsi" */
