Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Mon Mar 11 16:42:15 2019
| Host         : lenovo running 64-bit Manjaro Linux
| Command      : report_timing_summary -max_paths 10 -file Main_timing_summary_routed.rpt -pb Main_timing_summary_routed.pb -rpx Main_timing_summary_routed.rpx -warn_on_violation
| Design       : Main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -7.469      -72.147                     13                  216        0.143        0.000                      0                  216        4.500        0.000                       0                   122  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -7.469      -72.147                     13                  216        0.143        0.000                      0                  216        4.500        0.000                       0                   122  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           13  Failing Endpoints,  Worst Slack       -7.469ns,  Total Violation      -72.147ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.469ns  (required time - arrival time)
  Source:                 int_tx/div_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_tx/aux_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.434ns  (logic 10.562ns (60.584%)  route 6.872ns (39.416%))
  Logic Levels:           33  (CARRY4=22 LUT1=1 LUT3=7 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.622     5.143    int_tx/CLK
    SLICE_X4Y58          FDRE                                         r  int_tx/div_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y58          FDRE (Prop_fdre_C_Q)         0.456     5.599 r  int_tx/div_reg[6]/Q
                         net (fo=47, routed)          0.590     6.189    int_tx/div_reg_n_0_[6]
    SLICE_X5Y58          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.696 r  int_tx/aux_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.696    int_tx/aux_reg[5]_i_2_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.009 f  int_tx/aux_reg[7]_i_5/O[3]
                         net (fo=9, routed)           0.610     7.619    int_tx/aux_reg[7]_i_5_n_4
    SLICE_X5Y57          LUT1 (Prop_lut1_I0_O)        0.306     7.925 r  int_tx/aux0_carry__1_i_5/O
                         net (fo=1, routed)           0.000     7.925    int_tx/aux0_carry__1_i_5_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.475 r  int_tx/aux0_carry__1/CO[3]
                         net (fo=13, routed)          0.809     9.284    int_tx/aux0_carry__1_n_0
    SLICE_X3Y58          LUT3 (Prop_lut3_I1_O)        0.124     9.408 r  int_tx/aux0__32_carry_i_3/O
                         net (fo=1, routed)           0.000     9.408    int_tx/aux0__32_carry_i_3_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.958 r  int_tx/aux0__32_carry/CO[3]
                         net (fo=1, routed)           0.000     9.958    int_tx/aux0__32_carry_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.072 r  int_tx/aux0__32_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.072    int_tx/aux0__32_carry__0_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.300 r  int_tx/aux0__32_carry__1/CO[2]
                         net (fo=13, routed)          0.444    10.744    int_tx/aux0__32_carry__1_n_1
    SLICE_X3Y61          LUT3 (Prop_lut3_I0_O)        0.313    11.057 r  int_tx/aux0__75_carry_i_4/O
                         net (fo=1, routed)           0.000    11.057    int_tx/aux0__75_carry_i_4_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.607 r  int_tx/aux0__75_carry/CO[3]
                         net (fo=1, routed)           0.000    11.607    int_tx/aux0__75_carry_n_0
    SLICE_X3Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.721 r  int_tx/aux0__75_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.721    int_tx/aux0__75_carry__0_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.949 r  int_tx/aux0__75_carry__1/CO[2]
                         net (fo=13, routed)          0.646    12.596    int_tx/aux0__75_carry__1_n_1
    SLICE_X4Y60          LUT3 (Prop_lut3_I0_O)        0.313    12.909 r  int_tx/aux0__118_carry_i_4/O
                         net (fo=1, routed)           0.000    12.909    int_tx/aux0__118_carry_i_4_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.459 r  int_tx/aux0__118_carry/CO[3]
                         net (fo=1, routed)           0.000    13.459    int_tx/aux0__118_carry_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.573 r  int_tx/aux0__118_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.573    int_tx/aux0__118_carry__0_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.801 r  int_tx/aux0__118_carry__1/CO[2]
                         net (fo=13, routed)          0.619    14.419    int_tx/aux0__118_carry__1_n_1
    SLICE_X6Y62          LUT3 (Prop_lut3_I0_O)        0.313    14.732 r  int_tx/aux0__161_carry_i_5/O
                         net (fo=1, routed)           0.000    14.732    int_tx/aux0__161_carry_i_5_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.245 r  int_tx/aux0__161_carry/CO[3]
                         net (fo=1, routed)           0.000    15.245    int_tx/aux0__161_carry_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.362 r  int_tx/aux0__161_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.362    int_tx/aux0__161_carry__0_n_0
    SLICE_X6Y64          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    15.591 r  int_tx/aux0__161_carry__1/CO[2]
                         net (fo=13, routed)          0.528    16.119    int_tx/aux0__161_carry__1_n_1
    SLICE_X5Y63          LUT3 (Prop_lut3_I0_O)        0.310    16.429 r  int_tx/aux0__204_carry_i_4/O
                         net (fo=1, routed)           0.000    16.429    int_tx/aux0__204_carry_i_4_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.979 r  int_tx/aux0__204_carry/CO[3]
                         net (fo=1, routed)           0.000    16.979    int_tx/aux0__204_carry_n_0
    SLICE_X5Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.093 r  int_tx/aux0__204_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.093    int_tx/aux0__204_carry__0_n_0
    SLICE_X5Y65          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.321 r  int_tx/aux0__204_carry__1/CO[2]
                         net (fo=13, routed)          0.534    17.855    int_tx/aux0__204_carry__1_n_1
    SLICE_X4Y64          LUT3 (Prop_lut3_I0_O)        0.313    18.168 r  int_tx/aux0__247_carry_i_5/O
                         net (fo=1, routed)           0.000    18.168    int_tx/aux0__247_carry_i_5_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.700 r  int_tx/aux0__247_carry/CO[3]
                         net (fo=1, routed)           0.000    18.700    int_tx/aux0__247_carry_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.814 r  int_tx/aux0__247_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.814    int_tx/aux0__247_carry__0_n_0
    SLICE_X4Y66          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.042 r  int_tx/aux0__247_carry__1/CO[2]
                         net (fo=13, routed)          0.645    19.686    int_tx/aux0__247_carry__1_n_1
    SLICE_X3Y64          LUT3 (Prop_lut3_I0_O)        0.313    19.999 r  int_tx/aux0__290_carry_i_4/O
                         net (fo=1, routed)           0.000    19.999    int_tx/aux0__290_carry_i_4_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    20.579 r  int_tx/aux0__290_carry/O[2]
                         net (fo=3, routed)           0.683    21.262    int_tx/aux0__290_carry_n_5
    SLICE_X2Y66          LUT6 (Prop_lut6_I0_O)        0.302    21.564 r  int_tx/aux[7]_i_10/O
                         net (fo=4, routed)           0.613    22.177    int_tx/aux[7]_i_10_n_0
    SLICE_X5Y66          LUT5 (Prop_lut5_I2_O)        0.124    22.301 r  int_tx/aux[7]_i_4/O
                         net (fo=1, routed)           0.151    22.452    int_tx/aux[7]_i_4_n_0
    SLICE_X5Y66          LUT6 (Prop_lut6_I1_O)        0.124    22.576 r  int_tx/aux[7]_i_2/O
                         net (fo=1, routed)           0.000    22.576    int_tx/aux[7]_i_2_n_0
    SLICE_X5Y66          FDRE                                         r  int_tx/aux_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.500    14.841    int_tx/CLK
    SLICE_X5Y66          FDRE                                         r  int_tx/aux_reg[7]/C
                         clock pessimism              0.271    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X5Y66          FDRE (Setup_fdre_C_D)        0.031    15.108    int_tx/aux_reg[7]
  -------------------------------------------------------------------
                         required time                         15.108    
                         arrival time                         -22.576    
  -------------------------------------------------------------------
                         slack                                 -7.469    

Slack (VIOLATED) :        -7.433ns  (required time - arrival time)
  Source:                 int_tx/div_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_tx/aux_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.399ns  (logic 10.562ns (60.706%)  route 6.837ns (39.294%))
  Logic Levels:           33  (CARRY4=22 LUT1=1 LUT3=7 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.622     5.143    int_tx/CLK
    SLICE_X4Y58          FDRE                                         r  int_tx/div_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y58          FDRE (Prop_fdre_C_Q)         0.456     5.599 r  int_tx/div_reg[6]/Q
                         net (fo=47, routed)          0.590     6.189    int_tx/div_reg_n_0_[6]
    SLICE_X5Y58          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.696 r  int_tx/aux_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.696    int_tx/aux_reg[5]_i_2_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.009 f  int_tx/aux_reg[7]_i_5/O[3]
                         net (fo=9, routed)           0.610     7.619    int_tx/aux_reg[7]_i_5_n_4
    SLICE_X5Y57          LUT1 (Prop_lut1_I0_O)        0.306     7.925 r  int_tx/aux0_carry__1_i_5/O
                         net (fo=1, routed)           0.000     7.925    int_tx/aux0_carry__1_i_5_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.475 r  int_tx/aux0_carry__1/CO[3]
                         net (fo=13, routed)          0.809     9.284    int_tx/aux0_carry__1_n_0
    SLICE_X3Y58          LUT3 (Prop_lut3_I1_O)        0.124     9.408 r  int_tx/aux0__32_carry_i_3/O
                         net (fo=1, routed)           0.000     9.408    int_tx/aux0__32_carry_i_3_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.958 r  int_tx/aux0__32_carry/CO[3]
                         net (fo=1, routed)           0.000     9.958    int_tx/aux0__32_carry_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.072 r  int_tx/aux0__32_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.072    int_tx/aux0__32_carry__0_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.300 r  int_tx/aux0__32_carry__1/CO[2]
                         net (fo=13, routed)          0.444    10.744    int_tx/aux0__32_carry__1_n_1
    SLICE_X3Y61          LUT3 (Prop_lut3_I0_O)        0.313    11.057 r  int_tx/aux0__75_carry_i_4/O
                         net (fo=1, routed)           0.000    11.057    int_tx/aux0__75_carry_i_4_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.607 r  int_tx/aux0__75_carry/CO[3]
                         net (fo=1, routed)           0.000    11.607    int_tx/aux0__75_carry_n_0
    SLICE_X3Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.721 r  int_tx/aux0__75_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.721    int_tx/aux0__75_carry__0_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.949 r  int_tx/aux0__75_carry__1/CO[2]
                         net (fo=13, routed)          0.646    12.596    int_tx/aux0__75_carry__1_n_1
    SLICE_X4Y60          LUT3 (Prop_lut3_I0_O)        0.313    12.909 r  int_tx/aux0__118_carry_i_4/O
                         net (fo=1, routed)           0.000    12.909    int_tx/aux0__118_carry_i_4_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.459 r  int_tx/aux0__118_carry/CO[3]
                         net (fo=1, routed)           0.000    13.459    int_tx/aux0__118_carry_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.573 r  int_tx/aux0__118_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.573    int_tx/aux0__118_carry__0_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.801 r  int_tx/aux0__118_carry__1/CO[2]
                         net (fo=13, routed)          0.619    14.419    int_tx/aux0__118_carry__1_n_1
    SLICE_X6Y62          LUT3 (Prop_lut3_I0_O)        0.313    14.732 r  int_tx/aux0__161_carry_i_5/O
                         net (fo=1, routed)           0.000    14.732    int_tx/aux0__161_carry_i_5_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.245 r  int_tx/aux0__161_carry/CO[3]
                         net (fo=1, routed)           0.000    15.245    int_tx/aux0__161_carry_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.362 r  int_tx/aux0__161_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.362    int_tx/aux0__161_carry__0_n_0
    SLICE_X6Y64          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    15.591 r  int_tx/aux0__161_carry__1/CO[2]
                         net (fo=13, routed)          0.528    16.119    int_tx/aux0__161_carry__1_n_1
    SLICE_X5Y63          LUT3 (Prop_lut3_I0_O)        0.310    16.429 r  int_tx/aux0__204_carry_i_4/O
                         net (fo=1, routed)           0.000    16.429    int_tx/aux0__204_carry_i_4_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.979 r  int_tx/aux0__204_carry/CO[3]
                         net (fo=1, routed)           0.000    16.979    int_tx/aux0__204_carry_n_0
    SLICE_X5Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.093 r  int_tx/aux0__204_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.093    int_tx/aux0__204_carry__0_n_0
    SLICE_X5Y65          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.321 r  int_tx/aux0__204_carry__1/CO[2]
                         net (fo=13, routed)          0.534    17.855    int_tx/aux0__204_carry__1_n_1
    SLICE_X4Y64          LUT3 (Prop_lut3_I0_O)        0.313    18.168 r  int_tx/aux0__247_carry_i_5/O
                         net (fo=1, routed)           0.000    18.168    int_tx/aux0__247_carry_i_5_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.700 r  int_tx/aux0__247_carry/CO[3]
                         net (fo=1, routed)           0.000    18.700    int_tx/aux0__247_carry_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.814 r  int_tx/aux0__247_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.814    int_tx/aux0__247_carry__0_n_0
    SLICE_X4Y66          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.042 r  int_tx/aux0__247_carry__1/CO[2]
                         net (fo=13, routed)          0.645    19.686    int_tx/aux0__247_carry__1_n_1
    SLICE_X3Y64          LUT3 (Prop_lut3_I0_O)        0.313    19.999 r  int_tx/aux0__290_carry_i_4/O
                         net (fo=1, routed)           0.000    19.999    int_tx/aux0__290_carry_i_4_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    20.579 r  int_tx/aux0__290_carry/O[2]
                         net (fo=3, routed)           0.683    21.262    int_tx/aux0__290_carry_n_5
    SLICE_X2Y66          LUT6 (Prop_lut6_I0_O)        0.302    21.564 r  int_tx/aux[7]_i_10/O
                         net (fo=4, routed)           0.578    22.142    int_tx/aux[7]_i_10_n_0
    SLICE_X7Y65          LUT5 (Prop_lut5_I2_O)        0.124    22.266 r  int_tx/aux[4]_i_2__0/O
                         net (fo=1, routed)           0.151    22.418    int_tx/aux[4]_i_2__0_n_0
    SLICE_X7Y65          LUT6 (Prop_lut6_I0_O)        0.124    22.542 r  int_tx/aux[4]_i_1/O
                         net (fo=1, routed)           0.000    22.542    int_tx/aux[4]_i_1_n_0
    SLICE_X7Y65          FDRE                                         r  int_tx/aux_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.501    14.842    int_tx/CLK
    SLICE_X7Y65          FDRE                                         r  int_tx/aux_reg[4]/C
                         clock pessimism              0.271    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X7Y65          FDRE (Setup_fdre_C_D)        0.031    15.109    int_tx/aux_reg[4]
  -------------------------------------------------------------------
                         required time                         15.109    
                         arrival time                         -22.542    
  -------------------------------------------------------------------
                         slack                                 -7.433    

Slack (VIOLATED) :        -7.362ns  (required time - arrival time)
  Source:                 int_tx/div_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_tx/aux_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.328ns  (logic 10.562ns (60.953%)  route 6.766ns (39.047%))
  Logic Levels:           33  (CARRY4=22 LUT1=1 LUT3=8 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.622     5.143    int_tx/CLK
    SLICE_X4Y58          FDRE                                         r  int_tx/div_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y58          FDRE (Prop_fdre_C_Q)         0.456     5.599 r  int_tx/div_reg[6]/Q
                         net (fo=47, routed)          0.590     6.189    int_tx/div_reg_n_0_[6]
    SLICE_X5Y58          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.696 r  int_tx/aux_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.696    int_tx/aux_reg[5]_i_2_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.009 f  int_tx/aux_reg[7]_i_5/O[3]
                         net (fo=9, routed)           0.610     7.619    int_tx/aux_reg[7]_i_5_n_4
    SLICE_X5Y57          LUT1 (Prop_lut1_I0_O)        0.306     7.925 r  int_tx/aux0_carry__1_i_5/O
                         net (fo=1, routed)           0.000     7.925    int_tx/aux0_carry__1_i_5_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.475 r  int_tx/aux0_carry__1/CO[3]
                         net (fo=13, routed)          0.809     9.284    int_tx/aux0_carry__1_n_0
    SLICE_X3Y58          LUT3 (Prop_lut3_I1_O)        0.124     9.408 r  int_tx/aux0__32_carry_i_3/O
                         net (fo=1, routed)           0.000     9.408    int_tx/aux0__32_carry_i_3_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.958 r  int_tx/aux0__32_carry/CO[3]
                         net (fo=1, routed)           0.000     9.958    int_tx/aux0__32_carry_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.072 r  int_tx/aux0__32_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.072    int_tx/aux0__32_carry__0_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.300 r  int_tx/aux0__32_carry__1/CO[2]
                         net (fo=13, routed)          0.444    10.744    int_tx/aux0__32_carry__1_n_1
    SLICE_X3Y61          LUT3 (Prop_lut3_I0_O)        0.313    11.057 r  int_tx/aux0__75_carry_i_4/O
                         net (fo=1, routed)           0.000    11.057    int_tx/aux0__75_carry_i_4_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.607 r  int_tx/aux0__75_carry/CO[3]
                         net (fo=1, routed)           0.000    11.607    int_tx/aux0__75_carry_n_0
    SLICE_X3Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.721 r  int_tx/aux0__75_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.721    int_tx/aux0__75_carry__0_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.949 r  int_tx/aux0__75_carry__1/CO[2]
                         net (fo=13, routed)          0.646    12.596    int_tx/aux0__75_carry__1_n_1
    SLICE_X4Y60          LUT3 (Prop_lut3_I0_O)        0.313    12.909 r  int_tx/aux0__118_carry_i_4/O
                         net (fo=1, routed)           0.000    12.909    int_tx/aux0__118_carry_i_4_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.459 r  int_tx/aux0__118_carry/CO[3]
                         net (fo=1, routed)           0.000    13.459    int_tx/aux0__118_carry_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.573 r  int_tx/aux0__118_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.573    int_tx/aux0__118_carry__0_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.801 r  int_tx/aux0__118_carry__1/CO[2]
                         net (fo=13, routed)          0.619    14.419    int_tx/aux0__118_carry__1_n_1
    SLICE_X6Y62          LUT3 (Prop_lut3_I0_O)        0.313    14.732 r  int_tx/aux0__161_carry_i_5/O
                         net (fo=1, routed)           0.000    14.732    int_tx/aux0__161_carry_i_5_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.245 r  int_tx/aux0__161_carry/CO[3]
                         net (fo=1, routed)           0.000    15.245    int_tx/aux0__161_carry_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.362 r  int_tx/aux0__161_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.362    int_tx/aux0__161_carry__0_n_0
    SLICE_X6Y64          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    15.591 r  int_tx/aux0__161_carry__1/CO[2]
                         net (fo=13, routed)          0.528    16.119    int_tx/aux0__161_carry__1_n_1
    SLICE_X5Y63          LUT3 (Prop_lut3_I0_O)        0.310    16.429 r  int_tx/aux0__204_carry_i_4/O
                         net (fo=1, routed)           0.000    16.429    int_tx/aux0__204_carry_i_4_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.979 r  int_tx/aux0__204_carry/CO[3]
                         net (fo=1, routed)           0.000    16.979    int_tx/aux0__204_carry_n_0
    SLICE_X5Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.093 r  int_tx/aux0__204_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.093    int_tx/aux0__204_carry__0_n_0
    SLICE_X5Y65          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.321 r  int_tx/aux0__204_carry__1/CO[2]
                         net (fo=13, routed)          0.534    17.855    int_tx/aux0__204_carry__1_n_1
    SLICE_X4Y64          LUT3 (Prop_lut3_I0_O)        0.313    18.168 r  int_tx/aux0__247_carry_i_5/O
                         net (fo=1, routed)           0.000    18.168    int_tx/aux0__247_carry_i_5_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.700 r  int_tx/aux0__247_carry/CO[3]
                         net (fo=1, routed)           0.000    18.700    int_tx/aux0__247_carry_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.814 r  int_tx/aux0__247_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.814    int_tx/aux0__247_carry__0_n_0
    SLICE_X4Y66          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.042 r  int_tx/aux0__247_carry__1/CO[2]
                         net (fo=13, routed)          0.645    19.686    int_tx/aux0__247_carry__1_n_1
    SLICE_X3Y64          LUT3 (Prop_lut3_I0_O)        0.313    19.999 r  int_tx/aux0__290_carry_i_4/O
                         net (fo=1, routed)           0.000    19.999    int_tx/aux0__290_carry_i_4_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    20.579 f  int_tx/aux0__290_carry/O[2]
                         net (fo=3, routed)           0.683    21.262    int_tx/aux0__290_carry_n_5
    SLICE_X2Y66          LUT6 (Prop_lut6_I0_O)        0.302    21.564 f  int_tx/aux[7]_i_10/O
                         net (fo=4, routed)           0.500    22.065    int_tx/aux[7]_i_10_n_0
    SLICE_X4Y63          LUT3 (Prop_lut3_I0_O)        0.124    22.189 r  int_tx/aux[5]_i_3/O
                         net (fo=1, routed)           0.158    22.347    int_tx/aux[5]_i_3_n_0
    SLICE_X4Y63          LUT6 (Prop_lut6_I4_O)        0.124    22.471 r  int_tx/aux[5]_i_1/O
                         net (fo=1, routed)           0.000    22.471    int_tx/aux[5]_i_1_n_0
    SLICE_X4Y63          FDRE                                         r  int_tx/aux_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.502    14.843    int_tx/CLK
    SLICE_X4Y63          FDRE                                         r  int_tx/aux_reg[5]/C
                         clock pessimism              0.271    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X4Y63          FDRE (Setup_fdre_C_D)        0.031    15.110    int_tx/aux_reg[5]
  -------------------------------------------------------------------
                         required time                         15.110    
                         arrival time                         -22.471    
  -------------------------------------------------------------------
                         slack                                 -7.362    

Slack (VIOLATED) :        -7.327ns  (required time - arrival time)
  Source:                 int_tx/div_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_tx/aux_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.283ns  (logic 10.562ns (61.113%)  route 6.721ns (38.887%))
  Logic Levels:           33  (CARRY4=22 LUT1=1 LUT3=7 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.622     5.143    int_tx/CLK
    SLICE_X4Y58          FDRE                                         r  int_tx/div_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y58          FDRE (Prop_fdre_C_Q)         0.456     5.599 r  int_tx/div_reg[6]/Q
                         net (fo=47, routed)          0.590     6.189    int_tx/div_reg_n_0_[6]
    SLICE_X5Y58          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.696 r  int_tx/aux_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.696    int_tx/aux_reg[5]_i_2_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.009 f  int_tx/aux_reg[7]_i_5/O[3]
                         net (fo=9, routed)           0.610     7.619    int_tx/aux_reg[7]_i_5_n_4
    SLICE_X5Y57          LUT1 (Prop_lut1_I0_O)        0.306     7.925 r  int_tx/aux0_carry__1_i_5/O
                         net (fo=1, routed)           0.000     7.925    int_tx/aux0_carry__1_i_5_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.475 r  int_tx/aux0_carry__1/CO[3]
                         net (fo=13, routed)          0.809     9.284    int_tx/aux0_carry__1_n_0
    SLICE_X3Y58          LUT3 (Prop_lut3_I1_O)        0.124     9.408 r  int_tx/aux0__32_carry_i_3/O
                         net (fo=1, routed)           0.000     9.408    int_tx/aux0__32_carry_i_3_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.958 r  int_tx/aux0__32_carry/CO[3]
                         net (fo=1, routed)           0.000     9.958    int_tx/aux0__32_carry_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.072 r  int_tx/aux0__32_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.072    int_tx/aux0__32_carry__0_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.300 r  int_tx/aux0__32_carry__1/CO[2]
                         net (fo=13, routed)          0.444    10.744    int_tx/aux0__32_carry__1_n_1
    SLICE_X3Y61          LUT3 (Prop_lut3_I0_O)        0.313    11.057 r  int_tx/aux0__75_carry_i_4/O
                         net (fo=1, routed)           0.000    11.057    int_tx/aux0__75_carry_i_4_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.607 r  int_tx/aux0__75_carry/CO[3]
                         net (fo=1, routed)           0.000    11.607    int_tx/aux0__75_carry_n_0
    SLICE_X3Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.721 r  int_tx/aux0__75_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.721    int_tx/aux0__75_carry__0_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.949 r  int_tx/aux0__75_carry__1/CO[2]
                         net (fo=13, routed)          0.646    12.596    int_tx/aux0__75_carry__1_n_1
    SLICE_X4Y60          LUT3 (Prop_lut3_I0_O)        0.313    12.909 r  int_tx/aux0__118_carry_i_4/O
                         net (fo=1, routed)           0.000    12.909    int_tx/aux0__118_carry_i_4_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.459 r  int_tx/aux0__118_carry/CO[3]
                         net (fo=1, routed)           0.000    13.459    int_tx/aux0__118_carry_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.573 r  int_tx/aux0__118_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.573    int_tx/aux0__118_carry__0_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.801 r  int_tx/aux0__118_carry__1/CO[2]
                         net (fo=13, routed)          0.619    14.419    int_tx/aux0__118_carry__1_n_1
    SLICE_X6Y62          LUT3 (Prop_lut3_I0_O)        0.313    14.732 r  int_tx/aux0__161_carry_i_5/O
                         net (fo=1, routed)           0.000    14.732    int_tx/aux0__161_carry_i_5_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.245 r  int_tx/aux0__161_carry/CO[3]
                         net (fo=1, routed)           0.000    15.245    int_tx/aux0__161_carry_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.362 r  int_tx/aux0__161_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.362    int_tx/aux0__161_carry__0_n_0
    SLICE_X6Y64          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    15.591 r  int_tx/aux0__161_carry__1/CO[2]
                         net (fo=13, routed)          0.528    16.119    int_tx/aux0__161_carry__1_n_1
    SLICE_X5Y63          LUT3 (Prop_lut3_I0_O)        0.310    16.429 r  int_tx/aux0__204_carry_i_4/O
                         net (fo=1, routed)           0.000    16.429    int_tx/aux0__204_carry_i_4_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.979 r  int_tx/aux0__204_carry/CO[3]
                         net (fo=1, routed)           0.000    16.979    int_tx/aux0__204_carry_n_0
    SLICE_X5Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.093 r  int_tx/aux0__204_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.093    int_tx/aux0__204_carry__0_n_0
    SLICE_X5Y65          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.321 r  int_tx/aux0__204_carry__1/CO[2]
                         net (fo=13, routed)          0.534    17.855    int_tx/aux0__204_carry__1_n_1
    SLICE_X4Y64          LUT3 (Prop_lut3_I0_O)        0.313    18.168 r  int_tx/aux0__247_carry_i_5/O
                         net (fo=1, routed)           0.000    18.168    int_tx/aux0__247_carry_i_5_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.700 r  int_tx/aux0__247_carry/CO[3]
                         net (fo=1, routed)           0.000    18.700    int_tx/aux0__247_carry_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.814 r  int_tx/aux0__247_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.814    int_tx/aux0__247_carry__0_n_0
    SLICE_X4Y66          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.042 r  int_tx/aux0__247_carry__1/CO[2]
                         net (fo=13, routed)          0.645    19.686    int_tx/aux0__247_carry__1_n_1
    SLICE_X3Y64          LUT3 (Prop_lut3_I0_O)        0.313    19.999 r  int_tx/aux0__290_carry_i_4/O
                         net (fo=1, routed)           0.000    19.999    int_tx/aux0__290_carry_i_4_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    20.579 r  int_tx/aux0__290_carry/O[2]
                         net (fo=3, routed)           0.683    21.262    int_tx/aux0__290_carry_n_5
    SLICE_X2Y66          LUT6 (Prop_lut6_I0_O)        0.302    21.564 r  int_tx/aux[7]_i_10/O
                         net (fo=4, routed)           0.320    21.884    int_tx/aux[7]_i_10_n_0
    SLICE_X1Y66          LUT5 (Prop_lut5_I2_O)        0.124    22.008 r  int_tx/aux[6]_i_2__0/O
                         net (fo=1, routed)           0.293    22.302    int_tx/aux[6]_i_2__0_n_0
    SLICE_X1Y64          LUT6 (Prop_lut6_I3_O)        0.124    22.426 r  int_tx/aux[6]_i_1/O
                         net (fo=1, routed)           0.000    22.426    int_tx/aux[6]_i_1_n_0
    SLICE_X1Y64          FDRE                                         r  int_tx/aux_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.504    14.845    int_tx/CLK
    SLICE_X1Y64          FDRE                                         r  int_tx/aux_reg[6]/C
                         clock pessimism              0.258    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X1Y64          FDRE (Setup_fdre_C_D)        0.031    15.099    int_tx/aux_reg[6]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                         -22.426    
  -------------------------------------------------------------------
                         slack                                 -7.327    

Slack (VIOLATED) :        -6.866ns  (required time - arrival time)
  Source:                 int_tx/div_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_tx/aux_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.879ns  (logic 10.761ns (63.753%)  route 6.118ns (36.247%))
  Logic Levels:           34  (CARRY4=24 LUT1=1 LUT3=7 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.622     5.143    int_tx/CLK
    SLICE_X4Y58          FDRE                                         r  int_tx/div_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y58          FDRE (Prop_fdre_C_Q)         0.456     5.599 r  int_tx/div_reg[6]/Q
                         net (fo=47, routed)          0.590     6.189    int_tx/div_reg_n_0_[6]
    SLICE_X5Y58          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.696 r  int_tx/aux_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.696    int_tx/aux_reg[5]_i_2_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.009 f  int_tx/aux_reg[7]_i_5/O[3]
                         net (fo=9, routed)           0.610     7.619    int_tx/aux_reg[7]_i_5_n_4
    SLICE_X5Y57          LUT1 (Prop_lut1_I0_O)        0.306     7.925 r  int_tx/aux0_carry__1_i_5/O
                         net (fo=1, routed)           0.000     7.925    int_tx/aux0_carry__1_i_5_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.475 r  int_tx/aux0_carry__1/CO[3]
                         net (fo=13, routed)          0.809     9.284    int_tx/aux0_carry__1_n_0
    SLICE_X3Y58          LUT3 (Prop_lut3_I1_O)        0.124     9.408 r  int_tx/aux0__32_carry_i_3/O
                         net (fo=1, routed)           0.000     9.408    int_tx/aux0__32_carry_i_3_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.958 r  int_tx/aux0__32_carry/CO[3]
                         net (fo=1, routed)           0.000     9.958    int_tx/aux0__32_carry_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.072 r  int_tx/aux0__32_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.072    int_tx/aux0__32_carry__0_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.300 r  int_tx/aux0__32_carry__1/CO[2]
                         net (fo=13, routed)          0.444    10.744    int_tx/aux0__32_carry__1_n_1
    SLICE_X3Y61          LUT3 (Prop_lut3_I0_O)        0.313    11.057 r  int_tx/aux0__75_carry_i_4/O
                         net (fo=1, routed)           0.000    11.057    int_tx/aux0__75_carry_i_4_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.607 r  int_tx/aux0__75_carry/CO[3]
                         net (fo=1, routed)           0.000    11.607    int_tx/aux0__75_carry_n_0
    SLICE_X3Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.721 r  int_tx/aux0__75_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.721    int_tx/aux0__75_carry__0_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.949 r  int_tx/aux0__75_carry__1/CO[2]
                         net (fo=13, routed)          0.646    12.596    int_tx/aux0__75_carry__1_n_1
    SLICE_X4Y60          LUT3 (Prop_lut3_I0_O)        0.313    12.909 r  int_tx/aux0__118_carry_i_4/O
                         net (fo=1, routed)           0.000    12.909    int_tx/aux0__118_carry_i_4_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.459 r  int_tx/aux0__118_carry/CO[3]
                         net (fo=1, routed)           0.000    13.459    int_tx/aux0__118_carry_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.573 r  int_tx/aux0__118_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.573    int_tx/aux0__118_carry__0_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.801 r  int_tx/aux0__118_carry__1/CO[2]
                         net (fo=13, routed)          0.619    14.419    int_tx/aux0__118_carry__1_n_1
    SLICE_X6Y62          LUT3 (Prop_lut3_I0_O)        0.313    14.732 r  int_tx/aux0__161_carry_i_5/O
                         net (fo=1, routed)           0.000    14.732    int_tx/aux0__161_carry_i_5_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.245 r  int_tx/aux0__161_carry/CO[3]
                         net (fo=1, routed)           0.000    15.245    int_tx/aux0__161_carry_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.362 r  int_tx/aux0__161_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.362    int_tx/aux0__161_carry__0_n_0
    SLICE_X6Y64          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    15.591 r  int_tx/aux0__161_carry__1/CO[2]
                         net (fo=13, routed)          0.528    16.119    int_tx/aux0__161_carry__1_n_1
    SLICE_X5Y63          LUT3 (Prop_lut3_I0_O)        0.310    16.429 r  int_tx/aux0__204_carry_i_4/O
                         net (fo=1, routed)           0.000    16.429    int_tx/aux0__204_carry_i_4_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.979 r  int_tx/aux0__204_carry/CO[3]
                         net (fo=1, routed)           0.000    16.979    int_tx/aux0__204_carry_n_0
    SLICE_X5Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.093 r  int_tx/aux0__204_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.093    int_tx/aux0__204_carry__0_n_0
    SLICE_X5Y65          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.321 r  int_tx/aux0__204_carry__1/CO[2]
                         net (fo=13, routed)          0.534    17.855    int_tx/aux0__204_carry__1_n_1
    SLICE_X4Y64          LUT3 (Prop_lut3_I0_O)        0.313    18.168 r  int_tx/aux0__247_carry_i_5/O
                         net (fo=1, routed)           0.000    18.168    int_tx/aux0__247_carry_i_5_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.700 r  int_tx/aux0__247_carry/CO[3]
                         net (fo=1, routed)           0.000    18.700    int_tx/aux0__247_carry_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.814 r  int_tx/aux0__247_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.814    int_tx/aux0__247_carry__0_n_0
    SLICE_X4Y66          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.042 r  int_tx/aux0__247_carry__1/CO[2]
                         net (fo=13, routed)          0.645    19.686    int_tx/aux0__247_carry__1_n_1
    SLICE_X3Y64          LUT3 (Prop_lut3_I0_O)        0.313    19.999 r  int_tx/aux0__290_carry_i_4/O
                         net (fo=1, routed)           0.000    19.999    int_tx/aux0__290_carry_i_4_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.549 r  int_tx/aux0__290_carry/CO[3]
                         net (fo=1, routed)           0.000    20.549    int_tx/aux0__290_carry_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.663 r  int_tx/aux0__290_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.663    int_tx/aux0__290_carry__0_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.891 r  int_tx/aux0__290_carry__1/CO[2]
                         net (fo=7, routed)           0.533    21.424    int_tx/aux0__290_carry__1_n_1
    SLICE_X6Y65          LUT4 (Prop_lut4_I1_O)        0.313    21.737 r  int_tx/aux[1]_i_3/O
                         net (fo=1, routed)           0.161    21.898    int_tx/aux[1]_i_3_n_0
    SLICE_X6Y65          LUT6 (Prop_lut6_I1_O)        0.124    22.022 r  int_tx/aux[1]_i_1/O
                         net (fo=1, routed)           0.000    22.022    int_tx/aux[1]_i_1_n_0
    SLICE_X6Y65          FDRE                                         r  int_tx/aux_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.501    14.842    int_tx/CLK
    SLICE_X6Y65          FDRE                                         r  int_tx/aux_reg[1]/C
                         clock pessimism              0.271    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X6Y65          FDRE (Setup_fdre_C_D)        0.079    15.157    int_tx/aux_reg[1]
  -------------------------------------------------------------------
                         required time                         15.157    
                         arrival time                         -22.022    
  -------------------------------------------------------------------
                         slack                                 -6.866    

Slack (VIOLATED) :        -6.863ns  (required time - arrival time)
  Source:                 int_tx/div_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_tx/aux_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.867ns  (logic 10.761ns (63.799%)  route 6.106ns (36.201%))
  Logic Levels:           34  (CARRY4=24 LUT1=1 LUT3=7 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.622     5.143    int_tx/CLK
    SLICE_X4Y58          FDRE                                         r  int_tx/div_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y58          FDRE (Prop_fdre_C_Q)         0.456     5.599 r  int_tx/div_reg[6]/Q
                         net (fo=47, routed)          0.590     6.189    int_tx/div_reg_n_0_[6]
    SLICE_X5Y58          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.696 r  int_tx/aux_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.696    int_tx/aux_reg[5]_i_2_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.009 f  int_tx/aux_reg[7]_i_5/O[3]
                         net (fo=9, routed)           0.610     7.619    int_tx/aux_reg[7]_i_5_n_4
    SLICE_X5Y57          LUT1 (Prop_lut1_I0_O)        0.306     7.925 r  int_tx/aux0_carry__1_i_5/O
                         net (fo=1, routed)           0.000     7.925    int_tx/aux0_carry__1_i_5_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.475 r  int_tx/aux0_carry__1/CO[3]
                         net (fo=13, routed)          0.809     9.284    int_tx/aux0_carry__1_n_0
    SLICE_X3Y58          LUT3 (Prop_lut3_I1_O)        0.124     9.408 r  int_tx/aux0__32_carry_i_3/O
                         net (fo=1, routed)           0.000     9.408    int_tx/aux0__32_carry_i_3_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.958 r  int_tx/aux0__32_carry/CO[3]
                         net (fo=1, routed)           0.000     9.958    int_tx/aux0__32_carry_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.072 r  int_tx/aux0__32_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.072    int_tx/aux0__32_carry__0_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.300 r  int_tx/aux0__32_carry__1/CO[2]
                         net (fo=13, routed)          0.444    10.744    int_tx/aux0__32_carry__1_n_1
    SLICE_X3Y61          LUT3 (Prop_lut3_I0_O)        0.313    11.057 r  int_tx/aux0__75_carry_i_4/O
                         net (fo=1, routed)           0.000    11.057    int_tx/aux0__75_carry_i_4_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.607 r  int_tx/aux0__75_carry/CO[3]
                         net (fo=1, routed)           0.000    11.607    int_tx/aux0__75_carry_n_0
    SLICE_X3Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.721 r  int_tx/aux0__75_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.721    int_tx/aux0__75_carry__0_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.949 r  int_tx/aux0__75_carry__1/CO[2]
                         net (fo=13, routed)          0.646    12.596    int_tx/aux0__75_carry__1_n_1
    SLICE_X4Y60          LUT3 (Prop_lut3_I0_O)        0.313    12.909 r  int_tx/aux0__118_carry_i_4/O
                         net (fo=1, routed)           0.000    12.909    int_tx/aux0__118_carry_i_4_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.459 r  int_tx/aux0__118_carry/CO[3]
                         net (fo=1, routed)           0.000    13.459    int_tx/aux0__118_carry_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.573 r  int_tx/aux0__118_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.573    int_tx/aux0__118_carry__0_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.801 r  int_tx/aux0__118_carry__1/CO[2]
                         net (fo=13, routed)          0.619    14.419    int_tx/aux0__118_carry__1_n_1
    SLICE_X6Y62          LUT3 (Prop_lut3_I0_O)        0.313    14.732 r  int_tx/aux0__161_carry_i_5/O
                         net (fo=1, routed)           0.000    14.732    int_tx/aux0__161_carry_i_5_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.245 r  int_tx/aux0__161_carry/CO[3]
                         net (fo=1, routed)           0.000    15.245    int_tx/aux0__161_carry_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.362 r  int_tx/aux0__161_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.362    int_tx/aux0__161_carry__0_n_0
    SLICE_X6Y64          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    15.591 r  int_tx/aux0__161_carry__1/CO[2]
                         net (fo=13, routed)          0.528    16.119    int_tx/aux0__161_carry__1_n_1
    SLICE_X5Y63          LUT3 (Prop_lut3_I0_O)        0.310    16.429 r  int_tx/aux0__204_carry_i_4/O
                         net (fo=1, routed)           0.000    16.429    int_tx/aux0__204_carry_i_4_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.979 r  int_tx/aux0__204_carry/CO[3]
                         net (fo=1, routed)           0.000    16.979    int_tx/aux0__204_carry_n_0
    SLICE_X5Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.093 r  int_tx/aux0__204_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.093    int_tx/aux0__204_carry__0_n_0
    SLICE_X5Y65          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.321 r  int_tx/aux0__204_carry__1/CO[2]
                         net (fo=13, routed)          0.534    17.855    int_tx/aux0__204_carry__1_n_1
    SLICE_X4Y64          LUT3 (Prop_lut3_I0_O)        0.313    18.168 r  int_tx/aux0__247_carry_i_5/O
                         net (fo=1, routed)           0.000    18.168    int_tx/aux0__247_carry_i_5_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.700 r  int_tx/aux0__247_carry/CO[3]
                         net (fo=1, routed)           0.000    18.700    int_tx/aux0__247_carry_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.814 r  int_tx/aux0__247_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.814    int_tx/aux0__247_carry__0_n_0
    SLICE_X4Y66          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.042 r  int_tx/aux0__247_carry__1/CO[2]
                         net (fo=13, routed)          0.645    19.686    int_tx/aux0__247_carry__1_n_1
    SLICE_X3Y64          LUT3 (Prop_lut3_I0_O)        0.313    19.999 r  int_tx/aux0__290_carry_i_4/O
                         net (fo=1, routed)           0.000    19.999    int_tx/aux0__290_carry_i_4_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.549 r  int_tx/aux0__290_carry/CO[3]
                         net (fo=1, routed)           0.000    20.549    int_tx/aux0__290_carry_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.663 r  int_tx/aux0__290_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.663    int_tx/aux0__290_carry__0_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.891 r  int_tx/aux0__290_carry__1/CO[2]
                         net (fo=7, routed)           0.521    21.412    int_tx/aux0__290_carry__1_n_1
    SLICE_X2Y64          LUT6 (Prop_lut6_I1_O)        0.313    21.725 r  int_tx/aux[2]_i_4/O
                         net (fo=1, routed)           0.161    21.886    int_tx/aux[2]_i_4_n_0
    SLICE_X2Y64          LUT6 (Prop_lut6_I5_O)        0.124    22.010 r  int_tx/aux[2]_i_1/O
                         net (fo=1, routed)           0.000    22.010    int_tx/aux[2]_i_1_n_0
    SLICE_X2Y64          FDRE                                         r  int_tx/aux_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.504    14.845    int_tx/CLK
    SLICE_X2Y64          FDRE                                         r  int_tx/aux_reg[2]/C
                         clock pessimism              0.258    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X2Y64          FDRE (Setup_fdre_C_D)        0.079    15.147    int_tx/aux_reg[2]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                         -22.010    
  -------------------------------------------------------------------
                         slack                                 -6.863    

Slack (VIOLATED) :        -6.592ns  (required time - arrival time)
  Source:                 int_tx/div_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_tx/aux_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.595ns  (logic 10.438ns (62.900%)  route 6.157ns (37.100%))
  Logic Levels:           32  (CARRY4=22 LUT1=1 LUT3=7 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.622     5.143    int_tx/CLK
    SLICE_X4Y58          FDRE                                         r  int_tx/div_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y58          FDRE (Prop_fdre_C_Q)         0.456     5.599 r  int_tx/div_reg[6]/Q
                         net (fo=47, routed)          0.590     6.189    int_tx/div_reg_n_0_[6]
    SLICE_X5Y58          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.696 r  int_tx/aux_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.696    int_tx/aux_reg[5]_i_2_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.009 f  int_tx/aux_reg[7]_i_5/O[3]
                         net (fo=9, routed)           0.610     7.619    int_tx/aux_reg[7]_i_5_n_4
    SLICE_X5Y57          LUT1 (Prop_lut1_I0_O)        0.306     7.925 r  int_tx/aux0_carry__1_i_5/O
                         net (fo=1, routed)           0.000     7.925    int_tx/aux0_carry__1_i_5_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.475 r  int_tx/aux0_carry__1/CO[3]
                         net (fo=13, routed)          0.809     9.284    int_tx/aux0_carry__1_n_0
    SLICE_X3Y58          LUT3 (Prop_lut3_I1_O)        0.124     9.408 r  int_tx/aux0__32_carry_i_3/O
                         net (fo=1, routed)           0.000     9.408    int_tx/aux0__32_carry_i_3_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.958 r  int_tx/aux0__32_carry/CO[3]
                         net (fo=1, routed)           0.000     9.958    int_tx/aux0__32_carry_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.072 r  int_tx/aux0__32_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.072    int_tx/aux0__32_carry__0_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.300 r  int_tx/aux0__32_carry__1/CO[2]
                         net (fo=13, routed)          0.444    10.744    int_tx/aux0__32_carry__1_n_1
    SLICE_X3Y61          LUT3 (Prop_lut3_I0_O)        0.313    11.057 r  int_tx/aux0__75_carry_i_4/O
                         net (fo=1, routed)           0.000    11.057    int_tx/aux0__75_carry_i_4_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.607 r  int_tx/aux0__75_carry/CO[3]
                         net (fo=1, routed)           0.000    11.607    int_tx/aux0__75_carry_n_0
    SLICE_X3Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.721 r  int_tx/aux0__75_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.721    int_tx/aux0__75_carry__0_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.949 r  int_tx/aux0__75_carry__1/CO[2]
                         net (fo=13, routed)          0.646    12.596    int_tx/aux0__75_carry__1_n_1
    SLICE_X4Y60          LUT3 (Prop_lut3_I0_O)        0.313    12.909 r  int_tx/aux0__118_carry_i_4/O
                         net (fo=1, routed)           0.000    12.909    int_tx/aux0__118_carry_i_4_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.459 r  int_tx/aux0__118_carry/CO[3]
                         net (fo=1, routed)           0.000    13.459    int_tx/aux0__118_carry_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.573 r  int_tx/aux0__118_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.573    int_tx/aux0__118_carry__0_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.801 r  int_tx/aux0__118_carry__1/CO[2]
                         net (fo=13, routed)          0.619    14.419    int_tx/aux0__118_carry__1_n_1
    SLICE_X6Y62          LUT3 (Prop_lut3_I0_O)        0.313    14.732 r  int_tx/aux0__161_carry_i_5/O
                         net (fo=1, routed)           0.000    14.732    int_tx/aux0__161_carry_i_5_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.245 r  int_tx/aux0__161_carry/CO[3]
                         net (fo=1, routed)           0.000    15.245    int_tx/aux0__161_carry_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.362 r  int_tx/aux0__161_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.362    int_tx/aux0__161_carry__0_n_0
    SLICE_X6Y64          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    15.591 r  int_tx/aux0__161_carry__1/CO[2]
                         net (fo=13, routed)          0.528    16.119    int_tx/aux0__161_carry__1_n_1
    SLICE_X5Y63          LUT3 (Prop_lut3_I0_O)        0.310    16.429 r  int_tx/aux0__204_carry_i_4/O
                         net (fo=1, routed)           0.000    16.429    int_tx/aux0__204_carry_i_4_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.979 r  int_tx/aux0__204_carry/CO[3]
                         net (fo=1, routed)           0.000    16.979    int_tx/aux0__204_carry_n_0
    SLICE_X5Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.093 r  int_tx/aux0__204_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.093    int_tx/aux0__204_carry__0_n_0
    SLICE_X5Y65          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.321 r  int_tx/aux0__204_carry__1/CO[2]
                         net (fo=13, routed)          0.534    17.855    int_tx/aux0__204_carry__1_n_1
    SLICE_X4Y64          LUT3 (Prop_lut3_I0_O)        0.313    18.168 r  int_tx/aux0__247_carry_i_5/O
                         net (fo=1, routed)           0.000    18.168    int_tx/aux0__247_carry_i_5_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.700 r  int_tx/aux0__247_carry/CO[3]
                         net (fo=1, routed)           0.000    18.700    int_tx/aux0__247_carry_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.814 r  int_tx/aux0__247_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.814    int_tx/aux0__247_carry__0_n_0
    SLICE_X4Y66          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.042 r  int_tx/aux0__247_carry__1/CO[2]
                         net (fo=13, routed)          0.645    19.686    int_tx/aux0__247_carry__1_n_1
    SLICE_X3Y64          LUT3 (Prop_lut3_I0_O)        0.313    19.999 r  int_tx/aux0__290_carry_i_4/O
                         net (fo=1, routed)           0.000    19.999    int_tx/aux0__290_carry_i_4_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    20.579 r  int_tx/aux0__290_carry/O[2]
                         net (fo=3, routed)           0.450    21.029    int_tx/aux0__290_carry_n_5
    SLICE_X2Y65          LUT6 (Prop_lut6_I4_O)        0.302    21.331 r  int_tx/aux[3]_i_3/O
                         net (fo=1, routed)           0.282    21.613    int_tx/aux[3]_i_3_n_0
    SLICE_X2Y65          LUT6 (Prop_lut6_I1_O)        0.124    21.737 r  int_tx/aux[3]_i_1/O
                         net (fo=1, routed)           0.000    21.737    int_tx/aux[3]_i_1_n_0
    SLICE_X2Y65          FDRE                                         r  int_tx/aux_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.503    14.844    int_tx/CLK
    SLICE_X2Y65          FDRE                                         r  int_tx/aux_reg[3]/C
                         clock pessimism              0.258    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X2Y65          FDRE (Setup_fdre_C_D)        0.079    15.146    int_tx/aux_reg[3]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                         -21.737    
  -------------------------------------------------------------------
                         slack                                 -6.592    

Slack (VIOLATED) :        -5.921ns  (required time - arrival time)
  Source:                 int_tx/aux_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_tx/state_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.898ns  (logic 8.493ns (53.421%)  route 7.405ns (46.579%))
  Logic Levels:           26  (CARRY4=19 LUT3=3 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.615     5.136    int_tx/CLK
    SLICE_X5Y66          FDRE                                         r  int_tx/aux_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y66          FDRE (Prop_fdre_C_Q)         0.456     5.592 r  int_tx/aux_reg[7]/Q
                         net (fo=14, routed)          0.837     6.429    int_tx/aux_reg_n_0_[7]
    SLICE_X7Y59          LUT4 (Prop_lut4_I1_O)        0.124     6.553 r  int_tx/state_reg2__3_carry_i_1/O
                         net (fo=3, routed)           0.562     7.115    int_tx/state_reg2__3_carry_i_1_n_0
    SLICE_X6Y60          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.710 r  int_tx/state_reg2__3_carry/CO[3]
                         net (fo=1, routed)           0.000     7.710    int_tx/state_reg2__3_carry_n_0
    SLICE_X6Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.827 r  int_tx/state_reg2__3_carry__0/CO[3]
                         net (fo=14, routed)          0.947     8.774    int_tx/state_reg2__3_carry__0_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.354 r  int_tx/salida_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.354    int_tx/salida_reg[7]_i_12_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.468 r  int_tx/salida_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.468    int_tx/salida_reg[7]_i_9_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.739 r  int_tx/salida_reg[7]_i_6/CO[0]
                         net (fo=15, routed)          0.786    10.525    int_tx/salida_reg[7]_i_6_n_3
    SLICE_X8Y61          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    11.369 r  int_tx/salida_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.369    int_tx/salida_reg[7]_i_11_n_0
    SLICE_X8Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.486 r  int_tx/salida_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.486    int_tx/salida_reg[7]_i_7_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.740 r  int_tx/salida_reg[7]_i_5/CO[0]
                         net (fo=16, routed)          0.864    12.604    int_tx/CO[0]
    SLICE_X8Y58          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.838    13.442 r  int_tx/state_reg2__165_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.442    int_tx/state_reg2__165_carry_i_12_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.559 r  int_tx/salida_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.559    int_tx/salida_reg[3]_i_4_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.813 r  int_tx/salida_reg[3]_i_3/CO[0]
                         net (fo=13, routed)          0.648    14.461    int_tx/salida_reg[3]_0[0]
    SLICE_X9Y58          LUT3 (Prop_lut3_I0_O)        0.367    14.828 r  int_tx/state_reg2__165_carry_i_14/O
                         net (fo=1, routed)           0.000    14.828    int_tx/state_reg2__165_carry_i_14_n_0
    SLICE_X9Y58          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.226 r  int_tx/state_reg2__165_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    15.226    int_tx/state_reg2__165_carry_i_8_n_0
    SLICE_X9Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.340 r  int_tx/state_reg2__165_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.340    int_tx/state_reg2__165_carry__0_i_6_n_0
    SLICE_X9Y60          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.611 r  int_tx/salida_reg[2]_i_3/CO[0]
                         net (fo=13, routed)          0.662    16.273    int_tx/salida_reg[2]_i_3_n_3
    SLICE_X10Y60         LUT3 (Prop_lut3_I0_O)        0.373    16.646 r  int_tx/state_reg2__165_carry_i_11/O
                         net (fo=1, routed)           0.000    16.646    int_tx/state_reg2__165_carry_i_11_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.179 r  int_tx/state_reg2__165_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.179    int_tx/state_reg2__165_carry_i_2_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.296 r  int_tx/state_reg2__165_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.296    int_tx/state_reg2__165_carry__0_i_1_n_0
    SLICE_X10Y62         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    17.550 r  int_tx/state_reg2__165_carry_i_1/CO[0]
                         net (fo=13, routed)          0.792    18.342    int_tx/state_reg2__165_carry_i_1_n_3
    SLICE_X9Y61          LUT3 (Prop_lut3_I0_O)        0.367    18.709 r  int_tx/state_reg2__165_carry_i_6/O
                         net (fo=1, routed)           0.000    18.709    int_tx/state_reg2__165_carry_i_6_n_0
    SLICE_X9Y61          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.241 r  int_tx/state_reg2__165_carry/CO[3]
                         net (fo=1, routed)           0.000    19.241    int_tx/state_reg2__165_carry_n_0
    SLICE_X9Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.355 r  int_tx/state_reg2__165_carry__0/CO[3]
                         net (fo=2, routed)           0.850    20.205    int_tx/state_reg2__165_carry__0_n_0
    SLICE_X7Y60          LUT5 (Prop_lut5_I3_O)        0.124    20.329 r  int_tx/state_reg[1]_i_8/O
                         net (fo=1, routed)           0.151    20.480    int_tx/state_reg[1]_i_8_n_0
    SLICE_X7Y60          LUT5 (Prop_lut5_I1_O)        0.124    20.604 f  int_tx/state_reg[1]_i_5/O
                         net (fo=2, routed)           0.306    20.910    int_tx/state_reg[1]_i_5_n_0
    SLICE_X7Y59          LUT6 (Prop_lut6_I3_O)        0.124    21.034 r  int_tx/state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    21.034    int_tx/state_reg[1]_i_1_n_0
    SLICE_X7Y59          FDCE                                         r  int_tx/state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.505    14.846    int_tx/CLK
    SLICE_X7Y59          FDCE                                         r  int_tx/state_reg_reg[1]/C
                         clock pessimism              0.271    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X7Y59          FDCE (Setup_fdce_C_D)        0.032    15.114    int_tx/state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                         -21.034    
  -------------------------------------------------------------------
                         slack                                 -5.921    

Slack (VIOLATED) :        -5.781ns  (required time - arrival time)
  Source:                 int_tx/aux_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_tx/state_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.758ns  (logic 8.493ns (53.896%)  route 7.265ns (46.104%))
  Logic Levels:           26  (CARRY4=19 LUT3=3 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.615     5.136    int_tx/CLK
    SLICE_X5Y66          FDRE                                         r  int_tx/aux_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y66          FDRE (Prop_fdre_C_Q)         0.456     5.592 r  int_tx/aux_reg[7]/Q
                         net (fo=14, routed)          0.837     6.429    int_tx/aux_reg_n_0_[7]
    SLICE_X7Y59          LUT4 (Prop_lut4_I1_O)        0.124     6.553 r  int_tx/state_reg2__3_carry_i_1/O
                         net (fo=3, routed)           0.562     7.115    int_tx/state_reg2__3_carry_i_1_n_0
    SLICE_X6Y60          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.710 r  int_tx/state_reg2__3_carry/CO[3]
                         net (fo=1, routed)           0.000     7.710    int_tx/state_reg2__3_carry_n_0
    SLICE_X6Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.827 r  int_tx/state_reg2__3_carry__0/CO[3]
                         net (fo=14, routed)          0.947     8.774    int_tx/state_reg2__3_carry__0_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.354 r  int_tx/salida_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.354    int_tx/salida_reg[7]_i_12_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.468 r  int_tx/salida_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.468    int_tx/salida_reg[7]_i_9_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.739 r  int_tx/salida_reg[7]_i_6/CO[0]
                         net (fo=15, routed)          0.786    10.525    int_tx/salida_reg[7]_i_6_n_3
    SLICE_X8Y61          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    11.369 r  int_tx/salida_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.369    int_tx/salida_reg[7]_i_11_n_0
    SLICE_X8Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.486 r  int_tx/salida_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.486    int_tx/salida_reg[7]_i_7_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.740 r  int_tx/salida_reg[7]_i_5/CO[0]
                         net (fo=16, routed)          0.864    12.604    int_tx/CO[0]
    SLICE_X8Y58          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.838    13.442 r  int_tx/state_reg2__165_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.442    int_tx/state_reg2__165_carry_i_12_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.559 r  int_tx/salida_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.559    int_tx/salida_reg[3]_i_4_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.813 r  int_tx/salida_reg[3]_i_3/CO[0]
                         net (fo=13, routed)          0.648    14.461    int_tx/salida_reg[3]_0[0]
    SLICE_X9Y58          LUT3 (Prop_lut3_I0_O)        0.367    14.828 r  int_tx/state_reg2__165_carry_i_14/O
                         net (fo=1, routed)           0.000    14.828    int_tx/state_reg2__165_carry_i_14_n_0
    SLICE_X9Y58          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.226 r  int_tx/state_reg2__165_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    15.226    int_tx/state_reg2__165_carry_i_8_n_0
    SLICE_X9Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.340 r  int_tx/state_reg2__165_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.340    int_tx/state_reg2__165_carry__0_i_6_n_0
    SLICE_X9Y60          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.611 r  int_tx/salida_reg[2]_i_3/CO[0]
                         net (fo=13, routed)          0.662    16.273    int_tx/salida_reg[2]_i_3_n_3
    SLICE_X10Y60         LUT3 (Prop_lut3_I0_O)        0.373    16.646 r  int_tx/state_reg2__165_carry_i_11/O
                         net (fo=1, routed)           0.000    16.646    int_tx/state_reg2__165_carry_i_11_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.179 r  int_tx/state_reg2__165_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.179    int_tx/state_reg2__165_carry_i_2_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.296 r  int_tx/state_reg2__165_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.296    int_tx/state_reg2__165_carry__0_i_1_n_0
    SLICE_X10Y62         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    17.550 r  int_tx/state_reg2__165_carry_i_1/CO[0]
                         net (fo=13, routed)          0.792    18.342    int_tx/state_reg2__165_carry_i_1_n_3
    SLICE_X9Y61          LUT3 (Prop_lut3_I0_O)        0.367    18.709 r  int_tx/state_reg2__165_carry_i_6/O
                         net (fo=1, routed)           0.000    18.709    int_tx/state_reg2__165_carry_i_6_n_0
    SLICE_X9Y61          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.241 r  int_tx/state_reg2__165_carry/CO[3]
                         net (fo=1, routed)           0.000    19.241    int_tx/state_reg2__165_carry_n_0
    SLICE_X9Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.355 f  int_tx/state_reg2__165_carry__0/CO[3]
                         net (fo=2, routed)           0.850    20.205    int_tx/state_reg2__165_carry__0_n_0
    SLICE_X7Y60          LUT5 (Prop_lut5_I3_O)        0.124    20.329 f  int_tx/state_reg[1]_i_8/O
                         net (fo=1, routed)           0.151    20.480    int_tx/state_reg[1]_i_8_n_0
    SLICE_X7Y60          LUT5 (Prop_lut5_I1_O)        0.124    20.604 r  int_tx/state_reg[1]_i_5/O
                         net (fo=2, routed)           0.166    20.770    int_tx/state_reg[1]_i_5_n_0
    SLICE_X7Y60          LUT6 (Prop_lut6_I3_O)        0.124    20.894 r  int_tx/state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    20.894    int_tx/state_reg[0]_i_1_n_0
    SLICE_X7Y60          FDCE                                         r  int_tx/state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.505    14.846    int_tx/CLK
    SLICE_X7Y60          FDCE                                         r  int_tx/state_reg_reg[0]/C
                         clock pessimism              0.271    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X7Y60          FDCE (Setup_fdce_C_D)        0.032    15.114    int_tx/state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                         -20.894    
  -------------------------------------------------------------------
                         slack                                 -5.781    

Slack (VIOLATED) :        -5.237ns  (required time - arrival time)
  Source:                 int_tx/aux_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_tx/salida_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.129ns  (logic 8.245ns (54.498%)  route 6.884ns (45.502%))
  Logic Levels:           24  (CARRY4=19 LUT3=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.615     5.136    int_tx/CLK
    SLICE_X5Y66          FDRE                                         r  int_tx/aux_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y66          FDRE (Prop_fdre_C_Q)         0.456     5.592 r  int_tx/aux_reg[7]/Q
                         net (fo=14, routed)          0.837     6.429    int_tx/aux_reg_n_0_[7]
    SLICE_X7Y59          LUT4 (Prop_lut4_I1_O)        0.124     6.553 r  int_tx/state_reg2__3_carry_i_1/O
                         net (fo=3, routed)           0.562     7.115    int_tx/state_reg2__3_carry_i_1_n_0
    SLICE_X6Y60          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.710 r  int_tx/state_reg2__3_carry/CO[3]
                         net (fo=1, routed)           0.000     7.710    int_tx/state_reg2__3_carry_n_0
    SLICE_X6Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.827 r  int_tx/state_reg2__3_carry__0/CO[3]
                         net (fo=14, routed)          0.947     8.774    int_tx/state_reg2__3_carry__0_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.354 r  int_tx/salida_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.354    int_tx/salida_reg[7]_i_12_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.468 r  int_tx/salida_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.468    int_tx/salida_reg[7]_i_9_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.739 r  int_tx/salida_reg[7]_i_6/CO[0]
                         net (fo=15, routed)          0.786    10.525    int_tx/salida_reg[7]_i_6_n_3
    SLICE_X8Y61          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    11.369 r  int_tx/salida_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.369    int_tx/salida_reg[7]_i_11_n_0
    SLICE_X8Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.486 r  int_tx/salida_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.486    int_tx/salida_reg[7]_i_7_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.740 r  int_tx/salida_reg[7]_i_5/CO[0]
                         net (fo=16, routed)          0.864    12.604    int_tx/CO[0]
    SLICE_X8Y58          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.838    13.442 r  int_tx/state_reg2__165_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.442    int_tx/state_reg2__165_carry_i_12_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.559 r  int_tx/salida_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.559    int_tx/salida_reg[3]_i_4_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.813 r  int_tx/salida_reg[3]_i_3/CO[0]
                         net (fo=13, routed)          0.648    14.461    int_tx/salida_reg[3]_0[0]
    SLICE_X9Y58          LUT3 (Prop_lut3_I0_O)        0.367    14.828 r  int_tx/state_reg2__165_carry_i_14/O
                         net (fo=1, routed)           0.000    14.828    int_tx/state_reg2__165_carry_i_14_n_0
    SLICE_X9Y58          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.226 r  int_tx/state_reg2__165_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    15.226    int_tx/state_reg2__165_carry_i_8_n_0
    SLICE_X9Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.340 r  int_tx/state_reg2__165_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.340    int_tx/state_reg2__165_carry__0_i_6_n_0
    SLICE_X9Y60          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.611 r  int_tx/salida_reg[2]_i_3/CO[0]
                         net (fo=13, routed)          0.662    16.273    int_tx/salida_reg[2]_i_3_n_3
    SLICE_X10Y60         LUT3 (Prop_lut3_I0_O)        0.373    16.646 r  int_tx/state_reg2__165_carry_i_11/O
                         net (fo=1, routed)           0.000    16.646    int_tx/state_reg2__165_carry_i_11_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.179 r  int_tx/state_reg2__165_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.179    int_tx/state_reg2__165_carry_i_2_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.296 r  int_tx/state_reg2__165_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.296    int_tx/state_reg2__165_carry__0_i_1_n_0
    SLICE_X10Y62         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    17.550 r  int_tx/state_reg2__165_carry_i_1/CO[0]
                         net (fo=13, routed)          0.792    18.342    int_tx/state_reg2__165_carry_i_1_n_3
    SLICE_X9Y61          LUT3 (Prop_lut3_I0_O)        0.367    18.709 r  int_tx/state_reg2__165_carry_i_6/O
                         net (fo=1, routed)           0.000    18.709    int_tx/state_reg2__165_carry_i_6_n_0
    SLICE_X9Y61          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.241 r  int_tx/state_reg2__165_carry/CO[3]
                         net (fo=1, routed)           0.000    19.241    int_tx/state_reg2__165_carry_n_0
    SLICE_X9Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.355 r  int_tx/state_reg2__165_carry__0/CO[3]
                         net (fo=2, routed)           0.786    20.141    int_tx/state_reg2__165_carry__0_n_0
    SLICE_X9Y63          LUT5 (Prop_lut5_I4_O)        0.124    20.265 r  int_tx/salida[0]_i_1/O
                         net (fo=1, routed)           0.000    20.265    int_tx/salida[0]_i_1_n_0
    SLICE_X9Y63          FDRE                                         r  int_tx/salida_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.435    14.776    int_tx/CLK
    SLICE_X9Y63          FDRE                                         r  int_tx/salida_reg[0]/C
                         clock pessimism              0.258    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X9Y63          FDRE (Setup_fdre_C_D)        0.029    15.028    int_tx/salida_reg[0]
  -------------------------------------------------------------------
                         required time                         15.028    
                         arrival time                         -20.265    
  -------------------------------------------------------------------
                         slack                                 -5.237    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 rx_mod/b_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_rx/aux_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.267%)  route 0.091ns (32.733%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.558     1.441    rx_mod/CLK
    SLICE_X13Y67         FDCE                                         r  rx_mod/b_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y67         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  rx_mod/b_reg_reg[4]/Q
                         net (fo=9, routed)           0.091     1.673    rx_mod/dout[4]
    SLICE_X12Y67         LUT6 (Prop_lut6_I1_O)        0.045     1.718 r  rx_mod/aux[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.718    int_rx/D[2]
    SLICE_X12Y67         FDCE                                         r  int_rx/aux_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.825     1.953    int_rx/CLK
    SLICE_X12Y67         FDCE                                         r  int_rx/aux_reg[2]/C
                         clock pessimism             -0.499     1.454    
    SLICE_X12Y67         FDCE (Hold_fdce_C_D)         0.121     1.575    int_rx/aux_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 br_g/ciclos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            br_g/ciclos_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.189ns (61.083%)  route 0.120ns (38.917%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.564     1.447    br_g/clk_IBUF_BUFG
    SLICE_X9Y53          FDRE                                         r  br_g/ciclos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y53          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  br_g/ciclos_reg[1]/Q
                         net (fo=7, routed)           0.120     1.709    br_g/ciclos[1]
    SLICE_X8Y53          LUT5 (Prop_lut5_I1_O)        0.048     1.757 r  br_g/ciclos[4]_i_1/O
                         net (fo=1, routed)           0.000     1.757    br_g/ciclos[4]_i_1_n_0
    SLICE_X8Y53          FDRE                                         r  br_g/ciclos_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.833     1.961    br_g/clk_IBUF_BUFG
    SLICE_X8Y53          FDRE                                         r  br_g/ciclos_reg[4]/C
                         clock pessimism             -0.501     1.460    
    SLICE_X8Y53          FDRE (Hold_fdre_C_D)         0.131     1.591    br_g/ciclos_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 br_g/ciclos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            br_g/ciclos_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.702%)  route 0.120ns (39.298%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.564     1.447    br_g/clk_IBUF_BUFG
    SLICE_X9Y53          FDRE                                         r  br_g/ciclos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y53          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  br_g/ciclos_reg[1]/Q
                         net (fo=7, routed)           0.120     1.709    br_g/ciclos[1]
    SLICE_X8Y53          LUT4 (Prop_lut4_I1_O)        0.045     1.754 r  br_g/ciclos[3]_i_1/O
                         net (fo=1, routed)           0.000     1.754    br_g/ciclos[3]_i_1_n_0
    SLICE_X8Y53          FDRE                                         r  br_g/ciclos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.833     1.961    br_g/clk_IBUF_BUFG
    SLICE_X8Y53          FDRE                                         r  br_g/ciclos_reg[3]/C
                         clock pessimism             -0.501     1.460    
    SLICE_X8Y53          FDRE (Hold_fdre_C_D)         0.120     1.580    br_g/ciclos_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 int_rx/aux_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_rx/aux1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (54.991%)  route 0.152ns (45.009%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.557     1.440    int_rx/CLK
    SLICE_X13Y68         FDCE                                         r  int_rx/aux_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y68         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  int_rx/aux_reg[6]/Q
                         net (fo=10, routed)          0.152     1.733    int_rx/aux_reg_n_0_[6]
    SLICE_X12Y68         LUT2 (Prop_lut2_I0_O)        0.045     1.778 r  int_rx/aux1[6]_i_1/O
                         net (fo=1, routed)           0.000     1.778    int_rx/aux1[6]_i_1_n_0
    SLICE_X12Y68         FDCE                                         r  int_rx/aux1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.824     1.952    int_rx/CLK
    SLICE_X12Y68         FDCE                                         r  int_rx/aux1_reg[6]/C
                         clock pessimism             -0.499     1.453    
    SLICE_X12Y68         FDCE (Hold_fdce_C_D)         0.120     1.573    int_rx/aux1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 rx_mod/b_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_mod/b_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.741%)  route 0.126ns (47.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.558     1.441    rx_mod/CLK
    SLICE_X13Y67         FDCE                                         r  rx_mod/b_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y67         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  rx_mod/b_reg_reg[5]/Q
                         net (fo=5, routed)           0.126     1.709    rx_mod/Q[2]
    SLICE_X13Y67         FDCE                                         r  rx_mod/b_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.825     1.953    rx_mod/CLK
    SLICE_X13Y67         FDCE                                         r  rx_mod/b_reg_reg[4]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X13Y67         FDCE (Hold_fdce_C_D)         0.047     1.488    rx_mod/b_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.488    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 int_tx/i_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_tx/i_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.314%)  route 0.133ns (41.686%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.561     1.444    int_tx/CLK
    SLICE_X11Y62         FDCE                                         r  int_tx/i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y62         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  int_tx/i_reg[5]/Q
                         net (fo=4, routed)           0.133     1.718    int_tx/i_reg__1[5]
    SLICE_X11Y62         LUT6 (Prop_lut6_I0_O)        0.045     1.763 r  int_tx/i[5]_i_1/O
                         net (fo=1, routed)           0.000     1.763    int_tx/p_0_in[5]
    SLICE_X11Y62         FDCE                                         r  int_tx/i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.829     1.957    int_tx/CLK
    SLICE_X11Y62         FDCE                                         r  int_tx/i_reg[5]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X11Y62         FDCE (Hold_fdce_C_D)         0.092     1.536    int_tx/i_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 tx_mod/s_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_mod/s_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.245%)  route 0.133ns (41.755%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.592     1.475    tx_mod/CLK
    SLICE_X1Y59          FDCE                                         r  tx_mod/s_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y59          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  tx_mod/s_reg_reg[3]/Q
                         net (fo=3, routed)           0.133     1.750    tx_mod/s_reg[3]
    SLICE_X1Y59          LUT6 (Prop_lut6_I5_O)        0.045     1.795 r  tx_mod/s_reg[3]_i_2__0/O
                         net (fo=1, routed)           0.000     1.795    tx_mod/s_reg[3]_i_2__0_n_0
    SLICE_X1Y59          FDCE                                         r  tx_mod/s_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.862     1.990    tx_mod/CLK
    SLICE_X1Y59          FDCE                                         r  tx_mod/s_reg_reg[3]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X1Y59          FDCE (Hold_fdce_C_D)         0.092     1.567    tx_mod/s_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 rx_mod/s_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_mod/s_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.209ns (61.899%)  route 0.129ns (38.101%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.563     1.446    rx_mod/CLK
    SLICE_X12Y57         FDCE                                         r  rx_mod/s_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y57         FDCE (Prop_fdce_C_Q)         0.164     1.610 r  rx_mod/s_reg_reg[0]/Q
                         net (fo=7, routed)           0.129     1.739    rx_mod/s_reg[0]
    SLICE_X13Y57         LUT5 (Prop_lut5_I4_O)        0.045     1.784 r  rx_mod/s_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.784    rx_mod/s_reg[1]_i_1_n_0
    SLICE_X13Y57         FDCE                                         r  rx_mod/s_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.832     1.960    rx_mod/CLK
    SLICE_X13Y57         FDCE                                         r  rx_mod/s_reg_reg[1]/C
                         clock pessimism             -0.501     1.459    
    SLICE_X13Y57         FDCE (Hold_fdce_C_D)         0.091     1.550    rx_mod/s_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 int_rx/state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_rx/aux_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.209ns (61.307%)  route 0.132ns (38.693%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.559     1.442    int_rx/CLK
    SLICE_X12Y66         FDCE                                         r  int_rx/state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y66         FDCE (Prop_fdce_C_Q)         0.164     1.606 r  int_rx/state_reg_reg[1]/Q
                         net (fo=22, routed)          0.132     1.738    rx_mod/state_reg_reg[1]_1
    SLICE_X13Y66         LUT6 (Prop_lut6_I4_O)        0.045     1.783 r  rx_mod/aux[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.783    int_rx/D[4]
    SLICE_X13Y66         FDPE                                         r  int_rx/aux_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.826     1.954    int_rx/CLK
    SLICE_X13Y66         FDPE                                         r  int_rx/aux_reg[4]/C
                         clock pessimism             -0.499     1.455    
    SLICE_X13Y66         FDPE (Hold_fdpe_C_D)         0.091     1.546    int_rx/aux_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 int_tx/tx_start_aux_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_tx/tx_start_aux_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.331%)  route 0.149ns (41.669%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.590     1.473    int_tx/CLK
    SLICE_X6Y58          FDRE                                         r  int_tx/tx_start_aux_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y58          FDRE (Prop_fdre_C_Q)         0.164     1.637 r  int_tx/tx_start_aux_reg/Q
                         net (fo=4, routed)           0.149     1.787    int_tx/tx_start
    SLICE_X6Y58          LUT6 (Prop_lut6_I5_O)        0.045     1.832 r  int_tx/tx_start_aux_i_1/O
                         net (fo=1, routed)           0.000     1.832    int_tx/tx_start_aux_i_1_n_0
    SLICE_X6Y58          FDRE                                         r  int_tx/tx_start_aux_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.860     1.988    int_tx/CLK
    SLICE_X6Y58          FDRE                                         r  int_tx/tx_start_aux_reg/C
                         clock pessimism             -0.515     1.473    
    SLICE_X6Y58          FDRE (Hold_fdre_C_D)         0.121     1.594    int_tx/tx_start_aux_reg
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.237    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y52    br_g/ciclos_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y69    int_rx/first_op_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X9Y67    int_rx/first_op_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y68    int_rx/first_op_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y68    int_rx/first_op_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y69    int_rx/first_op_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y67    int_rx/first_op_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y69    int_rx/first_op_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y69    int_rx/first_op_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y64    int_tx/aux_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y58    int_tx/div_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y58    int_tx/div_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y58    int_tx/div_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y61    int_tx/salida_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y59    int_tx/salida_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y60    int_tx/state_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y59    int_tx/state_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y58    int_tx/tx_start_aux_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y64    int_tx/aux_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y68    int_rx/first_op_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y68    int_rx/first_op_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y67    int_rx/first_op_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y59   int_rx/state_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y66    int_tx/aux_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y59   int_tx/salida_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y59   int_tx/salida_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y60   int_tx/salida_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y60   int_tx/salida_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y55   rx_mod/n_reg_reg[0]/C



