// Seed: 1309454076
module module_0 (
    input tri0 id_0,
    input wire id_1,
    output supply0 id_2,
    output tri1 id_3,
    input tri0 id_4,
    input wor id_5,
    input supply0 id_6,
    output wire id_7,
    input tri1 id_8,
    output wand id_9,
    output supply1 id_10,
    output tri1 id_11,
    input wor id_12,
    output supply1 id_13
    , id_26,
    input supply0 id_14,
    output tri0 id_15,
    input supply1 id_16,
    input tri0 id_17,
    output wor id_18,
    input supply0 id_19,
    input supply1 id_20,
    input tri id_21,
    output supply1 id_22,
    input wor id_23,
    input tri id_24
);
  wire id_27;
  assign module_1.type_15 = 0;
  assign id_26 = id_4 && id_21;
endmodule
module module_1 (
    input supply0 id_0,
    input tri0 id_1,
    input wand id_2,
    input tri1 id_3,
    input wor id_4,
    input tri0 id_5,
    input supply1 id_6,
    output tri id_7,
    input wire id_8,
    input wire id_9,
    input tri0 id_10
);
  assign id_7 = id_3;
  module_0 modCall_1 (
      id_2,
      id_3,
      id_7,
      id_7,
      id_9,
      id_1,
      id_10,
      id_7,
      id_3,
      id_7,
      id_7,
      id_7,
      id_6,
      id_7,
      id_4,
      id_7,
      id_10,
      id_3,
      id_7,
      id_3,
      id_10,
      id_9,
      id_7,
      id_3,
      id_6
  );
endmodule
