
*** Running vivado
    with args -log PE_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source PE_wrapper.tcl



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Wed Mar 19 16:43:06 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source PE_wrapper.tcl -notrace
Command: synth_design -top PE_wrapper -part xc7a200tfbg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tfbg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 52464
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1075.184 ; gain = 469.473
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'PE_wrapper' [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/PE_wrapper.v:27]
INFO: [Synth 8-6157] synthesizing module 'config_regs' [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/config_regs.v:23]
	Parameter NUM_PEs_PER_ROW bound to: 5 - type: integer 
	Parameter NUM_MACS bound to: 4 - type: integer 
	Parameter NUM_ROWS bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'config_regs' (0#1) [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/config_regs.v:23]
INFO: [Synth 8-6157] synthesizing module 'A_buff' [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/A_buff.v:25]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter MEM_DEPTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter NUM_MACS bound to: 4 - type: integer 
	Parameter NUM_PEs_PER_ROW bound to: 5 - type: integer 
	Parameter NUM_ROWS bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sp_ram' [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/sp_ram.v:27]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter MEM_DEPTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter INIT_FILE bound to: (null) - type: string 
INFO: [Synth 8-6155] done synthesizing module 'sp_ram' (0#1) [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/sp_ram.v:27]
INFO: [Synth 8-6155] done synthesizing module 'A_buff' (0#1) [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/A_buff.v:25]
INFO: [Synth 8-6157] synthesizing module 'B_buff' [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/B_buff.v:25]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter MEM_DEPTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter NUM_MACS bound to: 4 - type: integer 
	Parameter NUM_PEs_PER_ROW bound to: 5 - type: integer 
	Parameter NUM_ROWS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'B_buff' (0#1) [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/B_buff.v:25]
INFO: [Synth 8-6157] synthesizing module 'O_buff' [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/O_buff.v:23]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter MEM_DEPTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter NUM_MACS bound to: 4 - type: integer 
	Parameter NUM_PEs_PER_ROW bound to: 5 - type: integer 
	Parameter NUM_ROWS bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sp_ram__parameterized0' [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/sp_ram.v:27]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter MEM_DEPTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter INIT_FILE bound to: (null) - type: string 
INFO: [Synth 8-6155] done synthesizing module 'sp_ram__parameterized0' (0#1) [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/sp_ram.v:27]
INFO: [Synth 8-6155] done synthesizing module 'O_buff' (0#1) [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/O_buff.v:23]
WARNING: [Synth 8-6104] Input port 'n' has an internal driver [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/pe_array_v2.v:157]
WARNING: [Synth 8-6104] Input port 'n' has an internal driver [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/pe_array_v2.v:157]
WARNING: [Synth 8-6104] Input port 'n' has an internal driver [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/pe_array_v2.v:157]
INFO: [Synth 8-6157] synthesizing module 'pe_array_v2' [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/pe_array_v2.v:50]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter NUM_MACS bound to: 4 - type: integer 
	Parameter NUM_PEs_PER_ROW bound to: 5 - type: integer 
	Parameter NUM_ROWS bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pe_row' [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/pe_row.v:116]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter NUM_MACS bound to: 4 - type: integer 
	Parameter NUM_PEs_PER_ROW bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'processing_element' [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/processing_element.v:157]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter NUM_MACS bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mac' [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/mac.v:52]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mac' (0#1) [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/mac.v:52]
INFO: [Synth 8-226] default block is never used [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/processing_element.v:209]
INFO: [Synth 8-6155] done synthesizing module 'processing_element' (0#1) [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/processing_element.v:157]
INFO: [Synth 8-6155] done synthesizing module 'pe_row' (0#1) [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/pe_row.v:116]
INFO: [Synth 8-6157] synthesizing module 'noc_v2' [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/noc_v2.v:28]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter NUM_PEs_PER_ROW bound to: 5 - type: integer 
	Parameter NUM_ROWS bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'adder_col' [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/adder_col.v:43]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter NUM_ROWS bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/adder.v:23]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'adder' (0#1) [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'adder_col' (0#1) [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/adder_col.v:43]
INFO: [Synth 8-6155] done synthesizing module 'noc_v2' (0#1) [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/noc_v2.v:28]
INFO: [Synth 8-6155] done synthesizing module 'pe_array_v2' (0#1) [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/pe_array_v2.v:50]
INFO: [Synth 8-226] default block is never used [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/PE_wrapper.v:276]
INFO: [Synth 8-6155] done synthesizing module 'PE_wrapper' (0#1) [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/PE_wrapper.v:27]
WARNING: [Synth 8-3848] Net adder_out[3] in module/entity adder_col does not have driver. [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/adder_col.v:59]
WARNING: [Synth 8-6014] Unused sequential element pe_en_reg was removed.  [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/pe_array_v2.v:131]
WARNING: [Synth 8-7129] Port mem_addr[2] in module sp_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_addr[2] in module sp_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port addrO[2] in module PE_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port addrO[1] in module PE_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port addrO[0] in module PE_wrapper is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1184.812 ; gain = 579.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1184.812 ; gain = 579.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1184.812 ; gain = 579.102
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 1184.812 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/constrs_1/new/timing.xdc]
Finished Parsing XDC File [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/constrs_1/new/timing.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1277.141 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 1277.141 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1277.141 ; gain = 671.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1277.141 ; gain = 671.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1277.141 ; gain = 671.430
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'result_internal_reg' [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/processing_element.v:206]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1277.141 ; gain = 671.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   3 Input    8 Bit       Adders := 40    
	   2 Input    8 Bit       Adders := 35    
	   2 Input    3 Bit       Adders := 6     
+---Registers : 
	              160 Bit    Registers := 5     
	               40 Bit    Registers := 4     
	               32 Bit    Registers := 16    
	               20 Bit    Registers := 3     
	                8 Bit    Registers := 106   
	                3 Bit    Registers := 7     
	                1 Bit    Registers := 8     
+---RAMs : 
	              128 Bit	(4 X 32 bit)          RAMs := 6     
	               32 Bit	(4 X 8 bit)          RAMs := 5     
+---Muxes : 
	   2 Input  160 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 7     
	   8 Input   32 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 7     
	   2 Input    8 Bit        Muxes := 112   
	   4 Input    8 Bit        Muxes := 70    
	   2 Input    5 Bit        Muxes := 2     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 6     
	   4 Input    1 Bit        Muxes := 20    
	   2 Input    1 Bit        Muxes := 14    
	   8 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port addrO[2] in module PE_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port addrO[1] in module PE_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port addrO[0] in module PE_wrapper is either unconnected or has no load
WARNING: [Synth 8-3332] Sequential element (pe_gen[0].pe_inst/result_internal_reg[7]) is unused and will be removed from module pe_row.
WARNING: [Synth 8-3332] Sequential element (pe_gen[0].pe_inst/result_internal_reg[6]) is unused and will be removed from module pe_row.
WARNING: [Synth 8-3332] Sequential element (pe_gen[0].pe_inst/result_internal_reg[5]) is unused and will be removed from module pe_row.
WARNING: [Synth 8-3332] Sequential element (pe_gen[0].pe_inst/result_internal_reg[4]) is unused and will be removed from module pe_row.
WARNING: [Synth 8-3332] Sequential element (pe_gen[0].pe_inst/result_internal_reg[3]) is unused and will be removed from module pe_row.
WARNING: [Synth 8-3332] Sequential element (pe_gen[0].pe_inst/result_internal_reg[2]) is unused and will be removed from module pe_row.
WARNING: [Synth 8-3332] Sequential element (pe_gen[0].pe_inst/result_internal_reg[1]) is unused and will be removed from module pe_row.
WARNING: [Synth 8-3332] Sequential element (pe_gen[0].pe_inst/result_internal_reg[0]) is unused and will be removed from module pe_row.
WARNING: [Synth 8-3332] Sequential element (pe_gen[1].pe_inst/result_internal_reg[7]) is unused and will be removed from module pe_row.
WARNING: [Synth 8-3332] Sequential element (pe_gen[1].pe_inst/result_internal_reg[6]) is unused and will be removed from module pe_row.
WARNING: [Synth 8-3332] Sequential element (pe_gen[1].pe_inst/result_internal_reg[5]) is unused and will be removed from module pe_row.
WARNING: [Synth 8-3332] Sequential element (pe_gen[1].pe_inst/result_internal_reg[4]) is unused and will be removed from module pe_row.
WARNING: [Synth 8-3332] Sequential element (pe_gen[1].pe_inst/result_internal_reg[3]) is unused and will be removed from module pe_row.
WARNING: [Synth 8-3332] Sequential element (pe_gen[1].pe_inst/result_internal_reg[2]) is unused and will be removed from module pe_row.
WARNING: [Synth 8-3332] Sequential element (pe_gen[1].pe_inst/result_internal_reg[1]) is unused and will be removed from module pe_row.
WARNING: [Synth 8-3332] Sequential element (pe_gen[1].pe_inst/result_internal_reg[0]) is unused and will be removed from module pe_row.
WARNING: [Synth 8-3332] Sequential element (pe_gen[2].pe_inst/result_internal_reg[7]) is unused and will be removed from module pe_row.
WARNING: [Synth 8-3332] Sequential element (pe_gen[2].pe_inst/result_internal_reg[6]) is unused and will be removed from module pe_row.
WARNING: [Synth 8-3332] Sequential element (pe_gen[2].pe_inst/result_internal_reg[5]) is unused and will be removed from module pe_row.
WARNING: [Synth 8-3332] Sequential element (pe_gen[2].pe_inst/result_internal_reg[4]) is unused and will be removed from module pe_row.
WARNING: [Synth 8-3332] Sequential element (pe_gen[2].pe_inst/result_internal_reg[3]) is unused and will be removed from module pe_row.
WARNING: [Synth 8-3332] Sequential element (pe_gen[2].pe_inst/result_internal_reg[2]) is unused and will be removed from module pe_row.
WARNING: [Synth 8-3332] Sequential element (pe_gen[2].pe_inst/result_internal_reg[1]) is unused and will be removed from module pe_row.
WARNING: [Synth 8-3332] Sequential element (pe_gen[2].pe_inst/result_internal_reg[0]) is unused and will be removed from module pe_row.
WARNING: [Synth 8-3332] Sequential element (pe_gen[3].pe_inst/result_internal_reg[7]) is unused and will be removed from module pe_row.
WARNING: [Synth 8-3332] Sequential element (pe_gen[3].pe_inst/result_internal_reg[6]) is unused and will be removed from module pe_row.
WARNING: [Synth 8-3332] Sequential element (pe_gen[3].pe_inst/result_internal_reg[5]) is unused and will be removed from module pe_row.
WARNING: [Synth 8-3332] Sequential element (pe_gen[3].pe_inst/result_internal_reg[4]) is unused and will be removed from module pe_row.
WARNING: [Synth 8-3332] Sequential element (pe_gen[3].pe_inst/result_internal_reg[3]) is unused and will be removed from module pe_row.
WARNING: [Synth 8-3332] Sequential element (pe_gen[3].pe_inst/result_internal_reg[2]) is unused and will be removed from module pe_row.
WARNING: [Synth 8-3332] Sequential element (pe_gen[3].pe_inst/result_internal_reg[1]) is unused and will be removed from module pe_row.
WARNING: [Synth 8-3332] Sequential element (pe_gen[3].pe_inst/result_internal_reg[0]) is unused and will be removed from module pe_row.
WARNING: [Synth 8-3332] Sequential element (pe_gen[4].pe_inst/result_internal_reg[7]) is unused and will be removed from module pe_row.
WARNING: [Synth 8-3332] Sequential element (pe_gen[4].pe_inst/result_internal_reg[6]) is unused and will be removed from module pe_row.
WARNING: [Synth 8-3332] Sequential element (pe_gen[4].pe_inst/result_internal_reg[5]) is unused and will be removed from module pe_row.
WARNING: [Synth 8-3332] Sequential element (pe_gen[4].pe_inst/result_internal_reg[4]) is unused and will be removed from module pe_row.
WARNING: [Synth 8-3332] Sequential element (pe_gen[4].pe_inst/result_internal_reg[3]) is unused and will be removed from module pe_row.
WARNING: [Synth 8-3332] Sequential element (pe_gen[4].pe_inst/result_internal_reg[2]) is unused and will be removed from module pe_row.
WARNING: [Synth 8-3332] Sequential element (pe_gen[4].pe_inst/result_internal_reg[1]) is unused and will be removed from module pe_row.
WARNING: [Synth 8-3332] Sequential element (pe_gen[4].pe_inst/result_internal_reg[0]) is unused and will be removed from module pe_row.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1277.141 ; gain = 671.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1379.594 ; gain = 773.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1379.594 ; gain = 773.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1389.191 ; gain = 783.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1605.480 ; gain = 999.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1605.480 ; gain = 999.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1605.480 ; gain = 999.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1605.480 ; gain = 999.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1605.480 ; gain = 999.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1605.480 ; gain = 999.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1605.480 ; gain = 999.770
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 45 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 1605.480 ; gain = 907.441
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1605.480 ; gain = 999.770
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1605.480 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1605.480 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: fddd1dc4
INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 55 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 1605.480 ; gain = 1238.484
INFO: [Common 17-1381] The checkpoint 'C:/work/research/Accelerator/VIT/vit_accel/vit_accel.runs/synth_1/PE_wrapper.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file PE_wrapper_utilization_synth.rpt -pb PE_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Mar 19 16:43:42 2025...
