Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.37 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.37 secs
 
--> Reading design: shiyan_14.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "shiyan_14.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "shiyan_14"
Output Format                      : NGC
Target Device                      : xc7a100t-3-fgg484

---- Source Options
Top Module Name                    : shiyan_14
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\FPGA\shiyan_14\shiyan_14.v" into library work
Parsing module <shiyan_14>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <shiyan_14>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <shiyan_14>.
    Related source file is "D:\FPGA\shiyan_14\shiyan_14.v".
    Found 1-bit register for signal <PWR_2_o_clk_DFF_5>.
    Found 4-bit register for signal <d[3]_dff_2_OUT>.
    Found 1-bit tristate buffer for signal <q<3>> created at line 25
    Found 1-bit tristate buffer for signal <q<2>> created at line 25
    Found 1-bit tristate buffer for signal <q<1>> created at line 25
    Found 1-bit tristate buffer for signal <q<0>> created at line 25
    Summary:
	inferred   5 D-type flip-flop(s).
	inferred   4 Tristate(s).
Unit <shiyan_14> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 2
 1-bit register                                        : 1
 4-bit register                                        : 1
# Tristates                                            : 4
 1-bit tristate buffer                                 : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 5
 Flip-Flops                                            : 5

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:3001 - This design contains one or more registers or latches with an active
   asynchronous set and asynchronous reset. While this circuit can be built,
   it creates a sub-optimal implementation in terms of area, power and
   performance. For a more optimal implementation Xilinx highly recommends
   one of the following:

          1) Remove either the set or reset from all registers and latches if
             not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Artix7 asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    PWR_2_o_clk_DFF_5 in unit <shiyan_14>


Optimizing unit <shiyan_14> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block shiyan_14, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 5
 Flip-Flops                                            : 5

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : shiyan_14.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 4
#      INV                         : 1
#      LUT2                        : 1
#      LUT3                        : 1
#      VCC                         : 1
# FlipFlops/Latches                : 6
#      FDC                         : 5
#      LDC                         : 1
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 10
#      IBUF                        : 6
#      OBUFT                       : 4

Device utilization summary:
---------------------------

Selected Device : 7a100tfgg484-3 


Slice Logic Utilization: 
 Number of Slice Registers:               2  out of  126800     0%  
 Number of Slice LUTs:                    3  out of  63400     0%  
    Number used as Logic:                 3  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:      5
   Number with an unused Flip Flop:       3  out of      5    60%  
   Number with an unused LUT:             2  out of      5    40%  
   Number of fully used LUT-FF pairs:     0  out of      5     0%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                          11
 Number of bonded IOBs:                  11  out of    285     3%  
    IOB Flip Flops/Latches:               4

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     32     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 5     |
clr                                | IBUF+BUFG              | 1     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: No path found
   Minimum input arrival time before clock: 1.120ns
   Maximum output required time after clock: 1.766ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 13 / 9
-------------------------------------------------------------------------
Offset:              1.120ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       q_0 (FF)
  Destination Clock: clk rising

  Data Path: clr to q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.001   0.379  clr_IBUF (clr_IBUF)
     LUT2:I0->O            4   0.097   0.293  GND_1_o_GND_1_o_OR_32_o1 (GND_1_o_GND_1_o_OR_32_o)
     FDC:CLR                   0.349          q_0
    ----------------------------------------
    Total                      1.120ns (0.447ns logic, 0.673ns route)
                                       (39.9% logic, 60.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clr'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.639ns (Levels of Logic = 1)
  Source:            oe (PAD)
  Destination:       PWR_2_o_clk_DFF_5_LDC (LATCH)
  Destination Clock: clr falling

  Data Path: oe to PWR_2_o_clk_DFF_5_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.001   0.289  oe_IBUF (oe_IBUF)
     LDC:CLR                   0.349          PWR_2_o_clk_DFF_5_LDC
    ----------------------------------------
    Total                      0.639ns (0.350ns logic, 0.289ns route)
                                       (54.8% logic, 45.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 8 / 4
-------------------------------------------------------------------------
Offset:              1.439ns (Levels of Logic = 3)
  Source:            PWR_2_o_clk_DFF_5_C_5 (FF)
  Destination:       q<3> (PAD)
  Source Clock:      clk rising

  Data Path: PWR_2_o_clk_DFF_5_C_5 to q<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.361   0.295  PWR_2_o_clk_DFF_5_C_5 (PWR_2_o_clk_DFF_5_C_5)
     LUT3:I2->O            1   0.097   0.279  PWR_2_o_clk_DFF_51 (PWR_2_o_clk_DFF_5)
     INV:I->O              4   0.113   0.293  PWR_2_o_clk_DFF_5_inv1_INV_0 (PWR_2_o_clk_DFF_5_inv)
     OBUFT:T->O                0.000          q_3_OBUFT (q<3>)
    ----------------------------------------
    Total                      1.439ns (0.571ns logic, 0.868ns route)
                                       (39.7% logic, 60.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clr'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              1.766ns (Levels of Logic = 3)
  Source:            PWR_2_o_clk_DFF_5_LDC (LATCH)
  Destination:       q<3> (PAD)
  Source Clock:      clr falling

  Data Path: PWR_2_o_clk_DFF_5_LDC to q<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  PWR_2_o_clk_DFF_5_LDC (PWR_2_o_clk_DFF_5_LDC)
     LUT3:I0->O            1   0.097   0.279  PWR_2_o_clk_DFF_51 (PWR_2_o_clk_DFF_5)
     INV:I->O              4   0.113   0.293  PWR_2_o_clk_DFF_5_inv1_INV_0 (PWR_2_o_clk_DFF_5_inv)
     OBUFT:T->O                0.000          q_3_OBUFT (q<3>)
    ----------------------------------------
    Total                      1.766ns (0.682ns logic, 1.084ns route)
                                       (38.6% logic, 61.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

=========================================================================


Total REAL time to Xst completion: 31.00 secs
Total CPU time to Xst completion: 30.66 secs
 
--> 

Total memory usage is 4684696 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    0 (   0 filtered)

