# Reading D:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do final_project_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying D:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied D:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {D:/altera/13.0sp1/projects/final_project/FIR_HW/FIR/FIR_low_area.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package MATH_REAL
# -- Compiling package fir_package
# -- Compiling package body fir_package
# -- Loading package fir_package
# -- Loading package fir_package
# -- Compiling entity FIR_low_area
# -- Compiling architecture FIR_low_area_arch of FIR_low_area
# 
vcom -reportprogress 300 -work work D:/altera/13.0sp1/projects/final_project/FIR_HW/FIR/FIR_low_area.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package MATH_REAL
# -- Compiling package fir_package
# -- Compiling package body fir_package
# -- Loading package fir_package
# -- Loading package fir_package
# -- Compiling entity FIR_low_area
# -- Compiling architecture FIR_low_area_arch of FIR_low_area
vcom -reportprogress 300 -work work D:/altera/13.0sp1/projects/final_project/FIR_HW/FIR/top_level.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package MATH_REAL
# -- Loading package fir_package
# -- Compiling entity top_level
# -- Compiling architecture arq_top_level of top_level
# -- Loading entity FIR_low_area
vcom -reportprogress 300 -work work D:/altera/13.0sp1/projects/final_project/FIR_HW/FIR/top_level_tb.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package MATH_REAL
# -- Loading package fir_package
# -- Compiling entity top_level_tb
# -- Compiling architecture top_level_tb_arch of top_level_tb
vcom -reportprogress 300 -work work D:/altera/13.0sp1/projects/final_project/FIR_HW/FIR/FIR_low_area.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package MATH_REAL
# -- Compiling package fir_package
# -- Compiling package body fir_package
# -- Loading package fir_package
# -- Loading package fir_package
# -- Compiling entity FIR_low_area
# -- Compiling architecture FIR_low_area_arch of FIR_low_area
vcom -reportprogress 30 -work work D:/altera/13.0sp1/projects/final_project/FIR_HW/FIR/top_level.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package MATH_REAL
# -- Loading package fir_package
# -- Compiling entity top_level
# -- Compiling architecture arq_top_level of top_level
# -- Loading entity FIR_low_area
vcom -reportprogress 300 -work work D:/altera/13.0sp1/projects/final_project/FIR_HW/FIR/top_level_tb.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package MATH_REAL
# -- Loading package fir_package
# -- Compiling entity top_level_tb
# -- Compiling architecture top_level_tb_arch of top_level_tb
# ** Error: D:/altera/13.0sp1/projects/final_project/FIR_HW/FIR/top_level_tb.vhd(126): No feasible entries for subprogram "CONV_INTEGER".
# ** Error: D:/altera/13.0sp1/projects/final_project/FIR_HW/FIR/top_level_tb.vhd(154): VHDL Compiler exiting
vcom -reportprogress 300 -work work D:/altera/13.0sp1/projects/final_project/FIR_HW/FIR/top_level_tb.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package MATH_REAL
# -- Loading package fir_package
# -- Compiling entity top_level_tb
# -- Compiling architecture top_level_tb_arch of top_level_tb
vsim -voptargs=+acc rtl_work.top_level_tb
# vsim -voptargs=+acc rtl_work.top_level_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading ieee.math_real(body)
# Loading rtl_work.fir_package(body)
# Loading rtl_work.top_level_tb(top_level_tb_arch)
# Loading rtl_work.top_level(arq_top_level)
# Loading rtl_work.fir_low_area(fir_low_area_arch)
add wave -position insertpoint  \
sim:/top_level_tb/clock_fs \
sim:/top_level_tb/xn_signed \
sim:/top_level_tb/yn_signed
run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/fir/duv_fir_signed
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/fir/duv_fir_signed
# ** Warning: COEFFICIENTS ARE NOT NORMALIZED
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/fir/duv_fir_signed
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 22675736 ps  Iteration: 1  Instance: /top_level_tb/fir/duv_fir_signed
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 22675736 ps  Iteration: 1  Instance: /top_level_tb/fir/duv_fir_signed
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 22675736 ps  Iteration: 1  Instance: /top_level_tb/fir/duv_fir_signed
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 22675736 ps  Iteration: 1  Instance: /top_level_tb/fir/duv_fir_signed
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 22675736 ps  Iteration: 1  Instance: /top_level_tb
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 22675736 ps  Iteration: 1  Instance: /top_level_tb
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 45351472 ps  Iteration: 1  Instance: /top_level_tb/fir/duv_fir_signed
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 45351472 ps  Iteration: 1  Instance: /top_level_tb/fir/duv_fir_signed
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 45351472 ps  Iteration: 1  Instance: /top_level_tb/fir/duv_fir_signed
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 45351472 ps  Iteration: 1  Instance: /top_level_tb/fir/duv_fir_signed
# ** Failure: SIMULATION END
#    Time: 80181406032 ps  Iteration: 0  Process: /top_level_tb/sim_time File: D:/altera/13.0sp1/projects/final_project/FIR_HW/FIR/top_level_tb.vhd
# Break in Process sim_time at D:/altera/13.0sp1/projects/final_project/FIR_HW/FIR/top_level_tb.vhd line 151
