// Seed: 705934112
module module_0 (
    input id_0,
    input logic id_1,
    input logic id_2,
    input logic id_3,
    input id_4,
    input logic id_5,
    input id_6,
    output id_7
);
  assign id_7 = id_6;
  wire id_8, id_9;
  type_23 id_10 (
      1,
      1'b0,
      1,
      "" || {1, 1'b0}
  );
  reg id_11;
  assign id_9[1] = 1;
  reg   id_12;
  logic id_13;
  assign id_12 = id_11;
  logic id_14;
  always @(posedge {id_3 == 1, 1}, posedge id_3) if (id_0) SystemTFIdentifier(1);
  reg id_15;
  always @(posedge 1) begin
    id_11 <= id_15;
  end
  logic id_16 = 1;
  logic id_17;
endmodule
