#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Sat Jul  2 17:59:01 2016
# Process ID: 11737
# Log file: /home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722/TE0722.runs/impl_1/PS_PL_wrapper.vdi
# Journal file: /home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722/TE0722.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source PS_PL_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 636 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.4
Loading clock regions from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z010/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z010/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z010/clg225/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2014.4/data/./parts/xilinx/zynq/IOStandards.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722/TE0722.srcs/sources_1/bd/PS_PL/ip/PS_PL_processing_system7_0_0/PS_PL_processing_system7_0_0.xdc] for cell 'PS_PL_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722/TE0722.srcs/sources_1/bd/PS_PL/ip/PS_PL_processing_system7_0_0/PS_PL_processing_system7_0_0.xdc] for cell 'PS_PL_i/processing_system7_0/inst'
Parsing XDC File [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722/TE0722.srcs/sources_1/bd/PS_PL/ip/PS_PL_n3_te0722_0_1/n3_te0722_fifo_generator_v12_0_0/n3_te0722_fifo_generator_v12_0_0/n3_te0722_fifo_generator_v12_0_0.xdc] for cell 'PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer_x0/fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722/TE0722.srcs/sources_1/bd/PS_PL/ip/PS_PL_n3_te0722_0_1/n3_te0722_fifo_generator_v12_0_0/n3_te0722_fifo_generator_v12_0_0/n3_te0722_fifo_generator_v12_0_0.xdc] for cell 'PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer_x0/fifo/comp0.core_instance0/U0'
Parsing XDC File [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722/TE0722.srcs/sources_1/bd/PS_PL/ip/PS_PL_n3_te0722_0_1/n3_te0722_fifo_generator_v12_0_0/n3_te0722_fifo_generator_v12_0_0/n3_te0722_fifo_generator_v12_0_0.xdc] for cell 'PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer2/fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722/TE0722.srcs/sources_1/bd/PS_PL/ip/PS_PL_n3_te0722_0_1/n3_te0722_fifo_generator_v12_0_0/n3_te0722_fifo_generator_v12_0_0/n3_te0722_fifo_generator_v12_0_0.xdc] for cell 'PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer2/fifo/comp0.core_instance0/U0'
Parsing XDC File [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722/TE0722.srcs/sources_1/bd/PS_PL/ip/PS_PL_n3_te0722_0_1/n3_te0722_fifo_generator_v12_0_0/n3_te0722_fifo_generator_v12_0_0/n3_te0722_fifo_generator_v12_0_0.xdc] for cell 'PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer1/fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722/TE0722.srcs/sources_1/bd/PS_PL/ip/PS_PL_n3_te0722_0_1/n3_te0722_fifo_generator_v12_0_0/n3_te0722_fifo_generator_v12_0_0/n3_te0722_fifo_generator_v12_0_0.xdc] for cell 'PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer1/fifo/comp0.core_instance0/U0'
Parsing XDC File [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722/TE0722.srcs/sources_1/bd/PS_PL/ip/PS_PL_n3_te0722_0_1/n3_te0722_fifo_generator_v12_0_0/n3_te0722_fifo_generator_v12_0_0/n3_te0722_fifo_generator_v12_0_0.xdc] for cell 'PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/buffer_x0/fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722/TE0722.srcs/sources_1/bd/PS_PL/ip/PS_PL_n3_te0722_0_1/n3_te0722_fifo_generator_v12_0_0/n3_te0722_fifo_generator_v12_0_0/n3_te0722_fifo_generator_v12_0_0.xdc] for cell 'PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/buffer_x0/fifo/comp0.core_instance0/U0'
Parsing XDC File [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722/TE0722.srcs/sources_1/bd/PS_PL/ip/PS_PL_n3_te0722_0_1/n3_te0722_fifo_generator_v12_0_0/n3_te0722_fifo_generator_v12_0_0/n3_te0722_fifo_generator_v12_0_0.xdc] for cell 'PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/buffer_x0/fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722/TE0722.srcs/sources_1/bd/PS_PL/ip/PS_PL_n3_te0722_0_1/n3_te0722_fifo_generator_v12_0_0/n3_te0722_fifo_generator_v12_0_0/n3_te0722_fifo_generator_v12_0_0.xdc] for cell 'PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/buffer_x0/fifo/comp0.core_instance0/U0'
Parsing XDC File [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722/TE0722.srcs/sources_1/bd/PS_PL/ip/PS_PL_n3_te0722_0_1/n3_te0722_fifo_generator_v12_0_0/n3_te0722_fifo_generator_v12_0_0/n3_te0722_fifo_generator_v12_0_0.xdc] for cell 'PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/buffer_x0/fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722/TE0722.srcs/sources_1/bd/PS_PL/ip/PS_PL_n3_te0722_0_1/n3_te0722_fifo_generator_v12_0_0/n3_te0722_fifo_generator_v12_0_0/n3_te0722_fifo_generator_v12_0_0.xdc] for cell 'PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/buffer_x0/fifo/comp0.core_instance0/U0'
Parsing XDC File [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722/TE0722.srcs/sources_1/ipshared/AssociationNicola/n3_te0722_v1_31/6ae78dae/constrs/n3_te0722_clock.xdc] for cell 'PS_PL_i/n3_te0722_0/U0'
Finished Parsing XDC File [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722/TE0722.srcs/sources_1/ipshared/AssociationNicola/n3_te0722_v1_31/6ae78dae/constrs/n3_te0722_clock.xdc] for cell 'PS_PL_i/n3_te0722_0/U0'
Parsing XDC File [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722/TE0722.srcs/sources_1/ipshared/AssociationNicola/n3_te0722_v1_31/6ae78dae/constrs/n3_te0722.xdc] for cell 'PS_PL_i/n3_te0722_0/U0'
Finished Parsing XDC File [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722/TE0722.srcs/sources_1/ipshared/AssociationNicola/n3_te0722_v1_31/6ae78dae/constrs/n3_te0722.xdc] for cell 'PS_PL_i/n3_te0722_0/U0'
Parsing XDC File [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722/TE0722.srcs/sources_1/bd/PS_PL/ip/PS_PL_clk_wiz_0_1/PS_PL_clk_wiz_0_1_board.xdc] for cell 'PS_PL_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722/TE0722.srcs/sources_1/bd/PS_PL/ip/PS_PL_clk_wiz_0_1/PS_PL_clk_wiz_0_1_board.xdc] for cell 'PS_PL_i/clk_wiz_0/inst'
Parsing XDC File [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722/TE0722.srcs/sources_1/bd/PS_PL/ip/PS_PL_clk_wiz_0_1/PS_PL_clk_wiz_0_1.xdc] for cell 'PS_PL_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722/TE0722.srcs/sources_1/bd/PS_PL/ip/PS_PL_clk_wiz_0_1/PS_PL_clk_wiz_0_1.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722/TE0722.srcs/sources_1/bd/PS_PL/ip/PS_PL_clk_wiz_0_1/PS_PL_clk_wiz_0_1.xdc:56]
get_clocks: Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1480.656 ; gain = 388.492 ; free physical = 131 ; free virtual = 746
Finished Parsing XDC File [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722/TE0722.srcs/sources_1/bd/PS_PL/ip/PS_PL_clk_wiz_0_1/PS_PL_clk_wiz_0_1.xdc] for cell 'PS_PL_i/clk_wiz_0/inst'
Parsing XDC File [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722/TE0722.srcs/constrs_1/imports/VivadoProject/n3_te0722a5_clock.xdc]
Finished Parsing XDC File [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722/TE0722.srcs/constrs_1/imports/VivadoProject/n3_te0722a5_clock.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 298 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 238 instances
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 32 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 28 instances

link_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:42 . Memory (MB): peak = 1480.656 ; gain = 655.348 ; free physical = 128 ; free virtual = 745
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.59 . Memory (MB): peak = 1511.508 ; gain = 2.883 ; free physical = 120 ; free virtual = 741

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 159f8a1a7

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:02 . Memory (MB): peak = 1511.508 ; gain = 0.000 ; free physical = 117 ; free virtual = 741

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 33 cells.
Phase 2 Constant Propagation | Checksum: 2143e6bac

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1511.508 ; gain = 0.000 ; free physical = 115 ; free virtual = 741

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 1754 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 403 unconnected cells.
Phase 3 Sweep | Checksum: 1c065e155

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1511.508 ; gain = 0.000 ; free physical = 114 ; free virtual = 741
Ending Logic Optimization Task | Checksum: 1c065e155

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1511.508 ; gain = 0.000 ; free physical = 114 ; free virtual = 741
Implement Debug Cores | Checksum: 1e7b6a54a
Logic Optimization | Checksum: 1e7b6a54a

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.12 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 10 BRAM(s) out of a total of 15 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 10 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 10 Total Ports: 30
Ending PowerOpt Patch Enables Task | Checksum: 1275c11a1

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.30 . Memory (MB): peak = 1603.523 ; gain = 0.000 ; free physical = 140 ; free virtual = 686
Ending Power Optimization Task | Checksum: 1275c11a1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1603.523 ; gain = 92.016 ; free physical = 140 ; free virtual = 686
INFO: [Common 17-83] Releasing license: Implementation
28 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1603.523 ; gain = 122.867 ; free physical = 140 ; free virtual = 686
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.43 . Memory (MB): peak = 1619.531 ; gain = 0.000 ; free physical = 136 ; free virtual = 686
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722/TE0722.runs/impl_1/PS_PL_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: eb973697

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.23 . Memory (MB): peak = 1619.547 ; gain = 0.000 ; free physical = 124 ; free virtual = 685

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1619.547 ; gain = 0.000 ; free physical = 124 ; free virtual = 685
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1619.547 ; gain = 0.000 ; free physical = 123 ; free virtual = 685

Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1.1 Pre-Place Cells
Phase 2.1.1.1 Pre-Place Cells | Checksum: 83475b52

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:01 . Memory (MB): peak = 1619.547 ; gain = 0.000 ; free physical = 122 ; free virtual = 684
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.1.2 IO & Clk Clean Up
Phase 2.1.1.2 IO & Clk Clean Up | Checksum: 83475b52

Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1619.547 ; gain = 0.000 ; free physical = 114 ; free virtual = 683

Phase 2.1.1.3 Implementation Feasibility check On IDelay
Phase 2.1.1.3 Implementation Feasibility check On IDelay | Checksum: 83475b52

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1619.547 ; gain = 0.000 ; free physical = 114 ; free virtual = 683

Phase 2.1.1.4 Commit IO Placement
Phase 2.1.1.4 Commit IO Placement | Checksum: 1c5baae6

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1619.547 ; gain = 0.000 ; free physical = 114 ; free virtual = 683
Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: bfd1c6e4

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1619.547 ; gain = 0.000 ; free physical = 114 ; free virtual = 683

Phase 2.1.2 Build Placer Netlist Model

Phase 2.1.2.1 Place Init Design

Phase 2.1.2.1.1 Init Lut Pin Assignment
Phase 2.1.2.1.1 Init Lut Pin Assignment | Checksum: 136a77cad

Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1619.547 ; gain = 0.000 ; free physical = 109 ; free virtual = 680
Phase 2.1.2.1 Place Init Design | Checksum: 14d4b89e4

Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1619.547 ; gain = 0.000 ; free physical = 105 ; free virtual = 679
Phase 2.1.2 Build Placer Netlist Model | Checksum: 14d4b89e4

Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1619.547 ; gain = 0.000 ; free physical = 105 ; free virtual = 679

Phase 2.1.3 Constrain Clocks/Macros

Phase 2.1.3.1 Constrain Global/Regional Clocks
Phase 2.1.3.1 Constrain Global/Regional Clocks | Checksum: 14d4b89e4

Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1619.547 ; gain = 0.000 ; free physical = 105 ; free virtual = 679
Phase 2.1.3 Constrain Clocks/Macros | Checksum: 14d4b89e4

Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1619.547 ; gain = 0.000 ; free physical = 104 ; free virtual = 679
Phase 2.1 Placer Initialization Core | Checksum: 14d4b89e4

Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1619.547 ; gain = 0.000 ; free physical = 104 ; free virtual = 679
Phase 2 Placer Initialization | Checksum: 14d4b89e4

Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1619.547 ; gain = 0.000 ; free physical = 104 ; free virtual = 679

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 179dec682

Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1627.535 ; gain = 7.988 ; free physical = 115 ; free virtual = 672

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 179dec682

Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1627.535 ; gain = 7.988 ; free physical = 115 ; free virtual = 672

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 171ab33d8

Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1627.535 ; gain = 7.988 ; free physical = 111 ; free virtual = 672

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 14051d353

Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1627.535 ; gain = 7.988 ; free physical = 110 ; free virtual = 672

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: 14051d353

Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1627.535 ; gain = 7.988 ; free physical = 110 ; free virtual = 672

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: 1b98040e8

Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1627.535 ; gain = 7.988 ; free physical = 109 ; free virtual = 672

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: 13a002124

Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1627.535 ; gain = 7.988 ; free physical = 109 ; free virtual = 672

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: ec23dd61

Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1627.535 ; gain = 7.988 ; free physical = 107 ; free virtual = 672
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: ec23dd61

Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1627.535 ; gain = 7.988 ; free physical = 107 ; free virtual = 672

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: ec23dd61

Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1627.535 ; gain = 7.988 ; free physical = 107 ; free virtual = 672

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: ec23dd61

Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1627.535 ; gain = 7.988 ; free physical = 107 ; free virtual = 672
Phase 4.6 Small Shape Detail Placement | Checksum: ec23dd61

Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1627.535 ; gain = 7.988 ; free physical = 107 ; free virtual = 672

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: ec23dd61

Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1627.535 ; gain = 7.988 ; free physical = 107 ; free virtual = 672
Phase 4 Detail Placement | Checksum: ec23dd61

Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1627.535 ; gain = 7.988 ; free physical = 107 ; free virtual = 672

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 24f56f93

Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1627.535 ; gain = 7.988 ; free physical = 107 ; free virtual = 672

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: 24f56f93

Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1627.535 ; gain = 7.988 ; free physical = 107 ; free virtual = 672

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=8.840. For the most accurate timing information please run report_timing.
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: 85d65461

Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1627.535 ; gain = 7.988 ; free physical = 106 ; free virtual = 671
Phase 5.2.2 Post Placement Optimization | Checksum: 85d65461

Time (s): cpu = 00:00:26 ; elapsed = 00:00:25 . Memory (MB): peak = 1627.535 ; gain = 7.988 ; free physical = 106 ; free virtual = 671
Phase 5.2 Post Commit Optimization | Checksum: 85d65461

Time (s): cpu = 00:00:26 ; elapsed = 00:00:25 . Memory (MB): peak = 1627.535 ; gain = 7.988 ; free physical = 106 ; free virtual = 671

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 85d65461

Time (s): cpu = 00:00:26 ; elapsed = 00:00:25 . Memory (MB): peak = 1627.535 ; gain = 7.988 ; free physical = 106 ; free virtual = 671

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 85d65461

Time (s): cpu = 00:00:26 ; elapsed = 00:00:25 . Memory (MB): peak = 1627.535 ; gain = 7.988 ; free physical = 106 ; free virtual = 671

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: 85d65461

Time (s): cpu = 00:00:26 ; elapsed = 00:00:25 . Memory (MB): peak = 1627.535 ; gain = 7.988 ; free physical = 106 ; free virtual = 671
Phase 5.5 Placer Reporting | Checksum: 85d65461

Time (s): cpu = 00:00:26 ; elapsed = 00:00:25 . Memory (MB): peak = 1627.535 ; gain = 7.988 ; free physical = 106 ; free virtual = 671

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 1730bd900

Time (s): cpu = 00:00:26 ; elapsed = 00:00:25 . Memory (MB): peak = 1627.535 ; gain = 7.988 ; free physical = 106 ; free virtual = 671
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 1730bd900

Time (s): cpu = 00:00:26 ; elapsed = 00:00:25 . Memory (MB): peak = 1627.535 ; gain = 7.988 ; free physical = 106 ; free virtual = 671
Ending Placer Task | Checksum: 10d7c8760

Time (s): cpu = 00:00:26 ; elapsed = 00:00:25 . Memory (MB): peak = 1627.535 ; gain = 7.988 ; free physical = 106 ; free virtual = 671
INFO: [Common 17-83] Releasing license: Implementation
44 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:27 . Memory (MB): peak = 1627.535 ; gain = 8.000 ; free physical = 106 ; free virtual = 671
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1627.539 ; gain = 0.000 ; free physical = 100 ; free virtual = 672
report_io: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.43 . Memory (MB): peak = 1627.539 ; gain = 0.000 ; free physical = 165 ; free virtual = 672
report_utilization: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.41 . Memory (MB): peak = 1627.539 ; gain = 0.000 ; free physical = 161 ; free virtual = 670
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1627.539 ; gain = 0.000 ; free physical = 160 ; free virtual = 669
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1700e1f28

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 1629.535 ; gain = 1.984 ; free physical = 109 ; free virtual = 623

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1700e1f28

Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 1634.535 ; gain = 6.984 ; free physical = 107 ; free virtual = 622

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1700e1f28

Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 1641.535 ; gain = 13.984 ; free physical = 103 ; free virtual = 615
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1c6ccd411

Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 1655.652 ; gain = 28.102 ; free physical = 148 ; free virtual = 599
INFO: [Route 35-57] Estimated Timing Summary | WNS=8.98   | TNS=0      | WHS=-0.35  | THS=-163   |

Phase 2 Router Initialization | Checksum: 1880ccd27

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 1660.832 ; gain = 33.281 ; free physical = 142 ; free virtual = 594

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: e16d2121

Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 1660.832 ; gain = 33.281 ; free physical = 141 ; free virtual = 594

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 224
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 146ffd62d

Time (s): cpu = 00:00:35 ; elapsed = 00:00:29 . Memory (MB): peak = 1661.832 ; gain = 34.281 ; free physical = 140 ; free virtual = 593
INFO: [Route 35-57] Estimated Timing Summary | WNS=8.24   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 28e83bcfc

Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 1661.832 ; gain = 34.281 ; free physical = 140 ; free virtual = 593

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 1ae0a2a55

Time (s): cpu = 00:00:36 ; elapsed = 00:00:30 . Memory (MB): peak = 1661.832 ; gain = 34.281 ; free physical = 140 ; free virtual = 593
INFO: [Route 35-57] Estimated Timing Summary | WNS=8.24   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1d7e9c924

Time (s): cpu = 00:00:36 ; elapsed = 00:00:30 . Memory (MB): peak = 1661.832 ; gain = 34.281 ; free physical = 140 ; free virtual = 593
Phase 4 Rip-up And Reroute | Checksum: 1d7e9c924

Time (s): cpu = 00:00:36 ; elapsed = 00:00:30 . Memory (MB): peak = 1661.832 ; gain = 34.281 ; free physical = 140 ; free virtual = 593

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 1bd76367c

Time (s): cpu = 00:00:36 ; elapsed = 00:00:30 . Memory (MB): peak = 1661.832 ; gain = 34.281 ; free physical = 140 ; free virtual = 593
INFO: [Route 35-57] Estimated Timing Summary | WNS=8.36   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: 1bd76367c

Time (s): cpu = 00:00:36 ; elapsed = 00:00:30 . Memory (MB): peak = 1661.832 ; gain = 34.281 ; free physical = 140 ; free virtual = 593

Phase 6 Clock Skew Optimization
Phase 6 Clock Skew Optimization | Checksum: 1bd76367c

Time (s): cpu = 00:00:36 ; elapsed = 00:00:30 . Memory (MB): peak = 1661.832 ; gain = 34.281 ; free physical = 140 ; free virtual = 593

Phase 7 Post Hold Fix

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 265e935ad

Time (s): cpu = 00:00:38 ; elapsed = 00:00:31 . Memory (MB): peak = 1661.832 ; gain = 34.281 ; free physical = 140 ; free virtual = 593
INFO: [Route 35-57] Estimated Timing Summary | WNS=8.36   | TNS=0      | WHS=0.016  | THS=0      |

Phase 7 Post Hold Fix | Checksum: 1c191beb3

Time (s): cpu = 00:00:38 ; elapsed = 00:00:31 . Memory (MB): peak = 1661.832 ; gain = 34.281 ; free physical = 140 ; free virtual = 593

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.13697 %
  Global Horizontal Routing Utilization  = 2.77551 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 24bc850fb

Time (s): cpu = 00:00:38 ; elapsed = 00:00:31 . Memory (MB): peak = 1661.832 ; gain = 34.281 ; free physical = 140 ; free virtual = 593

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 24bc850fb

Time (s): cpu = 00:00:38 ; elapsed = 00:00:31 . Memory (MB): peak = 1661.832 ; gain = 34.281 ; free physical = 140 ; free virtual = 593

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1c39098f5

Time (s): cpu = 00:00:38 ; elapsed = 00:00:32 . Memory (MB): peak = 1661.832 ; gain = 34.281 ; free physical = 139 ; free virtual = 593

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=8.36   | TNS=0      | WHS=0.016  | THS=0      |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 1c39098f5

Time (s): cpu = 00:00:38 ; elapsed = 00:00:32 . Memory (MB): peak = 1661.832 ; gain = 34.281 ; free physical = 139 ; free virtual = 593
INFO: [Route 35-16] Router Completed Successfully

Routing Is Done.

Time (s): cpu = 00:00:38 ; elapsed = 00:00:32 . Memory (MB): peak = 1661.832 ; gain = 34.281 ; free physical = 139 ; free virtual = 593
INFO: [Common 17-83] Releasing license: Implementation
58 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:34 . Memory (MB): peak = 1661.832 ; gain = 34.293 ; free physical = 139 ; free virtual = 593
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1661.836 ; gain = 0.000 ; free physical = 118 ; free virtual = 593
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722/TE0722.runs/impl_1/PS_PL_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-218] MMCM/PLL RST static_probability should be either 0 or 1, power analysis is using 0 by default.
Use 'set_switching_activity -static_probability 1 -signal_rate 0 [get_nets PS_PL_i/processing_system7_0/inst/FCLK_RESET0_N]'  to set the static_probability to '1'  if desired.
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [Drc 23-27] Running DRC with 2 threads
WARNING: [Drc 23-20] Rule violation (CFGBVS-1) Missing CFGBVS and CONFIG_VOLTAGE Design Properties - Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [Drc 23-20] Rule violation (DPOP-1) Output pipelining - DSP PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/mult/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
