<!DOCTYPE html>
<html>
<head>
  <meta charset="utf-8"/>
  <style>
    table.head, table.foot { width: 100%; }
    td.head-rtitle, td.foot-os { text-align: right; }
    td.head-vol { text-align: center; }
    div.Pp { margin: 1ex 0ex; }
  </style>
  <title>EXT2SIM(1)</title>
</head>
<body>
<table class="head">
  <tr>
    <td class="head-ltitle">EXT2SIM(1)</td>
    <td class="head-vol">General Commands Manual</td>
    <td class="head-rtitle">EXT2SIM(1)</td>
  </tr>
</table>
<div class="manual-text">
<h1 class="Sh" title="Sh" id="NAME"><a class="selflink" href="#NAME">NAME</a></h1>
ext2sim - convert hierarchical <i>ext</i>(5) extracted-circuit files to flat
  <i>sim</i>(5) files
<h1 class="Sh" title="Sh" id="SYNOPSIS"><a class="selflink" href="#SYNOPSIS">SYNOPSIS</a></h1>
<b>ext2sim</b> [ <b>-a</b> <i>aliasfile</i> ] [ <b>-l</b> <i>labelsfile</i> ] [
  <b>-o</b> <i>simfile</i> ] [ <b>-A</b> ] [ <b>-B</b> ] [ <b>-F</b> ] [
  <b>-L</b> ] [ <b>-t</b> ] [ <i>extcheck-options</i> ] [ <i>-y num</i> ] [
  <i>-f mit|lbl|su</i> ] [ <i>-J hier|flat</i> ] [ <i>-j
  device:sdRclass[/subRclass]/defaultSubstrate</i> ] <i>root</i>
<div style="height: 1.00em;">&#x00A0;</div>
<h1 class="Sh" title="Sh" id="DESCRIPTION"><a class="selflink" href="#DESCRIPTION">DESCRIPTION</a></h1>
Ext2sim will convert an extracted circuit from the hierarchical <i>ext</i>(5)
  representation produced by Magic to the flat <i>sim</i>(5) representation
  required by many simulation tools. The root of the tree to be extracted is the
  file <i>root</i><b>.ext</b>; it and all the files it references are
  recursively flattened. The result is a single, flat representation of the
  circuit that is written to the file <i>root</i><b>.sim</b>, a list of node
  aliases written to the file <i>root</i><b>.al</b>, and a list of the locations
  of all nodenames in CIF format, suitable for plotting, to the file
  <i>root</i><b>.nodes</b>. The file <i>root</i><b>.sim</b> is suitable for use
  with programs such as <i>crystal</i>(1), <i>esim</i>(1), or
  <i>sim2spice</i>(1).
<div class="Pp"></div>
The following options are recognized:
<dl class="Bl-tag">
  <dt class="It-tag"><b>-a&#x00A0;<i>aliasfile</i></b></dt>
  <dd class="It-tag">Instead of leaving node aliases in the file
      <i>root</i><b>.al</b>, leave it in <i>aliasfile</i>.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-l&#x00A0;<i>labelfile</i></b></dt>
  <dd class="It-tag">Instead of leaving a CIF file with the locations of all
      node names in the file <i>root</i><b>.nodes</b>, leave it in
      <i>labelfile</i>.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-o&#x00A0;<i>outfile</i></b></dt>
  <dd class="It-tag">Instead of leaving output in the file
      <i>root</i><b>.sim</b>, leave it in <i>outfile</i>.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-A</b></dt>
  <dd class="It-tag">Don't produce the aliases file.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-B</b></dt>
  <dd class="It-tag">Don't output transistor or node attributes in the
      <b>.sim</b> file. This option will also disable the output of information
      such as the area and perimeter of source and drain diffusion and the fet
      substrate. For compatibitlity reasons the latest version of ext2sim
      outputs this information as node attibutes. This option is necessary when
      preparing input for programs that don't know about attributes, such as
      <i>sim2spice</i>(1) (which is actually made obsolete by
      <i>ext2spice</i>(1), anyway), or <i>rsim</i>(1).</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-F</b></dt>
  <dd class="It-tag">Don't output nodes that aren't connected to fets (floating
      nodes).</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-L</b></dt>
  <dd class="It-tag">Don't produce the label file.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-t<i>char</i></b></dt>
  <dd class="It-tag">Trim characters from node names when writing the output
      file. <i>Char</i> should be either &quot;#&quot; or &quot;!&quot;. The
      option may be used twice if both characters are desired.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-f <i>MIT|LBL|SU</i></b></dt>
  <dd class="It-tag">Select the output format. MIT is the traditional
      <i>sim</i>(5) format. LBL is a variant of it understood by
      <i>gemini</i>(1) which includes the substrate connection as a fourth
      terminal before length and width. SU is the internal Stanford format which
      is described also in <i>sim</i>(5) and includes areas and perimeters of
      fet sources, drains and substrates.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-y <i>num</i></b></dt>
  <dd class="It-tag">Select the precision for outputing capacitors. The default
      is 1 which means that the capacitors will be printed to a precision of .1
      fF.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-J <i>hier|flat</i></b></dt>
  <dd class="It-tag">Select the source/drain area and perimeter extraction
      algorithm. If <i>hier</i> is selected then the areas and perimeters are
      extracted <i>only within each subcell</i>. For each fet in a subcell the
      area and perimeter of its source and drain within this subcell are output.
      If two or more fets share a source/drain node then the total area and
      perimeter will be output in only one of them and the other will have 0. If
      <i>flat</i> is selected the same rules apply only that the scope of search
      for area and perimeter is the whole netlist. In general <i>flat</i> (which
      is the default) will give accurate results (it will take into account
      shared sources/drains) but hier is provided for backwards compatibility
      with version 6.4.5. On top of this selection you can individually control
      how a terminal of a specific fet will be extracted if you put a
      source/drain attribute. <i>ext:aph</i> makes the extraction for that
      specific terminal hierarchical and <i>ext:apf</i> makes the extraction
      flat (see the magic tutorial about attaching attribute labels).
      Additionaly to ease extraction of bipolar transistors the gate attribute
      <i>ext:aps</i> forces the output of the substrate area and perimeter for a
      specific fet (in flat mode only).</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-j
    <i>device:sdRclass[/subRclass]/defaultSubstrate</i></b></dt>
  <dd class="It-tag">Gives ext2sim information about the source/drain resistance
      class of the fet type <i>device</i>. Makes <i>device</i> to have
      <i>sdRclass</i> source drain resistance class, <i>subRclass</i> substrate
      (well) resistance class and the node named <i>defaultSubstrate</i> as its
      default substrate. The defaults are nfet:0/Gnd! and pfet:1/6/Vdd! which
      correspond to the MOSIS technology file but things might vary in your
      site. Ask your local cad administrator.
    <div style="height: 1.00em;">&#x00A0;</div>
  </dd>
</dl>
<div class="Pp"></div>
The way the extraction of node area and perimeter works in magic the total area
  and perimeter of the source/drain junction is summed up on a single node. That
  is why all the junction areas and perimeters are summed up on a single node
  (this should not affect simulation results however).
<div class="Pp"></div>
<i>Special care must be taken when the substrate of a fet is tied to a</i>
  <i>node other than the default substrate</i> (eg in a bootstraping charge
  pump). To get the correct substrate info in these cases the fet(s) with
  separate wells should be in their own separate subcell with ext:aph attributes
  attached to their sensitive terminals (also all the transistors which share
  sensistive terminals with these should be in another subcell with the same
  attributes).
<div style="height: 1.00em;">&#x00A0;</div>
<div style="height: 1.00em;">&#x00A0;</div>
<div class="Pp"></div>
In addition, all of the options of <i>extcheck</i>(1) are accepted.
<div style="height: 1.00em;">&#x00A0;</div>
<h1 class="Sh" title="Sh" id="SCALING_AND_UNITS"><a class="selflink" href="#SCALING_AND_UNITS">SCALING
  AND UNITS</a></h1>
If all of the <b>.ext</b> files in the tree read by <i>ext2sim</i> have the same
  geometrical scale (specified in the <b>scale</b> line in each <b>.ext</b>
  file), this scale is reflected through to the output, resulting in
  substantially smaller <b>.sim</b> files. Otherwise, the geometrical unit in
  the output <b>.sim</b> file is a centimicron.
<div class="Pp"></div>
Resistance and capacitance are always output in ohms and femptofarads,
  respectively.
<div style="height: 1.00em;">&#x00A0;</div>
<h1 class="Sh" title="Sh" id="SEE_ALSO"><a class="selflink" href="#SEE_ALSO">SEE
  ALSO</a></h1>
extcheck(1), ext2dlys(1), ext2spice(1), magic(1), rsim(1), ext(5), sim(5)
<div style="height: 1.00em;">&#x00A0;</div>
<h1 class="Sh" title="Sh" id="AUTHOR"><a class="selflink" href="#AUTHOR">AUTHOR</a></h1>
Walter Scott additions/fixes by Stefanos Sidiropoulos.
<div style="height: 1.00em;">&#x00A0;</div>
<h1 class="Sh" title="Sh" id="BUGS"><a class="selflink" href="#BUGS">BUGS</a></h1>
Transistor gate capacitance is typically not included in node capacitances, as
  most analysis tools compute the gate capacitance directly from the gate area.
  The <b>-c</b> flag therefore provides a limit only on non-gate capacitance.
  The areas and perimeters of fet sources and drains work only with the simple
  extraction algorith and not with the extresis flow. So you have to model them
  as linear capacitors (create a special extraction style) if you want to
  extract parasitic resistances with extresis.
<div style="height: 1.00em;">&#x00A0;</div>
</div>
<table class="foot">
  <tr>
    <td class="foot-date"></td>
    <td class="foot-os">4th Berkeley Distribution</td>
  </tr>
</table>
</body>
</html>
