{"context": "\u53c2\u8003: VHDL\u306b\u3088\u308bFPGA\u8a2d\u8a08 & \u30c7\u30d0\u30c3\u30b0 by \u677e\u6751\u8b19 & \u5742\u5dfb \u4f73\u58fd\u7f8e\n\n\u5b9f\u88c5\n\n10ns\u3054\u3068\u306bH,L\u3092\u5207\u66ff\u3048\u308bCLK\u306e\u751f\u6210\n100ns\u3067\u505c\u6b62\u3059\u308b\n\n\ncode\n\u4e0a\u8a18\u306e\u672c\u306e\u60c5\u5831\u3092\u5143\u306b\u3001\u81ea\u5206\u306a\u308a\u306b\u8003\u3048\u3066\u307f\u305f\u3002\nhttp://www.edaplayground.com/x/bju\n\ndesign.vhd\nlibrary IEEE;\nuse IEEE.std_logic_1164.all;\n\nentity CLOCK is\nport ( CLK: in std_logic);\nend CLOCK;\n\narchitecture RTL of CLOCK is\nbegin\nend;\n\n\n\ntestbench.vhd\nlibrary IEEE;\nuse IEEE.std_logic_1164.all;\n\nentity testbench is\nend testbench;\n\narchitecture SIM of testbench is\n    signal I_CLK : std_logic := '1';\ncomponent CLOCK\n    port ( CLK: in std_logic);\nend component;\n\nbegin\n    process begin\n        I_CLK <= '1';\n        wait for 10 ns;\n        I_CLK <= '0';\n        wait for 10 ns;\n    end process;\n\n    process begin\n        wait for 100 ns;\n        -- to end the testbench\n        assert false\n        report \"end.\" severity FAILURE;\n    end process;\n\n    U1: CLOCK port map(CLK => I_CLK);\nend SIM;\n\n\ntestbench\u306e1\u3064\u3081\u306eprocess begin\u3067CLK\u3092\u751f\u6210\u3057\u3064\u3064\u30012\u3064\u3081\u306eprocess begin\u3067\u30b7\u30df\u30e5\u30ec\u30fc\u30b7\u30e7\u30f3\u3092\u505c\u6b62\u3059\u308b\u6642\u9593\u3092100ns\u3068\u3057\u3066\u3044\u308b\u3002\n\n\u7d50\u679c\n\n\u53c2\u8003: VHDL\u306b\u3088\u308bFPGA\u8a2d\u8a08 & \u30c7\u30d0\u30c3\u30b0 by \u677e\u6751\u8b19 & \u5742\u5dfb \u4f73\u58fd\u7f8e\n\n## \u5b9f\u88c5\n\n- 10ns\u3054\u3068\u306bH,L\u3092\u5207\u66ff\u3048\u308bCLK\u306e\u751f\u6210\n- 100ns\u3067\u505c\u6b62\u3059\u308b\n\n## code\n\n\u4e0a\u8a18\u306e\u672c\u306e\u60c5\u5831\u3092\u5143\u306b\u3001\u81ea\u5206\u306a\u308a\u306b\u8003\u3048\u3066\u307f\u305f\u3002\n\nhttp://www.edaplayground.com/x/bju\n\n```design.vhd\nlibrary IEEE;\nuse IEEE.std_logic_1164.all;\n\nentity CLOCK is\nport ( CLK: in std_logic);\nend CLOCK;\n\narchitecture RTL of CLOCK is\nbegin\nend;\n```\n\n```testbench.vhd\nlibrary IEEE;\nuse IEEE.std_logic_1164.all;\n\nentity testbench is\nend testbench;\n\narchitecture SIM of testbench is\n\tsignal I_CLK : std_logic := '1';\ncomponent CLOCK\n\tport ( CLK: in std_logic);\nend component;\n\nbegin\n    process begin\n    \tI_CLK <= '1';\n       \twait for 10 ns;\n        I_CLK <= '0';\n       \twait for 10 ns;\n   \tend process;\n    \n    process begin\n    \twait for 100 ns;\n        -- to end the testbench\n        assert false\n        report \"end.\" severity FAILURE;\n  \tend process;\n    \n    U1: CLOCK port map(CLK => I_CLK);\nend SIM;\n```\n\ntestbench\u306e1\u3064\u3081\u306eprocess begin\u3067CLK\u3092\u751f\u6210\u3057\u3064\u3064\u30012\u3064\u3081\u306eprocess begin\u3067\u30b7\u30df\u30e5\u30ec\u30fc\u30b7\u30e7\u30f3\u3092\u505c\u6b62\u3059\u308b\u6642\u9593\u3092100ns\u3068\u3057\u3066\u3044\u308b\u3002\n\n## \u7d50\u679c\n\n![qiita.png](https://qiita-image-store.s3.amazonaws.com/0/32870/3ebf3cfb-6556-e7d6-932f-cc8fb2458413.png)\n\n\n\n", "tags": ["VHDL", "Primer"]}