# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do SoC_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlib altera_reserved_qsys_qsys_system
# vmap altera_reserved_qsys_qsys_system altera_reserved_qsys_qsys_system
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_reserved_qsys_qsys_system +incdir+C:/altera/projeto_extensao/teste_led/db/ip/qsys_system {C:/altera/projeto_extensao/teste_led/db/ip/qsys_system/qsys_system.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module qsys_system
# 
# Top level modules:
# 	qsys_system
# vlog -vlog01compat -work altera_reserved_qsys_qsys_system +incdir+C:/altera/projeto_extensao/teste_led/db/ip/qsys_system/submodules {C:/altera/projeto_extensao/teste_led/db/ip/qsys_system/submodules/altera_avalon_sc_fifo.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# vlog -vlog01compat -work altera_reserved_qsys_qsys_system +incdir+C:/altera/projeto_extensao/teste_led/db/ip/qsys_system/submodules {C:/altera/projeto_extensao/teste_led/db/ip/qsys_system/submodules/altera_reset_controller.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# vlog -vlog01compat -work altera_reserved_qsys_qsys_system +incdir+C:/altera/projeto_extensao/teste_led/db/ip/qsys_system/submodules {C:/altera/projeto_extensao/teste_led/db/ip/qsys_system/submodules/altera_reset_synchronizer.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# vlog -vlog01compat -work altera_reserved_qsys_qsys_system +incdir+C:/altera/projeto_extensao/teste_led/db/ip/qsys_system/submodules {C:/altera/projeto_extensao/teste_led/db/ip/qsys_system/submodules/qsys_system_esp8266.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module qsys_system_esp8266_tx
# -- Compiling module qsys_system_esp8266_rx_stimulus_source
# -- Compiling module qsys_system_esp8266_rx
# -- Compiling module qsys_system_esp8266_txfifo
# -- Compiling module qsys_system_esp8266_rxfifo
# -- Compiling module qsys_system_esp8266_regs
# -- Compiling module qsys_system_esp8266
# 
# Top level modules:
# 	qsys_system_esp8266
# vlog -vlog01compat -work altera_reserved_qsys_qsys_system +incdir+C:/altera/projeto_extensao/teste_led/db/ip/qsys_system/submodules {C:/altera/projeto_extensao/teste_led/db/ip/qsys_system/submodules/qsys_system_jtag_uart_0.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module qsys_system_jtag_uart_0_sim_scfifo_w
# -- Compiling module qsys_system_jtag_uart_0_scfifo_w
# -- Compiling module qsys_system_jtag_uart_0_sim_scfifo_r
# -- Compiling module qsys_system_jtag_uart_0_scfifo_r
# -- Compiling module qsys_system_jtag_uart_0
# 
# Top level modules:
# 	qsys_system_jtag_uart_0
# vlog -vlog01compat -work altera_reserved_qsys_qsys_system +incdir+C:/altera/projeto_extensao/teste_led/db/ip/qsys_system/submodules {C:/altera/projeto_extensao/teste_led/db/ip/qsys_system/submodules/qsys_system_nios2.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module qsys_system_nios2_register_bank_a_module
# -- Compiling module qsys_system_nios2_register_bank_b_module
# -- Compiling module qsys_system_nios2_nios2_oci_debug
# -- Compiling module qsys_system_nios2_ociram_sp_ram_module
# -- Compiling module qsys_system_nios2_nios2_ocimem
# -- Compiling module qsys_system_nios2_nios2_avalon_reg
# -- Compiling module qsys_system_nios2_nios2_oci_break
# -- Compiling module qsys_system_nios2_nios2_oci_xbrk
# -- Compiling module qsys_system_nios2_nios2_oci_dbrk
# -- Compiling module qsys_system_nios2_nios2_oci_itrace
# -- Compiling module qsys_system_nios2_nios2_oci_td_mode
# -- Compiling module qsys_system_nios2_nios2_oci_dtrace
# -- Compiling module qsys_system_nios2_nios2_oci_compute_tm_count
# -- Compiling module qsys_system_nios2_nios2_oci_fifowp_inc
# -- Compiling module qsys_system_nios2_nios2_oci_fifocount_inc
# -- Compiling module qsys_system_nios2_nios2_oci_fifo
# -- Compiling module qsys_system_nios2_nios2_oci_pib
# -- Compiling module qsys_system_nios2_nios2_oci_im
# -- Compiling module qsys_system_nios2_nios2_performance_monitors
# -- Compiling module qsys_system_nios2_nios2_oci
# -- Compiling module qsys_system_nios2
# 
# Top level modules:
# 	qsys_system_nios2_nios2_performance_monitors
# 	qsys_system_nios2
# vlog -vlog01compat -work altera_reserved_qsys_qsys_system +incdir+C:/altera/projeto_extensao/teste_led/db/ip/qsys_system/submodules {C:/altera/projeto_extensao/teste_led/db/ip/qsys_system/submodules/qsys_system_nios2_jtag_debug_module_sysclk.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module qsys_system_nios2_jtag_debug_module_sysclk
# 
# Top level modules:
# 	qsys_system_nios2_jtag_debug_module_sysclk
# vlog -vlog01compat -work altera_reserved_qsys_qsys_system +incdir+C:/altera/projeto_extensao/teste_led/db/ip/qsys_system/submodules {C:/altera/projeto_extensao/teste_led/db/ip/qsys_system/submodules/qsys_system_nios2_jtag_debug_module_tck.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module qsys_system_nios2_jtag_debug_module_tck
# 
# Top level modules:
# 	qsys_system_nios2_jtag_debug_module_tck
# vlog -vlog01compat -work altera_reserved_qsys_qsys_system +incdir+C:/altera/projeto_extensao/teste_led/db/ip/qsys_system/submodules {C:/altera/projeto_extensao/teste_led/db/ip/qsys_system/submodules/qsys_system_nios2_jtag_debug_module_wrapper.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module qsys_system_nios2_jtag_debug_module_wrapper
# 
# Top level modules:
# 	qsys_system_nios2_jtag_debug_module_wrapper
# vlog -vlog01compat -work altera_reserved_qsys_qsys_system +incdir+C:/altera/projeto_extensao/teste_led/db/ip/qsys_system/submodules {C:/altera/projeto_extensao/teste_led/db/ip/qsys_system/submodules/qsys_system_nios2_oci_test_bench.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module qsys_system_nios2_oci_test_bench
# 
# Top level modules:
# 	qsys_system_nios2_oci_test_bench
# vlog -vlog01compat -work altera_reserved_qsys_qsys_system +incdir+C:/altera/projeto_extensao/teste_led/db/ip/qsys_system/submodules {C:/altera/projeto_extensao/teste_led/db/ip/qsys_system/submodules/qsys_system_nios2_test_bench.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module qsys_system_nios2_test_bench
# 
# Top level modules:
# 	qsys_system_nios2_test_bench
# vlog -vlog01compat -work altera_reserved_qsys_qsys_system +incdir+C:/altera/projeto_extensao/teste_led/db/ip/qsys_system/submodules {C:/altera/projeto_extensao/teste_led/db/ip/qsys_system/submodules/qsys_system_onchip_memory2_0.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module qsys_system_onchip_memory2_0
# 
# Top level modules:
# 	qsys_system_onchip_memory2_0
# vlog -vlog01compat -work altera_reserved_qsys_qsys_system +incdir+C:/altera/projeto_extensao/teste_led/db/ip/qsys_system/submodules {C:/altera/projeto_extensao/teste_led/db/ip/qsys_system/submodules/qsys_system_pll.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module qsys_system_pll
# 
# Top level modules:
# 	qsys_system_pll
# vlog -vlog01compat -work altera_reserved_qsys_qsys_system +incdir+C:/altera/projeto_extensao/teste_led/db/ip/qsys_system/submodules {C:/altera/projeto_extensao/teste_led/db/ip/qsys_system/submodules/qsys_system_sdram.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module qsys_system_sdram_input_efifo_module
# -- Compiling module qsys_system_sdram
# 
# Top level modules:
# 	qsys_system_sdram
# vlog -sv -work altera_reserved_qsys_qsys_system +incdir+C:/altera/projeto_extensao/teste_led/db/ip/qsys_system/submodules {C:/altera/projeto_extensao/teste_led/db/ip/qsys_system/submodules/altera_merlin_arbitrator.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# vlog -sv -work altera_reserved_qsys_qsys_system +incdir+C:/altera/projeto_extensao/teste_led/db/ip/qsys_system/submodules {C:/altera/projeto_extensao/teste_led/db/ip/qsys_system/submodules/altera_merlin_burst_adapter.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module altera_merlin_burst_adapter_burstwrap_increment
# -- Compiling module altera_merlin_burst_adapter_adder
# -- Compiling module altera_merlin_burst_adapter_subtractor
# -- Compiling module altera_merlin_burst_adapter_min
# -- Compiling module altera_merlin_burst_adapter
# -- Compiling module altera_merlin_burst_adapter_uncompressed_only
# -- Compiling module altera_merlin_burst_adapter_full
# 
# Top level modules:
# 	altera_merlin_burst_adapter
# vlog -sv -work altera_reserved_qsys_qsys_system +incdir+C:/altera/projeto_extensao/teste_led/db/ip/qsys_system/submodules {C:/altera/projeto_extensao/teste_led/db/ip/qsys_system/submodules/altera_merlin_burst_uncompressor.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# vlog -sv -work altera_reserved_qsys_qsys_system +incdir+C:/altera/projeto_extensao/teste_led/db/ip/qsys_system/submodules {C:/altera/projeto_extensao/teste_led/db/ip/qsys_system/submodules/altera_merlin_master_agent.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module altera_merlin_master_agent
# 
# Top level modules:
# 	altera_merlin_master_agent
# vlog -sv -work altera_reserved_qsys_qsys_system +incdir+C:/altera/projeto_extensao/teste_led/db/ip/qsys_system/submodules {C:/altera/projeto_extensao/teste_led/db/ip/qsys_system/submodules/altera_merlin_master_translator.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module altera_merlin_master_translator
# 
# Top level modules:
# 	altera_merlin_master_translator
# vlog -sv -work altera_reserved_qsys_qsys_system +incdir+C:/altera/projeto_extensao/teste_led/db/ip/qsys_system/submodules {C:/altera/projeto_extensao/teste_led/db/ip/qsys_system/submodules/altera_merlin_slave_agent.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module altera_merlin_slave_agent
# ** Warning: C:/altera/projeto_extensao/teste_led/db/ip/qsys_system/submodules/altera_merlin_slave_agent.sv(584): (vlog-2186) SystemVerilog testbench feature
# 
# (randomization, coverage or assertion) detected in the design.
# 
# These features are only supported in Questasim.
# 
# ** Warning: C:/altera/projeto_extensao/teste_led/db/ip/qsys_system/submodules/altera_merlin_slave_agent.sv(469): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# ** Warning: C:/altera/projeto_extensao/teste_led/db/ip/qsys_system/submodules/altera_merlin_slave_agent.sv(470): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# ** Warning: C:/altera/projeto_extensao/teste_led/db/ip/qsys_system/submodules/altera_merlin_slave_agent.sv(471): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# ** Warning: C:/altera/projeto_extensao/teste_led/db/ip/qsys_system/submodules/altera_merlin_slave_agent.sv(34): (vlog-2186) SystemVerilog testbench feature
# 
# (randomization, coverage or assertion) detected in the design.
# 
# These features are only supported in Questasim.
# 
# 
# Top level modules:
# 	altera_merlin_slave_agent
# vlog -sv -work altera_reserved_qsys_qsys_system +incdir+C:/altera/projeto_extensao/teste_led/db/ip/qsys_system/submodules {C:/altera/projeto_extensao/teste_led/db/ip/qsys_system/submodules/altera_merlin_slave_translator.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module altera_merlin_slave_translator
# 
# Top level modules:
# 	altera_merlin_slave_translator
# vlog -sv -work altera_reserved_qsys_qsys_system +incdir+C:/altera/projeto_extensao/teste_led/db/ip/qsys_system/submodules {C:/altera/projeto_extensao/teste_led/db/ip/qsys_system/submodules/altera_merlin_width_adapter.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module altera_merlin_width_adapter
# 
# Top level modules:
# 	altera_merlin_width_adapter
# vlog -sv -work altera_reserved_qsys_qsys_system +incdir+C:/altera/projeto_extensao/teste_led/db/ip/qsys_system/submodules {C:/altera/projeto_extensao/teste_led/db/ip/qsys_system/submodules/qsys_system_addr_router.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module qsys_system_addr_router_default_decode
# -- Compiling module qsys_system_addr_router
# 
# Top level modules:
# 	qsys_system_addr_router
# vlog -sv -work altera_reserved_qsys_qsys_system +incdir+C:/altera/projeto_extensao/teste_led/db/ip/qsys_system/submodules {C:/altera/projeto_extensao/teste_led/db/ip/qsys_system/submodules/qsys_system_addr_router_001.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module qsys_system_addr_router_001_default_decode
# -- Compiling module qsys_system_addr_router_001
# 
# Top level modules:
# 	qsys_system_addr_router_001
# vlog -sv -work altera_reserved_qsys_qsys_system +incdir+C:/altera/projeto_extensao/teste_led/db/ip/qsys_system/submodules {C:/altera/projeto_extensao/teste_led/db/ip/qsys_system/submodules/qsys_system_cmd_xbar_demux.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module qsys_system_cmd_xbar_demux
# 
# Top level modules:
# 	qsys_system_cmd_xbar_demux
# vlog -sv -work altera_reserved_qsys_qsys_system +incdir+C:/altera/projeto_extensao/teste_led/db/ip/qsys_system/submodules {C:/altera/projeto_extensao/teste_led/db/ip/qsys_system/submodules/qsys_system_cmd_xbar_demux_001.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module qsys_system_cmd_xbar_demux_001
# 
# Top level modules:
# 	qsys_system_cmd_xbar_demux_001
# vlog -sv -work altera_reserved_qsys_qsys_system +incdir+C:/altera/projeto_extensao/teste_led/db/ip/qsys_system/submodules {C:/altera/projeto_extensao/teste_led/db/ip/qsys_system/submodules/qsys_system_cmd_xbar_mux.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module qsys_system_cmd_xbar_mux
# 
# Top level modules:
# 	qsys_system_cmd_xbar_mux
# vlog -sv -work altera_reserved_qsys_qsys_system +incdir+C:/altera/projeto_extensao/teste_led/db/ip/qsys_system/submodules {C:/altera/projeto_extensao/teste_led/db/ip/qsys_system/submodules/qsys_system_id_router.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module qsys_system_id_router_default_decode
# -- Compiling module qsys_system_id_router
# 
# Top level modules:
# 	qsys_system_id_router
# vlog -sv -work altera_reserved_qsys_qsys_system +incdir+C:/altera/projeto_extensao/teste_led/db/ip/qsys_system/submodules {C:/altera/projeto_extensao/teste_led/db/ip/qsys_system/submodules/qsys_system_id_router_002.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module qsys_system_id_router_002_default_decode
# -- Compiling module qsys_system_id_router_002
# 
# Top level modules:
# 	qsys_system_id_router_002
# vlog -sv -work altera_reserved_qsys_qsys_system +incdir+C:/altera/projeto_extensao/teste_led/db/ip/qsys_system/submodules {C:/altera/projeto_extensao/teste_led/db/ip/qsys_system/submodules/qsys_system_id_router_005.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module qsys_system_id_router_005_default_decode
# -- Compiling module qsys_system_id_router_005
# 
# Top level modules:
# 	qsys_system_id_router_005
# vlog -sv -work altera_reserved_qsys_qsys_system +incdir+C:/altera/projeto_extensao/teste_led/db/ip/qsys_system/submodules {C:/altera/projeto_extensao/teste_led/db/ip/qsys_system/submodules/qsys_system_irq_mapper.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module qsys_system_irq_mapper
# 
# Top level modules:
# 	qsys_system_irq_mapper
# vlog -sv -work altera_reserved_qsys_qsys_system +incdir+C:/altera/projeto_extensao/teste_led/db/ip/qsys_system/submodules {C:/altera/projeto_extensao/teste_led/db/ip/qsys_system/submodules/qsys_system_rsp_xbar_demux.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module qsys_system_rsp_xbar_demux
# 
# Top level modules:
# 	qsys_system_rsp_xbar_demux
# vlog -sv -work altera_reserved_qsys_qsys_system +incdir+C:/altera/projeto_extensao/teste_led/db/ip/qsys_system/submodules {C:/altera/projeto_extensao/teste_led/db/ip/qsys_system/submodules/qsys_system_rsp_xbar_demux_005.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module qsys_system_rsp_xbar_demux_005
# 
# Top level modules:
# 	qsys_system_rsp_xbar_demux_005
# vlog -sv -work altera_reserved_qsys_qsys_system +incdir+C:/altera/projeto_extensao/teste_led/db/ip/qsys_system/submodules {C:/altera/projeto_extensao/teste_led/db/ip/qsys_system/submodules/qsys_system_rsp_xbar_mux.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module qsys_system_rsp_xbar_mux
# 
# Top level modules:
# 	qsys_system_rsp_xbar_mux
# vlog -sv -work altera_reserved_qsys_qsys_system +incdir+C:/altera/projeto_extensao/teste_led/db/ip/qsys_system/submodules {C:/altera/projeto_extensao/teste_led/db/ip/qsys_system/submodules/qsys_system_rsp_xbar_mux_001.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module qsys_system_rsp_xbar_mux_001
# 
# Top level modules:
# 	qsys_system_rsp_xbar_mux_001
# vcom -93 -work work {C:/altera/projeto_extensao/teste_led/armazenaWritedata.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity armazenaWritedata
# -- Compiling architecture armazenaWritedata_arch of armazenaWritedata
# vcom -93 -work work {C:/altera/projeto_extensao/teste_led/SoC.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SoC
# -- Compiling architecture SoC_arch of SoC
# ** Warning: C:/altera/projeto_extensao/teste_led/SoC.vhd(96): (vcom-1083) Implicit array operator "=" always returns FALSE (left length 18 is not equal to right length 2).
# 
# ** Warning: C:/altera/projeto_extensao/teste_led/SoC.vhd(97): (vcom-1083) Implicit array operator "=" always returns FALSE (left length 18 is not equal to right length 2).
# 
# ** Warning: C:/altera/projeto_extensao/teste_led/SoC.vhd(98): (vcom-1083) Implicit array operator "=" always returns FALSE (left length 18 is not equal to right length 2).
# 
# vcom -93 -work work {C:/altera/projeto_extensao/teste_led/reg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity reg
# -- Compiling architecture reg_arch of reg
# vcom -93 -work altera_reserved_qsys_qsys_system {C:/altera/projeto_extensao/teste_led/db/ip/qsys_system/submodules/matriz_avalon_interface.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity matriz_avalon_interface
# -- Compiling architecture matriz_avalon_interface_arch of matriz_avalon_interface
# 
vsim work.armazenawritedata
# vsim work.armazenawritedata 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.armazenawritedata(armazenawritedata_arch)
# Loading work.reg(reg_arch)
add wave -position insertpoint  \
sim:/armazenawritedata/clock \
sim:/armazenawritedata/reset_n \
sim:/armazenawritedata/readwrite \
sim:/armazenawritedata/address \
sim:/armazenawritedata/readdata \
sim:/armazenawritedata/writedata \
sim:/armazenawritedata/storedData
force clock 0 15, 1 30 -repeat 30
force reset 1
# ** Error: (vish-4008) Object 'reset' not found.
# 
force reset_n 1
force readwrite 00
run 300
force writedata x"00000000"
run 30
force readwrite 01
run 30
run 30
run 30
run 30
run 30
run 30
force writedata x"000abdc00"
run 30
force readwrite 00
run 300
force writedata x"00000000"
run 300
