Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate D:\ENERO2022\InnovateFPGA\VHDL\top_hps_sensor_memory\cpu.qsys --block-symbol-file --output-directory=D:\ENERO2022\InnovateFPGA\VHDL\top_hps_sensor_memory\cpu --family="Cyclone V" --part=5CSEBA6U23I7
Progress: Loading top_hps_sensor_memory/cpu.qsys
Progress: Reading input file
Progress: Adding BAcurrent [altera_avalon_pio 18.1]
Progress: Parameterizing module BAcurrent
Progress: Adding BAvoltage [altera_avalon_pio 18.1]
Progress: Parameterizing module BAvoltage
Progress: Adding PVcurrent [altera_avalon_pio 18.1]
Progress: Parameterizing module PVcurrent
Progress: Adding PVvoltage [altera_avalon_pio 18.1]
Progress: Parameterizing module PVvoltage
Progress: Adding VGR_current [altera_avalon_pio 18.1]
Progress: Parameterizing module VGR_current
Progress: Adding VGR_voltage [altera_avalon_pio 18.1]
Progress: Parameterizing module VGR_voltage
Progress: Adding VGS_current [altera_avalon_pio 18.1]
Progress: Parameterizing module VGS_current
Progress: Adding VGS_voltage [altera_avalon_pio 18.1]
Progress: Parameterizing module VGS_voltage
Progress: Adding VGT_current [altera_avalon_pio 18.1]
Progress: Parameterizing module VGT_current
Progress: Adding VGT_voltage [altera_avalon_pio 18.1]
Progress: Parameterizing module VGT_voltage
Progress: Adding clk_50 [clock_source 18.1]
Progress: Parameterizing module clk_50
Progress: Adding hps_0 [altera_hps 18.1]
Progress: Parameterizing module hps_0
Progress: Adding led [altera_avalon_pio 18.1]
Progress: Parameterizing module led
Progress: Adding phase [altera_avalon_pio 18.1]
Progress: Parameterizing module phase
Progress: Adding sw [altera_avalon_pio 18.1]
Progress: Parameterizing module sw
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: cpu.BAcurrent: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: cpu.BAvoltage: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: cpu.PVcurrent: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: cpu.PVvoltage: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: cpu.VGR_current: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: cpu.VGR_voltage: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: cpu.VGS_current: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: cpu.VGS_voltage: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: cpu.VGT_current: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: cpu.VGT_voltage: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: cpu.hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: cpu.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Info: cpu.phase: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: cpu.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\ENERO2022\InnovateFPGA\VHDL\top_hps_sensor_memory\cpu.qsys --synthesis=VHDL --output-directory=D:\ENERO2022\InnovateFPGA\VHDL\top_hps_sensor_memory\cpu\synthesis --family="Cyclone V" --part=5CSEBA6U23I7
Progress: Loading top_hps_sensor_memory/cpu.qsys
Progress: Reading input file
Progress: Adding BAcurrent [altera_avalon_pio 18.1]
Progress: Parameterizing module BAcurrent
Progress: Adding BAvoltage [altera_avalon_pio 18.1]
Progress: Parameterizing module BAvoltage
Progress: Adding PVcurrent [altera_avalon_pio 18.1]
Progress: Parameterizing module PVcurrent
Progress: Adding PVvoltage [altera_avalon_pio 18.1]
Progress: Parameterizing module PVvoltage
Progress: Adding VGR_current [altera_avalon_pio 18.1]
Progress: Parameterizing module VGR_current
Progress: Adding VGR_voltage [altera_avalon_pio 18.1]
Progress: Parameterizing module VGR_voltage
Progress: Adding VGS_current [altera_avalon_pio 18.1]
Progress: Parameterizing module VGS_current
Progress: Adding VGS_voltage [altera_avalon_pio 18.1]
Progress: Parameterizing module VGS_voltage
Progress: Adding VGT_current [altera_avalon_pio 18.1]
Progress: Parameterizing module VGT_current
Progress: Adding VGT_voltage [altera_avalon_pio 18.1]
Progress: Parameterizing module VGT_voltage
Progress: Adding clk_50 [clock_source 18.1]
Progress: Parameterizing module clk_50
Progress: Adding hps_0 [altera_hps 18.1]
Progress: Parameterizing module hps_0
Progress: Adding led [altera_avalon_pio 18.1]
Progress: Parameterizing module led
Progress: Adding phase [altera_avalon_pio 18.1]
Progress: Parameterizing module phase
Progress: Adding sw [altera_avalon_pio 18.1]
Progress: Parameterizing module sw
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: cpu.BAcurrent: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: cpu.BAvoltage: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: cpu.PVcurrent: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: cpu.PVvoltage: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: cpu.VGR_current: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: cpu.VGR_voltage: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: cpu.VGS_current: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: cpu.VGS_voltage: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: cpu.VGT_current: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: cpu.VGT_voltage: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: cpu.hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: cpu.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Info: cpu.phase: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: cpu.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: cpu: Generating cpu "cpu" for QUARTUS_SYNTH
Info: BAcurrent: Starting RTL generation for module 'cpu_BAcurrent'
Info: BAcurrent:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=cpu_BAcurrent --dir=C:/Users/PC/AppData/Local/Temp/alt9068_8255566956431223919.dir/0002_BAcurrent_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/PC/AppData/Local/Temp/alt9068_8255566956431223919.dir/0002_BAcurrent_gen//cpu_BAcurrent_component_configuration.pl  --do_build_sim=0  ]
Info: BAcurrent: Done RTL generation for module 'cpu_BAcurrent'
Info: BAcurrent: "cpu" instantiated altera_avalon_pio "BAcurrent"
Info: hps_0: "Running  for module: hps_0"
Info: hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Info: hps_0: "cpu" instantiated altera_hps "hps_0"
Info: led: Starting RTL generation for module 'cpu_led'
Info: led:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=cpu_led --dir=C:/Users/PC/AppData/Local/Temp/alt9068_8255566956431223919.dir/0003_led_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/PC/AppData/Local/Temp/alt9068_8255566956431223919.dir/0003_led_gen//cpu_led_component_configuration.pl  --do_build_sim=0  ]
Info: led: Done RTL generation for module 'cpu_led'
Info: led: "cpu" instantiated altera_avalon_pio "led"
Info: phase: Starting RTL generation for module 'cpu_phase'
Info: phase:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=cpu_phase --dir=C:/Users/PC/AppData/Local/Temp/alt9068_8255566956431223919.dir/0004_phase_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/PC/AppData/Local/Temp/alt9068_8255566956431223919.dir/0004_phase_gen//cpu_phase_component_configuration.pl  --do_build_sim=0  ]
Info: phase: Done RTL generation for module 'cpu_phase'
Info: phase: "cpu" instantiated altera_avalon_pio "phase"
Info: sw: Starting RTL generation for module 'cpu_sw'
Info: sw:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=cpu_sw --dir=C:/Users/PC/AppData/Local/Temp/alt9068_8255566956431223919.dir/0005_sw_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/PC/AppData/Local/Temp/alt9068_8255566956431223919.dir/0005_sw_gen//cpu_sw_component_configuration.pl  --do_build_sim=0  ]
Info: sw: Done RTL generation for module 'cpu_sw'
Info: sw: "cpu" instantiated altera_avalon_pio "sw"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "cpu" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: rst_controller: "cpu" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: sw_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "sw_s1_translator"
Info: hps_0_h2f_lw_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "hps_0_h2f_lw_axi_master_agent"
Info: sw_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "sw_s1_agent"
Info: sw_s1_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "sw_s1_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: hps_0_h2f_lw_axi_master_wr_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "hps_0_h2f_lw_axi_master_wr_limiter"
Info: Reusing file D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/altera_avalon_sc_fifo.v
Info: sw_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "sw_s1_burst_adapter"
Info: Reusing file D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: cpu: Done "cpu" with 25 modules, 82 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
