Analysis & Synthesis report for iitb_cpu
Mon Dec 04 09:35:23 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |iitb_cpu|fsm_state
  9. User-Specified and Inferred Latches
 10. Logic Cells Representing Combinational Loops
 11. General Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Port Connectivity Checks: "alu:Arithmetic_Logical_Unit|Mux_8:Mux16"
 14. Port Connectivity Checks: "alu:Arithmetic_Logical_Unit|Mux_8:Mux15"
 15. Port Connectivity Checks: "alu:Arithmetic_Logical_Unit|Mux_8:Mux14"
 16. Port Connectivity Checks: "alu:Arithmetic_Logical_Unit|Mux_8:Mux13"
 17. Port Connectivity Checks: "alu:Arithmetic_Logical_Unit|Mux_8:Mux12"
 18. Port Connectivity Checks: "alu:Arithmetic_Logical_Unit|Mux_8:Mux11"
 19. Port Connectivity Checks: "alu:Arithmetic_Logical_Unit|Mux_8:Mux10"
 20. Port Connectivity Checks: "alu:Arithmetic_Logical_Unit|Mux_8:Mux9"
 21. Port Connectivity Checks: "alu:Arithmetic_Logical_Unit|Mux_8:Mux8"
 22. Port Connectivity Checks: "alu:Arithmetic_Logical_Unit|Mux_8:Mux7"
 23. Port Connectivity Checks: "alu:Arithmetic_Logical_Unit|Mux_8:Mux6"
 24. Port Connectivity Checks: "alu:Arithmetic_Logical_Unit|Mux_8:Mux5"
 25. Port Connectivity Checks: "alu:Arithmetic_Logical_Unit|Mux_8:Mux4"
 26. Port Connectivity Checks: "alu:Arithmetic_Logical_Unit|Mux_8:Mux3"
 27. Port Connectivity Checks: "alu:Arithmetic_Logical_Unit|Mux_8:Mux1"
 28. Port Connectivity Checks: "alu:Arithmetic_Logical_Unit|Mux_8:Mux0"
 29. Port Connectivity Checks: "alu:Arithmetic_Logical_Unit|sixteen_bit_mul:mul_instance|buff:buff8bit"
 30. Port Connectivity Checks: "alu:Arithmetic_Logical_Unit|sixteen_bit_mul:mul_instance|fourbitfa:fbfa1|FA:FA1"
 31. Port Connectivity Checks: "alu:Arithmetic_Logical_Unit|sixteen_bit_mul:mul_instance|fourbitfa:fbfa1"
 32. Port Connectivity Checks: "alu:Arithmetic_Logical_Unit|sixteen_bit_adder_sub:sub_instance"
 33. Port Connectivity Checks: "alu:Arithmetic_Logical_Unit|sixteen_bit_adder_sub:add_instance"
 34. Port Connectivity Checks: "alu:Arithmetic_Logical_Unit"
 35. Post-Synthesis Netlist Statistics for Top Partition
 36. Elapsed Time Per Partition
 37. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Dec 04 09:35:23 2023       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; iitb_cpu                                    ;
; Top-level Entity Name              ; iitb_cpu                                    ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 7,964                                       ;
;     Total combinational functions  ; 3,858                                       ;
;     Dedicated logic registers      ; 4,295                                       ;
; Total registers                    ; 4295                                        ;
; Total pins                         ; 18                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M25SAE144C8G     ;                    ;
; Top-level entity name                                            ; iitb_cpu           ; iitb_cpu           ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.4%      ;
;     Processor 3            ;   0.4%      ;
;     Processor 4            ;   0.3%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                     ;
+----------------------------------+-----------------+-----------------------+-------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type             ; File Name with Absolute Path                                                        ; Library ;
+----------------------------------+-----------------+-----------------------+-------------------------------------------------------------------------------------+---------+
; Mux_2.vhd                        ; yes             ; User VHDL File        ; C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/Mux_2.vhd                 ;         ;
; Gates.vhdl                       ; yes             ; User VHDL File        ; C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/Gates.vhdl                ;         ;
; zero_check.vhd                   ; yes             ; User VHDL File        ; C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/zero_check.vhd            ;         ;
; sixteen_bit_or.vhd               ; yes             ; User VHDL File        ; C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/sixteen_bit_or.vhd        ;         ;
; sixteen_bit_mul.vhd              ; yes             ; User VHDL File        ; C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/sixteen_bit_mul.vhd       ;         ;
; sixteen_bit_and.vhd              ; yes             ; User VHDL File        ; C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/sixteen_bit_and.vhd       ;         ;
; sixteen_bit_adder_sub.vhd        ; yes             ; User VHDL File        ; C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/sixteen_bit_adder_sub.vhd ;         ;
; sign_extend9.vhd                 ; yes             ; User VHDL File        ; C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/sign_extend9.vhd          ;         ;
; sign_extend8.vhd                 ; yes             ; User VHDL File        ; C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/sign_extend8.vhd          ;         ;
; sign_extend6.vhd                 ; yes             ; User VHDL File        ; C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/sign_extend6.vhd          ;         ;
; rf_file.vhd                      ; yes             ; User VHDL File        ; C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/rf_file.vhd               ;         ;
; Mux_8.vhd                        ; yes             ; User VHDL File        ; C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/Mux_8.vhd                 ;         ;
; Mux_4.vhd                        ; yes             ; User VHDL File        ; C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/Mux_4.vhd                 ;         ;
; memory_unit.vhd                  ; yes             ; User VHDL File        ; C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/memory_unit.vhd           ;         ;
; iitb_cpu.vhd                     ; yes             ; User VHDL File        ; C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd              ;         ;
; FA.vhd                           ; yes             ; User VHDL File        ; C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/FA.vhd                    ;         ;
; BitInverter.vhd                  ; yes             ; User VHDL File        ; C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/BitInverter.vhd           ;         ;
; alu.vhd                          ; yes             ; User VHDL File        ; C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/alu.vhd                   ;         ;
; shifter8.vhd                     ; yes             ; User VHDL File        ; C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/shifter8.vhd              ;         ;
; fourbitfa.vhd                    ; yes             ; Auto-Found VHDL File  ; C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/fourbitfa.vhd             ;         ;
+----------------------------------+-----------------+-----------------------+-------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 7,964     ;
;                                             ;           ;
; Total combinational functions               ; 3858      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 3171      ;
;     -- 3 input functions                    ; 529       ;
;     -- <=2 input functions                  ; 158       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 3858      ;
;     -- arithmetic mode                      ; 0         ;
;                                             ;           ;
; Total registers                             ; 4295      ;
;     -- Dedicated logic registers            ; 4295      ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 18        ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 4295      ;
; Total fan-out                               ; 27433     ;
; Average fan-out                             ; 3.35      ;
+---------------------------------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                ;
+--------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------+-----------------------+--------------+
; Compilation Hierarchy Node                 ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                       ; Entity Name           ; Library Name ;
+--------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------+-----------------------+--------------+
; |iitb_cpu                                  ; 3858 (439)          ; 4295 (55)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 18   ; 0            ; 0          ; |iitb_cpu                                                                                 ; iitb_cpu              ; work         ;
;    |alu:Arithmetic_Logical_Unit|           ; 173 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |iitb_cpu|alu:Arithmetic_Logical_Unit                                                     ; alu                   ; work         ;
;       |Mux_8:Mux0|                         ; 6 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |iitb_cpu|alu:Arithmetic_Logical_Unit|Mux_8:Mux0                                          ; Mux_8                 ; work         ;
;          |Mux_2:m3|                        ; 6 (6)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |iitb_cpu|alu:Arithmetic_Logical_Unit|Mux_8:Mux0|Mux_2:m3                                 ; Mux_2                 ; work         ;
;       |Mux_8:Mux10|                        ; 5 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |iitb_cpu|alu:Arithmetic_Logical_Unit|Mux_8:Mux10                                         ; Mux_8                 ; work         ;
;          |Mux_2:m3|                        ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |iitb_cpu|alu:Arithmetic_Logical_Unit|Mux_8:Mux10|Mux_2:m3                                ; Mux_2                 ; work         ;
;          |Mux_4:m1|                        ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |iitb_cpu|alu:Arithmetic_Logical_Unit|Mux_8:Mux10|Mux_4:m1                                ; Mux_4                 ; work         ;
;             |Mux_2:m2|                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |iitb_cpu|alu:Arithmetic_Logical_Unit|Mux_8:Mux10|Mux_4:m1|Mux_2:m2                       ; Mux_2                 ; work         ;
;          |Mux_4:m2|                        ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |iitb_cpu|alu:Arithmetic_Logical_Unit|Mux_8:Mux10|Mux_4:m2                                ; Mux_4                 ; work         ;
;             |Mux_2:m1|                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |iitb_cpu|alu:Arithmetic_Logical_Unit|Mux_8:Mux10|Mux_4:m2|Mux_2:m1                       ; Mux_2                 ; work         ;
;       |Mux_8:Mux11|                        ; 6 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |iitb_cpu|alu:Arithmetic_Logical_Unit|Mux_8:Mux11                                         ; Mux_8                 ; work         ;
;          |Mux_2:m3|                        ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |iitb_cpu|alu:Arithmetic_Logical_Unit|Mux_8:Mux11|Mux_2:m3                                ; Mux_2                 ; work         ;
;          |Mux_4:m1|                        ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |iitb_cpu|alu:Arithmetic_Logical_Unit|Mux_8:Mux11|Mux_4:m1                                ; Mux_4                 ; work         ;
;             |Mux_2:m2|                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |iitb_cpu|alu:Arithmetic_Logical_Unit|Mux_8:Mux11|Mux_4:m1|Mux_2:m2                       ; Mux_2                 ; work         ;
;          |Mux_4:m2|                        ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |iitb_cpu|alu:Arithmetic_Logical_Unit|Mux_8:Mux11|Mux_4:m2                                ; Mux_4                 ; work         ;
;             |Mux_2:m1|                     ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |iitb_cpu|alu:Arithmetic_Logical_Unit|Mux_8:Mux11|Mux_4:m2|Mux_2:m1                       ; Mux_2                 ; work         ;
;       |Mux_8:Mux12|                        ; 5 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |iitb_cpu|alu:Arithmetic_Logical_Unit|Mux_8:Mux12                                         ; Mux_8                 ; work         ;
;          |Mux_2:m3|                        ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |iitb_cpu|alu:Arithmetic_Logical_Unit|Mux_8:Mux12|Mux_2:m3                                ; Mux_2                 ; work         ;
;          |Mux_4:m1|                        ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |iitb_cpu|alu:Arithmetic_Logical_Unit|Mux_8:Mux12|Mux_4:m1                                ; Mux_4                 ; work         ;
;             |Mux_2:m2|                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |iitb_cpu|alu:Arithmetic_Logical_Unit|Mux_8:Mux12|Mux_4:m1|Mux_2:m2                       ; Mux_2                 ; work         ;
;          |Mux_4:m2|                        ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |iitb_cpu|alu:Arithmetic_Logical_Unit|Mux_8:Mux12|Mux_4:m2                                ; Mux_4                 ; work         ;
;             |Mux_2:m1|                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |iitb_cpu|alu:Arithmetic_Logical_Unit|Mux_8:Mux12|Mux_4:m2|Mux_2:m1                       ; Mux_2                 ; work         ;
;       |Mux_8:Mux13|                        ; 5 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |iitb_cpu|alu:Arithmetic_Logical_Unit|Mux_8:Mux13                                         ; Mux_8                 ; work         ;
;          |Mux_2:m3|                        ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |iitb_cpu|alu:Arithmetic_Logical_Unit|Mux_8:Mux13|Mux_2:m3                                ; Mux_2                 ; work         ;
;          |Mux_4:m1|                        ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |iitb_cpu|alu:Arithmetic_Logical_Unit|Mux_8:Mux13|Mux_4:m1                                ; Mux_4                 ; work         ;
;             |Mux_2:m2|                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |iitb_cpu|alu:Arithmetic_Logical_Unit|Mux_8:Mux13|Mux_4:m1|Mux_2:m2                       ; Mux_2                 ; work         ;
;          |Mux_4:m2|                        ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |iitb_cpu|alu:Arithmetic_Logical_Unit|Mux_8:Mux13|Mux_4:m2                                ; Mux_4                 ; work         ;
;             |Mux_2:m1|                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |iitb_cpu|alu:Arithmetic_Logical_Unit|Mux_8:Mux13|Mux_4:m2|Mux_2:m1                       ; Mux_2                 ; work         ;
;       |Mux_8:Mux14|                        ; 5 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |iitb_cpu|alu:Arithmetic_Logical_Unit|Mux_8:Mux14                                         ; Mux_8                 ; work         ;
;          |Mux_2:m3|                        ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |iitb_cpu|alu:Arithmetic_Logical_Unit|Mux_8:Mux14|Mux_2:m3                                ; Mux_2                 ; work         ;
;          |Mux_4:m1|                        ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |iitb_cpu|alu:Arithmetic_Logical_Unit|Mux_8:Mux14|Mux_4:m1                                ; Mux_4                 ; work         ;
;             |Mux_2:m2|                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |iitb_cpu|alu:Arithmetic_Logical_Unit|Mux_8:Mux14|Mux_4:m1|Mux_2:m2                       ; Mux_2                 ; work         ;
;          |Mux_4:m2|                        ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |iitb_cpu|alu:Arithmetic_Logical_Unit|Mux_8:Mux14|Mux_4:m2                                ; Mux_4                 ; work         ;
;             |Mux_2:m1|                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |iitb_cpu|alu:Arithmetic_Logical_Unit|Mux_8:Mux14|Mux_4:m2|Mux_2:m1                       ; Mux_2                 ; work         ;
;       |Mux_8:Mux15|                        ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |iitb_cpu|alu:Arithmetic_Logical_Unit|Mux_8:Mux15                                         ; Mux_8                 ; work         ;
;          |Mux_2:m3|                        ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |iitb_cpu|alu:Arithmetic_Logical_Unit|Mux_8:Mux15|Mux_2:m3                                ; Mux_2                 ; work         ;
;       |Mux_8:Mux16|                        ; 6 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |iitb_cpu|alu:Arithmetic_Logical_Unit|Mux_8:Mux16                                         ; Mux_8                 ; work         ;
;          |Mux_2:m3|                        ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |iitb_cpu|alu:Arithmetic_Logical_Unit|Mux_8:Mux16|Mux_2:m3                                ; Mux_2                 ; work         ;
;          |Mux_4:m1|                        ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |iitb_cpu|alu:Arithmetic_Logical_Unit|Mux_8:Mux16|Mux_4:m1                                ; Mux_4                 ; work         ;
;             |Mux_2:m2|                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |iitb_cpu|alu:Arithmetic_Logical_Unit|Mux_8:Mux16|Mux_4:m1|Mux_2:m2                       ; Mux_2                 ; work         ;
;          |Mux_4:m2|                        ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |iitb_cpu|alu:Arithmetic_Logical_Unit|Mux_8:Mux16|Mux_4:m2                                ; Mux_4                 ; work         ;
;             |Mux_2:m1|                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |iitb_cpu|alu:Arithmetic_Logical_Unit|Mux_8:Mux16|Mux_4:m2|Mux_2:m1                       ; Mux_2                 ; work         ;
;       |Mux_8:Mux1|                         ; 5 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |iitb_cpu|alu:Arithmetic_Logical_Unit|Mux_8:Mux1                                          ; Mux_8                 ; work         ;
;          |Mux_2:m3|                        ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |iitb_cpu|alu:Arithmetic_Logical_Unit|Mux_8:Mux1|Mux_2:m3                                 ; Mux_2                 ; work         ;
;          |Mux_4:m1|                        ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |iitb_cpu|alu:Arithmetic_Logical_Unit|Mux_8:Mux1|Mux_4:m1                                 ; Mux_4                 ; work         ;
;             |Mux_2:m1|                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |iitb_cpu|alu:Arithmetic_Logical_Unit|Mux_8:Mux1|Mux_4:m1|Mux_2:m1                        ; Mux_2                 ; work         ;
;          |Mux_4:m2|                        ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |iitb_cpu|alu:Arithmetic_Logical_Unit|Mux_8:Mux1|Mux_4:m2                                 ; Mux_4                 ; work         ;
;             |Mux_2:m1|                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |iitb_cpu|alu:Arithmetic_Logical_Unit|Mux_8:Mux1|Mux_4:m2|Mux_2:m1                        ; Mux_2                 ; work         ;
;       |Mux_8:Mux3|                         ; 5 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |iitb_cpu|alu:Arithmetic_Logical_Unit|Mux_8:Mux3                                          ; Mux_8                 ; work         ;
;          |Mux_2:m3|                        ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |iitb_cpu|alu:Arithmetic_Logical_Unit|Mux_8:Mux3|Mux_2:m3                                 ; Mux_2                 ; work         ;
;          |Mux_4:m1|                        ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |iitb_cpu|alu:Arithmetic_Logical_Unit|Mux_8:Mux3|Mux_4:m1                                 ; Mux_4                 ; work         ;
;             |Mux_2:m1|                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |iitb_cpu|alu:Arithmetic_Logical_Unit|Mux_8:Mux3|Mux_4:m1|Mux_2:m1                        ; Mux_2                 ; work         ;
;          |Mux_4:m2|                        ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |iitb_cpu|alu:Arithmetic_Logical_Unit|Mux_8:Mux3|Mux_4:m2                                 ; Mux_4                 ; work         ;
;             |Mux_2:m1|                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |iitb_cpu|alu:Arithmetic_Logical_Unit|Mux_8:Mux3|Mux_4:m2|Mux_2:m1                        ; Mux_2                 ; work         ;
;       |Mux_8:Mux4|                         ; 5 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |iitb_cpu|alu:Arithmetic_Logical_Unit|Mux_8:Mux4                                          ; Mux_8                 ; work         ;
;          |Mux_2:m3|                        ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |iitb_cpu|alu:Arithmetic_Logical_Unit|Mux_8:Mux4|Mux_2:m3                                 ; Mux_2                 ; work         ;
;       |Mux_8:Mux5|                         ; 6 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |iitb_cpu|alu:Arithmetic_Logical_Unit|Mux_8:Mux5                                          ; Mux_8                 ; work         ;
;          |Mux_2:m3|                        ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |iitb_cpu|alu:Arithmetic_Logical_Unit|Mux_8:Mux5|Mux_2:m3                                 ; Mux_2                 ; work         ;
;          |Mux_4:m1|                        ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |iitb_cpu|alu:Arithmetic_Logical_Unit|Mux_8:Mux5|Mux_4:m1                                 ; Mux_4                 ; work         ;
;             |Mux_2:m1|                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |iitb_cpu|alu:Arithmetic_Logical_Unit|Mux_8:Mux5|Mux_4:m1|Mux_2:m1                        ; Mux_2                 ; work         ;
;          |Mux_4:m2|                        ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |iitb_cpu|alu:Arithmetic_Logical_Unit|Mux_8:Mux5|Mux_4:m2                                 ; Mux_4                 ; work         ;
;             |Mux_2:m1|                     ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |iitb_cpu|alu:Arithmetic_Logical_Unit|Mux_8:Mux5|Mux_4:m2|Mux_2:m1                        ; Mux_2                 ; work         ;
;       |Mux_8:Mux6|                         ; 5 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |iitb_cpu|alu:Arithmetic_Logical_Unit|Mux_8:Mux6                                          ; Mux_8                 ; work         ;
;          |Mux_2:m3|                        ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |iitb_cpu|alu:Arithmetic_Logical_Unit|Mux_8:Mux6|Mux_2:m3                                 ; Mux_2                 ; work         ;
;       |Mux_8:Mux7|                         ; 5 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |iitb_cpu|alu:Arithmetic_Logical_Unit|Mux_8:Mux7                                          ; Mux_8                 ; work         ;
;          |Mux_2:m3|                        ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |iitb_cpu|alu:Arithmetic_Logical_Unit|Mux_8:Mux7|Mux_2:m3                                 ; Mux_2                 ; work         ;
;          |Mux_4:m1|                        ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |iitb_cpu|alu:Arithmetic_Logical_Unit|Mux_8:Mux7|Mux_4:m1                                 ; Mux_4                 ; work         ;
;             |Mux_2:m1|                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |iitb_cpu|alu:Arithmetic_Logical_Unit|Mux_8:Mux7|Mux_4:m1|Mux_2:m1                        ; Mux_2                 ; work         ;
;          |Mux_4:m2|                        ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |iitb_cpu|alu:Arithmetic_Logical_Unit|Mux_8:Mux7|Mux_4:m2                                 ; Mux_4                 ; work         ;
;             |Mux_2:m1|                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |iitb_cpu|alu:Arithmetic_Logical_Unit|Mux_8:Mux7|Mux_4:m2|Mux_2:m1                        ; Mux_2                 ; work         ;
;       |Mux_8:Mux8|                         ; 5 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |iitb_cpu|alu:Arithmetic_Logical_Unit|Mux_8:Mux8                                          ; Mux_8                 ; work         ;
;          |Mux_2:m3|                        ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |iitb_cpu|alu:Arithmetic_Logical_Unit|Mux_8:Mux8|Mux_2:m3                                 ; Mux_2                 ; work         ;
;          |Mux_4:m1|                        ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |iitb_cpu|alu:Arithmetic_Logical_Unit|Mux_8:Mux8|Mux_4:m1                                 ; Mux_4                 ; work         ;
;             |Mux_2:m1|                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |iitb_cpu|alu:Arithmetic_Logical_Unit|Mux_8:Mux8|Mux_4:m1|Mux_2:m1                        ; Mux_2                 ; work         ;
;          |Mux_4:m2|                        ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |iitb_cpu|alu:Arithmetic_Logical_Unit|Mux_8:Mux8|Mux_4:m2                                 ; Mux_4                 ; work         ;
;             |Mux_2:m1|                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |iitb_cpu|alu:Arithmetic_Logical_Unit|Mux_8:Mux8|Mux_4:m2|Mux_2:m1                        ; Mux_2                 ; work         ;
;       |Mux_8:Mux9|                         ; 7 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |iitb_cpu|alu:Arithmetic_Logical_Unit|Mux_8:Mux9                                          ; Mux_8                 ; work         ;
;          |Mux_2:m3|                        ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |iitb_cpu|alu:Arithmetic_Logical_Unit|Mux_8:Mux9|Mux_2:m3                                 ; Mux_2                 ; work         ;
;          |Mux_4:m1|                        ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |iitb_cpu|alu:Arithmetic_Logical_Unit|Mux_8:Mux9|Mux_4:m1                                 ; Mux_4                 ; work         ;
;             |Mux_2:m2|                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |iitb_cpu|alu:Arithmetic_Logical_Unit|Mux_8:Mux9|Mux_4:m1|Mux_2:m2                        ; Mux_2                 ; work         ;
;          |Mux_4:m2|                        ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |iitb_cpu|alu:Arithmetic_Logical_Unit|Mux_8:Mux9|Mux_4:m2                                 ; Mux_4                 ; work         ;
;             |Mux_2:m1|                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |iitb_cpu|alu:Arithmetic_Logical_Unit|Mux_8:Mux9|Mux_4:m2|Mux_2:m1                        ; Mux_2                 ; work         ;
;       |sixteen_bit_adder_sub:add_instance| ; 24 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |iitb_cpu|alu:Arithmetic_Logical_Unit|sixteen_bit_adder_sub:add_instance                  ; sixteen_bit_adder_sub ; work         ;
;          |FA:\gen:0:FA1|                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |iitb_cpu|alu:Arithmetic_Logical_Unit|sixteen_bit_adder_sub:add_instance|FA:\gen:0:FA1    ; FA                    ; work         ;
;          |FA:\gen:10:FA1|                  ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |iitb_cpu|alu:Arithmetic_Logical_Unit|sixteen_bit_adder_sub:add_instance|FA:\gen:10:FA1   ; FA                    ; work         ;
;          |FA:\gen:11:FA1|                  ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |iitb_cpu|alu:Arithmetic_Logical_Unit|sixteen_bit_adder_sub:add_instance|FA:\gen:11:FA1   ; FA                    ; work         ;
;          |FA:\gen:12:FA1|                  ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |iitb_cpu|alu:Arithmetic_Logical_Unit|sixteen_bit_adder_sub:add_instance|FA:\gen:12:FA1   ; FA                    ; work         ;
;          |FA:\gen:13:FA1|                  ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |iitb_cpu|alu:Arithmetic_Logical_Unit|sixteen_bit_adder_sub:add_instance|FA:\gen:13:FA1   ; FA                    ; work         ;
;          |FA:\gen:14:FA1|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |iitb_cpu|alu:Arithmetic_Logical_Unit|sixteen_bit_adder_sub:add_instance|FA:\gen:14:FA1   ; FA                    ; work         ;
;          |FA:\gen:15:FA1|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |iitb_cpu|alu:Arithmetic_Logical_Unit|sixteen_bit_adder_sub:add_instance|FA:\gen:15:FA1   ; FA                    ; work         ;
;          |FA:\gen:1:FA1|                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |iitb_cpu|alu:Arithmetic_Logical_Unit|sixteen_bit_adder_sub:add_instance|FA:\gen:1:FA1    ; FA                    ; work         ;
;          |FA:\gen:2:FA1|                   ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |iitb_cpu|alu:Arithmetic_Logical_Unit|sixteen_bit_adder_sub:add_instance|FA:\gen:2:FA1    ; FA                    ; work         ;
;          |FA:\gen:3:FA1|                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |iitb_cpu|alu:Arithmetic_Logical_Unit|sixteen_bit_adder_sub:add_instance|FA:\gen:3:FA1    ; FA                    ; work         ;
;          |FA:\gen:4:FA1|                   ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |iitb_cpu|alu:Arithmetic_Logical_Unit|sixteen_bit_adder_sub:add_instance|FA:\gen:4:FA1    ; FA                    ; work         ;
;          |FA:\gen:5:FA1|                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |iitb_cpu|alu:Arithmetic_Logical_Unit|sixteen_bit_adder_sub:add_instance|FA:\gen:5:FA1    ; FA                    ; work         ;
;          |FA:\gen:6:FA1|                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |iitb_cpu|alu:Arithmetic_Logical_Unit|sixteen_bit_adder_sub:add_instance|FA:\gen:6:FA1    ; FA                    ; work         ;
;          |FA:\gen:7:FA1|                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |iitb_cpu|alu:Arithmetic_Logical_Unit|sixteen_bit_adder_sub:add_instance|FA:\gen:7:FA1    ; FA                    ; work         ;
;          |FA:\gen:8:FA1|                   ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |iitb_cpu|alu:Arithmetic_Logical_Unit|sixteen_bit_adder_sub:add_instance|FA:\gen:8:FA1    ; FA                    ; work         ;
;          |FA:\gen:9:FA1|                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |iitb_cpu|alu:Arithmetic_Logical_Unit|sixteen_bit_adder_sub:add_instance|FA:\gen:9:FA1    ; FA                    ; work         ;
;       |sixteen_bit_adder_sub:sub_instance| ; 26 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |iitb_cpu|alu:Arithmetic_Logical_Unit|sixteen_bit_adder_sub:sub_instance                  ; sixteen_bit_adder_sub ; work         ;
;          |FA:\gen:10:FA1|                  ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |iitb_cpu|alu:Arithmetic_Logical_Unit|sixteen_bit_adder_sub:sub_instance|FA:\gen:10:FA1   ; FA                    ; work         ;
;          |FA:\gen:11:FA1|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |iitb_cpu|alu:Arithmetic_Logical_Unit|sixteen_bit_adder_sub:sub_instance|FA:\gen:11:FA1   ; FA                    ; work         ;
;          |FA:\gen:12:FA1|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |iitb_cpu|alu:Arithmetic_Logical_Unit|sixteen_bit_adder_sub:sub_instance|FA:\gen:12:FA1   ; FA                    ; work         ;
;          |FA:\gen:13:FA1|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |iitb_cpu|alu:Arithmetic_Logical_Unit|sixteen_bit_adder_sub:sub_instance|FA:\gen:13:FA1   ; FA                    ; work         ;
;          |FA:\gen:14:FA1|                  ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |iitb_cpu|alu:Arithmetic_Logical_Unit|sixteen_bit_adder_sub:sub_instance|FA:\gen:14:FA1   ; FA                    ; work         ;
;          |FA:\gen:15:FA1|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |iitb_cpu|alu:Arithmetic_Logical_Unit|sixteen_bit_adder_sub:sub_instance|FA:\gen:15:FA1   ; FA                    ; work         ;
;          |FA:\gen:1:FA1|                   ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |iitb_cpu|alu:Arithmetic_Logical_Unit|sixteen_bit_adder_sub:sub_instance|FA:\gen:1:FA1    ; FA                    ; work         ;
;          |FA:\gen:2:FA1|                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |iitb_cpu|alu:Arithmetic_Logical_Unit|sixteen_bit_adder_sub:sub_instance|FA:\gen:2:FA1    ; FA                    ; work         ;
;          |FA:\gen:3:FA1|                   ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |iitb_cpu|alu:Arithmetic_Logical_Unit|sixteen_bit_adder_sub:sub_instance|FA:\gen:3:FA1    ; FA                    ; work         ;
;          |FA:\gen:4:FA1|                   ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |iitb_cpu|alu:Arithmetic_Logical_Unit|sixteen_bit_adder_sub:sub_instance|FA:\gen:4:FA1    ; FA                    ; work         ;
;          |FA:\gen:5:FA1|                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |iitb_cpu|alu:Arithmetic_Logical_Unit|sixteen_bit_adder_sub:sub_instance|FA:\gen:5:FA1    ; FA                    ; work         ;
;          |FA:\gen:6:FA1|                   ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |iitb_cpu|alu:Arithmetic_Logical_Unit|sixteen_bit_adder_sub:sub_instance|FA:\gen:6:FA1    ; FA                    ; work         ;
;          |FA:\gen:7:FA1|                   ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |iitb_cpu|alu:Arithmetic_Logical_Unit|sixteen_bit_adder_sub:sub_instance|FA:\gen:7:FA1    ; FA                    ; work         ;
;          |FA:\gen:9:FA1|                   ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |iitb_cpu|alu:Arithmetic_Logical_Unit|sixteen_bit_adder_sub:sub_instance|FA:\gen:9:FA1    ; FA                    ; work         ;
;       |sixteen_bit_mul:mul_instance|       ; 24 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |iitb_cpu|alu:Arithmetic_Logical_Unit|sixteen_bit_mul:mul_instance                        ; sixteen_bit_mul       ; work         ;
;          |AND_2:and10|                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |iitb_cpu|alu:Arithmetic_Logical_Unit|sixteen_bit_mul:mul_instance|AND_2:and10            ; AND_2                 ; work         ;
;          |AND_2:and13|                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |iitb_cpu|alu:Arithmetic_Logical_Unit|sixteen_bit_mul:mul_instance|AND_2:and13            ; AND_2                 ; work         ;
;          |AND_2:and4|                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |iitb_cpu|alu:Arithmetic_Logical_Unit|sixteen_bit_mul:mul_instance|AND_2:and4             ; AND_2                 ; work         ;
;          |AND_2:and8|                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |iitb_cpu|alu:Arithmetic_Logical_Unit|sixteen_bit_mul:mul_instance|AND_2:and8             ; AND_2                 ; work         ;
;          |AND_2:and9|                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |iitb_cpu|alu:Arithmetic_Logical_Unit|sixteen_bit_mul:mul_instance|AND_2:and9             ; AND_2                 ; work         ;
;          |fourbitfa:fbfa1|                 ; 8 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |iitb_cpu|alu:Arithmetic_Logical_Unit|sixteen_bit_mul:mul_instance|fourbitfa:fbfa1        ; fourbitfa             ; work         ;
;             |FA:FA1|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |iitb_cpu|alu:Arithmetic_Logical_Unit|sixteen_bit_mul:mul_instance|fourbitfa:fbfa1|FA:FA1 ; FA                    ; work         ;
;             |FA:FA2|                       ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |iitb_cpu|alu:Arithmetic_Logical_Unit|sixteen_bit_mul:mul_instance|fourbitfa:fbfa1|FA:FA2 ; FA                    ; work         ;
;             |FA:FA3|                       ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |iitb_cpu|alu:Arithmetic_Logical_Unit|sixteen_bit_mul:mul_instance|fourbitfa:fbfa1|FA:FA3 ; FA                    ; work         ;
;             |FA:FA4|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |iitb_cpu|alu:Arithmetic_Logical_Unit|sixteen_bit_mul:mul_instance|fourbitfa:fbfa1|FA:FA4 ; FA                    ; work         ;
;          |fourbitfa:fbfa2|                 ; 5 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |iitb_cpu|alu:Arithmetic_Logical_Unit|sixteen_bit_mul:mul_instance|fourbitfa:fbfa2        ; fourbitfa             ; work         ;
;             |FA:FA1|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |iitb_cpu|alu:Arithmetic_Logical_Unit|sixteen_bit_mul:mul_instance|fourbitfa:fbfa2|FA:FA1 ; FA                    ; work         ;
;             |FA:FA2|                       ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |iitb_cpu|alu:Arithmetic_Logical_Unit|sixteen_bit_mul:mul_instance|fourbitfa:fbfa2|FA:FA2 ; FA                    ; work         ;
;             |FA:FA3|                       ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |iitb_cpu|alu:Arithmetic_Logical_Unit|sixteen_bit_mul:mul_instance|fourbitfa:fbfa2|FA:FA3 ; FA                    ; work         ;
;          |fourbitfa:fbfa3|                 ; 6 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |iitb_cpu|alu:Arithmetic_Logical_Unit|sixteen_bit_mul:mul_instance|fourbitfa:fbfa3        ; fourbitfa             ; work         ;
;             |FA:FA2|                       ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |iitb_cpu|alu:Arithmetic_Logical_Unit|sixteen_bit_mul:mul_instance|fourbitfa:fbfa3|FA:FA2 ; FA                    ; work         ;
;             |FA:FA3|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |iitb_cpu|alu:Arithmetic_Logical_Unit|sixteen_bit_mul:mul_instance|fourbitfa:fbfa3|FA:FA3 ; FA                    ; work         ;
;             |FA:FA4|                       ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |iitb_cpu|alu:Arithmetic_Logical_Unit|sixteen_bit_mul:mul_instance|fourbitfa:fbfa3|FA:FA4 ; FA                    ; work         ;
;       |sixteen_bit_or:imp_instance|        ; 14 (14)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |iitb_cpu|alu:Arithmetic_Logical_Unit|sixteen_bit_or:imp_instance                         ; sixteen_bit_or        ; work         ;
;    |memory_unit:Memory|                    ; 3089 (3089)         ; 4112 (4112)               ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |iitb_cpu|memory_unit:Memory                                                              ; memory_unit           ; work         ;
;    |rf_file:Register_file|                 ; 157 (157)           ; 128 (128)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |iitb_cpu|rf_file:Register_file                                                           ; rf_file               ; work         ;
+--------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------+-----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |iitb_cpu|fsm_state                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+---------------+---------------+----------------+----------------+----------------+---------------+---------------+---------------+---------------+---------------+--------------+--------------+--------------+---------------+--------------+--------------+--------------+---------------+--------------+---------------+--------------+--------------+--------------+
; Name           ; fsm_state.M16 ; fsm_state.M15 ; fsm_state.m143 ; fsm_state.m142 ; fsm_state.m141 ; fsm_state.M14 ; fsm_state.M13 ; fsm_state.M12 ; fsm_state.M11 ; fsm_state.M10 ; fsm_state.M9 ; fsm_state.M8 ; fsm_state.M7 ; fsm_state.m61 ; fsm_state.M6 ; fsm_state.M5 ; fsm_state.M4 ; fsm_state.m31 ; fsm_state.M3 ; fsm_state.m21 ; fsm_state.M2 ; fsm_state.M0 ; fsm_state.M1 ;
+----------------+---------------+---------------+----------------+----------------+----------------+---------------+---------------+---------------+---------------+---------------+--------------+--------------+--------------+---------------+--------------+--------------+--------------+---------------+--------------+---------------+--------------+--------------+--------------+
; fsm_state.M1   ; 0             ; 0             ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0             ; 0            ; 0            ; 0            ; 0             ; 0            ; 0             ; 0            ; 0            ; 0            ;
; fsm_state.M0   ; 0             ; 0             ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0             ; 0            ; 0            ; 0            ; 0             ; 0            ; 0             ; 0            ; 1            ; 1            ;
; fsm_state.M2   ; 0             ; 0             ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0             ; 0            ; 0            ; 0            ; 0             ; 0            ; 0             ; 1            ; 0            ; 1            ;
; fsm_state.m21  ; 0             ; 0             ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0             ; 0            ; 0            ; 0            ; 0             ; 0            ; 1             ; 0            ; 0            ; 1            ;
; fsm_state.M3   ; 0             ; 0             ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0             ; 0            ; 0            ; 0            ; 0             ; 1            ; 0             ; 0            ; 0            ; 1            ;
; fsm_state.m31  ; 0             ; 0             ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0             ; 0            ; 0            ; 0            ; 1             ; 0            ; 0             ; 0            ; 0            ; 1            ;
; fsm_state.M4   ; 0             ; 0             ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0             ; 0            ; 0            ; 1            ; 0             ; 0            ; 0             ; 0            ; 0            ; 1            ;
; fsm_state.M5   ; 0             ; 0             ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0             ; 0            ; 1            ; 0            ; 0             ; 0            ; 0             ; 0            ; 0            ; 1            ;
; fsm_state.M6   ; 0             ; 0             ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0             ; 1            ; 0            ; 0            ; 0             ; 0            ; 0             ; 0            ; 0            ; 1            ;
; fsm_state.m61  ; 0             ; 0             ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 1             ; 0            ; 0            ; 0            ; 0             ; 0            ; 0             ; 0            ; 0            ; 1            ;
; fsm_state.M7   ; 0             ; 0             ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 1            ; 0             ; 0            ; 0            ; 0            ; 0             ; 0            ; 0             ; 0            ; 0            ; 1            ;
; fsm_state.M8   ; 0             ; 0             ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 1            ; 0            ; 0             ; 0            ; 0            ; 0            ; 0             ; 0            ; 0             ; 0            ; 0            ; 1            ;
; fsm_state.M9   ; 0             ; 0             ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 1            ; 0            ; 0            ; 0             ; 0            ; 0            ; 0            ; 0             ; 0            ; 0             ; 0            ; 0            ; 1            ;
; fsm_state.M10  ; 0             ; 0             ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 1             ; 0            ; 0            ; 0            ; 0             ; 0            ; 0            ; 0            ; 0             ; 0            ; 0             ; 0            ; 0            ; 1            ;
; fsm_state.M11  ; 0             ; 0             ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 1             ; 0             ; 0            ; 0            ; 0            ; 0             ; 0            ; 0            ; 0            ; 0             ; 0            ; 0             ; 0            ; 0            ; 1            ;
; fsm_state.M12  ; 0             ; 0             ; 0              ; 0              ; 0              ; 0             ; 0             ; 1             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0             ; 0            ; 0            ; 0            ; 0             ; 0            ; 0             ; 0            ; 0            ; 1            ;
; fsm_state.M13  ; 0             ; 0             ; 0              ; 0              ; 0              ; 0             ; 1             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0             ; 0            ; 0            ; 0            ; 0             ; 0            ; 0             ; 0            ; 0            ; 1            ;
; fsm_state.M14  ; 0             ; 0             ; 0              ; 0              ; 0              ; 1             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0             ; 0            ; 0            ; 0            ; 0             ; 0            ; 0             ; 0            ; 0            ; 1            ;
; fsm_state.m141 ; 0             ; 0             ; 0              ; 0              ; 1              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0             ; 0            ; 0            ; 0            ; 0             ; 0            ; 0             ; 0            ; 0            ; 1            ;
; fsm_state.m142 ; 0             ; 0             ; 0              ; 1              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0             ; 0            ; 0            ; 0            ; 0             ; 0            ; 0             ; 0            ; 0            ; 1            ;
; fsm_state.m143 ; 0             ; 0             ; 1              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0             ; 0            ; 0            ; 0            ; 0             ; 0            ; 0             ; 0            ; 0            ; 1            ;
; fsm_state.M15  ; 0             ; 1             ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0             ; 0            ; 0            ; 0            ; 0             ; 0            ; 0             ; 0            ; 0            ; 1            ;
; fsm_state.M16  ; 1             ; 0             ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0             ; 0            ; 0            ; 0            ; 0             ; 0            ; 0             ; 0            ; 0            ; 1            ;
+----------------+---------------+---------------+----------------+----------------+----------------+---------------+---------------+---------------+---------------+---------------+--------------+--------------+--------------+---------------+--------------+--------------+--------------+---------------+--------------+---------------+--------------+--------------+--------------+


+-------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                   ;
+------------------------------------------------------+-----------------------+------------------------+
; Latch Name                                           ; Latch Enable Signal   ; Free of Timing Hazards ;
+------------------------------------------------------+-----------------------+------------------------+
; temp_out[0]                                          ; fsm_state.m31         ; yes                    ;
; temp_out[1]                                          ; fsm_state.m31         ; yes                    ;
; temp_out[2]                                          ; fsm_state.m31         ; yes                    ;
; temp_out[3]                                          ; fsm_state.m31         ; yes                    ;
; temp_out[4]                                          ; fsm_state.m31         ; yes                    ;
; temp_out[5]                                          ; fsm_state.m31         ; yes                    ;
; temp_out[6]                                          ; fsm_state.m31         ; yes                    ;
; temp_out[7]                                          ; fsm_state.m31         ; yes                    ;
; temp_out[8]                                          ; fsm_state.m31         ; yes                    ;
; temp_out[9]                                          ; fsm_state.m31         ; yes                    ;
; temp_out[10]                                         ; fsm_state.m31         ; yes                    ;
; temp_out[11]                                         ; fsm_state.m31         ; yes                    ;
; temp_out[12]                                         ; fsm_state.m31         ; yes                    ;
; temp_out[13]                                         ; fsm_state.m31         ; yes                    ;
; temp_out[14]                                         ; fsm_state.m31         ; yes                    ;
; temp_out[15]                                         ; fsm_state.m31         ; yes                    ;
; ALU_A[0]                                             ; WideOr31              ; yes                    ;
; ALU_CONTROL[0]                                       ; WideOr31              ; yes                    ;
; ALU_B[0]                                             ; WideOr31              ; yes                    ;
; ALU_CONTROL[2]                                       ; WideOr31              ; yes                    ;
; ALU_CONTROL[1]                                       ; WideOr31              ; yes                    ;
; ALU_B[1]                                             ; WideOr31              ; yes                    ;
; ALU_A[1]                                             ; WideOr31              ; yes                    ;
; ALU_A[2]                                             ; WideOr31              ; yes                    ;
; ALU_B[2]                                             ; WideOr31              ; yes                    ;
; ALU_B[3]                                             ; WideOr31              ; yes                    ;
; ALU_A[3]                                             ; WideOr31              ; yes                    ;
; ALU_A[4]                                             ; WideOr31              ; yes                    ;
; ALU_B[4]                                             ; WideOr31              ; yes                    ;
; ALU_B[5]                                             ; WideOr31              ; yes                    ;
; ALU_A[5]                                             ; WideOr31              ; yes                    ;
; ALU_A[6]                                             ; WideOr31              ; yes                    ;
; ALU_B[6]                                             ; WideOr31              ; yes                    ;
; ALU_B[7]                                             ; WideOr31              ; yes                    ;
; ALU_A[7]                                             ; WideOr31              ; yes                    ;
; ALU_B[8]                                             ; WideOr31              ; yes                    ;
; ALU_A[8]                                             ; WideOr31              ; yes                    ;
; ALU_B[9]                                             ; WideOr31              ; yes                    ;
; ALU_A[9]                                             ; WideOr31              ; yes                    ;
; ALU_B[10]                                            ; WideOr31              ; yes                    ;
; ALU_A[10]                                            ; WideOr31              ; yes                    ;
; ALU_B[11]                                            ; WideOr31              ; yes                    ;
; ALU_A[11]                                            ; WideOr31              ; yes                    ;
; ALU_B[12]                                            ; WideOr31              ; yes                    ;
; ALU_A[12]                                            ; WideOr31              ; yes                    ;
; ALU_B[13]                                            ; WideOr31              ; yes                    ;
; ALU_A[13]                                            ; WideOr31              ; yes                    ;
; ALU_B[14]                                            ; WideOr31              ; yes                    ;
; ALU_A[14]                                            ; WideOr31              ; yes                    ;
; ALU_B[15]                                            ; WideOr31              ; yes                    ;
; ALU_A[15]                                            ; WideOr31              ; yes                    ;
; SIGN_extender_8_INPUT[0]                             ; SIGN_extender_8_INPUT ; yes                    ;
; SIGN_extender_9_INPUT[0]                             ; fsm_state.M14         ; yes                    ;
; SIGN_extender_6_INPUT[0]                             ; SIGN_extender_6_INPUT ; yes                    ;
; SIGN_extender_6_INPUT[1]                             ; SIGN_extender_6_INPUT ; yes                    ;
; SIGN_extender_8_INPUT[1]                             ; SIGN_extender_8_INPUT ; yes                    ;
; SIGN_extender_9_INPUT[1]                             ; fsm_state.M14         ; yes                    ;
; SIGN_extender_8_INPUT[2]                             ; SIGN_extender_8_INPUT ; yes                    ;
; SIGN_extender_9_INPUT[2]                             ; fsm_state.M14         ; yes                    ;
; SIGN_extender_6_INPUT[2]                             ; SIGN_extender_6_INPUT ; yes                    ;
; SIGN_extender_6_INPUT[3]                             ; SIGN_extender_6_INPUT ; yes                    ;
; SIGN_extender_8_INPUT[3]                             ; SIGN_extender_8_INPUT ; yes                    ;
; SIGN_extender_9_INPUT[3]                             ; fsm_state.M14         ; yes                    ;
; SIGN_extender_8_INPUT[4]                             ; SIGN_extender_8_INPUT ; yes                    ;
; SIGN_extender_9_INPUT[4]                             ; fsm_state.M14         ; yes                    ;
; SIGN_extender_6_INPUT[4]                             ; SIGN_extender_6_INPUT ; yes                    ;
; SIGN_extender_6_INPUT[5]                             ; SIGN_extender_6_INPUT ; yes                    ;
; SIGN_extender_8_INPUT[5]                             ; SIGN_extender_8_INPUT ; yes                    ;
; SIGN_extender_9_INPUT[5]                             ; fsm_state.M14         ; yes                    ;
; SIGN_extender_8_INPUT[6]                             ; SIGN_extender_8_INPUT ; yes                    ;
; SIGN_extender_9_INPUT[6]                             ; fsm_state.M14         ; yes                    ;
; SIGN_extender_8_INPUT[7]                             ; SIGN_extender_8_INPUT ; yes                    ;
; SIGN_extender_9_INPUT[7]                             ; fsm_state.M14         ; yes                    ;
; SIGN_extender_9_INPUT[8]                             ; fsm_state.M14         ; yes                    ;
; \state_transition_process:next_ip[0]                 ; WideOr36              ; yes                    ;
; RF_A2[1]                                             ; RF_A2                 ; yes                    ;
; RF_A2[0]                                             ; RF_A2                 ; yes                    ;
; RF_A2[2]                                             ; RF_A2                 ; yes                    ;
; RF_A1[1]                                             ; fsm_state.M2          ; yes                    ;
; RF_A1[0]                                             ; fsm_state.M2          ; yes                    ;
; RF_A1[2]                                             ; fsm_state.M2          ; yes                    ;
; \state_transition_process:next_ip[1]                 ; WideOr36              ; yes                    ;
; \state_transition_process:next_ip[2]                 ; WideOr36              ; yes                    ;
; \state_transition_process:next_ip[3]                 ; WideOr36              ; yes                    ;
; \state_transition_process:next_ip[4]                 ; WideOr36              ; yes                    ;
; \state_transition_process:next_ip[5]                 ; WideOr36              ; yes                    ;
; \state_transition_process:next_ip[6]                 ; WideOr36              ; yes                    ;
; \state_transition_process:next_ip[7]                 ; WideOr36              ; yes                    ;
; \state_transition_process:next_ip[8]                 ; WideOr36              ; yes                    ;
; \state_transition_process:next_ip[9]                 ; WideOr36              ; yes                    ;
; \state_transition_process:next_ip[10]                ; WideOr36              ; yes                    ;
; \state_transition_process:next_ip[11]                ; WideOr36              ; yes                    ;
; \state_transition_process:next_ip[12]                ; WideOr36              ; yes                    ;
; \state_transition_process:next_ip[13]                ; WideOr36              ; yes                    ;
; \state_transition_process:next_ip[14]                ; WideOr36              ; yes                    ;
; \state_transition_process:next_ip[15]                ; WideOr36              ; yes                    ;
; RF_D3[0]                                             ; WideOr35              ; yes                    ;
; RF_A3[0]                                             ; WideOr35              ; yes                    ;
; RF_A3[1]                                             ; WideOr35              ; yes                    ;
; RF_A3[2]                                             ; WideOr35              ; yes                    ;
; Number of user-specified and inferred latches = 141  ;                       ;                        ;
+------------------------------------------------------+-----------------------+------------------------+
Table restricted to first 100 entries. Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------+
; Logic Cells Representing Combinational Loops                ;
+--------------------------------------------------------+----+
; Logic Cell Name                                        ;    ;
+--------------------------------------------------------+----+
; Selector38~0                                           ;    ;
; Mux2~0                                                 ;    ;
; \state_transition_process:temp_T2[0]~0                 ;    ;
; Mux2~1                                                 ;    ;
; Mux2~2                                                 ;    ;
; \state_transition_process:temp_T2[1]~0                 ;    ;
; Selector37~0                                           ;    ;
; Selector36~0                                           ;    ;
; \state_transition_process:temp_T2[2]~0                 ;    ;
; \state_transition_process:temp_T2[3]~0                 ;    ;
; Selector35~0                                           ;    ;
; Selector34~0                                           ;    ;
; \state_transition_process:temp_T2[4]~0                 ;    ;
; \state_transition_process:temp_T2[5]~0                 ;    ;
; Selector33~0                                           ;    ;
; Selector32~0                                           ;    ;
; \state_transition_process:temp_T2[6]~0                 ;    ;
; \state_transition_process:temp_T2[7]~0                 ;    ;
; Selector31~0                                           ;    ;
; \state_transition_process:temp_T2[8]~0                 ;    ;
; Selector30~0                                           ;    ;
; \state_transition_process:temp_T2[9]~0                 ;    ;
; Selector29~0                                           ;    ;
; \state_transition_process:temp_T2[10]~0                ;    ;
; Selector28~0                                           ;    ;
; \state_transition_process:temp_T2[11]~0                ;    ;
; Selector27~0                                           ;    ;
; \state_transition_process:temp_T2[12]~0                ;    ;
; Selector26~0                                           ;    ;
; \state_transition_process:temp_T2[13]~0                ;    ;
; Selector25~0                                           ;    ;
; \state_transition_process:temp_T2[14]~0                ;    ;
; Selector24~0                                           ;    ;
; \state_transition_process:temp_T2[15]~0                ;    ;
; Selector23~0                                           ;    ;
; Mux2~3                                                 ;    ;
; \state_transition_process:instr_reg_var[0]~0           ;    ;
; \state_transition_process:instr_reg_var[1]~0           ;    ;
; \state_transition_process:instr_reg_var[2]~0           ;    ;
; \state_transition_process:instr_reg_var[3]~0           ;    ;
; \state_transition_process:instr_reg_var[4]~0           ;    ;
; \state_transition_process:instr_reg_var[5]~0           ;    ;
; \state_transition_process:instr_reg_var[6]~0           ;    ;
; \state_transition_process:instr_reg_var[7]~0           ;    ;
; \state_transition_process:instr_reg_var[8]~0           ;    ;
; \state_transition_process:instr_reg_var[10]~0          ;    ;
; \state_transition_process:instr_reg_var[9]~0           ;    ;
; \state_transition_process:instr_reg_var[11]~0          ;    ;
; Selector54~0                                           ;    ;
; Selector49~0                                           ;    ;
; Selector50~0                                           ;    ;
; Selector47~0                                           ;    ;
; Selector48~0                                           ;    ;
; Selector51~0                                           ;    ;
; Selector52~0                                           ;    ;
; Selector53~0                                           ;    ;
; Selector46~0                                           ;    ;
; Selector45~0                                           ;    ;
; Selector44~0                                           ;    ;
; Selector43~0                                           ;    ;
; Selector42~0                                           ;    ;
; Selector41~0                                           ;    ;
; Selector40~0                                           ;    ;
; Selector39~0                                           ;    ;
; Number of logic cells representing combinational loops ; 64 ;
+--------------------------------------------------------+----+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 4295  ;
; Number of registers using Synchronous Clear  ; 20    ;
; Number of registers using Synchronous Load   ; 16    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 4256  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------+
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |iitb_cpu|instr_pointer[10]                                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |iitb_cpu|Selector50                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |iitb_cpu|Selector26                                        ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |iitb_cpu|alu:Arithmetic_Logical_Unit|Mux_8:Mux9|Mux_2:m3|S ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |iitb_cpu|alu:Arithmetic_Logical_Unit|Mux_8:Mux0|Mux_2:m3|S ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |iitb_cpu|Selector105                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |iitb_cpu|Selector99                                        ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |iitb_cpu|Mux32                                             ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |iitb_cpu|Mux37                                             ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |iitb_cpu|Selector151                                       ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |iitb_cpu|Selector137                                       ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |iitb_cpu|Selector132                                       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |iitb_cpu|Selector124                                       ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |iitb_cpu|Mux15                                             ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |iitb_cpu|Mux12                                             ;
; 14:1               ; 2 bits    ; 18 LEs        ; 4 LEs                ; 14 LEs                 ; No         ; |iitb_cpu|fsm_state                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "alu:Arithmetic_Logical_Unit|Mux_8:Mux16" ;
+------+-------+----------+-------------------------------------------+
; Port ; Type  ; Severity ; Details                                   ;
+------+-------+----------+-------------------------------------------+
; i7   ; Input ; Info     ; Stuck at GND                              ;
+------+-------+----------+-------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "alu:Arithmetic_Logical_Unit|Mux_8:Mux15" ;
+------+-------+----------+-------------------------------------------+
; Port ; Type  ; Severity ; Details                                   ;
+------+-------+----------+-------------------------------------------+
; i7   ; Input ; Info     ; Stuck at GND                              ;
+------+-------+----------+-------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "alu:Arithmetic_Logical_Unit|Mux_8:Mux14" ;
+------+-------+----------+-------------------------------------------+
; Port ; Type  ; Severity ; Details                                   ;
+------+-------+----------+-------------------------------------------+
; i7   ; Input ; Info     ; Stuck at GND                              ;
+------+-------+----------+-------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "alu:Arithmetic_Logical_Unit|Mux_8:Mux13" ;
+------+-------+----------+-------------------------------------------+
; Port ; Type  ; Severity ; Details                                   ;
+------+-------+----------+-------------------------------------------+
; i7   ; Input ; Info     ; Stuck at GND                              ;
+------+-------+----------+-------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "alu:Arithmetic_Logical_Unit|Mux_8:Mux12" ;
+------+-------+----------+-------------------------------------------+
; Port ; Type  ; Severity ; Details                                   ;
+------+-------+----------+-------------------------------------------+
; i7   ; Input ; Info     ; Stuck at GND                              ;
+------+-------+----------+-------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "alu:Arithmetic_Logical_Unit|Mux_8:Mux11" ;
+------+-------+----------+-------------------------------------------+
; Port ; Type  ; Severity ; Details                                   ;
+------+-------+----------+-------------------------------------------+
; i7   ; Input ; Info     ; Stuck at GND                              ;
+------+-------+----------+-------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "alu:Arithmetic_Logical_Unit|Mux_8:Mux10" ;
+------+-------+----------+-------------------------------------------+
; Port ; Type  ; Severity ; Details                                   ;
+------+-------+----------+-------------------------------------------+
; i7   ; Input ; Info     ; Stuck at GND                              ;
+------+-------+----------+-------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "alu:Arithmetic_Logical_Unit|Mux_8:Mux9" ;
+------+-------+----------+------------------------------------------+
; Port ; Type  ; Severity ; Details                                  ;
+------+-------+----------+------------------------------------------+
; i7   ; Input ; Info     ; Stuck at GND                             ;
+------+-------+----------+------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "alu:Arithmetic_Logical_Unit|Mux_8:Mux8" ;
+------+-------+----------+------------------------------------------+
; Port ; Type  ; Severity ; Details                                  ;
+------+-------+----------+------------------------------------------+
; i7   ; Input ; Info     ; Stuck at GND                             ;
+------+-------+----------+------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "alu:Arithmetic_Logical_Unit|Mux_8:Mux7" ;
+------+-------+----------+------------------------------------------+
; Port ; Type  ; Severity ; Details                                  ;
+------+-------+----------+------------------------------------------+
; i7   ; Input ; Info     ; Stuck at GND                             ;
+------+-------+----------+------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "alu:Arithmetic_Logical_Unit|Mux_8:Mux6" ;
+------+-------+----------+------------------------------------------+
; Port ; Type  ; Severity ; Details                                  ;
+------+-------+----------+------------------------------------------+
; i7   ; Input ; Info     ; Stuck at GND                             ;
+------+-------+----------+------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "alu:Arithmetic_Logical_Unit|Mux_8:Mux5" ;
+------+-------+----------+------------------------------------------+
; Port ; Type  ; Severity ; Details                                  ;
+------+-------+----------+------------------------------------------+
; i7   ; Input ; Info     ; Stuck at GND                             ;
+------+-------+----------+------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "alu:Arithmetic_Logical_Unit|Mux_8:Mux4" ;
+------+-------+----------+------------------------------------------+
; Port ; Type  ; Severity ; Details                                  ;
+------+-------+----------+------------------------------------------+
; i7   ; Input ; Info     ; Stuck at GND                             ;
+------+-------+----------+------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "alu:Arithmetic_Logical_Unit|Mux_8:Mux3" ;
+------+-------+----------+------------------------------------------+
; Port ; Type  ; Severity ; Details                                  ;
+------+-------+----------+------------------------------------------+
; i7   ; Input ; Info     ; Stuck at GND                             ;
+------+-------+----------+------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "alu:Arithmetic_Logical_Unit|Mux_8:Mux1" ;
+------+-------+----------+------------------------------------------+
; Port ; Type  ; Severity ; Details                                  ;
+------+-------+----------+------------------------------------------+
; i7   ; Input ; Info     ; Stuck at GND                             ;
+------+-------+----------+------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "alu:Arithmetic_Logical_Unit|Mux_8:Mux0" ;
+------+-------+----------+------------------------------------------+
; Port ; Type  ; Severity ; Details                                  ;
+------+-------+----------+------------------------------------------+
; i7   ; Input ; Info     ; Stuck at GND                             ;
+------+-------+----------+------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:Arithmetic_Logical_Unit|sixteen_bit_mul:mul_instance|buff:buff8bit" ;
+------+-------+----------+--------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                  ;
+------+-------+----------+--------------------------------------------------------------------------+
; a    ; Input ; Info     ; Stuck at GND                                                             ;
+------+-------+----------+--------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:Arithmetic_Logical_Unit|sixteen_bit_mul:mul_instance|fourbitfa:fbfa1|FA:FA1" ;
+------+-------+----------+-----------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                           ;
+------+-------+----------+-----------------------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at GND                                                                      ;
+------+-------+----------+-----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:Arithmetic_Logical_Unit|sixteen_bit_mul:mul_instance|fourbitfa:fbfa1" ;
+------+-------+----------+----------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------+
; a3   ; Input ; Info     ; Stuck at GND                                                               ;
+------+-------+----------+----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:Arithmetic_Logical_Unit|sixteen_bit_adder_sub:sub_instance"                     ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; m    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:Arithmetic_Logical_Unit|sixteen_bit_adder_sub:add_instance"                     ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; m    ; Input  ; Info     ; Stuck at GND                                                                        ;
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:Arithmetic_Logical_Unit"                                                        ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; z    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 18                          ;
; cycloneiii_ff         ; 4295                        ;
;     ENA               ; 4256                        ;
;     SCLR              ; 4                           ;
;     SCLR SLD          ; 16                          ;
;     plain             ; 19                          ;
; cycloneiii_lcell_comb ; 3858                        ;
;     normal            ; 3858                        ;
;         1 data inputs ; 86                          ;
;         2 data inputs ; 72                          ;
;         3 data inputs ; 529                         ;
;         4 data inputs ; 3171                        ;
;                       ;                             ;
; Max LUT depth         ; 16.00                       ;
; Average LUT depth     ; 5.74                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:07     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Mon Dec 04 09:35:05 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off iitb_cpu -c iitb_cpu
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file tb.vhd
    Info (12022): Found design unit 1: tb-TB_BEHAVIOR File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/tb.vhd Line: 7
    Info (12023): Found entity 1: tb File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/tb.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file ha.vhd
    Info (12022): Found design unit 1: HA-Struct File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/HA.vhd Line: 10
    Info (12023): Found entity 1: HA File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/HA.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file mux_2.vhd
    Info (12022): Found design unit 1: Mux_2-struct File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/Mux_2.vhd Line: 9
    Info (12023): Found entity 1: Mux_2 File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/Mux_2.vhd Line: 4
Info (12021): Found 19 design units, including 9 entities, in source file gates.vhdl
    Info (12022): Found design unit 1: Gates File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/Gates.vhdl Line: 3
    Info (12022): Found design unit 2: INVERTER-Equations File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/Gates.vhdl Line: 49
    Info (12022): Found design unit 3: AND_2-Equations File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/Gates.vhdl Line: 61
    Info (12022): Found design unit 4: NAND_2-Equations File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/Gates.vhdl Line: 72
    Info (12022): Found design unit 5: OR_2-Equations File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/Gates.vhdl Line: 83
    Info (12022): Found design unit 6: NOR_2-Equations File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/Gates.vhdl Line: 94
    Info (12022): Found design unit 7: XOR_2-Equations File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/Gates.vhdl Line: 106
    Info (12022): Found design unit 8: XNOR_2-Equations File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/Gates.vhdl Line: 117
    Info (12022): Found design unit 9: HALF_ADDER-Equations File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/Gates.vhdl Line: 128
    Info (12022): Found design unit 10: buff-Equations File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/Gates.vhdl Line: 140
    Info (12023): Found entity 1: INVERTER File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/Gates.vhdl Line: 45
    Info (12023): Found entity 2: AND_2 File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/Gates.vhdl Line: 57
    Info (12023): Found entity 3: NAND_2 File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/Gates.vhdl Line: 68
    Info (12023): Found entity 4: OR_2 File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/Gates.vhdl Line: 79
    Info (12023): Found entity 5: NOR_2 File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/Gates.vhdl Line: 90
    Info (12023): Found entity 6: XOR_2 File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/Gates.vhdl Line: 102
    Info (12023): Found entity 7: XNOR_2 File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/Gates.vhdl Line: 113
    Info (12023): Found entity 8: HALF_ADDER File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/Gates.vhdl Line: 124
    Info (12023): Found entity 9: buff File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/Gates.vhdl Line: 136
Info (12021): Found 2 design units, including 1 entities, in source file zero_check.vhd
    Info (12022): Found design unit 1: zero_check-struct File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/zero_check.vhd Line: 9
    Info (12023): Found entity 1: zero_check File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/zero_check.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file sixteen_bit_or.vhd
    Info (12022): Found design unit 1: sixteen_bit_or-Struct File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/sixteen_bit_or.vhd Line: 10
    Info (12023): Found entity 1: sixteen_bit_or File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/sixteen_bit_or.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file sixteen_bit_mul.vhd
    Info (12022): Found design unit 1: sixteen_bit_mul-Struct File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/sixteen_bit_mul.vhd Line: 10
    Info (12023): Found entity 1: sixteen_bit_mul File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/sixteen_bit_mul.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file sixteen_bit_and.vhd
    Info (12022): Found design unit 1: sixteen_bit_and-Struct File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/sixteen_bit_and.vhd Line: 10
    Info (12023): Found entity 1: sixteen_bit_and File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/sixteen_bit_and.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file sixteen_bit_adder_sub.vhd
    Info (12022): Found design unit 1: sixteen_bit_adder_sub-struct_addsub File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/sixteen_bit_adder_sub.vhd Line: 9
    Info (12023): Found entity 1: sixteen_bit_adder_sub File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/sixteen_bit_adder_sub.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file sign_extend9.vhd
    Info (12022): Found design unit 1: sign_extend9-main File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/sign_extend9.vhd Line: 9
    Info (12023): Found entity 1: sign_extend9 File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/sign_extend9.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file sign_extend8.vhd
    Info (12022): Found design unit 1: sign_extend8-main File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/sign_extend8.vhd Line: 9
    Info (12023): Found entity 1: sign_extend8 File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/sign_extend8.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file sign_extend6.vhd
    Info (12022): Found design unit 1: sign_extend6-main File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/sign_extend6.vhd Line: 9
    Info (12023): Found entity 1: sign_extend6 File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/sign_extend6.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file rf_file.vhd
    Info (12022): Found design unit 1: rf_file-basic File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/rf_file.vhd Line: 15
    Info (12023): Found entity 1: rf_file File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/rf_file.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file one2two.vhd
    Info (12022): Found design unit 1: one2two-Struct File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/one2two.vhd Line: 10
    Info (12023): Found entity 1: one2two File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/one2two.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file one2four.vhd
    Info (12022): Found design unit 1: one2four-Struct File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/one2four.vhd Line: 10
    Info (12023): Found entity 1: one2four File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/one2four.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file one2eight.vhd
    Info (12022): Found design unit 1: one2eight-Struct File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/one2eight.vhd Line: 10
    Info (12023): Found entity 1: one2eight File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/one2eight.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file mux_8.vhd
    Info (12022): Found design unit 1: Mux_8-struct File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/Mux_8.vhd Line: 10
    Info (12023): Found entity 1: Mux_8 File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/Mux_8.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file mux_4.vhd
    Info (12022): Found design unit 1: Mux_4-struct File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/Mux_4.vhd Line: 10
    Info (12023): Found entity 1: Mux_4 File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/Mux_4.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file memory_unit.vhd
    Info (12022): Found design unit 1: memory_unit-Form File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/memory_unit.vhd Line: 14
    Info (12023): Found entity 1: memory_unit File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/memory_unit.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file iitb_cpu.vhd
    Info (12022): Found design unit 1: iitb_cpu-main File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 9
    Info (12023): Found entity 1: iitb_cpu File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file fa.vhd
    Info (12022): Found design unit 1: FA-struct File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/FA.vhd Line: 8
    Info (12023): Found entity 1: FA File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/FA.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file bitinverter.vhd
    Info (12022): Found design unit 1: BitInverter-Behavioral File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/BitInverter.vhd Line: 12
    Info (12023): Found entity 1: BitInverter File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/BitInverter.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhd
    Info (12022): Found design unit 1: ALU-struct File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/alu.vhd Line: 11
    Info (12023): Found entity 1: alu File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/alu.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file shifter8.vhd
    Info (12022): Found design unit 1: SHIFTer8-Struct File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/shifter8.vhd Line: 9
    Info (12023): Found entity 1: SHIFTer8 File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/shifter8.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file two1mux.vhd
    Info (12022): Found design unit 1: two1MUX-Struct File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/two1MUX.vhd Line: 10
    Info (12023): Found entity 1: two1MUX File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/two1MUX.vhd Line: 6
Info (12127): Elaborating entity "iitb_cpu" for the top level hierarchy
Warning (10492): VHDL Process Statement warning at iitb_cpu.vhd(107): signal "instr_pointer" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 107
Warning (10492): VHDL Process Statement warning at iitb_cpu.vhd(113): signal "T1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 113
Warning (10492): VHDL Process Statement warning at iitb_cpu.vhd(114): signal "T2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 114
Warning (10492): VHDL Process Statement warning at iitb_cpu.vhd(115): signal "T3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 115
Warning (10492): VHDL Process Statement warning at iitb_cpu.vhd(116): signal "tempbs" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 116
Warning (10492): VHDL Process Statement warning at iitb_cpu.vhd(117): signal "Z_FLAG" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 117
Warning (10492): VHDL Process Statement warning at iitb_cpu.vhd(118): signal "instr_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 118
Warning (10492): VHDL Process Statement warning at iitb_cpu.vhd(130): signal "instr_pointer" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 130
Warning (10492): VHDL Process Statement warning at iitb_cpu.vhd(146): signal "MEM_DOUT" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 146
Warning (10492): VHDL Process Statement warning at iitb_cpu.vhd(158): signal "instr_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 158
Warning (10492): VHDL Process Statement warning at iitb_cpu.vhd(159): signal "instr_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 159
Warning (10492): VHDL Process Statement warning at iitb_cpu.vhd(193): signal "RF_D1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 193
Warning (10492): VHDL Process Statement warning at iitb_cpu.vhd(193): signal "RF_D2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 193
Warning (10492): VHDL Process Statement warning at iitb_cpu.vhd(225): signal "T1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 225
Warning (10492): VHDL Process Statement warning at iitb_cpu.vhd(225): signal "T2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 225
Warning (10492): VHDL Process Statement warning at iitb_cpu.vhd(226): signal "instr_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 226
Warning (10492): VHDL Process Statement warning at iitb_cpu.vhd(236): signal "ALU_O" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 236
Warning (10492): VHDL Process Statement warning at iitb_cpu.vhd(244): signal "T3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 244
Warning (10492): VHDL Process Statement warning at iitb_cpu.vhd(245): signal "instr_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 245
Warning (10492): VHDL Process Statement warning at iitb_cpu.vhd(254): signal "T1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 254
Warning (10492): VHDL Process Statement warning at iitb_cpu.vhd(255): signal "instr_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 255
Warning (10492): VHDL Process Statement warning at iitb_cpu.vhd(256): signal "SIGN_EXTENDER_6_OUTPUT" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 256
Warning (10492): VHDL Process Statement warning at iitb_cpu.vhd(258): signal "ALU_O" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 258
Warning (10492): VHDL Process Statement warning at iitb_cpu.vhd(259): signal "instr_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 259
Warning (10492): VHDL Process Statement warning at iitb_cpu.vhd(274): signal "instr_pointer" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 274
Warning (10492): VHDL Process Statement warning at iitb_cpu.vhd(284): signal "ALU_O" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 284
Warning (10492): VHDL Process Statement warning at iitb_cpu.vhd(291): signal "instr_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 291
Warning (10492): VHDL Process Statement warning at iitb_cpu.vhd(292): signal "SIGN_EXTENDER_8_OUTPUT" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 292
Warning (10492): VHDL Process Statement warning at iitb_cpu.vhd(295): signal "ALU_O" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 295
Warning (10492): VHDL Process Statement warning at iitb_cpu.vhd(302): signal "instr_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 302
Warning (10492): VHDL Process Statement warning at iitb_cpu.vhd(303): signal "SIGN_EXTENDER_8_OUTPUT" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 303
Warning (10492): VHDL Process Statement warning at iitb_cpu.vhd(304): signal "instr_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 304
Warning (10492): VHDL Process Statement warning at iitb_cpu.vhd(312): signal "T3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 312
Warning (10492): VHDL Process Statement warning at iitb_cpu.vhd(313): signal "MEM_DOUT" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 313
Warning (10492): VHDL Process Statement warning at iitb_cpu.vhd(320): signal "T3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 320
Warning (10492): VHDL Process Statement warning at iitb_cpu.vhd(321): signal "T2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 321
Warning (10492): VHDL Process Statement warning at iitb_cpu.vhd(329): signal "T1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 329
Warning (10492): VHDL Process Statement warning at iitb_cpu.vhd(330): signal "T2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 330
Warning (10492): VHDL Process Statement warning at iitb_cpu.vhd(332): signal "ALU_Z" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 332
Warning (10492): VHDL Process Statement warning at iitb_cpu.vhd(339): signal "instr_pointer" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 339
Warning (10492): VHDL Process Statement warning at iitb_cpu.vhd(340): signal "instr_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 340
Warning (10492): VHDL Process Statement warning at iitb_cpu.vhd(342): signal "SIGN_EXTENDER_6_OUTPUT" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 342
Warning (10492): VHDL Process Statement warning at iitb_cpu.vhd(343): signal "ALU_O" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 343
Warning (10492): VHDL Process Statement warning at iitb_cpu.vhd(349): signal "instr_pointer" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 349
Warning (10492): VHDL Process Statement warning at iitb_cpu.vhd(350): signal "instr_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 350
Warning (10492): VHDL Process Statement warning at iitb_cpu.vhd(352): signal "instr_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 352
Warning (10492): VHDL Process Statement warning at iitb_cpu.vhd(366): signal "instr_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 366
Warning (10492): VHDL Process Statement warning at iitb_cpu.vhd(370): signal "SIGN_EXTENDER_9_OUTPUT" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 370
Warning (10492): VHDL Process Statement warning at iitb_cpu.vhd(376): signal "ALU_O" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 376
Warning (10492): VHDL Process Statement warning at iitb_cpu.vhd(378): signal "instr_pointer" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 378
Warning (10492): VHDL Process Statement warning at iitb_cpu.vhd(383): signal "ALU_O" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 383
Warning (10492): VHDL Process Statement warning at iitb_cpu.vhd(391): signal "instr_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 391
Warning (10492): VHDL Process Statement warning at iitb_cpu.vhd(392): signal "RF_D2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 392
Warning (10492): VHDL Process Statement warning at iitb_cpu.vhd(401): signal "instr_pointer" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 401
Warning (10492): VHDL Process Statement warning at iitb_cpu.vhd(404): signal "ALU_O" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 404
Warning (10492): VHDL Process Statement warning at iitb_cpu.vhd(405): signal "Z_FLAG" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 405
Warning (10492): VHDL Process Statement warning at iitb_cpu.vhd(406): signal "T3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 406
Warning (10492): VHDL Process Statement warning at iitb_cpu.vhd(476): signal "instr_pointer" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 476
Warning (10631): VHDL Process Statement warning at iitb_cpu.vhd(98): inferring latch(es) for signal or variable "MEM_WRITE_BAR_ENABLE", which holds its previous value in one or more paths through the process File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Warning (10631): VHDL Process Statement warning at iitb_cpu.vhd(98): inferring latch(es) for signal or variable "RF_WRITE_IN", which holds its previous value in one or more paths through the process File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Warning (10631): VHDL Process Statement warning at iitb_cpu.vhd(98): inferring latch(es) for signal or variable "MEM_READ", which holds its previous value in one or more paths through the process File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Warning (10631): VHDL Process Statement warning at iitb_cpu.vhd(98): inferring latch(es) for signal or variable "mem_A", which holds its previous value in one or more paths through the process File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Warning (10631): VHDL Process Statement warning at iitb_cpu.vhd(98): inferring latch(es) for signal or variable "RF_A1", which holds its previous value in one or more paths through the process File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Warning (10631): VHDL Process Statement warning at iitb_cpu.vhd(98): inferring latch(es) for signal or variable "RF_A2", which holds its previous value in one or more paths through the process File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Warning (10631): VHDL Process Statement warning at iitb_cpu.vhd(98): inferring latch(es) for signal or variable "ALU_A", which holds its previous value in one or more paths through the process File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Warning (10631): VHDL Process Statement warning at iitb_cpu.vhd(98): inferring latch(es) for signal or variable "ALU_B", which holds its previous value in one or more paths through the process File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Warning (10631): VHDL Process Statement warning at iitb_cpu.vhd(98): inferring latch(es) for signal or variable "ALU_CONTROL", which holds its previous value in one or more paths through the process File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Warning (10631): VHDL Process Statement warning at iitb_cpu.vhd(98): inferring latch(es) for signal or variable "temp_out", which holds its previous value in one or more paths through the process File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Warning (10631): VHDL Process Statement warning at iitb_cpu.vhd(98): inferring latch(es) for signal or variable "RF_D3", which holds its previous value in one or more paths through the process File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Warning (10631): VHDL Process Statement warning at iitb_cpu.vhd(98): inferring latch(es) for signal or variable "RF_A3", which holds its previous value in one or more paths through the process File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Warning (10631): VHDL Process Statement warning at iitb_cpu.vhd(98): inferring latch(es) for signal or variable "SIGN_extender_6_INPUT", which holds its previous value in one or more paths through the process File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Warning (10631): VHDL Process Statement warning at iitb_cpu.vhd(98): inferring latch(es) for signal or variable "next_ip", which holds its previous value in one or more paths through the process File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Warning (10631): VHDL Process Statement warning at iitb_cpu.vhd(98): inferring latch(es) for signal or variable "SIGN_extender_8_INPUT", which holds its previous value in one or more paths through the process File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Warning (10631): VHDL Process Statement warning at iitb_cpu.vhd(98): inferring latch(es) for signal or variable "mem_Din", which holds its previous value in one or more paths through the process File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Warning (10631): VHDL Process Statement warning at iitb_cpu.vhd(98): inferring latch(es) for signal or variable "SIGN_extender_9_INPUT", which holds its previous value in one or more paths through the process File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Warning (10631): VHDL Process Statement warning at iitb_cpu.vhd(98): inferring latch(es) for signal or variable "T1", which holds its previous value in one or more paths through the process File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Warning (10631): VHDL Process Statement warning at iitb_cpu.vhd(98): inferring latch(es) for signal or variable "T2", which holds its previous value in one or more paths through the process File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Warning (10631): VHDL Process Statement warning at iitb_cpu.vhd(98): inferring latch(es) for signal or variable "T3", which holds its previous value in one or more paths through the process File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Warning (10631): VHDL Process Statement warning at iitb_cpu.vhd(98): inferring latch(es) for signal or variable "instr_reg", which holds its previous value in one or more paths through the process File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Warning (10631): VHDL Process Statement warning at iitb_cpu.vhd(98): inferring latch(es) for signal or variable "Z_FLAG", which holds its previous value in one or more paths through the process File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Warning (10631): VHDL Process Statement warning at iitb_cpu.vhd(98): inferring latch(es) for signal or variable "tempbs", which holds its previous value in one or more paths through the process File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "SIGN_extender_9_INPUT[0]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "SIGN_extender_9_INPUT[1]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "SIGN_extender_9_INPUT[2]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "SIGN_extender_9_INPUT[3]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "SIGN_extender_9_INPUT[4]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "SIGN_extender_9_INPUT[5]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "SIGN_extender_9_INPUT[6]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "SIGN_extender_9_INPUT[7]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "SIGN_extender_9_INPUT[8]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "mem_Din[0]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "mem_Din[1]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "mem_Din[2]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "mem_Din[3]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "mem_Din[4]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "mem_Din[5]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "mem_Din[6]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "mem_Din[7]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "mem_Din[8]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "mem_Din[9]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "mem_Din[10]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "mem_Din[11]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "mem_Din[12]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "mem_Din[13]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "mem_Din[14]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "mem_Din[15]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "SIGN_extender_8_INPUT[0]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "SIGN_extender_8_INPUT[1]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "SIGN_extender_8_INPUT[2]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "SIGN_extender_8_INPUT[3]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "SIGN_extender_8_INPUT[4]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "SIGN_extender_8_INPUT[5]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "SIGN_extender_8_INPUT[6]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "SIGN_extender_8_INPUT[7]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "state_transition_process:next_ip[0]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "state_transition_process:next_ip[1]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "state_transition_process:next_ip[2]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "state_transition_process:next_ip[3]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "state_transition_process:next_ip[4]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "state_transition_process:next_ip[5]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "state_transition_process:next_ip[6]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "state_transition_process:next_ip[7]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "state_transition_process:next_ip[8]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "state_transition_process:next_ip[9]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "state_transition_process:next_ip[10]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "state_transition_process:next_ip[11]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "state_transition_process:next_ip[12]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "state_transition_process:next_ip[13]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "state_transition_process:next_ip[14]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "state_transition_process:next_ip[15]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "SIGN_extender_6_INPUT[0]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "SIGN_extender_6_INPUT[1]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "SIGN_extender_6_INPUT[2]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "SIGN_extender_6_INPUT[3]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "SIGN_extender_6_INPUT[4]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "SIGN_extender_6_INPUT[5]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "RF_A3[0]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "RF_A3[1]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "RF_A3[2]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "RF_D3[0]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "RF_D3[1]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "RF_D3[2]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "RF_D3[3]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "RF_D3[4]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "RF_D3[5]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "RF_D3[6]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "RF_D3[7]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "RF_D3[8]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "RF_D3[9]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "RF_D3[10]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "RF_D3[11]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "RF_D3[12]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "RF_D3[13]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "RF_D3[14]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "RF_D3[15]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "temp_out[0]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "temp_out[1]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "temp_out[2]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "temp_out[3]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "temp_out[4]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "temp_out[5]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "temp_out[6]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "temp_out[7]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "temp_out[8]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "temp_out[9]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "temp_out[10]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "temp_out[11]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "temp_out[12]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "temp_out[13]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "temp_out[14]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "temp_out[15]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "ALU_CONTROL[0]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "ALU_CONTROL[1]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "ALU_CONTROL[2]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "ALU_CONTROL[3]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "ALU_B[0]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "ALU_B[1]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "ALU_B[2]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "ALU_B[3]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "ALU_B[4]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "ALU_B[5]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "ALU_B[6]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "ALU_B[7]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "ALU_B[8]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "ALU_B[9]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "ALU_B[10]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "ALU_B[11]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "ALU_B[12]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "ALU_B[13]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "ALU_B[14]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "ALU_B[15]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "ALU_A[0]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "ALU_A[1]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "ALU_A[2]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "ALU_A[3]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "ALU_A[4]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "ALU_A[5]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "ALU_A[6]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "ALU_A[7]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "ALU_A[8]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "ALU_A[9]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "ALU_A[10]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "ALU_A[11]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "ALU_A[12]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "ALU_A[13]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "ALU_A[14]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "ALU_A[15]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "RF_A2[0]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "RF_A2[1]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "RF_A2[2]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "RF_A1[0]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "RF_A1[1]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "RF_A1[2]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "mem_A[0]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "mem_A[1]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "mem_A[2]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "mem_A[3]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "mem_A[4]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "mem_A[5]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "mem_A[6]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "mem_A[7]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "mem_A[8]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "mem_A[9]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "mem_A[10]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "mem_A[11]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "mem_A[12]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "mem_A[13]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "mem_A[14]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "mem_A[15]" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "MEM_READ" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "RF_WRITE_IN" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (10041): Inferred latch for "MEM_WRITE_BAR_ENABLE" at iitb_cpu.vhd(98) File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
Info (12128): Elaborating entity "memory_unit" for hierarchy "memory_unit:Memory" File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 59
Warning (10492): VHDL Process Statement warning at memory_unit.vhd(29): signal "write_signal" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/memory_unit.vhd Line: 29
Info (12128): Elaborating entity "alu" for hierarchy "alu:Arithmetic_Logical_Unit" File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 63
Warning (10540): VHDL Signal Declaration warning at alu.vhd(64): used explicit default value for signal "K" because signal was never assigned a value File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/alu.vhd Line: 64
Info (12128): Elaborating entity "sixteen_bit_adder_sub" for hierarchy "alu:Arithmetic_Logical_Unit|sixteen_bit_adder_sub:add_instance" File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/alu.vhd Line: 67
Info (12128): Elaborating entity "FA" for hierarchy "alu:Arithmetic_Logical_Unit|sixteen_bit_adder_sub:add_instance|FA:\gen:0:FA1" File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/sixteen_bit_adder_sub.vhd Line: 23
Info (12128): Elaborating entity "sixteen_bit_and" for hierarchy "alu:Arithmetic_Logical_Unit|sixteen_bit_and:and_instance" File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/alu.vhd Line: 75
Info (12128): Elaborating entity "sixteen_bit_or" for hierarchy "alu:Arithmetic_Logical_Unit|sixteen_bit_or:or_instance" File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/alu.vhd Line: 79
Info (12128): Elaborating entity "sixteen_bit_mul" for hierarchy "alu:Arithmetic_Logical_Unit|sixteen_bit_mul:mul_instance" File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/alu.vhd Line: 83
Info (12128): Elaborating entity "AND_2" for hierarchy "alu:Arithmetic_Logical_Unit|sixteen_bit_mul:mul_instance|AND_2:and1" File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/sixteen_bit_mul.vhd Line: 21
Warning (12125): Using design file fourbitfa.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: fourbitfa-Struct File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/fourbitfa.vhd Line: 10
    Info (12023): Found entity 1: fourbitfa File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/fourbitfa.vhd Line: 6
Info (12128): Elaborating entity "fourbitfa" for hierarchy "alu:Arithmetic_Logical_Unit|sixteen_bit_mul:mul_instance|fourbitfa:fbfa1" File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/sixteen_bit_mul.vhd Line: 38
Info (12128): Elaborating entity "buff" for hierarchy "alu:Arithmetic_Logical_Unit|sixteen_bit_mul:mul_instance|buff:buff8bit" File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/sixteen_bit_mul.vhd Line: 41
Info (12128): Elaborating entity "BitInverter" for hierarchy "alu:Arithmetic_Logical_Unit|BitInverter:invert" File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/alu.vhd Line: 87
Info (12128): Elaborating entity "SHIFTer8" for hierarchy "alu:Arithmetic_Logical_Unit|SHIFTer8:shifter_instance" File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/alu.vhd Line: 95
Info (12128): Elaborating entity "Mux_8" for hierarchy "alu:Arithmetic_Logical_Unit|Mux_8:Mux0" File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/alu.vhd Line: 99
Info (12128): Elaborating entity "Mux_4" for hierarchy "alu:Arithmetic_Logical_Unit|Mux_8:Mux0|Mux_4:m1" File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/Mux_8.vhd Line: 25
Info (12128): Elaborating entity "Mux_2" for hierarchy "alu:Arithmetic_Logical_Unit|Mux_8:Mux0|Mux_4:m1|Mux_2:m1" File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/Mux_4.vhd Line: 17
Info (12128): Elaborating entity "zero_check" for hierarchy "alu:Arithmetic_Logical_Unit|zero_check:zero" File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/alu.vhd Line: 274
Info (12128): Elaborating entity "rf_file" for hierarchy "rf_file:Register_file" File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 67
Info (12128): Elaborating entity "sign_extend6" for hierarchy "sign_extend6:SE6" File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 71
Info (12128): Elaborating entity "sign_extend8" for hierarchy "sign_extend8:SE8" File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 75
Info (12128): Elaborating entity "sign_extend9" for hierarchy "sign_extend9:SE9" File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 79
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276013): RAM logic "memory_unit:Memory|Memory" is uninferred because MIF is not supported for the selected family File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/memory_unit.vhd Line: 18
    Info (276013): RAM logic "rf_file:Register_file|Memory" is uninferred because MIF is not supported for the selected family File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/rf_file.vhd Line: 19
Warning (13012): Latch ALU_A[0] has unsafe behavior File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_state.m141 File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 45
Warning (13012): Latch ALU_CONTROL[0] has unsafe behavior File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_state.M7 File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 45
Warning (13012): Latch ALU_B[0] has unsafe behavior File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_state.M6 File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 45
Warning (13012): Latch ALU_CONTROL[2] has unsafe behavior File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_state.M6 File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 45
Warning (13012): Latch ALU_CONTROL[1] has unsafe behavior File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_state.M11 File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 45
Warning (13012): Latch ALU_B[1] has unsafe behavior File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_state.m141 File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 45
Warning (13012): Latch ALU_A[1] has unsafe behavior File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_state.m141 File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 45
Warning (13012): Latch ALU_A[2] has unsafe behavior File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_state.m141 File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 45
Warning (13012): Latch ALU_B[2] has unsafe behavior File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_state.m142 File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 45
Warning (13012): Latch ALU_B[3] has unsafe behavior File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_state.m142 File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 45
Warning (13012): Latch ALU_A[3] has unsafe behavior File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_state.m141 File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 45
Warning (13012): Latch ALU_A[4] has unsafe behavior File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_state.m141 File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 45
Warning (13012): Latch ALU_B[4] has unsafe behavior File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_state.m142 File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 45
Warning (13012): Latch ALU_B[5] has unsafe behavior File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_state.m142 File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 45
Warning (13012): Latch ALU_A[5] has unsafe behavior File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_state.m141 File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 45
Warning (13012): Latch ALU_A[6] has unsafe behavior File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_state.m141 File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 45
Warning (13012): Latch ALU_B[6] has unsafe behavior File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_state.m142 File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 45
Warning (13012): Latch ALU_B[7] has unsafe behavior File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_state.m142 File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 45
Warning (13012): Latch ALU_A[7] has unsafe behavior File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_state.m141 File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 45
Warning (13012): Latch ALU_B[8] has unsafe behavior File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_state.m142 File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 45
Warning (13012): Latch ALU_A[8] has unsafe behavior File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_state.m141 File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 45
Warning (13012): Latch ALU_B[9] has unsafe behavior File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_state.m142 File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 45
Warning (13012): Latch ALU_A[9] has unsafe behavior File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_state.M7 File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 45
Warning (13012): Latch ALU_B[10] has unsafe behavior File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_state.m142 File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 45
Warning (13012): Latch ALU_A[10] has unsafe behavior File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_state.M7 File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 45
Warning (13012): Latch ALU_B[11] has unsafe behavior File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_state.m142 File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 45
Warning (13012): Latch ALU_A[11] has unsafe behavior File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_state.M7 File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 45
Warning (13012): Latch ALU_B[12] has unsafe behavior File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_state.m142 File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 45
Warning (13012): Latch ALU_A[12] has unsafe behavior File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_state.M7 File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 45
Warning (13012): Latch ALU_B[13] has unsafe behavior File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_state.m142 File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 45
Warning (13012): Latch ALU_A[13] has unsafe behavior File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_state.M7 File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 45
Warning (13012): Latch ALU_B[14] has unsafe behavior File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_state.m142 File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 45
Warning (13012): Latch ALU_A[14] has unsafe behavior File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_state.M7 File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 45
Warning (13012): Latch ALU_B[15] has unsafe behavior File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_state.m142 File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 45
Warning (13012): Latch ALU_A[15] has unsafe behavior File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_state.M7 File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 45
Warning (13012): Latch \state_transition_process:next_ip[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_state.M15 File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 45
Warning (13012): Latch \state_transition_process:next_ip[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_state.M15 File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 45
Warning (13012): Latch \state_transition_process:next_ip[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_state.M15 File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 45
Warning (13012): Latch \state_transition_process:next_ip[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_state.M15 File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 45
Warning (13012): Latch \state_transition_process:next_ip[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_state.M15 File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 45
Warning (13012): Latch \state_transition_process:next_ip[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_state.M15 File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 45
Warning (13012): Latch \state_transition_process:next_ip[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_state.M15 File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 45
Warning (13012): Latch \state_transition_process:next_ip[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_state.M15 File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 45
Warning (13012): Latch \state_transition_process:next_ip[8] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_state.M15 File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 45
Warning (13012): Latch \state_transition_process:next_ip[9] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_state.M15 File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 45
Warning (13012): Latch \state_transition_process:next_ip[10] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_state.M15 File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 45
Warning (13012): Latch \state_transition_process:next_ip[11] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_state.M15 File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 45
Warning (13012): Latch \state_transition_process:next_ip[12] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_state.M15 File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 45
Warning (13012): Latch \state_transition_process:next_ip[13] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_state.M15 File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 45
Warning (13012): Latch \state_transition_process:next_ip[14] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_state.M15 File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 45
Warning (13012): Latch \state_transition_process:next_ip[15] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_state.M15 File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 45
Warning (13012): Latch RF_D3[0] has unsafe behavior File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_state.M13 File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 45
Warning (13012): Latch RF_A3[0] has unsafe behavior File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_state.M8 File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 45
Warning (13012): Latch RF_A3[1] has unsafe behavior File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_state.M8 File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 45
Warning (13012): Latch RF_A3[2] has unsafe behavior File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_state.M8 File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 45
Warning (13012): Latch mem_A[5] has unsafe behavior File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_state.M9 File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 45
Warning (13012): Latch mem_A[4] has unsafe behavior File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_state.M9 File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 45
Warning (13012): Latch mem_A[7] has unsafe behavior File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_state.M9 File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 45
Warning (13012): Latch mem_A[6] has unsafe behavior File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_state.M9 File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 45
Warning (13012): Latch mem_A[3] has unsafe behavior File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_state.M9 File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 45
Warning (13012): Latch mem_A[2] has unsafe behavior File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_state.M9 File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 45
Warning (13012): Latch mem_A[1] has unsafe behavior File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_state.M9 File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 45
Warning (13012): Latch mem_A[0] has unsafe behavior File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_state.M9 File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 45
Warning (13012): Latch RF_D3[1] has unsafe behavior File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_state.M13 File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 45
Warning (13012): Latch RF_D3[2] has unsafe behavior File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_state.M13 File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 45
Warning (13012): Latch RF_D3[3] has unsafe behavior File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_state.M13 File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 45
Warning (13012): Latch RF_D3[4] has unsafe behavior File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_state.M13 File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 45
Warning (13012): Latch RF_D3[5] has unsafe behavior File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_state.M13 File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 45
Warning (13012): Latch RF_D3[6] has unsafe behavior File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_state.M13 File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 45
Warning (13012): Latch RF_D3[7] has unsafe behavior File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_state.M13 File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 45
Warning (13012): Latch RF_D3[8] has unsafe behavior File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_state.M13 File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 45
Warning (13012): Latch RF_D3[9] has unsafe behavior File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_state.M13 File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 45
Warning (13012): Latch RF_D3[10] has unsafe behavior File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_state.M13 File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 45
Warning (13012): Latch RF_D3[11] has unsafe behavior File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_state.M13 File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 45
Warning (13012): Latch RF_D3[12] has unsafe behavior File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_state.M13 File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 45
Warning (13012): Latch RF_D3[13] has unsafe behavior File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_state.M13 File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 45
Warning (13012): Latch RF_D3[14] has unsafe behavior File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_state.M13 File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 45
Warning (13012): Latch RF_D3[15] has unsafe behavior File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 98
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_state.M13 File: C:/Users/Mrunali/Downloads/EE224 project v5/EE224 project/iitb_cpu.vhd Line: 45
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 8030 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 16 output pins
    Info (21061): Implemented 8012 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 241 warnings
    Info: Peak virtual memory: 4828 megabytes
    Info: Processing ended: Mon Dec 04 09:35:23 2023
    Info: Elapsed time: 00:00:18
    Info: Total CPU time (on all processors): 00:00:10


