//*#*********************************************************************************************************************/
//*# Software       : TSMC MEMORY COMPILER tsn28hpcpuhddpsram_2012.02.00.d.170a						*/
//*# Technology     : TSMC 28nm CMOS LOGIC High Performance Compact Mobile 1P10M HKMG CU_ELK 0.9V				*/
//*# Memory Type    : TSMC 28nm High Performance Compact Mobile Ultra High Density Dual Port SRAM with d127 bit cell SVT Periphery */
//*# Library Name   : tsdn28hpcpuhdb512x128m4m (user specify : TSDN28HPCPUHDB512X128M4M)				*/
//*# Library Version: 170a												*/
//*# Generated Time : 2024/01/10, 17:23:40										*/
//*#*********************************************************************************************************************/
//*#															*/
//*# STATEMENT OF USE													*/
//*#															*/
//*# This information contains confidential and proprietary information of TSMC.					*/
//*# No part of this information may be reproduced, transmitted, transcribed,						*/
//*# stored in a retrieval system, or translated into any human or computer						*/
//*# language, in any form or by any means, electronic, mechanical, magnetic,						*/
//*# optical, chemical, manual, or otherwise, without the prior written permission					*/
//*# of TSMC. This information was prepared for informational purpose and is for					*/
//*# use by TSMC's customers only. TSMC reserves the right to make changes in the					*/
//*# information at any time and without notice.									*/
//*#															*/
//*#*********************************************************************************************************************/

//* Template Version : S_09_41702   
MemoryTemplate (TSDN28HPCPUHDB512X128M4M) {

    CellName        : TSDN28HPCPUHDB512X128M4M;
    ShadowRead      : On;
    ShadowWrite     : On;
    ShadowWriteOK   : On;
    Algorithm       : SMarchCHKBvcd;
    LogicalPorts    : 2RW;
    NumberOfWords   : 512;
    MinHold         : 0.5;
    MilliWattsPerMegaHertz : 0.045;
    TransparentMode : None;	//User options for DFT:
      				// AsyncMux: 	for low speed scan
				// SyncMux: 	for at-speed scan
				// AsyncWriteThru: if there is AWT in this memory



    Port (CLK)  {
        Function: Clock;
    }
    

    
    Port (CEBA)  {
        Function: Select;
        Polarity: ActiveLow;	
        LogicalPort:	A;
    }
    
    Port (CEBB)  {
        Function: Select;
        Polarity: ActiveLow;	
        LogicalPort:	B;
    }
    
    Port (WEBA) {
        Function: WriteEnable; 
        Polarity: ActiveLow;
        LogicalPort:	A;
    }
    
    Port (WEBB) {
        Function: WriteEnable; 
        Polarity: ActiveLow;
        LogicalPort:	B;
    }
    
    
    
    Port (DA[127:0]) { 
        Function: Data; 
        Direction:   Input;
        LogicalPort:	A;
    }
    
    Port (DB[127:0]) { 
        Function: Data; 
        Direction:   Input;
        LogicalPort:	B;
    }
    
    Port (QA[127:0]) { 
        Function: Data; 
        LogicalPort:	A;
        Direction:   Output; 
    }
    
    Port (QB[127:0]) { 
        Function: Data; 
        LogicalPort:	B;
        Direction:   Output; 
    }
    
    port (AA[8:0]) {
        function:    address;
        LogicalPort:	A;
    }
    
    port (AB[8:0]) {
        function:    address;
        LogicalPort:	B;
    }






      Port (RTSEL[1:0]) {
          Direction : Input;
	  function  : None;
	  SafeValue : 0;
      }
      Port (WTSEL[1:0]) {
          Direction : Input;
	  function  : None;
	  SafeValue : 0;
      }
      Port (PTSEL[1:0]) {
          Direction : Input;
	  function  : None;
	  SafeValue : 0;
      }



// 128 rows by 4 columns.
    AddressCounter {
        Function ( ColumnAddress ) {
            LogicalAddressMap {
                ColumnAddress[1:0]:Address[1:0];  // 4 columns
            }
            CountRange [0:3];
        }

	
        Function  ( RowAddress ) {
            LogicalAddressMap {
                RowAddress[6:0]:Address[8:2];  // 128 rows
            }
            CountRange [0:127];
        }
    }
    



    OperationSet : syncWR;
    bitGrouping : 1;
    
}

