ARM S+PPO381
"Wse DMBdWW Rfe DpCtrldW PosWR PosRR DpAddrdW PosWR DpDatadW"
Cycle=Rfe DpCtrldW PosWR PosRR DpAddrdW PosWR DpDatadW Wse DMBdWW
Relax=
Safe=Rfe Wse PosWR PosRR DMBdWW DpAddrdW DpDatadW DpCtrldW
Prefetch=0:x=F,1:x=W
Orig=Wse DMBdWW Rfe DpCtrldW PosWR PosRR DpAddrdW PosWR DpDatadW
{
%x0=x; %y0=y;
%y1=y; %z1=z; %a1=a; %x1=x;
}
 P0            | P1               ;
 MOV R0, #2    | LDR R0, [%y1]    ;
 STR R0, [%x0] | CMP R0, R0       ;
 DMB           | BNE LC00         ;
 MOV R1, #1    | LC00:            ;
 STR R1, [%y0] | MOV R1, #1       ;
               | STR R1, [%z1]    ;
               | LDR R2, [%z1]    ;
               | LDR R3, [%z1]    ;
               | EOR R4,R3,R3     ;
               | MOV R5, #1       ;
               | STR R5, [R4,%a1] ;
               | LDR R6, [%a1]    ;
               | EOR R7,R6,R6     ;
               | ADD R7, R7, #1   ;
               | STR R7, [%x1]    ;
exists
(x=2 /\ 1:R0=1)
