<stg><name>Loop_12_proc229</name>


<trans_list>

<trans id="141" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="142" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln207" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="143" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="160" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="145" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="159" from="5" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:0  call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_s_12_V_V, [5 x i8]* @p_str27, i32 1, i32 1, [5 x i8]* @p_str28, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:1  call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_s_11_V_V, [5 x i8]* @p_str27, i32 1, i32 1, [5 x i8]* @p_str28, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:2  call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_s_10_V_V, [5 x i8]* @p_str27, i32 1, i32 1, [5 x i8]* @p_str28, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:3  call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_s_9_V_V, [5 x i8]* @p_str27, i32 1, i32 1, [5 x i8]* @p_str28, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:4  call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_s_8_V_V, [5 x i8]* @p_str27, i32 1, i32 1, [5 x i8]* @p_str28, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:5  call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_s_7_V_V, [5 x i8]* @p_str27, i32 1, i32 1, [5 x i8]* @p_str28, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:6  call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_s_6_V_V, [5 x i8]* @p_str27, i32 1, i32 1, [5 x i8]* @p_str28, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:7  call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_s_5_V_V, [5 x i8]* @p_str27, i32 1, i32 1, [5 x i8]* @p_str28, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:8  call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_s_4_V_V, [5 x i8]* @p_str27, i32 1, i32 1, [5 x i8]* @p_str28, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:9  call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_s_3_V_V, [5 x i8]* @p_str27, i32 1, i32 1, [5 x i8]* @p_str28, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:10  call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_s_2_V_V, [5 x i8]* @p_str27, i32 1, i32 1, [5 x i8]* @p_str28, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:11  call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_s_1_V_V, [5 x i8]* @p_str27, i32 1, i32 1, [5 x i8]* @p_str28, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:12  call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_s_0_V_V, [5 x i8]* @p_str27, i32 1, i32 1, [5 x i8]* @p_str28, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:13  br label %"edgeblock<ap_fixed<14, 7, 5, 3, 0>, ap_fixed<14, 7, 5, 3, 0>, ap_uint<14>, ap_fixed<14, 7, 5, 3, 0>, ap_fixed<14, 7, 5, 3, 0>, 1, 11ul, 13ul, 60ul, 120ul, 3ul, 4ul, 1ul, true, true>.exit"

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
edgeblock<ap_fixed<14, 7, 5, 3, 0>, ap_fixed<14, 7, 5, 3, 0>, ap_uint<14>, ap_fixed<14, 7, 5, 3, 0>, ap_fixed<14, 7, 5, 3, 0>, 1, 11ul, 13ul, 60ul, 120ul, 3ul, 4ul, 1ul, true, true>.exit:0  %j68_0 = phi i4 [ 0, %newFuncRoot ], [ %j, %"edgeblock<ap_fixed<14, 7, 5, 3, 0>, ap_fixed<14, 7, 5, 3, 0>, ap_uint<14>, ap_fixed<14, 7, 5, 3, 0>, ap_fixed<14, 7, 5, 3, 0>, 1, 11ul, 13ul, 60ul, 120ul, 3ul, 4ul, 1ul, true, true>.exit.loopexit" ]

]]></Node>
<StgValue><ssdm name="j68_0"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
edgeblock<ap_fixed<14, 7, 5, 3, 0>, ap_fixed<14, 7, 5, 3, 0>, ap_uint<14>, ap_fixed<14, 7, 5, 3, 0>, ap_fixed<14, 7, 5, 3, 0>, 1, 11ul, 13ul, 60ul, 120ul, 3ul, 4ul, 1ul, true, true>.exit:1  %icmp_ln207 = icmp eq i4 %j68_0, -3

]]></Node>
<StgValue><ssdm name="icmp_ln207"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
edgeblock<ap_fixed<14, 7, 5, 3, 0>, ap_fixed<14, 7, 5, 3, 0>, ap_uint<14>, ap_fixed<14, 7, 5, 3, 0>, ap_fixed<14, 7, 5, 3, 0>, 1, 11ul, 13ul, 60ul, 120ul, 3ul, 4ul, 1ul, true, true>.exit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
edgeblock<ap_fixed<14, 7, 5, 3, 0>, ap_fixed<14, 7, 5, 3, 0>, ap_uint<14>, ap_fixed<14, 7, 5, 3, 0>, ap_fixed<14, 7, 5, 3, 0>, 1, 11ul, 13ul, 60ul, 120ul, 3ul, 4ul, 1ul, true, true>.exit:3  %j = add i4 %j68_0, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
edgeblock<ap_fixed<14, 7, 5, 3, 0>, ap_fixed<14, 7, 5, 3, 0>, ap_uint<14>, ap_fixed<14, 7, 5, 3, 0>, ap_fixed<14, 7, 5, 3, 0>, 1, 11ul, 13ul, 60ul, 120ul, 3ul, 4ul, 1ul, true, true>.exit:4  br i1 %icmp_ln207, label %.exitStub, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln207"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln207" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln209"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln207" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0">
<![CDATA[
.exitStub:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader:0  %i70_0 = phi i7 [ %i, %0 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i70_0"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:1  %icmp_ln209 = icmp eq i7 %i70_0, -8

]]></Node>
<StgValue><ssdm name="icmp_ln209"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_264 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120)

]]></Node>
<StgValue><ssdm name="empty_264"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:3  %i = add i7 %i70_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln209, label %"edgeblock<ap_fixed<14, 7, 5, 3, 0>, ap_fixed<14, 7, 5, 3, 0>, ap_uint<14>, ap_fixed<14, 7, 5, 3, 0>, ap_fixed<14, 7, 5, 3, 0>, 1, 11ul, 13ul, 60ul, 120ul, 3ul, 4ul, 1ul, true, true>.exit.loopexit", label %1

]]></Node>
<StgValue><ssdm name="br_ln209"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="7">
<![CDATA[
:0  %zext_ln210 = zext i7 %i70_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln210"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="7" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %layer11_out_0_addr = getelementptr [120 x i7]* %layer11_out_0, i64 0, i64 %zext_ln210

]]></Node>
<StgValue><ssdm name="layer11_out_0_addr"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="7" op_0_bw="7">
<![CDATA[
:2  %layer11_out_0_load = load i7* %layer11_out_0_addr, align 1

]]></Node>
<StgValue><ssdm name="layer11_out_0_load"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="7" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %layer11_out_1_addr = getelementptr [120 x i7]* %layer11_out_1, i64 0, i64 %zext_ln210

]]></Node>
<StgValue><ssdm name="layer11_out_1_addr"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="7" op_0_bw="7">
<![CDATA[
:5  %layer11_out_1_load = load i7* %layer11_out_1_addr, align 1

]]></Node>
<StgValue><ssdm name="layer11_out_1_load"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="7" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %layer11_out_2_addr = getelementptr [120 x i7]* %layer11_out_2, i64 0, i64 %zext_ln210

]]></Node>
<StgValue><ssdm name="layer11_out_2_addr"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="7" op_0_bw="7">
<![CDATA[
:8  %layer11_out_2_load = load i7* %layer11_out_2_addr, align 1

]]></Node>
<StgValue><ssdm name="layer11_out_2_load"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="7" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %layer11_out_3_addr = getelementptr [120 x i7]* %layer11_out_3, i64 0, i64 %zext_ln210

]]></Node>
<StgValue><ssdm name="layer11_out_3_addr"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="7" op_0_bw="7">
<![CDATA[
:11  %layer11_out_3_load = load i7* %layer11_out_3_addr, align 1

]]></Node>
<StgValue><ssdm name="layer11_out_3_load"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="7" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %layer11_out_4_addr = getelementptr [120 x i7]* %layer11_out_4, i64 0, i64 %zext_ln210

]]></Node>
<StgValue><ssdm name="layer11_out_4_addr"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="7" op_0_bw="7">
<![CDATA[
:14  %layer11_out_4_load = load i7* %layer11_out_4_addr, align 1

]]></Node>
<StgValue><ssdm name="layer11_out_4_load"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="7" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %layer11_out_5_addr = getelementptr [120 x i7]* %layer11_out_5, i64 0, i64 %zext_ln210

]]></Node>
<StgValue><ssdm name="layer11_out_5_addr"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="7" op_0_bw="7">
<![CDATA[
:17  %layer11_out_5_load = load i7* %layer11_out_5_addr, align 1

]]></Node>
<StgValue><ssdm name="layer11_out_5_load"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="7" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %layer11_out_6_addr = getelementptr [120 x i7]* %layer11_out_6, i64 0, i64 %zext_ln210

]]></Node>
<StgValue><ssdm name="layer11_out_6_addr"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="7" op_0_bw="7">
<![CDATA[
:20  %layer11_out_6_load = load i7* %layer11_out_6_addr, align 1

]]></Node>
<StgValue><ssdm name="layer11_out_6_load"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="7" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %layer11_out_7_addr = getelementptr [120 x i7]* %layer11_out_7, i64 0, i64 %zext_ln210

]]></Node>
<StgValue><ssdm name="layer11_out_7_addr"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="7" op_0_bw="7">
<![CDATA[
:23  %layer11_out_7_load = load i7* %layer11_out_7_addr, align 1

]]></Node>
<StgValue><ssdm name="layer11_out_7_load"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="7" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25  %layer11_out_8_addr = getelementptr [120 x i7]* %layer11_out_8, i64 0, i64 %zext_ln210

]]></Node>
<StgValue><ssdm name="layer11_out_8_addr"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="7" op_0_bw="7">
<![CDATA[
:26  %layer11_out_8_load = load i7* %layer11_out_8_addr, align 1

]]></Node>
<StgValue><ssdm name="layer11_out_8_load"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="7" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28  %layer11_out_9_addr = getelementptr [120 x i7]* %layer11_out_9, i64 0, i64 %zext_ln210

]]></Node>
<StgValue><ssdm name="layer11_out_9_addr"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="7" op_0_bw="7">
<![CDATA[
:29  %layer11_out_9_load = load i7* %layer11_out_9_addr, align 1

]]></Node>
<StgValue><ssdm name="layer11_out_9_load"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="7" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31  %layer11_out_10_addr = getelementptr [120 x i7]* %layer11_out_10, i64 0, i64 %zext_ln210

]]></Node>
<StgValue><ssdm name="layer11_out_10_addr"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="7" op_0_bw="7">
<![CDATA[
:32  %layer11_out_10_load = load i7* %layer11_out_10_addr, align 1

]]></Node>
<StgValue><ssdm name="layer11_out_10_load"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="7" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
:34  %layer11_out_11_addr = getelementptr [120 x i7]* %layer11_out_11, i64 0, i64 %zext_ln210

]]></Node>
<StgValue><ssdm name="layer11_out_11_addr"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="7" op_0_bw="7">
<![CDATA[
:35  %layer11_out_11_load = load i7* %layer11_out_11_addr, align 1

]]></Node>
<StgValue><ssdm name="layer11_out_11_load"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="7" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
:37  %layer11_out_12_addr = getelementptr [120 x i7]* %layer11_out_12, i64 0, i64 %zext_ln210

]]></Node>
<StgValue><ssdm name="layer11_out_12_addr"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="7" op_0_bw="7">
<![CDATA[
:38  %layer11_out_12_load = load i7* %layer11_out_12_addr, align 1

]]></Node>
<StgValue><ssdm name="layer11_out_12_load"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0">
<![CDATA[
edgeblock<ap_fixed<14, 7, 5, 3, 0>, ap_fixed<14, 7, 5, 3, 0>, ap_uint<14>, ap_fixed<14, 7, 5, 3, 0>, ap_fixed<14, 7, 5, 3, 0>, 1, 11ul, 13ul, 60ul, 120ul, 3ul, 4ul, 1ul, true, true>.exit.loopexit:0  br label %"edgeblock<ap_fixed<14, 7, 5, 3, 0>, ap_fixed<14, 7, 5, 3, 0>, ap_uint<14>, ap_fixed<14, 7, 5, 3, 0>, ap_fixed<14, 7, 5, 3, 0>, 1, 11ul, 13ul, 60ul, 120ul, 3ul, 4ul, 1ul, true, true>.exit"

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="60" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="7" op_0_bw="7">
<![CDATA[
:2  %layer11_out_0_load = load i7* %layer11_out_0_addr, align 1

]]></Node>
<StgValue><ssdm name="layer11_out_0_load"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="14" op_0_bw="7">
<![CDATA[
:3  %zext_ln176 = zext i7 %layer11_out_0_load to i14

]]></Node>
<StgValue><ssdm name="zext_ln176"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="7" op_0_bw="7">
<![CDATA[
:5  %layer11_out_1_load = load i7* %layer11_out_1_addr, align 1

]]></Node>
<StgValue><ssdm name="layer11_out_1_load"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="14" op_0_bw="7">
<![CDATA[
:6  %zext_ln176_1 = zext i7 %layer11_out_1_load to i14

]]></Node>
<StgValue><ssdm name="zext_ln176_1"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="7" op_0_bw="7">
<![CDATA[
:8  %layer11_out_2_load = load i7* %layer11_out_2_addr, align 1

]]></Node>
<StgValue><ssdm name="layer11_out_2_load"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="14" op_0_bw="7">
<![CDATA[
:9  %zext_ln176_2 = zext i7 %layer11_out_2_load to i14

]]></Node>
<StgValue><ssdm name="zext_ln176_2"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="7" op_0_bw="7">
<![CDATA[
:11  %layer11_out_3_load = load i7* %layer11_out_3_addr, align 1

]]></Node>
<StgValue><ssdm name="layer11_out_3_load"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="14" op_0_bw="7">
<![CDATA[
:12  %zext_ln176_3 = zext i7 %layer11_out_3_load to i14

]]></Node>
<StgValue><ssdm name="zext_ln176_3"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="7" op_0_bw="7">
<![CDATA[
:14  %layer11_out_4_load = load i7* %layer11_out_4_addr, align 1

]]></Node>
<StgValue><ssdm name="layer11_out_4_load"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="14" op_0_bw="7">
<![CDATA[
:15  %zext_ln176_4 = zext i7 %layer11_out_4_load to i14

]]></Node>
<StgValue><ssdm name="zext_ln176_4"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="7" op_0_bw="7">
<![CDATA[
:17  %layer11_out_5_load = load i7* %layer11_out_5_addr, align 1

]]></Node>
<StgValue><ssdm name="layer11_out_5_load"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="14" op_0_bw="7">
<![CDATA[
:18  %zext_ln176_5 = zext i7 %layer11_out_5_load to i14

]]></Node>
<StgValue><ssdm name="zext_ln176_5"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="7" op_0_bw="7">
<![CDATA[
:20  %layer11_out_6_load = load i7* %layer11_out_6_addr, align 1

]]></Node>
<StgValue><ssdm name="layer11_out_6_load"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="14" op_0_bw="7">
<![CDATA[
:21  %zext_ln176_6 = zext i7 %layer11_out_6_load to i14

]]></Node>
<StgValue><ssdm name="zext_ln176_6"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="7" op_0_bw="7">
<![CDATA[
:23  %layer11_out_7_load = load i7* %layer11_out_7_addr, align 1

]]></Node>
<StgValue><ssdm name="layer11_out_7_load"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="14" op_0_bw="7">
<![CDATA[
:24  %zext_ln176_7 = zext i7 %layer11_out_7_load to i14

]]></Node>
<StgValue><ssdm name="zext_ln176_7"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="7" op_0_bw="7">
<![CDATA[
:26  %layer11_out_8_load = load i7* %layer11_out_8_addr, align 1

]]></Node>
<StgValue><ssdm name="layer11_out_8_load"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="14" op_0_bw="7">
<![CDATA[
:27  %zext_ln176_8 = zext i7 %layer11_out_8_load to i14

]]></Node>
<StgValue><ssdm name="zext_ln176_8"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="7" op_0_bw="7">
<![CDATA[
:29  %layer11_out_9_load = load i7* %layer11_out_9_addr, align 1

]]></Node>
<StgValue><ssdm name="layer11_out_9_load"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="14" op_0_bw="7">
<![CDATA[
:30  %zext_ln176_9 = zext i7 %layer11_out_9_load to i14

]]></Node>
<StgValue><ssdm name="zext_ln176_9"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="7" op_0_bw="7">
<![CDATA[
:32  %layer11_out_10_load = load i7* %layer11_out_10_addr, align 1

]]></Node>
<StgValue><ssdm name="layer11_out_10_load"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="14" op_0_bw="7">
<![CDATA[
:33  %zext_ln176_10 = zext i7 %layer11_out_10_load to i14

]]></Node>
<StgValue><ssdm name="zext_ln176_10"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="7" op_0_bw="7">
<![CDATA[
:35  %layer11_out_11_load = load i7* %layer11_out_11_addr, align 1

]]></Node>
<StgValue><ssdm name="layer11_out_11_load"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="14" op_0_bw="7">
<![CDATA[
:36  %zext_ln176_11 = zext i7 %layer11_out_11_load to i14

]]></Node>
<StgValue><ssdm name="zext_ln176_11"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="7" op_0_bw="7">
<![CDATA[
:38  %layer11_out_12_load = load i7* %layer11_out_12_addr, align 1

]]></Node>
<StgValue><ssdm name="layer11_out_12_load"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="14" op_0_bw="7">
<![CDATA[
:39  %zext_ln176_12 = zext i7 %layer11_out_12_load to i14

]]></Node>
<StgValue><ssdm name="zext_ln176_12"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="14" op_6_bw="14" op_7_bw="14" op_8_bw="14" op_9_bw="14" op_10_bw="14" op_11_bw="14" op_12_bw="14" op_13_bw="14" op_14_bw="4">
<![CDATA[
:40  %tmp_V = call i14 @_ssdm_op_Mux.ap_auto.13i14.i4(i14 %zext_ln176, i14 %zext_ln176_1, i14 %zext_ln176_2, i14 %zext_ln176_3, i14 %zext_ln176_4, i14 %zext_ln176_5, i14 %zext_ln176_6, i14 %zext_ln176_7, i14 %zext_ln176_8, i14 %zext_ln176_9, i14 %zext_ln176_10, i14 %zext_ln176_11, i14 %zext_ln176_12, i4 %j68_0)

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0">
<![CDATA[
:41  switch i4 %j68_0, label %branch12115 [
    i4 0, label %branch0103
    i4 1, label %branch1104
    i4 2, label %branch2105
    i4 3, label %branch3106
    i4 4, label %branch4107
    i4 5, label %branch5108
    i4 6, label %branch6109
    i4 7, label %branch7110
    i4 -8, label %branch8111
    i4 -7, label %branch9112
    i4 -6, label %branch10113
    i4 -5, label %branch11114
  ]

]]></Node>
<StgValue><ssdm name="switch_ln210"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j68_0" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="14">
<![CDATA[
branch11114:0  %sext_ln177_12 = sext i14 %tmp_V to i16

]]></Node>
<StgValue><ssdm name="sext_ln177_12"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j68_0" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch11114:1  call void @_ssdm_op_Write.axis.volatile.i16P(i16* %layer11_out_s_11_V_V, i16 %sext_ln177_12)

]]></Node>
<StgValue><ssdm name="write_ln210"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j68_0" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="14">
<![CDATA[
branch10113:0  %sext_ln177_11 = sext i14 %tmp_V to i16

]]></Node>
<StgValue><ssdm name="sext_ln177_11"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j68_0" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch10113:1  call void @_ssdm_op_Write.axis.volatile.i16P(i16* %layer11_out_s_10_V_V, i16 %sext_ln177_11)

]]></Node>
<StgValue><ssdm name="write_ln210"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j68_0" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="14">
<![CDATA[
branch9112:0  %sext_ln177_10 = sext i14 %tmp_V to i16

]]></Node>
<StgValue><ssdm name="sext_ln177_10"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j68_0" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch9112:1  call void @_ssdm_op_Write.axis.volatile.i16P(i16* %layer11_out_s_9_V_V, i16 %sext_ln177_10)

]]></Node>
<StgValue><ssdm name="write_ln210"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j68_0" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="14">
<![CDATA[
branch8111:0  %sext_ln177_9 = sext i14 %tmp_V to i16

]]></Node>
<StgValue><ssdm name="sext_ln177_9"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j68_0" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch8111:1  call void @_ssdm_op_Write.axis.volatile.i16P(i16* %layer11_out_s_8_V_V, i16 %sext_ln177_9)

]]></Node>
<StgValue><ssdm name="write_ln210"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j68_0" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="14">
<![CDATA[
branch7110:0  %sext_ln177_8 = sext i14 %tmp_V to i16

]]></Node>
<StgValue><ssdm name="sext_ln177_8"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j68_0" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch7110:1  call void @_ssdm_op_Write.axis.volatile.i16P(i16* %layer11_out_s_7_V_V, i16 %sext_ln177_8)

]]></Node>
<StgValue><ssdm name="write_ln210"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j68_0" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="14">
<![CDATA[
branch6109:0  %sext_ln177_7 = sext i14 %tmp_V to i16

]]></Node>
<StgValue><ssdm name="sext_ln177_7"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j68_0" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch6109:1  call void @_ssdm_op_Write.axis.volatile.i16P(i16* %layer11_out_s_6_V_V, i16 %sext_ln177_7)

]]></Node>
<StgValue><ssdm name="write_ln210"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j68_0" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="16" op_0_bw="14">
<![CDATA[
branch5108:0  %sext_ln177_6 = sext i14 %tmp_V to i16

]]></Node>
<StgValue><ssdm name="sext_ln177_6"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j68_0" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch5108:1  call void @_ssdm_op_Write.axis.volatile.i16P(i16* %layer11_out_s_5_V_V, i16 %sext_ln177_6)

]]></Node>
<StgValue><ssdm name="write_ln210"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j68_0" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="14">
<![CDATA[
branch4107:0  %sext_ln177_5 = sext i14 %tmp_V to i16

]]></Node>
<StgValue><ssdm name="sext_ln177_5"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j68_0" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch4107:1  call void @_ssdm_op_Write.axis.volatile.i16P(i16* %layer11_out_s_4_V_V, i16 %sext_ln177_5)

]]></Node>
<StgValue><ssdm name="write_ln210"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j68_0" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="14">
<![CDATA[
branch3106:0  %sext_ln177_4 = sext i14 %tmp_V to i16

]]></Node>
<StgValue><ssdm name="sext_ln177_4"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j68_0" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch3106:1  call void @_ssdm_op_Write.axis.volatile.i16P(i16* %layer11_out_s_3_V_V, i16 %sext_ln177_4)

]]></Node>
<StgValue><ssdm name="write_ln210"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j68_0" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="16" op_0_bw="14">
<![CDATA[
branch2105:0  %sext_ln177_3 = sext i14 %tmp_V to i16

]]></Node>
<StgValue><ssdm name="sext_ln177_3"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j68_0" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch2105:1  call void @_ssdm_op_Write.axis.volatile.i16P(i16* %layer11_out_s_2_V_V, i16 %sext_ln177_3)

]]></Node>
<StgValue><ssdm name="write_ln210"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j68_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="14">
<![CDATA[
branch1104:0  %sext_ln177_2 = sext i14 %tmp_V to i16

]]></Node>
<StgValue><ssdm name="sext_ln177_2"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j68_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch1104:1  call void @_ssdm_op_Write.axis.volatile.i16P(i16* %layer11_out_s_1_V_V, i16 %sext_ln177_2)

]]></Node>
<StgValue><ssdm name="write_ln210"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j68_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="16" op_0_bw="14">
<![CDATA[
branch0103:0  %sext_ln177_1 = sext i14 %tmp_V to i16

]]></Node>
<StgValue><ssdm name="sext_ln177_1"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j68_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch0103:1  call void @_ssdm_op_Write.axis.volatile.i16P(i16* %layer11_out_s_0_V_V, i16 %sext_ln177_1)

]]></Node>
<StgValue><ssdm name="write_ln210"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j68_0" val="-1"/>
</and_exp><and_exp><literal name="j68_0" val="-2"/>
</and_exp><and_exp><literal name="j68_0" val="-3"/>
</and_exp><and_exp><literal name="j68_0" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="14">
<![CDATA[
branch12115:0  %sext_ln177 = sext i14 %tmp_V to i16

]]></Node>
<StgValue><ssdm name="sext_ln177"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j68_0" val="-1"/>
</and_exp><and_exp><literal name="j68_0" val="-2"/>
</and_exp><and_exp><literal name="j68_0" val="-3"/>
</and_exp><and_exp><literal name="j68_0" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch12115:1  call void @_ssdm_op_Write.axis.volatile.i16P(i16* %layer11_out_s_12_V_V, i16 %sext_ln177)

]]></Node>
<StgValue><ssdm name="write_ln210"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="114" st_id="5" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j68_0" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch11114:1  call void @_ssdm_op_Write.axis.volatile.i16P(i16* %layer11_out_s_11_V_V, i16 %sext_ln177_12)

]]></Node>
<StgValue><ssdm name="write_ln210"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j68_0" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0">
<![CDATA[
branch11114:2  br label %0

]]></Node>
<StgValue><ssdm name="br_ln210"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j68_0" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch10113:1  call void @_ssdm_op_Write.axis.volatile.i16P(i16* %layer11_out_s_10_V_V, i16 %sext_ln177_11)

]]></Node>
<StgValue><ssdm name="write_ln210"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j68_0" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0">
<![CDATA[
branch10113:2  br label %0

]]></Node>
<StgValue><ssdm name="br_ln210"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j68_0" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch9112:1  call void @_ssdm_op_Write.axis.volatile.i16P(i16* %layer11_out_s_9_V_V, i16 %sext_ln177_10)

]]></Node>
<StgValue><ssdm name="write_ln210"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j68_0" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0">
<![CDATA[
branch9112:2  br label %0

]]></Node>
<StgValue><ssdm name="br_ln210"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j68_0" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch8111:1  call void @_ssdm_op_Write.axis.volatile.i16P(i16* %layer11_out_s_8_V_V, i16 %sext_ln177_9)

]]></Node>
<StgValue><ssdm name="write_ln210"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j68_0" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0">
<![CDATA[
branch8111:2  br label %0

]]></Node>
<StgValue><ssdm name="br_ln210"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j68_0" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch7110:1  call void @_ssdm_op_Write.axis.volatile.i16P(i16* %layer11_out_s_7_V_V, i16 %sext_ln177_8)

]]></Node>
<StgValue><ssdm name="write_ln210"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j68_0" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0">
<![CDATA[
branch7110:2  br label %0

]]></Node>
<StgValue><ssdm name="br_ln210"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j68_0" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch6109:1  call void @_ssdm_op_Write.axis.volatile.i16P(i16* %layer11_out_s_6_V_V, i16 %sext_ln177_7)

]]></Node>
<StgValue><ssdm name="write_ln210"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j68_0" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0">
<![CDATA[
branch6109:2  br label %0

]]></Node>
<StgValue><ssdm name="br_ln210"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j68_0" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch5108:1  call void @_ssdm_op_Write.axis.volatile.i16P(i16* %layer11_out_s_5_V_V, i16 %sext_ln177_6)

]]></Node>
<StgValue><ssdm name="write_ln210"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j68_0" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0">
<![CDATA[
branch5108:2  br label %0

]]></Node>
<StgValue><ssdm name="br_ln210"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j68_0" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch4107:1  call void @_ssdm_op_Write.axis.volatile.i16P(i16* %layer11_out_s_4_V_V, i16 %sext_ln177_5)

]]></Node>
<StgValue><ssdm name="write_ln210"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j68_0" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0">
<![CDATA[
branch4107:2  br label %0

]]></Node>
<StgValue><ssdm name="br_ln210"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j68_0" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch3106:1  call void @_ssdm_op_Write.axis.volatile.i16P(i16* %layer11_out_s_3_V_V, i16 %sext_ln177_4)

]]></Node>
<StgValue><ssdm name="write_ln210"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j68_0" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0">
<![CDATA[
branch3106:2  br label %0

]]></Node>
<StgValue><ssdm name="br_ln210"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j68_0" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch2105:1  call void @_ssdm_op_Write.axis.volatile.i16P(i16* %layer11_out_s_2_V_V, i16 %sext_ln177_3)

]]></Node>
<StgValue><ssdm name="write_ln210"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j68_0" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0">
<![CDATA[
branch2105:2  br label %0

]]></Node>
<StgValue><ssdm name="br_ln210"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j68_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch1104:1  call void @_ssdm_op_Write.axis.volatile.i16P(i16* %layer11_out_s_1_V_V, i16 %sext_ln177_2)

]]></Node>
<StgValue><ssdm name="write_ln210"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j68_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0">
<![CDATA[
branch1104:2  br label %0

]]></Node>
<StgValue><ssdm name="br_ln210"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j68_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch0103:1  call void @_ssdm_op_Write.axis.volatile.i16P(i16* %layer11_out_s_0_V_V, i16 %sext_ln177_1)

]]></Node>
<StgValue><ssdm name="write_ln210"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j68_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0">
<![CDATA[
branch0103:2  br label %0

]]></Node>
<StgValue><ssdm name="br_ln210"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j68_0" val="-1"/>
</and_exp><and_exp><literal name="j68_0" val="-2"/>
</and_exp><and_exp><literal name="j68_0" val="-3"/>
</and_exp><and_exp><literal name="j68_0" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch12115:1  call void @_ssdm_op_Write.axis.volatile.i16P(i16* %layer11_out_s_12_V_V, i16 %sext_ln177)

]]></Node>
<StgValue><ssdm name="write_ln210"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j68_0" val="-1"/>
</and_exp><and_exp><literal name="j68_0" val="-2"/>
</and_exp><and_exp><literal name="j68_0" val="-3"/>
</and_exp><and_exp><literal name="j68_0" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0">
<![CDATA[
branch12115:2  br label %0

]]></Node>
<StgValue><ssdm name="br_ln210"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln209"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
