# ALU-
# 4-bit Arithmetic Logic Unit (ALU) - Verilog

## ğŸ“Œ Project Overview
This project implements a **4-bit Arithmetic Logic Unit (ALU)** in Verilog.  
The ALU performs the following operations:
- Addition
- Subtraction
- Bitwise AND, OR, XOR, NOT
- Logical Shift Left, Logical Shift Right

The design is verified with a Verilog **testbench** using ModelSim/Questa.

## ğŸ“‚ Files
- `alu.v` â†’ RTL design of the ALU
- `alu_tb.v` â†’ Testbench for verification

## ğŸ› ï¸ Tools & Tech
- Verilog HDL
- ModelSim/Questa Simulator
- Git/GitHub

## ğŸš€ How to Run
1. Open **ModelSim/Questa**.
2. Compile `alu.v` and `alu_tb.v`.
3. Run the simulation.
4. Observe the outputs in the waveform window or terminal.

## ğŸ‘¨â€ğŸ’» Author
Yuktha D https://github.com/YukthaDoddaRangappa
