{
    "code": "module TopModule (\n    input logic clk,\n    input logic d,\n    input logic rst_n,\n    output logic q\n);\n    always @(posedge clk) begin\n        if (rst_n)\n            q <= 1'b0;\n        else\n            q <= d;\n    end\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "C"
    },
    "iterations_used": 1
}