// Seed: 3847833656
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_7;
  wire id_8;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37
);
  output wire id_37;
  input wire id_36;
  output wire id_35;
  input wire id_34;
  output wire id_33;
  output wire id_32;
  output wire id_31;
  inout wire id_30;
  output wire id_29;
  input wire id_28;
  input wire id_27;
  input wire id_26;
  output wire id_25;
  inout wire id_24;
  output wire id_23;
  output wire id_22;
  output wire id_21;
  inout wire id_20;
  output wire id_19;
  input wire id_18;
  input wire id_17;
  inout wire id_16;
  input wire id_15;
  input wire id_14;
  input wire id_13;
  input wire id_12;
  inout wire id_11;
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_24 = ($realtime);
  id_38(
      .id_0(-1'b0),
      .id_1(-1),
      .id_2(id_30),
      .id_3(),
      .id_4($realtime),
      .id_5($realtime),
      .id_6(),
      .id_7(id_12),
      .id_8(1),
      .id_9(1),
      .id_10($realtime),
      .id_11(id_19),
      .id_12(id_32),
      .id_13(id_10),
      .id_14(-1),
      .id_15(),
      .id_16($realtime)
  );
  logic [7:0]
      id_39,
      id_40,
      id_41,
      id_42,
      id_43,
      id_44,
      id_45,
      id_46,
      id_47,
      id_48,
      id_49,
      id_50,
      id_51,
      id_52,
      id_53,
      id_54,
      id_55,
      id_56,
      id_57,
      \id_58 ,
      id_59,
      id_60;
  wire id_61;
  wire id_62;
  wire id_63;
  module_0 modCall_1 (
      id_18,
      id_16,
      id_39,
      id_63,
      id_11,
      id_13
  );
endmodule
