[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/UnionCast/slpp_all/surelog.log.
AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/UnionCast/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<1578> s<1577> l<19:1> el<18:2>
n<> u<2> t<PACKAGE> p<1336> s<3> l<19:1> el<19:8>
n<riscv_isa_pkg> u<3> t<StringConst> p<1336> s<87> l<19:9> el<19:22>
n<> u<4> t<Lifetime_Automatic> p<85> s<84> l<25:10> el<25:19>
n<> u<5> t<IntegerAtomType_Int> p<7> s<6> l<25:20> el<25:23>
n<> u<6> t<Signing_Unsigned> p<7> l<25:24> el<25:32>
n<> u<7> t<Data_type> p<8> c<5> l<25:20> el<25:32>
n<> u<8> t<Function_data_type> p<9> c<7> l<25:20> el<25:32>
n<> u<9> t<Function_data_type_or_implicit> p<84> c<8> s<10> l<25:20> el<25:32>
n<opsiz> u<10> t<StringConst> p<84> s<32> l<25:33> el<25:38>
n<> u<11> t<IntVec_TypeLogic> p<28> s<27> l<25:40> el<25:45>
n<16> u<12> t<IntConst> p<13> l<25:47> el<25:49>
n<> u<13> t<Primary_literal> p<14> c<12> l<25:47> el<25:49>
n<> u<14> t<Constant_primary> p<15> c<13> l<25:47> el<25:49>
n<> u<15> t<Constant_expression> p<21> c<14> s<20> l<25:47> el<25:49>
n<1> u<16> t<IntConst> p<17> l<25:50> el<25:51>
n<> u<17> t<Primary_literal> p<18> c<16> l<25:50> el<25:51>
n<> u<18> t<Constant_primary> p<19> c<17> l<25:50> el<25:51>
n<> u<19> t<Constant_expression> p<21> c<18> l<25:50> el<25:51>
n<> u<20> t<BinOp_Minus> p<21> s<19> l<25:49> el<25:50>
n<> u<21> t<Constant_expression> p<26> c<15> s<25> l<25:47> el<25:51>
n<0> u<22> t<IntConst> p<23> l<25:52> el<25:53>
n<> u<23> t<Primary_literal> p<24> c<22> l<25:52> el<25:53>
n<> u<24> t<Constant_primary> p<25> c<23> l<25:52> el<25:53>
n<> u<25> t<Constant_expression> p<26> c<24> l<25:52> el<25:53>
n<> u<26> t<Constant_range> p<27> c<21> l<25:47> el<25:53>
n<> u<27> t<Packed_dimension> p<28> c<26> l<25:46> el<25:54>
n<> u<28> t<Data_type> p<29> c<11> l<25:40> el<25:54>
n<> u<29> t<Data_type_or_implicit> p<31> c<28> s<30> l<25:40> el<25:54>
n<op> u<30> t<StringConst> p<31> l<25:55> el<25:57>
n<> u<31> t<Tf_port_item> p<32> c<29> l<25:40> el<25:57>
n<> u<32> t<Tf_port_list> p<84> c<31> s<81> l<25:40> el<25:57>
n<> u<33> t<PRIORITY> p<34> l<26:1> el<26:9>
n<> u<34> t<Unique_priority> p<78> c<33> s<36> l<26:1> el<26:9>
n<> u<35> t<CASEZ> p<36> l<26:10> el<26:15>
n<> u<36> t<Case_keyword> p<78> c<35> s<40> l<26:10> el<26:15>
n<op> u<37> t<StringConst> p<38> l<26:17> el<26:19>
n<> u<38> t<Primary_literal> p<39> c<37> l<26:17> el<26:19>
n<> u<39> t<Primary> p<40> c<38> l<26:17> el<26:19>
n<> u<40> t<Expression> p<78> c<39> s<60> l<26:17> el<26:19>
n<16'b????_????_??????11> u<41> t<IntConst> p<42> l<31:3> el<31:25>
n<> u<42> t<Primary_literal> p<43> c<41> l<31:3> el<31:25>
n<> u<43> t<Primary> p<44> c<42> l<31:3> el<31:25>
n<> u<44> t<Expression> p<60> c<43> s<59> l<31:3> el<31:25>
n<opsiz> u<45> t<StringConst> p<46> l<31:28> el<31:33>
n<> u<46> t<Ps_or_hierarchical_identifier> p<49> c<45> s<48> l<31:28> el<31:33>
n<> u<47> t<Bit_select> p<48> l<31:34> el<31:34>
n<> u<48> t<Select> p<49> c<47> l<31:34> el<31:34>
n<> u<49> t<Variable_lvalue> p<55> c<46> s<50> l<31:28> el<31:33>
n<> u<50> t<AssignOp_Assign> p<55> s<54> l<31:34> el<31:35>
n<4> u<51> t<IntConst> p<52> l<31:36> el<31:37>
n<> u<52> t<Primary_literal> p<53> c<51> l<31:36> el<31:37>
n<> u<53> t<Primary> p<54> c<52> l<31:36> el<31:37>
n<> u<54> t<Expression> p<55> c<53> l<31:36> el<31:37>
n<> u<55> t<Operator_assignment> p<56> c<49> l<31:28> el<31:37>
n<> u<56> t<Blocking_assignment> p<57> c<55> l<31:28> el<31:37>
n<> u<57> t<Statement_item> p<58> c<56> l<31:28> el<31:38>
n<> u<58> t<Statement> p<59> c<57> l<31:28> el<31:38>
n<> u<59> t<Statement_or_null> p<60> c<58> l<31:28> el<31:38>
n<> u<60> t<Case_item> p<78> c<44> s<76> l<31:3> el<31:38>
n<opsiz> u<61> t<StringConst> p<62> l<32:28> el<32:33>
n<> u<62> t<Ps_or_hierarchical_identifier> p<65> c<61> s<64> l<32:28> el<32:33>
n<> u<63> t<Bit_select> p<64> l<32:34> el<32:34>
n<> u<64> t<Select> p<65> c<63> l<32:34> el<32:34>
n<> u<65> t<Variable_lvalue> p<71> c<62> s<66> l<32:28> el<32:33>
n<> u<66> t<AssignOp_Assign> p<71> s<70> l<32:34> el<32:35>
n<2> u<67> t<IntConst> p<68> l<32:36> el<32:37>
n<> u<68> t<Primary_literal> p<69> c<67> l<32:36> el<32:37>
n<> u<69> t<Primary> p<70> c<68> l<32:36> el<32:37>
n<> u<70> t<Expression> p<71> c<69> l<32:36> el<32:37>
n<> u<71> t<Operator_assignment> p<72> c<65> l<32:28> el<32:37>
n<> u<72> t<Blocking_assignment> p<73> c<71> l<32:28> el<32:37>
n<> u<73> t<Statement_item> p<74> c<72> l<32:28> el<32:38>
n<> u<74> t<Statement> p<75> c<73> l<32:28> el<32:38>
n<> u<75> t<Statement_or_null> p<76> c<74> l<32:28> el<32:38>
n<> u<76> t<Case_item> p<78> c<75> s<77> l<32:3> el<32:38>
n<> u<77> t<ENDCASE> p<78> l<33:1> el<33:8>
n<> u<78> t<Case_statement> p<79> c<34> l<26:1> el<33:8>
n<> u<79> t<Statement_item> p<80> c<78> l<26:1> el<33:8>
n<> u<80> t<Statement> p<81> c<79> l<26:1> el<33:8>
n<> u<81> t<Function_statement_or_null> p<84> c<80> s<83> l<26:1> el<33:8>
n<opsiz> u<82> t<StringConst> p<84> l<34:14> el<34:19>
n<> u<83> t<ENDFUNCTION> p<84> s<82> l<34:1> el<34:12>
n<> u<84> t<Function_body_declaration> p<85> c<9> l<25:20> el<34:19>
n<> u<85> t<Function_declaration> p<86> c<4> l<25:1> el<34:19>
n<> u<86> t<Package_or_generate_item_declaration> p<87> c<85> l<25:1> el<34:19>
n<> u<87> t<Package_item> p<1336> c<86> s<297> l<25:1> el<34:19>
n<> u<88> t<IntVec_TypeLogic> p<99> s<98> l<41:14> el<41:19>
n<6> u<89> t<IntConst> p<90> l<41:21> el<41:22>
n<> u<90> t<Primary_literal> p<91> c<89> l<41:21> el<41:22>
n<> u<91> t<Constant_primary> p<92> c<90> l<41:21> el<41:22>
n<> u<92> t<Constant_expression> p<97> c<91> s<96> l<41:21> el<41:22>
n<2> u<93> t<IntConst> p<94> l<41:23> el<41:24>
n<> u<94> t<Primary_literal> p<95> c<93> l<41:23> el<41:24>
n<> u<95> t<Constant_primary> p<96> c<94> l<41:23> el<41:24>
n<> u<96> t<Constant_expression> p<97> c<95> l<41:23> el<41:24>
n<> u<97> t<Constant_range> p<98> c<92> l<41:21> el<41:24>
n<> u<98> t<Packed_dimension> p<99> c<97> l<41:20> el<41:25>
n<> u<99> t<Enum_base_type> p<292> c<88> s<105> l<41:14> el<41:25>
n<LOAD> u<100> t<StringConst> p<105> s<104> l<42:3> el<42:7>
n<5'b00_000> u<101> t<IntConst> p<102> l<42:12> el<42:21>
n<> u<102> t<Primary_literal> p<103> c<101> l<42:12> el<42:21>
n<> u<103> t<Constant_primary> p<104> c<102> l<42:12> el<42:21>
n<> u<104> t<Constant_expression> p<105> c<103> l<42:12> el<42:21>
n<> u<105> t<Enum_name_declaration> p<292> c<100> s<111> l<42:3> el<42:21>
n<LOAD_FP> u<106> t<StringConst> p<111> s<110> l<42:24> el<42:31>
n<5'b00_001> u<107> t<IntConst> p<108> l<42:35> el<42:44>
n<> u<108> t<Primary_literal> p<109> c<107> l<42:35> el<42:44>
n<> u<109> t<Constant_primary> p<110> c<108> l<42:35> el<42:44>
n<> u<110> t<Constant_expression> p<111> c<109> l<42:35> el<42:44>
n<> u<111> t<Enum_name_declaration> p<292> c<106> s<117> l<42:24> el<42:44>
n<CUSTON_0> u<112> t<StringConst> p<117> s<116> l<42:47> el<42:55>
n<5'b00_010> u<113> t<IntConst> p<114> l<42:60> el<42:69>
n<> u<114> t<Primary_literal> p<115> c<113> l<42:60> el<42:69>
n<> u<115> t<Constant_primary> p<116> c<114> l<42:60> el<42:69>
n<> u<116> t<Constant_expression> p<117> c<115> l<42:60> el<42:69>
n<> u<117> t<Enum_name_declaration> p<292> c<112> s<123> l<42:47> el<42:69>
n<MISC_MEM> u<118> t<StringConst> p<123> s<122> l<42:72> el<42:80>
n<5'b00_011> u<119> t<IntConst> p<120> l<42:83> el<42:92>
n<> u<120> t<Primary_literal> p<121> c<119> l<42:83> el<42:92>
n<> u<121> t<Constant_primary> p<122> c<120> l<42:83> el<42:92>
n<> u<122> t<Constant_expression> p<123> c<121> l<42:83> el<42:92>
n<> u<123> t<Enum_name_declaration> p<292> c<118> s<129> l<42:72> el<42:92>
n<OP_IMM> u<124> t<StringConst> p<129> s<128> l<42:95> el<42:101>
n<5'b00_100> u<125> t<IntConst> p<126> l<42:104> el<42:113>
n<> u<126> t<Primary_literal> p<127> c<125> l<42:104> el<42:113>
n<> u<127> t<Constant_primary> p<128> c<126> l<42:104> el<42:113>
n<> u<128> t<Constant_expression> p<129> c<127> l<42:104> el<42:113>
n<> u<129> t<Enum_name_declaration> p<292> c<124> s<135> l<42:95> el<42:113>
n<AUIPC> u<130> t<StringConst> p<135> s<134> l<42:116> el<42:121>
n<5'b00_101> u<131> t<IntConst> p<132> l<42:129> el<42:138>
n<> u<132> t<Primary_literal> p<133> c<131> l<42:129> el<42:138>
n<> u<133> t<Constant_primary> p<134> c<132> l<42:129> el<42:138>
n<> u<134> t<Constant_expression> p<135> c<133> l<42:129> el<42:138>
n<> u<135> t<Enum_name_declaration> p<292> c<130> s<141> l<42:116> el<42:138>
n<OP_IMM_32> u<136> t<StringConst> p<141> s<140> l<42:141> el<42:150>
n<5'b00_110> u<137> t<IntConst> p<138> l<42:153> el<42:162>
n<> u<138> t<Primary_literal> p<139> c<137> l<42:153> el<42:162>
n<> u<139> t<Constant_primary> p<140> c<138> l<42:153> el<42:162>
n<> u<140> t<Constant_expression> p<141> c<139> l<42:153> el<42:162>
n<> u<141> t<Enum_name_declaration> p<292> c<136> s<147> l<42:141> el<42:162>
n<OP_48_1> u<142> t<StringConst> p<147> s<146> l<42:165> el<42:172>
n<5'b00_111> u<143> t<IntConst> p<144> l<42:175> el<42:184>
n<> u<144> t<Primary_literal> p<145> c<143> l<42:175> el<42:184>
n<> u<145> t<Constant_primary> p<146> c<144> l<42:175> el<42:184>
n<> u<146> t<Constant_expression> p<147> c<145> l<42:175> el<42:184>
n<> u<147> t<Enum_name_declaration> p<292> c<142> s<153> l<42:165> el<42:184>
n<STORE> u<148> t<StringConst> p<153> s<152> l<43:3> el<43:8>
n<5'b01_000> u<149> t<IntConst> p<150> l<43:12> el<43:21>
n<> u<150> t<Primary_literal> p<151> c<149> l<43:12> el<43:21>
n<> u<151> t<Constant_primary> p<152> c<150> l<43:12> el<43:21>
n<> u<152> t<Constant_expression> p<153> c<151> l<43:12> el<43:21>
n<> u<153> t<Enum_name_declaration> p<292> c<148> s<159> l<43:3> el<43:21>
n<STORE_FP> u<154> t<StringConst> p<159> s<158> l<43:24> el<43:32>
n<5'b01_001> u<155> t<IntConst> p<156> l<43:35> el<43:44>
n<> u<156> t<Primary_literal> p<157> c<155> l<43:35> el<43:44>
n<> u<157> t<Constant_primary> p<158> c<156> l<43:35> el<43:44>
n<> u<158> t<Constant_expression> p<159> c<157> l<43:35> el<43:44>
n<> u<159> t<Enum_name_declaration> p<292> c<154> s<165> l<43:24> el<43:44>
n<CUSTOM_1> u<160> t<StringConst> p<165> s<164> l<43:47> el<43:55>
n<5'b01_010> u<161> t<IntConst> p<162> l<43:60> el<43:69>
n<> u<162> t<Primary_literal> p<163> c<161> l<43:60> el<43:69>
n<> u<163> t<Constant_primary> p<164> c<162> l<43:60> el<43:69>
n<> u<164> t<Constant_expression> p<165> c<163> l<43:60> el<43:69>
n<> u<165> t<Enum_name_declaration> p<292> c<160> s<171> l<43:47> el<43:69>
n<AMO> u<166> t<StringConst> p<171> s<170> l<43:72> el<43:75>
n<5'b01_011> u<167> t<IntConst> p<168> l<43:83> el<43:92>
n<> u<168> t<Primary_literal> p<169> c<167> l<43:83> el<43:92>
n<> u<169> t<Constant_primary> p<170> c<168> l<43:83> el<43:92>
n<> u<170> t<Constant_expression> p<171> c<169> l<43:83> el<43:92>
n<> u<171> t<Enum_name_declaration> p<292> c<166> s<177> l<43:72> el<43:92>
n<OP> u<172> t<StringConst> p<177> s<176> l<43:95> el<43:97>
n<5'b01_100> u<173> t<IntConst> p<174> l<43:104> el<43:113>
n<> u<174> t<Primary_literal> p<175> c<173> l<43:104> el<43:113>
n<> u<175> t<Constant_primary> p<176> c<174> l<43:104> el<43:113>
n<> u<176> t<Constant_expression> p<177> c<175> l<43:104> el<43:113>
n<> u<177> t<Enum_name_declaration> p<292> c<172> s<183> l<43:95> el<43:113>
n<LUI> u<178> t<StringConst> p<183> s<182> l<43:116> el<43:119>
n<5'b01_101> u<179> t<IntConst> p<180> l<43:129> el<43:138>
n<> u<180> t<Primary_literal> p<181> c<179> l<43:129> el<43:138>
n<> u<181> t<Constant_primary> p<182> c<180> l<43:129> el<43:138>
n<> u<182> t<Constant_expression> p<183> c<181> l<43:129> el<43:138>
n<> u<183> t<Enum_name_declaration> p<292> c<178> s<189> l<43:116> el<43:138>
n<OP_32> u<184> t<StringConst> p<189> s<188> l<43:141> el<43:146>
n<5'b01_110> u<185> t<IntConst> p<186> l<43:153> el<43:162>
n<> u<186> t<Primary_literal> p<187> c<185> l<43:153> el<43:162>
n<> u<187> t<Constant_primary> p<188> c<186> l<43:153> el<43:162>
n<> u<188> t<Constant_expression> p<189> c<187> l<43:153> el<43:162>
n<> u<189> t<Enum_name_declaration> p<292> c<184> s<195> l<43:141> el<43:162>
n<OP_64> u<190> t<StringConst> p<195> s<194> l<43:165> el<43:170>
n<5'b01_111> u<191> t<IntConst> p<192> l<43:175> el<43:184>
n<> u<192> t<Primary_literal> p<193> c<191> l<43:175> el<43:184>
n<> u<193> t<Constant_primary> p<194> c<192> l<43:175> el<43:184>
n<> u<194> t<Constant_expression> p<195> c<193> l<43:175> el<43:184>
n<> u<195> t<Enum_name_declaration> p<292> c<190> s<201> l<43:165> el<43:184>
n<MADD> u<196> t<StringConst> p<201> s<200> l<44:3> el<44:7>
n<5'b10_000> u<197> t<IntConst> p<198> l<44:12> el<44:21>
n<> u<198> t<Primary_literal> p<199> c<197> l<44:12> el<44:21>
n<> u<199> t<Constant_primary> p<200> c<198> l<44:12> el<44:21>
n<> u<200> t<Constant_expression> p<201> c<199> l<44:12> el<44:21>
n<> u<201> t<Enum_name_declaration> p<292> c<196> s<207> l<44:3> el<44:21>
n<MSUB> u<202> t<StringConst> p<207> s<206> l<44:24> el<44:28>
n<5'b10_001> u<203> t<IntConst> p<204> l<44:35> el<44:44>
n<> u<204> t<Primary_literal> p<205> c<203> l<44:35> el<44:44>
n<> u<205> t<Constant_primary> p<206> c<204> l<44:35> el<44:44>
n<> u<206> t<Constant_expression> p<207> c<205> l<44:35> el<44:44>
n<> u<207> t<Enum_name_declaration> p<292> c<202> s<213> l<44:24> el<44:44>
n<NMSUB> u<208> t<StringConst> p<213> s<212> l<44:47> el<44:52>
n<5'b10_010> u<209> t<IntConst> p<210> l<44:60> el<44:69>
n<> u<210> t<Primary_literal> p<211> c<209> l<44:60> el<44:69>
n<> u<211> t<Constant_primary> p<212> c<210> l<44:60> el<44:69>
n<> u<212> t<Constant_expression> p<213> c<211> l<44:60> el<44:69>
n<> u<213> t<Enum_name_declaration> p<292> c<208> s<219> l<44:47> el<44:69>
n<NMADD> u<214> t<StringConst> p<219> s<218> l<44:72> el<44:77>
n<5'b10_011> u<215> t<IntConst> p<216> l<44:83> el<44:92>
n<> u<216> t<Primary_literal> p<217> c<215> l<44:83> el<44:92>
n<> u<217> t<Constant_primary> p<218> c<216> l<44:83> el<44:92>
n<> u<218> t<Constant_expression> p<219> c<217> l<44:83> el<44:92>
n<> u<219> t<Enum_name_declaration> p<292> c<214> s<225> l<44:72> el<44:92>
n<OP_FP> u<220> t<StringConst> p<225> s<224> l<44:95> el<44:100>
n<5'b10_100> u<221> t<IntConst> p<222> l<44:104> el<44:113>
n<> u<222> t<Primary_literal> p<223> c<221> l<44:104> el<44:113>
n<> u<223> t<Constant_primary> p<224> c<222> l<44:104> el<44:113>
n<> u<224> t<Constant_expression> p<225> c<223> l<44:104> el<44:113>
n<> u<225> t<Enum_name_declaration> p<292> c<220> s<231> l<44:95> el<44:113>
n<RESERVED_6> u<226> t<StringConst> p<231> s<230> l<44:116> el<44:126>
n<5'b10_101> u<227> t<IntConst> p<228> l<44:129> el<44:138>
n<> u<228> t<Primary_literal> p<229> c<227> l<44:129> el<44:138>
n<> u<229> t<Constant_primary> p<230> c<228> l<44:129> el<44:138>
n<> u<230> t<Constant_expression> p<231> c<229> l<44:129> el<44:138>
n<> u<231> t<Enum_name_declaration> p<292> c<226> s<237> l<44:116> el<44:138>
n<CUSTOM_2> u<232> t<StringConst> p<237> s<236> l<44:141> el<44:149>
n<5'b10_110> u<233> t<IntConst> p<234> l<44:153> el<44:162>
n<> u<234> t<Primary_literal> p<235> c<233> l<44:153> el<44:162>
n<> u<235> t<Constant_primary> p<236> c<234> l<44:153> el<44:162>
n<> u<236> t<Constant_expression> p<237> c<235> l<44:153> el<44:162>
n<> u<237> t<Enum_name_declaration> p<292> c<232> s<243> l<44:141> el<44:162>
n<OP_48_2> u<238> t<StringConst> p<243> s<242> l<44:165> el<44:172>
n<5'b10_111> u<239> t<IntConst> p<240> l<44:175> el<44:184>
n<> u<240> t<Primary_literal> p<241> c<239> l<44:175> el<44:184>
n<> u<241> t<Constant_primary> p<242> c<240> l<44:175> el<44:184>
n<> u<242> t<Constant_expression> p<243> c<241> l<44:175> el<44:184>
n<> u<243> t<Enum_name_declaration> p<292> c<238> s<249> l<44:165> el<44:184>
n<BRANCH> u<244> t<StringConst> p<249> s<248> l<45:3> el<45:9>
n<5'b11_000> u<245> t<IntConst> p<246> l<45:12> el<45:21>
n<> u<246> t<Primary_literal> p<247> c<245> l<45:12> el<45:21>
n<> u<247> t<Constant_primary> p<248> c<246> l<45:12> el<45:21>
n<> u<248> t<Constant_expression> p<249> c<247> l<45:12> el<45:21>
n<> u<249> t<Enum_name_declaration> p<292> c<244> s<255> l<45:3> el<45:21>
n<JALR> u<250> t<StringConst> p<255> s<254> l<45:24> el<45:28>
n<5'b11_001> u<251> t<IntConst> p<252> l<45:35> el<45:44>
n<> u<252> t<Primary_literal> p<253> c<251> l<45:35> el<45:44>
n<> u<253> t<Constant_primary> p<254> c<252> l<45:35> el<45:44>
n<> u<254> t<Constant_expression> p<255> c<253> l<45:35> el<45:44>
n<> u<255> t<Enum_name_declaration> p<292> c<250> s<261> l<45:24> el<45:44>
n<RESERVED_A> u<256> t<StringConst> p<261> s<260> l<45:47> el<45:57>
n<5'b11_010> u<257> t<IntConst> p<258> l<45:60> el<45:69>
n<> u<258> t<Primary_literal> p<259> c<257> l<45:60> el<45:69>
n<> u<259> t<Constant_primary> p<260> c<258> l<45:60> el<45:69>
n<> u<260> t<Constant_expression> p<261> c<259> l<45:60> el<45:69>
n<> u<261> t<Enum_name_declaration> p<292> c<256> s<267> l<45:47> el<45:69>
n<JAL> u<262> t<StringConst> p<267> s<266> l<45:72> el<45:75>
n<5'b11_011> u<263> t<IntConst> p<264> l<45:83> el<45:92>
n<> u<264> t<Primary_literal> p<265> c<263> l<45:83> el<45:92>
n<> u<265> t<Constant_primary> p<266> c<264> l<45:83> el<45:92>
n<> u<266> t<Constant_expression> p<267> c<265> l<45:83> el<45:92>
n<> u<267> t<Enum_name_declaration> p<292> c<262> s<273> l<45:72> el<45:92>
n<SYSTEM> u<268> t<StringConst> p<273> s<272> l<45:95> el<45:101>
n<5'b11_100> u<269> t<IntConst> p<270> l<45:104> el<45:113>
n<> u<270> t<Primary_literal> p<271> c<269> l<45:104> el<45:113>
n<> u<271> t<Constant_primary> p<272> c<270> l<45:104> el<45:113>
n<> u<272> t<Constant_expression> p<273> c<271> l<45:104> el<45:113>
n<> u<273> t<Enum_name_declaration> p<292> c<268> s<279> l<45:95> el<45:113>
n<RESERVED_D> u<274> t<StringConst> p<279> s<278> l<45:116> el<45:126>
n<5'b11_101> u<275> t<IntConst> p<276> l<45:129> el<45:138>
n<> u<276> t<Primary_literal> p<277> c<275> l<45:129> el<45:138>
n<> u<277> t<Constant_primary> p<278> c<276> l<45:129> el<45:138>
n<> u<278> t<Constant_expression> p<279> c<277> l<45:129> el<45:138>
n<> u<279> t<Enum_name_declaration> p<292> c<274> s<285> l<45:116> el<45:138>
n<CUSTOM_3> u<280> t<StringConst> p<285> s<284> l<45:141> el<45:149>
n<5'b11_110> u<281> t<IntConst> p<282> l<45:153> el<45:162>
n<> u<282> t<Primary_literal> p<283> c<281> l<45:153> el<45:162>
n<> u<283> t<Constant_primary> p<284> c<282> l<45:153> el<45:162>
n<> u<284> t<Constant_expression> p<285> c<283> l<45:153> el<45:162>
n<> u<285> t<Enum_name_declaration> p<292> c<280> s<291> l<45:141> el<45:162>
n<OP_80> u<286> t<StringConst> p<291> s<290> l<45:165> el<45:170>
n<5'b11_111> u<287> t<IntConst> p<288> l<45:175> el<45:184>
n<> u<288> t<Primary_literal> p<289> c<287> l<45:175> el<45:184>
n<> u<289> t<Constant_primary> p<290> c<288> l<45:175> el<45:184>
n<> u<290> t<Constant_expression> p<291> c<289> l<45:175> el<45:184>
n<> u<291> t<Enum_name_declaration> p<292> c<286> l<45:165> el<45:184>
n<> u<292> t<Data_type> p<294> c<99> s<293> l<41:9> el<46:2>
n<op32_op62_et> u<293> t<StringConst> p<294> l<46:3> el<46:15>
n<> u<294> t<Type_declaration> p<295> c<292> l<41:1> el<46:16>
n<> u<295> t<Data_declaration> p<296> c<294> l<41:1> el<46:16>
n<> u<296> t<Package_or_generate_item_declaration> p<297> c<295> l<41:1> el<46:16>
n<> u<297> t<Package_item> p<1336> c<296> s<320> l<41:1> el<46:16>
n<> u<298> t<IntVec_TypeLogic> p<315> s<314> l<48:9> el<48:14>
n<3> u<299> t<IntConst> p<300> l<48:16> el<48:17>
n<> u<300> t<Primary_literal> p<301> c<299> l<48:16> el<48:17>
n<> u<301> t<Constant_primary> p<302> c<300> l<48:16> el<48:17>
n<> u<302> t<Constant_expression> p<308> c<301> s<307> l<48:16> el<48:17>
n<1> u<303> t<IntConst> p<304> l<48:18> el<48:19>
n<> u<304> t<Primary_literal> p<305> c<303> l<48:18> el<48:19>
n<> u<305> t<Constant_primary> p<306> c<304> l<48:18> el<48:19>
n<> u<306> t<Constant_expression> p<308> c<305> l<48:18> el<48:19>
n<> u<307> t<BinOp_Minus> p<308> s<306> l<48:17> el<48:18>
n<> u<308> t<Constant_expression> p<313> c<302> s<312> l<48:16> el<48:19>
n<0> u<309> t<IntConst> p<310> l<48:20> el<48:21>
n<> u<310> t<Primary_literal> p<311> c<309> l<48:20> el<48:21>
n<> u<311> t<Constant_primary> p<312> c<310> l<48:20> el<48:21>
n<> u<312> t<Constant_expression> p<313> c<311> l<48:20> el<48:21>
n<> u<313> t<Constant_range> p<314> c<308> l<48:16> el<48:21>
n<> u<314> t<Packed_dimension> p<315> c<313> l<48:15> el<48:22>
n<> u<315> t<Data_type> p<317> c<298> s<316> l<48:9> el<48:22>
n<fn3_t> u<316> t<StringConst> p<317> l<48:23> el<48:28>
n<> u<317> t<Type_declaration> p<318> c<315> l<48:1> el<48:29>
n<> u<318> t<Data_declaration> p<319> c<317> l<48:1> el<48:29>
n<> u<319> t<Package_or_generate_item_declaration> p<320> c<318> l<48:1> el<48:29>
n<> u<320> t<Package_item> p<1336> c<319> s<353> l<48:1> el<48:29>
n<> u<321> t<Struct_keyword> p<322> l<51:9> el<51:15>
n<> u<322> t<Struct_union> p<348> c<321> s<323> l<51:9> el<51:15>
n<> u<323> t<Packed_keyword> p<348> s<330> l<51:16> el<51:22>
n<op32_op62_et> u<324> t<StringConst> p<325> l<52:3> el<52:15>
n<> u<325> t<Data_type> p<326> c<324> l<52:3> el<52:15>
n<> u<326> t<Data_type_or_void> p<330> c<325> s<329> l<52:3> el<52:15>
n<opc> u<327> t<StringConst> p<328> l<52:16> el<52:19>
n<> u<328> t<Variable_decl_assignment> p<329> c<327> l<52:16> el<52:19>
n<> u<329> t<List_of_variable_decl_assignments> p<330> c<328> l<52:16> el<52:19>
n<> u<330> t<Struct_union_member> p<348> c<326> s<347> l<52:3> el<52:20>
n<> u<331> t<IntVec_TypeLogic> p<342> s<341> l<53:3> el<53:8>
n<1> u<332> t<IntConst> p<333> l<53:10> el<53:11>
n<> u<333> t<Primary_literal> p<334> c<332> l<53:10> el<53:11>
n<> u<334> t<Constant_primary> p<335> c<333> l<53:10> el<53:11>
n<> u<335> t<Constant_expression> p<340> c<334> s<339> l<53:10> el<53:11>
n<0> u<336> t<IntConst> p<337> l<53:12> el<53:13>
n<> u<337> t<Primary_literal> p<338> c<336> l<53:12> el<53:13>
n<> u<338> t<Constant_primary> p<339> c<337> l<53:12> el<53:13>
n<> u<339> t<Constant_expression> p<340> c<338> l<53:12> el<53:13>
n<> u<340> t<Constant_range> p<341> c<335> l<53:10> el<53:13>
n<> u<341> t<Packed_dimension> p<342> c<340> l<53:9> el<53:14>
n<> u<342> t<Data_type> p<343> c<331> l<53:3> el<53:14>
n<> u<343> t<Data_type_or_void> p<347> c<342> s<346> l<53:3> el<53:14>
n<c11> u<344> t<StringConst> p<345> l<53:16> el<53:19>
n<> u<345> t<Variable_decl_assignment> p<346> c<344> l<53:16> el<53:19>
n<> u<346> t<List_of_variable_decl_assignments> p<347> c<345> l<53:16> el<53:19>
n<> u<347> t<Struct_union_member> p<348> c<343> l<53:3> el<53:20>
n<> u<348> t<Data_type> p<350> c<322> s<349> l<51:9> el<54:2>
n<op32_opcode_t> u<349> t<StringConst> p<350> l<54:3> el<54:16>
n<> u<350> t<Type_declaration> p<351> c<348> l<51:1> el<54:17>
n<> u<351> t<Data_declaration> p<352> c<350> l<51:1> el<54:17>
n<> u<352> t<Package_or_generate_item_declaration> p<353> c<351> l<51:1> el<54:17>
n<> u<353> t<Package_item> p<1336> c<352> s<431> l<51:1> el<54:17>
n<> u<354> t<IntVec_TypeLogic> p<377> s<376> l<57:14> el<57:19>
n<> u<355> t<Dollar_keyword> p<362> s<356> l<57:21> el<57:22>
n<bits> u<356> t<StringConst> p<362> s<361> l<57:22> el<57:26>
n<fn3_t> u<357> t<StringConst> p<358> l<57:27> el<57:32>
n<> u<358> t<Primary_literal> p<359> c<357> l<57:27> el<57:32>
n<> u<359> t<Primary> p<360> c<358> l<57:27> el<57:32>
n<> u<360> t<Expression> p<361> c<359> l<57:27> el<57:32>
n<> u<361> t<List_of_arguments> p<362> c<360> l<57:27> el<57:32>
n<> u<362> t<Subroutine_call> p<363> c<355> l<57:21> el<57:33>
n<> u<363> t<Constant_primary> p<364> c<362> l<57:21> el<57:33>
n<> u<364> t<Constant_expression> p<370> c<363> s<369> l<57:21> el<57:33>
n<1> u<365> t<IntConst> p<366> l<57:34> el<57:35>
n<> u<366> t<Primary_literal> p<367> c<365> l<57:34> el<57:35>
n<> u<367> t<Constant_primary> p<368> c<366> l<57:34> el<57:35>
n<> u<368> t<Constant_expression> p<370> c<367> l<57:34> el<57:35>
n<> u<369> t<BinOp_Minus> p<370> s<368> l<57:33> el<57:34>
n<> u<370> t<Constant_expression> p<375> c<364> s<374> l<57:21> el<57:35>
n<0> u<371> t<IntConst> p<372> l<57:36> el<57:37>
n<> u<372> t<Primary_literal> p<373> c<371> l<57:36> el<57:37>
n<> u<373> t<Constant_primary> p<374> c<372> l<57:36> el<57:37>
n<> u<374> t<Constant_expression> p<375> c<373> l<57:36> el<57:37>
n<> u<375> t<Constant_range> p<376> c<370> l<57:21> el<57:37>
n<> u<376> t<Packed_dimension> p<377> c<375> l<57:20> el<57:38>
n<> u<377> t<Enum_base_type> p<426> c<354> s<383> l<57:14> el<57:38>
n<ADD> u<378> t<StringConst> p<383> s<382> l<58:3> el<58:6>
n<3'b000> u<379> t<IntConst> p<380> l<58:11> el<58:17>
n<> u<380> t<Primary_literal> p<381> c<379> l<58:11> el<58:17>
n<> u<381> t<Constant_primary> p<382> c<380> l<58:11> el<58:17>
n<> u<382> t<Constant_expression> p<383> c<381> l<58:11> el<58:17>
n<> u<383> t<Enum_name_declaration> p<426> c<378> s<389> l<58:3> el<58:17>
n<SL> u<384> t<StringConst> p<389> s<388> l<59:3> el<59:5>
n<3'b001> u<385> t<IntConst> p<386> l<59:11> el<59:17>
n<> u<386> t<Primary_literal> p<387> c<385> l<59:11> el<59:17>
n<> u<387> t<Constant_primary> p<388> c<386> l<59:11> el<59:17>
n<> u<388> t<Constant_expression> p<389> c<387> l<59:11> el<59:17>
n<> u<389> t<Enum_name_declaration> p<426> c<384> s<395> l<59:3> el<59:17>
n<SLT> u<390> t<StringConst> p<395> s<394> l<60:3> el<60:6>
n<3'b010> u<391> t<IntConst> p<392> l<60:11> el<60:17>
n<> u<392> t<Primary_literal> p<393> c<391> l<60:11> el<60:17>
n<> u<393> t<Constant_primary> p<394> c<392> l<60:11> el<60:17>
n<> u<394> t<Constant_expression> p<395> c<393> l<60:11> el<60:17>
n<> u<395> t<Enum_name_declaration> p<426> c<390> s<401> l<60:3> el<60:17>
n<SLTU> u<396> t<StringConst> p<401> s<400> l<61:3> el<61:7>
n<3'b011> u<397> t<IntConst> p<398> l<61:11> el<61:17>
n<> u<398> t<Primary_literal> p<399> c<397> l<61:11> el<61:17>
n<> u<399> t<Constant_primary> p<400> c<398> l<61:11> el<61:17>
n<> u<400> t<Constant_expression> p<401> c<399> l<61:11> el<61:17>
n<> u<401> t<Enum_name_declaration> p<426> c<396> s<407> l<61:3> el<61:17>
n<XOR> u<402> t<StringConst> p<407> s<406> l<62:3> el<62:6>
n<3'b100> u<403> t<IntConst> p<404> l<62:11> el<62:17>
n<> u<404> t<Primary_literal> p<405> c<403> l<62:11> el<62:17>
n<> u<405> t<Constant_primary> p<406> c<404> l<62:11> el<62:17>
n<> u<406> t<Constant_expression> p<407> c<405> l<62:11> el<62:17>
n<> u<407> t<Enum_name_declaration> p<426> c<402> s<413> l<62:3> el<62:17>
n<SR> u<408> t<StringConst> p<413> s<412> l<63:3> el<63:5>
n<3'b101> u<409> t<IntConst> p<410> l<63:11> el<63:17>
n<> u<410> t<Primary_literal> p<411> c<409> l<63:11> el<63:17>
n<> u<411> t<Constant_primary> p<412> c<410> l<63:11> el<63:17>
n<> u<412> t<Constant_expression> p<413> c<411> l<63:11> el<63:17>
n<> u<413> t<Enum_name_declaration> p<426> c<408> s<419> l<63:3> el<63:17>
n<OR> u<414> t<StringConst> p<419> s<418> l<64:3> el<64:5>
n<3'b110> u<415> t<IntConst> p<416> l<64:11> el<64:17>
n<> u<416> t<Primary_literal> p<417> c<415> l<64:11> el<64:17>
n<> u<417> t<Constant_primary> p<418> c<416> l<64:11> el<64:17>
n<> u<418> t<Constant_expression> p<419> c<417> l<64:11> el<64:17>
n<> u<419> t<Enum_name_declaration> p<426> c<414> s<425> l<64:3> el<64:17>
n<AND> u<420> t<StringConst> p<425> s<424> l<65:3> el<65:6>
n<3'b111> u<421> t<IntConst> p<422> l<65:11> el<65:17>
n<> u<422> t<Primary_literal> p<423> c<421> l<65:11> el<65:17>
n<> u<423> t<Constant_primary> p<424> c<422> l<65:11> el<65:17>
n<> u<424> t<Constant_expression> p<425> c<423> l<65:11> el<65:17>
n<> u<425> t<Enum_name_declaration> p<426> c<420> l<65:3> el<65:17>
n<> u<426> t<Data_type> p<428> c<377> s<427> l<57:9> el<66:2>
n<fn3_alu_et> u<427> t<StringConst> p<428> l<66:3> el<66:13>
n<> u<428> t<Type_declaration> p<429> c<426> l<57:1> el<66:14>
n<> u<429> t<Data_declaration> p<430> c<428> l<57:1> el<66:14>
n<> u<430> t<Package_or_generate_item_declaration> p<431> c<429> l<57:1> el<66:14>
n<> u<431> t<Package_item> p<1336> c<430> s<509> l<57:1> el<66:14>
n<> u<432> t<IntVec_TypeLogic> p<455> s<454> l<69:14> el<69:19>
n<> u<433> t<Dollar_keyword> p<440> s<434> l<69:21> el<69:22>
n<bits> u<434> t<StringConst> p<440> s<439> l<69:22> el<69:26>
n<fn3_t> u<435> t<StringConst> p<436> l<69:27> el<69:32>
n<> u<436> t<Primary_literal> p<437> c<435> l<69:27> el<69:32>
n<> u<437> t<Primary> p<438> c<436> l<69:27> el<69:32>
n<> u<438> t<Expression> p<439> c<437> l<69:27> el<69:32>
n<> u<439> t<List_of_arguments> p<440> c<438> l<69:27> el<69:32>
n<> u<440> t<Subroutine_call> p<441> c<433> l<69:21> el<69:33>
n<> u<441> t<Constant_primary> p<442> c<440> l<69:21> el<69:33>
n<> u<442> t<Constant_expression> p<448> c<441> s<447> l<69:21> el<69:33>
n<1> u<443> t<IntConst> p<444> l<69:34> el<69:35>
n<> u<444> t<Primary_literal> p<445> c<443> l<69:34> el<69:35>
n<> u<445> t<Constant_primary> p<446> c<444> l<69:34> el<69:35>
n<> u<446> t<Constant_expression> p<448> c<445> l<69:34> el<69:35>
n<> u<447> t<BinOp_Minus> p<448> s<446> l<69:33> el<69:34>
n<> u<448> t<Constant_expression> p<453> c<442> s<452> l<69:21> el<69:35>
n<0> u<449> t<IntConst> p<450> l<69:36> el<69:37>
n<> u<450> t<Primary_literal> p<451> c<449> l<69:36> el<69:37>
n<> u<451> t<Constant_primary> p<452> c<450> l<69:36> el<69:37>
n<> u<452> t<Constant_expression> p<453> c<451> l<69:36> el<69:37>
n<> u<453> t<Constant_range> p<454> c<448> l<69:21> el<69:37>
n<> u<454> t<Packed_dimension> p<455> c<453> l<69:20> el<69:38>
n<> u<455> t<Enum_base_type> p<504> c<432> s<461> l<69:14> el<69:38>
n<LB> u<456> t<StringConst> p<461> s<460> l<70:3> el<70:5>
n<3'b000> u<457> t<IntConst> p<458> l<70:9> el<70:15>
n<> u<458> t<Primary_literal> p<459> c<457> l<70:9> el<70:15>
n<> u<459> t<Constant_primary> p<460> c<458> l<70:9> el<70:15>
n<> u<460> t<Constant_expression> p<461> c<459> l<70:9> el<70:15>
n<> u<461> t<Enum_name_declaration> p<504> c<456> s<467> l<70:3> el<70:15>
n<LH> u<462> t<StringConst> p<467> s<466> l<71:3> el<71:5>
n<3'b001> u<463> t<IntConst> p<464> l<71:9> el<71:15>
n<> u<464> t<Primary_literal> p<465> c<463> l<71:9> el<71:15>
n<> u<465> t<Constant_primary> p<466> c<464> l<71:9> el<71:15>
n<> u<466> t<Constant_expression> p<467> c<465> l<71:9> el<71:15>
n<> u<467> t<Enum_name_declaration> p<504> c<462> s<473> l<71:3> el<71:15>
n<LW> u<468> t<StringConst> p<473> s<472> l<72:3> el<72:5>
n<3'b010> u<469> t<IntConst> p<470> l<72:9> el<72:15>
n<> u<470> t<Primary_literal> p<471> c<469> l<72:9> el<72:15>
n<> u<471> t<Constant_primary> p<472> c<470> l<72:9> el<72:15>
n<> u<472> t<Constant_expression> p<473> c<471> l<72:9> el<72:15>
n<> u<473> t<Enum_name_declaration> p<504> c<468> s<479> l<72:3> el<72:15>
n<LD> u<474> t<StringConst> p<479> s<478> l<73:3> el<73:5>
n<3'b011> u<475> t<IntConst> p<476> l<73:9> el<73:15>
n<> u<476> t<Primary_literal> p<477> c<475> l<73:9> el<73:15>
n<> u<477> t<Constant_primary> p<478> c<476> l<73:9> el<73:15>
n<> u<478> t<Constant_expression> p<479> c<477> l<73:9> el<73:15>
n<> u<479> t<Enum_name_declaration> p<504> c<474> s<485> l<73:3> el<73:15>
n<LBU> u<480> t<StringConst> p<485> s<484> l<74:3> el<74:6>
n<3'b100> u<481> t<IntConst> p<482> l<74:9> el<74:15>
n<> u<482> t<Primary_literal> p<483> c<481> l<74:9> el<74:15>
n<> u<483> t<Constant_primary> p<484> c<482> l<74:9> el<74:15>
n<> u<484> t<Constant_expression> p<485> c<483> l<74:9> el<74:15>
n<> u<485> t<Enum_name_declaration> p<504> c<480> s<491> l<74:3> el<74:15>
n<LHU> u<486> t<StringConst> p<491> s<490> l<75:3> el<75:6>
n<3'b101> u<487> t<IntConst> p<488> l<75:9> el<75:15>
n<> u<488> t<Primary_literal> p<489> c<487> l<75:9> el<75:15>
n<> u<489> t<Constant_primary> p<490> c<488> l<75:9> el<75:15>
n<> u<490> t<Constant_expression> p<491> c<489> l<75:9> el<75:15>
n<> u<491> t<Enum_name_declaration> p<504> c<486> s<497> l<75:3> el<75:15>
n<LWU> u<492> t<StringConst> p<497> s<496> l<76:3> el<76:6>
n<3'b110> u<493> t<IntConst> p<494> l<76:9> el<76:15>
n<> u<494> t<Primary_literal> p<495> c<493> l<76:9> el<76:15>
n<> u<495> t<Constant_primary> p<496> c<494> l<76:9> el<76:15>
n<> u<496> t<Constant_expression> p<497> c<495> l<76:9> el<76:15>
n<> u<497> t<Enum_name_declaration> p<504> c<492> s<503> l<76:3> el<76:15>
n<LDU> u<498> t<StringConst> p<503> s<502> l<77:3> el<77:6>
n<3'b111> u<499> t<IntConst> p<500> l<77:9> el<77:15>
n<> u<500> t<Primary_literal> p<501> c<499> l<77:9> el<77:15>
n<> u<501> t<Constant_primary> p<502> c<500> l<77:9> el<77:15>
n<> u<502> t<Constant_expression> p<503> c<501> l<77:9> el<77:15>
n<> u<503> t<Enum_name_declaration> p<504> c<498> l<77:3> el<77:15>
n<> u<504> t<Data_type> p<506> c<455> s<505> l<69:9> el<78:2>
n<fn3_ldu_et> u<505> t<StringConst> p<506> l<78:3> el<78:13>
n<> u<506> t<Type_declaration> p<507> c<504> l<69:1> el<78:14>
n<> u<507> t<Data_declaration> p<508> c<506> l<69:1> el<78:14>
n<> u<508> t<Package_or_generate_item_declaration> p<509> c<507> l<69:1> el<78:14>
n<> u<509> t<Package_item> p<1336> c<508> s<569> l<69:1> el<78:14>
n<> u<510> t<IntVec_TypeLogic> p<533> s<532> l<82:14> el<82:19>
n<> u<511> t<Dollar_keyword> p<518> s<512> l<82:21> el<82:22>
n<bits> u<512> t<StringConst> p<518> s<517> l<82:22> el<82:26>
n<fn3_t> u<513> t<StringConst> p<514> l<82:27> el<82:32>
n<> u<514> t<Primary_literal> p<515> c<513> l<82:27> el<82:32>
n<> u<515> t<Primary> p<516> c<514> l<82:27> el<82:32>
n<> u<516> t<Expression> p<517> c<515> l<82:27> el<82:32>
n<> u<517> t<List_of_arguments> p<518> c<516> l<82:27> el<82:32>
n<> u<518> t<Subroutine_call> p<519> c<511> l<82:21> el<82:33>
n<> u<519> t<Constant_primary> p<520> c<518> l<82:21> el<82:33>
n<> u<520> t<Constant_expression> p<526> c<519> s<525> l<82:21> el<82:33>
n<1> u<521> t<IntConst> p<522> l<82:34> el<82:35>
n<> u<522> t<Primary_literal> p<523> c<521> l<82:34> el<82:35>
n<> u<523> t<Constant_primary> p<524> c<522> l<82:34> el<82:35>
n<> u<524> t<Constant_expression> p<526> c<523> l<82:34> el<82:35>
n<> u<525> t<BinOp_Minus> p<526> s<524> l<82:33> el<82:34>
n<> u<526> t<Constant_expression> p<531> c<520> s<530> l<82:21> el<82:35>
n<0> u<527> t<IntConst> p<528> l<82:36> el<82:37>
n<> u<528> t<Primary_literal> p<529> c<527> l<82:36> el<82:37>
n<> u<529> t<Constant_primary> p<530> c<528> l<82:36> el<82:37>
n<> u<530> t<Constant_expression> p<531> c<529> l<82:36> el<82:37>
n<> u<531> t<Constant_range> p<532> c<526> l<82:21> el<82:37>
n<> u<532> t<Packed_dimension> p<533> c<531> l<82:20> el<82:38>
n<> u<533> t<Enum_base_type> p<564> c<510> s<539> l<82:14> el<82:38>
n<SB> u<534> t<StringConst> p<539> s<538> l<83:3> el<83:5>
n<3'b000> u<535> t<IntConst> p<536> l<83:9> el<83:15>
n<> u<536> t<Primary_literal> p<537> c<535> l<83:9> el<83:15>
n<> u<537> t<Constant_primary> p<538> c<536> l<83:9> el<83:15>
n<> u<538> t<Constant_expression> p<539> c<537> l<83:9> el<83:15>
n<> u<539> t<Enum_name_declaration> p<564> c<534> s<545> l<83:3> el<83:15>
n<SH> u<540> t<StringConst> p<545> s<544> l<84:3> el<84:5>
n<3'b001> u<541> t<IntConst> p<542> l<84:9> el<84:15>
n<> u<542> t<Primary_literal> p<543> c<541> l<84:9> el<84:15>
n<> u<543> t<Constant_primary> p<544> c<542> l<84:9> el<84:15>
n<> u<544> t<Constant_expression> p<545> c<543> l<84:9> el<84:15>
n<> u<545> t<Enum_name_declaration> p<564> c<540> s<551> l<84:3> el<84:15>
n<SW> u<546> t<StringConst> p<551> s<550> l<85:3> el<85:5>
n<3'b010> u<547> t<IntConst> p<548> l<85:9> el<85:15>
n<> u<548> t<Primary_literal> p<549> c<547> l<85:9> el<85:15>
n<> u<549> t<Constant_primary> p<550> c<548> l<85:9> el<85:15>
n<> u<550> t<Constant_expression> p<551> c<549> l<85:9> el<85:15>
n<> u<551> t<Enum_name_declaration> p<564> c<546> s<557> l<85:3> el<85:15>
n<SD> u<552> t<StringConst> p<557> s<556> l<86:3> el<86:5>
n<3'b011> u<553> t<IntConst> p<554> l<86:9> el<86:15>
n<> u<554> t<Primary_literal> p<555> c<553> l<86:9> el<86:15>
n<> u<555> t<Constant_primary> p<556> c<554> l<86:9> el<86:15>
n<> u<556> t<Constant_expression> p<557> c<555> l<86:9> el<86:15>
n<> u<557> t<Enum_name_declaration> p<564> c<552> s<563> l<86:3> el<86:15>
n<SQ> u<558> t<StringConst> p<563> s<562> l<87:3> el<87:5>
n<3'b100> u<559> t<IntConst> p<560> l<87:9> el<87:15>
n<> u<560> t<Primary_literal> p<561> c<559> l<87:9> el<87:15>
n<> u<561> t<Constant_primary> p<562> c<560> l<87:9> el<87:15>
n<> u<562> t<Constant_expression> p<563> c<561> l<87:9> el<87:15>
n<> u<563> t<Enum_name_declaration> p<564> c<558> l<87:3> el<87:15>
n<> u<564> t<Data_type> p<566> c<533> s<565> l<82:9> el<91:2>
n<fn3_stu_et> u<565> t<StringConst> p<566> l<91:3> el<91:13>
n<> u<566> t<Type_declaration> p<567> c<564> l<82:1> el<91:14>
n<> u<567> t<Data_declaration> p<568> c<566> l<82:1> el<91:14>
n<> u<568> t<Package_or_generate_item_declaration> p<569> c<567> l<82:1> el<91:14>
n<> u<569> t<Package_item> p<1336> c<568> s<635> l<82:1> el<91:14>
n<> u<570> t<IntVec_TypeLogic> p<593> s<592> l<94:14> el<94:19>
n<> u<571> t<Dollar_keyword> p<578> s<572> l<94:21> el<94:22>
n<bits> u<572> t<StringConst> p<578> s<577> l<94:22> el<94:26>
n<fn3_t> u<573> t<StringConst> p<574> l<94:27> el<94:32>
n<> u<574> t<Primary_literal> p<575> c<573> l<94:27> el<94:32>
n<> u<575> t<Primary> p<576> c<574> l<94:27> el<94:32>
n<> u<576> t<Expression> p<577> c<575> l<94:27> el<94:32>
n<> u<577> t<List_of_arguments> p<578> c<576> l<94:27> el<94:32>
n<> u<578> t<Subroutine_call> p<579> c<571> l<94:21> el<94:33>
n<> u<579> t<Constant_primary> p<580> c<578> l<94:21> el<94:33>
n<> u<580> t<Constant_expression> p<586> c<579> s<585> l<94:21> el<94:33>
n<1> u<581> t<IntConst> p<582> l<94:34> el<94:35>
n<> u<582> t<Primary_literal> p<583> c<581> l<94:34> el<94:35>
n<> u<583> t<Constant_primary> p<584> c<582> l<94:34> el<94:35>
n<> u<584> t<Constant_expression> p<586> c<583> l<94:34> el<94:35>
n<> u<585> t<BinOp_Minus> p<586> s<584> l<94:33> el<94:34>
n<> u<586> t<Constant_expression> p<591> c<580> s<590> l<94:21> el<94:35>
n<0> u<587> t<IntConst> p<588> l<94:36> el<94:37>
n<> u<588> t<Primary_literal> p<589> c<587> l<94:36> el<94:37>
n<> u<589> t<Constant_primary> p<590> c<588> l<94:36> el<94:37>
n<> u<590> t<Constant_expression> p<591> c<589> l<94:36> el<94:37>
n<> u<591> t<Constant_range> p<592> c<586> l<94:21> el<94:37>
n<> u<592> t<Packed_dimension> p<593> c<591> l<94:20> el<94:38>
n<> u<593> t<Enum_base_type> p<630> c<570> s<599> l<94:14> el<94:38>
n<BEQ> u<594> t<StringConst> p<599> s<598> l<95:3> el<95:6>
n<3'b000> u<595> t<IntConst> p<596> l<95:10> el<95:16>
n<> u<596> t<Primary_literal> p<597> c<595> l<95:10> el<95:16>
n<> u<597> t<Constant_primary> p<598> c<596> l<95:10> el<95:16>
n<> u<598> t<Constant_expression> p<599> c<597> l<95:10> el<95:16>
n<> u<599> t<Enum_name_declaration> p<630> c<594> s<605> l<95:3> el<95:16>
n<BNE> u<600> t<StringConst> p<605> s<604> l<96:3> el<96:6>
n<3'b001> u<601> t<IntConst> p<602> l<96:10> el<96:16>
n<> u<602> t<Primary_literal> p<603> c<601> l<96:10> el<96:16>
n<> u<603> t<Constant_primary> p<604> c<602> l<96:10> el<96:16>
n<> u<604> t<Constant_expression> p<605> c<603> l<96:10> el<96:16>
n<> u<605> t<Enum_name_declaration> p<630> c<600> s<611> l<96:3> el<96:16>
n<BLT> u<606> t<StringConst> p<611> s<610> l<99:3> el<99:6>
n<3'b100> u<607> t<IntConst> p<608> l<99:10> el<99:16>
n<> u<608> t<Primary_literal> p<609> c<607> l<99:10> el<99:16>
n<> u<609> t<Constant_primary> p<610> c<608> l<99:10> el<99:16>
n<> u<610> t<Constant_expression> p<611> c<609> l<99:10> el<99:16>
n<> u<611> t<Enum_name_declaration> p<630> c<606> s<617> l<99:3> el<99:16>
n<BGE> u<612> t<StringConst> p<617> s<616> l<100:3> el<100:6>
n<3'b101> u<613> t<IntConst> p<614> l<100:10> el<100:16>
n<> u<614> t<Primary_literal> p<615> c<613> l<100:10> el<100:16>
n<> u<615> t<Constant_primary> p<616> c<614> l<100:10> el<100:16>
n<> u<616> t<Constant_expression> p<617> c<615> l<100:10> el<100:16>
n<> u<617> t<Enum_name_declaration> p<630> c<612> s<623> l<100:3> el<100:16>
n<BLTU> u<618> t<StringConst> p<623> s<622> l<101:3> el<101:7>
n<3'b110> u<619> t<IntConst> p<620> l<101:10> el<101:16>
n<> u<620> t<Primary_literal> p<621> c<619> l<101:10> el<101:16>
n<> u<621> t<Constant_primary> p<622> c<620> l<101:10> el<101:16>
n<> u<622> t<Constant_expression> p<623> c<621> l<101:10> el<101:16>
n<> u<623> t<Enum_name_declaration> p<630> c<618> s<629> l<101:3> el<101:16>
n<BGEU> u<624> t<StringConst> p<629> s<628> l<102:3> el<102:7>
n<3'b111> u<625> t<IntConst> p<626> l<102:10> el<102:16>
n<> u<626> t<Primary_literal> p<627> c<625> l<102:10> el<102:16>
n<> u<627> t<Constant_primary> p<628> c<626> l<102:10> el<102:16>
n<> u<628> t<Constant_expression> p<629> c<627> l<102:10> el<102:16>
n<> u<629> t<Enum_name_declaration> p<630> c<624> l<102:3> el<102:16>
n<> u<630> t<Data_type> p<632> c<593> s<631> l<94:9> el<103:2>
n<fn3_bru_et> u<631> t<StringConst> p<632> l<103:3> el<103:13>
n<> u<632> t<Type_declaration> p<633> c<630> l<94:1> el<103:14>
n<> u<633> t<Data_declaration> p<634> c<632> l<94:1> el<103:14>
n<> u<634> t<Package_or_generate_item_declaration> p<635> c<633> l<94:1> el<103:14>
n<> u<635> t<Package_item> p<1336> c<634> s<743> l<94:1> el<103:14>
n<> u<636> t<Struct_keyword> p<637> l<106:9> el<106:15>
n<> u<637> t<Struct_union> p<738> c<636> s<638> l<106:9> el<106:15>
n<> u<638> t<Packed_keyword> p<738> s<655> l<106:16> el<106:22>
n<> u<639> t<IntVec_TypeLogic> p<650> s<649> l<106:24> el<106:29>
n<4> u<640> t<IntConst> p<641> l<106:31> el<106:32>
n<> u<641> t<Primary_literal> p<642> c<640> l<106:31> el<106:32>
n<> u<642> t<Constant_primary> p<643> c<641> l<106:31> el<106:32>
n<> u<643> t<Constant_expression> p<648> c<642> s<647> l<106:31> el<106:32>
n<0> u<644> t<IntConst> p<645> l<106:33> el<106:34>
n<> u<645> t<Primary_literal> p<646> c<644> l<106:33> el<106:34>
n<> u<646> t<Constant_primary> p<647> c<645> l<106:33> el<106:34>
n<> u<647> t<Constant_expression> p<648> c<646> l<106:33> el<106:34>
n<> u<648> t<Constant_range> p<649> c<643> l<106:31> el<106:34>
n<> u<649> t<Packed_dimension> p<650> c<648> l<106:30> el<106:35>
n<> u<650> t<Data_type> p<651> c<639> l<106:24> el<106:35>
n<> u<651> t<Data_type_or_void> p<655> c<650> s<654> l<106:24> el<106:35>
n<rs3> u<652> t<StringConst> p<653> l<106:36> el<106:39>
n<> u<653> t<Variable_decl_assignment> p<654> c<652> l<106:36> el<106:39>
n<> u<654> t<List_of_variable_decl_assignments> p<655> c<653> l<106:36> el<106:39>
n<> u<655> t<Struct_union_member> p<738> c<651> s<672> l<106:24> el<106:40>
n<> u<656> t<IntVec_TypeLogic> p<667> s<666> l<106:41> el<106:46>
n<1> u<657> t<IntConst> p<658> l<106:48> el<106:49>
n<> u<658> t<Primary_literal> p<659> c<657> l<106:48> el<106:49>
n<> u<659> t<Constant_primary> p<660> c<658> l<106:48> el<106:49>
n<> u<660> t<Constant_expression> p<665> c<659> s<664> l<106:48> el<106:49>
n<0> u<661> t<IntConst> p<662> l<106:50> el<106:51>
n<> u<662> t<Primary_literal> p<663> c<661> l<106:50> el<106:51>
n<> u<663> t<Constant_primary> p<664> c<662> l<106:50> el<106:51>
n<> u<664> t<Constant_expression> p<665> c<663> l<106:50> el<106:51>
n<> u<665> t<Constant_range> p<666> c<660> l<106:48> el<106:51>
n<> u<666> t<Packed_dimension> p<667> c<665> l<106:47> el<106:52>
n<> u<667> t<Data_type> p<668> c<656> l<106:41> el<106:52>
n<> u<668> t<Data_type_or_void> p<672> c<667> s<671> l<106:41> el<106:52>
n<func2> u<669> t<StringConst> p<670> l<106:53> el<106:58>
n<> u<670> t<Variable_decl_assignment> p<671> c<669> l<106:53> el<106:58>
n<> u<671> t<List_of_variable_decl_assignments> p<672> c<670> l<106:53> el<106:58>
n<> u<672> t<Struct_union_member> p<738> c<668> s<689> l<106:41> el<106:59>
n<> u<673> t<IntVec_TypeLogic> p<684> s<683> l<106:69> el<106:74>
n<4> u<674> t<IntConst> p<675> l<106:76> el<106:77>
n<> u<675> t<Primary_literal> p<676> c<674> l<106:76> el<106:77>
n<> u<676> t<Constant_primary> p<677> c<675> l<106:76> el<106:77>
n<> u<677> t<Constant_expression> p<682> c<676> s<681> l<106:76> el<106:77>
n<0> u<678> t<IntConst> p<679> l<106:78> el<106:79>
n<> u<679> t<Primary_literal> p<680> c<678> l<106:78> el<106:79>
n<> u<680> t<Constant_primary> p<681> c<679> l<106:78> el<106:79>
n<> u<681> t<Constant_expression> p<682> c<680> l<106:78> el<106:79>
n<> u<682> t<Constant_range> p<683> c<677> l<106:76> el<106:79>
n<> u<683> t<Packed_dimension> p<684> c<682> l<106:75> el<106:80>
n<> u<684> t<Data_type> p<685> c<673> l<106:69> el<106:80>
n<> u<685> t<Data_type_or_void> p<689> c<684> s<688> l<106:69> el<106:80>
n<rs2> u<686> t<StringConst> p<687> l<106:81> el<106:84>
n<> u<687> t<Variable_decl_assignment> p<688> c<686> l<106:81> el<106:84>
n<> u<688> t<List_of_variable_decl_assignments> p<689> c<687> l<106:81> el<106:84>
n<> u<689> t<Struct_union_member> p<738> c<685> s<706> l<106:69> el<106:85>
n<> u<690> t<IntVec_TypeLogic> p<701> s<700> l<106:86> el<106:91>
n<4> u<691> t<IntConst> p<692> l<106:93> el<106:94>
n<> u<692> t<Primary_literal> p<693> c<691> l<106:93> el<106:94>
n<> u<693> t<Constant_primary> p<694> c<692> l<106:93> el<106:94>
n<> u<694> t<Constant_expression> p<699> c<693> s<698> l<106:93> el<106:94>
n<0> u<695> t<IntConst> p<696> l<106:95> el<106:96>
n<> u<696> t<Primary_literal> p<697> c<695> l<106:95> el<106:96>
n<> u<697> t<Constant_primary> p<698> c<696> l<106:95> el<106:96>
n<> u<698> t<Constant_expression> p<699> c<697> l<106:95> el<106:96>
n<> u<699> t<Constant_range> p<700> c<694> l<106:93> el<106:96>
n<> u<700> t<Packed_dimension> p<701> c<699> l<106:92> el<106:97>
n<> u<701> t<Data_type> p<702> c<690> l<106:86> el<106:97>
n<> u<702> t<Data_type_or_void> p<706> c<701> s<705> l<106:86> el<106:97>
n<rs1> u<703> t<StringConst> p<704> l<106:98> el<106:101>
n<> u<704> t<Variable_decl_assignment> p<705> c<703> l<106:98> el<106:101>
n<> u<705> t<List_of_variable_decl_assignments> p<706> c<704> l<106:98> el<106:101>
n<> u<706> t<Struct_union_member> p<738> c<702> s<713> l<106:86> el<106:102>
n<fn3_t> u<707> t<StringConst> p<708> l<106:103> el<106:108>
n<> u<708> t<Data_type> p<709> c<707> l<106:103> el<106:108>
n<> u<709> t<Data_type_or_void> p<713> c<708> s<712> l<106:103> el<106:108>
n<func3> u<710> t<StringConst> p<711> l<106:109> el<106:114>
n<> u<711> t<Variable_decl_assignment> p<712> c<710> l<106:109> el<106:114>
n<> u<712> t<List_of_variable_decl_assignments> p<713> c<711> l<106:109> el<106:114>
n<> u<713> t<Struct_union_member> p<738> c<709> s<730> l<106:103> el<106:115>
n<> u<714> t<IntVec_TypeLogic> p<725> s<724> l<106:116> el<106:121>
n<4> u<715> t<IntConst> p<716> l<106:123> el<106:124>
n<> u<716> t<Primary_literal> p<717> c<715> l<106:123> el<106:124>
n<> u<717> t<Constant_primary> p<718> c<716> l<106:123> el<106:124>
n<> u<718> t<Constant_expression> p<723> c<717> s<722> l<106:123> el<106:124>
n<0> u<719> t<IntConst> p<720> l<106:125> el<106:126>
n<> u<720> t<Primary_literal> p<721> c<719> l<106:125> el<106:126>
n<> u<721> t<Constant_primary> p<722> c<720> l<106:125> el<106:126>
n<> u<722> t<Constant_expression> p<723> c<721> l<106:125> el<106:126>
n<> u<723> t<Constant_range> p<724> c<718> l<106:123> el<106:126>
n<> u<724> t<Packed_dimension> p<725> c<723> l<106:122> el<106:127>
n<> u<725> t<Data_type> p<726> c<714> l<106:116> el<106:127>
n<> u<726> t<Data_type_or_void> p<730> c<725> s<729> l<106:116> el<106:127>
n<rd> u<727> t<StringConst> p<728> l<106:128> el<106:130>
n<> u<728> t<Variable_decl_assignment> p<729> c<727> l<106:128> el<106:130>
n<> u<729> t<List_of_variable_decl_assignments> p<730> c<728> l<106:128> el<106:130>
n<> u<730> t<Struct_union_member> p<738> c<726> s<737> l<106:116> el<106:136>
n<op32_opcode_t> u<731> t<StringConst> p<732> l<106:159> el<106:172>
n<> u<732> t<Data_type> p<733> c<731> l<106:159> el<106:172>
n<> u<733> t<Data_type_or_void> p<737> c<732> s<736> l<106:159> el<106:172>
n<opcode> u<734> t<StringConst> p<735> l<106:173> el<106:179>
n<> u<735> t<Variable_decl_assignment> p<736> c<734> l<106:173> el<106:179>
n<> u<736> t<List_of_variable_decl_assignments> p<737> c<735> l<106:173> el<106:179>
n<> u<737> t<Struct_union_member> p<738> c<733> l<106:159> el<106:180>
n<> u<738> t<Data_type> p<740> c<637> s<739> l<106:9> el<106:181>
n<op32_r4_t> u<739> t<StringConst> p<740> l<106:182> el<106:191>
n<> u<740> t<Type_declaration> p<741> c<738> l<106:1> el<106:192>
n<> u<741> t<Data_declaration> p<742> c<740> l<106:1> el<106:192>
n<> u<742> t<Package_or_generate_item_declaration> p<743> c<741> l<106:1> el<106:192>
n<> u<743> t<Package_item> p<1336> c<742> s<834> l<106:1> el<106:192>
n<> u<744> t<Struct_keyword> p<745> l<107:9> el<107:15>
n<> u<745> t<Struct_union> p<829> c<744> s<746> l<107:9> el<107:15>
n<> u<746> t<Packed_keyword> p<829> s<763> l<107:16> el<107:22>
n<> u<747> t<IntVec_TypeLogic> p<758> s<757> l<107:41> el<107:46>
n<6> u<748> t<IntConst> p<749> l<107:48> el<107:49>
n<> u<749> t<Primary_literal> p<750> c<748> l<107:48> el<107:49>
n<> u<750> t<Constant_primary> p<751> c<749> l<107:48> el<107:49>
n<> u<751> t<Constant_expression> p<756> c<750> s<755> l<107:48> el<107:49>
n<0> u<752> t<IntConst> p<753> l<107:50> el<107:51>
n<> u<753> t<Primary_literal> p<754> c<752> l<107:50> el<107:51>
n<> u<754> t<Constant_primary> p<755> c<753> l<107:50> el<107:51>
n<> u<755> t<Constant_expression> p<756> c<754> l<107:50> el<107:51>
n<> u<756> t<Constant_range> p<757> c<751> l<107:48> el<107:51>
n<> u<757> t<Packed_dimension> p<758> c<756> l<107:47> el<107:52>
n<> u<758> t<Data_type> p<759> c<747> l<107:41> el<107:52>
n<> u<759> t<Data_type_or_void> p<763> c<758> s<762> l<107:41> el<107:52>
n<func7> u<760> t<StringConst> p<761> l<107:53> el<107:58>
n<> u<761> t<Variable_decl_assignment> p<762> c<760> l<107:53> el<107:58>
n<> u<762> t<List_of_variable_decl_assignments> p<763> c<761> l<107:53> el<107:58>
n<> u<763> t<Struct_union_member> p<829> c<759> s<780> l<107:41> el<107:59>
n<> u<764> t<IntVec_TypeLogic> p<775> s<774> l<107:69> el<107:74>
n<4> u<765> t<IntConst> p<766> l<107:76> el<107:77>
n<> u<766> t<Primary_literal> p<767> c<765> l<107:76> el<107:77>
n<> u<767> t<Constant_primary> p<768> c<766> l<107:76> el<107:77>
n<> u<768> t<Constant_expression> p<773> c<767> s<772> l<107:76> el<107:77>
n<0> u<769> t<IntConst> p<770> l<107:78> el<107:79>
n<> u<770> t<Primary_literal> p<771> c<769> l<107:78> el<107:79>
n<> u<771> t<Constant_primary> p<772> c<770> l<107:78> el<107:79>
n<> u<772> t<Constant_expression> p<773> c<771> l<107:78> el<107:79>
n<> u<773> t<Constant_range> p<774> c<768> l<107:76> el<107:79>
n<> u<774> t<Packed_dimension> p<775> c<773> l<107:75> el<107:80>
n<> u<775> t<Data_type> p<776> c<764> l<107:69> el<107:80>
n<> u<776> t<Data_type_or_void> p<780> c<775> s<779> l<107:69> el<107:80>
n<rs2> u<777> t<StringConst> p<778> l<107:81> el<107:84>
n<> u<778> t<Variable_decl_assignment> p<779> c<777> l<107:81> el<107:84>
n<> u<779> t<List_of_variable_decl_assignments> p<780> c<778> l<107:81> el<107:84>
n<> u<780> t<Struct_union_member> p<829> c<776> s<797> l<107:69> el<107:85>
n<> u<781> t<IntVec_TypeLogic> p<792> s<791> l<107:86> el<107:91>
n<4> u<782> t<IntConst> p<783> l<107:93> el<107:94>
n<> u<783> t<Primary_literal> p<784> c<782> l<107:93> el<107:94>
n<> u<784> t<Constant_primary> p<785> c<783> l<107:93> el<107:94>
n<> u<785> t<Constant_expression> p<790> c<784> s<789> l<107:93> el<107:94>
n<0> u<786> t<IntConst> p<787> l<107:95> el<107:96>
n<> u<787> t<Primary_literal> p<788> c<786> l<107:95> el<107:96>
n<> u<788> t<Constant_primary> p<789> c<787> l<107:95> el<107:96>
n<> u<789> t<Constant_expression> p<790> c<788> l<107:95> el<107:96>
n<> u<790> t<Constant_range> p<791> c<785> l<107:93> el<107:96>
n<> u<791> t<Packed_dimension> p<792> c<790> l<107:92> el<107:97>
n<> u<792> t<Data_type> p<793> c<781> l<107:86> el<107:97>
n<> u<793> t<Data_type_or_void> p<797> c<792> s<796> l<107:86> el<107:97>
n<rs1> u<794> t<StringConst> p<795> l<107:98> el<107:101>
n<> u<795> t<Variable_decl_assignment> p<796> c<794> l<107:98> el<107:101>
n<> u<796> t<List_of_variable_decl_assignments> p<797> c<795> l<107:98> el<107:101>
n<> u<797> t<Struct_union_member> p<829> c<793> s<804> l<107:86> el<107:102>
n<fn3_t> u<798> t<StringConst> p<799> l<107:103> el<107:108>
n<> u<799> t<Data_type> p<800> c<798> l<107:103> el<107:108>
n<> u<800> t<Data_type_or_void> p<804> c<799> s<803> l<107:103> el<107:108>
n<func3> u<801> t<StringConst> p<802> l<107:109> el<107:114>
n<> u<802> t<Variable_decl_assignment> p<803> c<801> l<107:109> el<107:114>
n<> u<803> t<List_of_variable_decl_assignments> p<804> c<802> l<107:109> el<107:114>
n<> u<804> t<Struct_union_member> p<829> c<800> s<821> l<107:103> el<107:115>
n<> u<805> t<IntVec_TypeLogic> p<816> s<815> l<107:116> el<107:121>
n<4> u<806> t<IntConst> p<807> l<107:123> el<107:124>
n<> u<807> t<Primary_literal> p<808> c<806> l<107:123> el<107:124>
n<> u<808> t<Constant_primary> p<809> c<807> l<107:123> el<107:124>
n<> u<809> t<Constant_expression> p<814> c<808> s<813> l<107:123> el<107:124>
n<0> u<810> t<IntConst> p<811> l<107:125> el<107:126>
n<> u<811> t<Primary_literal> p<812> c<810> l<107:125> el<107:126>
n<> u<812> t<Constant_primary> p<813> c<811> l<107:125> el<107:126>
n<> u<813> t<Constant_expression> p<814> c<812> l<107:125> el<107:126>
n<> u<814> t<Constant_range> p<815> c<809> l<107:123> el<107:126>
n<> u<815> t<Packed_dimension> p<816> c<814> l<107:122> el<107:127>
n<> u<816> t<Data_type> p<817> c<805> l<107:116> el<107:127>
n<> u<817> t<Data_type_or_void> p<821> c<816> s<820> l<107:116> el<107:127>
n<rd> u<818> t<StringConst> p<819> l<107:128> el<107:130>
n<> u<819> t<Variable_decl_assignment> p<820> c<818> l<107:128> el<107:130>
n<> u<820> t<List_of_variable_decl_assignments> p<821> c<819> l<107:128> el<107:130>
n<> u<821> t<Struct_union_member> p<829> c<817> s<828> l<107:116> el<107:136>
n<op32_opcode_t> u<822> t<StringConst> p<823> l<107:159> el<107:172>
n<> u<823> t<Data_type> p<824> c<822> l<107:159> el<107:172>
n<> u<824> t<Data_type_or_void> p<828> c<823> s<827> l<107:159> el<107:172>
n<opcode> u<825> t<StringConst> p<826> l<107:173> el<107:179>
n<> u<826> t<Variable_decl_assignment> p<827> c<825> l<107:173> el<107:179>
n<> u<827> t<List_of_variable_decl_assignments> p<828> c<826> l<107:173> el<107:179>
n<> u<828> t<Struct_union_member> p<829> c<824> l<107:159> el<107:180>
n<> u<829> t<Data_type> p<831> c<745> s<830> l<107:9> el<107:181>
n<op32_r_t> u<830> t<StringConst> p<831> l<107:182> el<107:190>
n<> u<831> t<Type_declaration> p<832> c<829> l<107:1> el<107:192>
n<> u<832> t<Data_declaration> p<833> c<831> l<107:1> el<107:192>
n<> u<833> t<Package_or_generate_item_declaration> p<834> c<832> l<107:1> el<107:192>
n<> u<834> t<Package_item> p<1336> c<833> s<908> l<107:1> el<107:192>
n<> u<835> t<Struct_keyword> p<836> l<108:9> el<108:15>
n<> u<836> t<Struct_union> p<903> c<835> s<837> l<108:9> el<108:15>
n<> u<837> t<Packed_keyword> p<903> s<854> l<108:16> el<108:22>
n<> u<838> t<IntVec_TypeLogic> p<849> s<848> l<108:24> el<108:29>
n<11> u<839> t<IntConst> p<840> l<108:31> el<108:33>
n<> u<840> t<Primary_literal> p<841> c<839> l<108:31> el<108:33>
n<> u<841> t<Constant_primary> p<842> c<840> l<108:31> el<108:33>
n<> u<842> t<Constant_expression> p<847> c<841> s<846> l<108:31> el<108:33>
n<00> u<843> t<IntConst> p<844> l<108:34> el<108:36>
n<> u<844> t<Primary_literal> p<845> c<843> l<108:34> el<108:36>
n<> u<845> t<Constant_primary> p<846> c<844> l<108:34> el<108:36>
n<> u<846> t<Constant_expression> p<847> c<845> l<108:34> el<108:36>
n<> u<847> t<Constant_range> p<848> c<842> l<108:31> el<108:36>
n<> u<848> t<Packed_dimension> p<849> c<847> l<108:30> el<108:37>
n<> u<849> t<Data_type> p<850> c<838> l<108:24> el<108:37>
n<> u<850> t<Data_type_or_void> p<854> c<849> s<853> l<108:24> el<108:37>
n<imm_11_0> u<851> t<StringConst> p<852> l<108:38> el<108:46>
n<> u<852> t<Variable_decl_assignment> p<853> c<851> l<108:38> el<108:46>
n<> u<853> t<List_of_variable_decl_assignments> p<854> c<852> l<108:38> el<108:46>
n<> u<854> t<Struct_union_member> p<903> c<850> s<871> l<108:24> el<108:47>
n<> u<855> t<IntVec_TypeLogic> p<866> s<865> l<108:86> el<108:91>
n<4> u<856> t<IntConst> p<857> l<108:93> el<108:94>
n<> u<857> t<Primary_literal> p<858> c<856> l<108:93> el<108:94>
n<> u<858> t<Constant_primary> p<859> c<857> l<108:93> el<108:94>
n<> u<859> t<Constant_expression> p<864> c<858> s<863> l<108:93> el<108:94>
n<0> u<860> t<IntConst> p<861> l<108:95> el<108:96>
n<> u<861> t<Primary_literal> p<862> c<860> l<108:95> el<108:96>
n<> u<862> t<Constant_primary> p<863> c<861> l<108:95> el<108:96>
n<> u<863> t<Constant_expression> p<864> c<862> l<108:95> el<108:96>
n<> u<864> t<Constant_range> p<865> c<859> l<108:93> el<108:96>
n<> u<865> t<Packed_dimension> p<866> c<864> l<108:92> el<108:97>
n<> u<866> t<Data_type> p<867> c<855> l<108:86> el<108:97>
n<> u<867> t<Data_type_or_void> p<871> c<866> s<870> l<108:86> el<108:97>
n<rs1> u<868> t<StringConst> p<869> l<108:98> el<108:101>
n<> u<869> t<Variable_decl_assignment> p<870> c<868> l<108:98> el<108:101>
n<> u<870> t<List_of_variable_decl_assignments> p<871> c<869> l<108:98> el<108:101>
n<> u<871> t<Struct_union_member> p<903> c<867> s<878> l<108:86> el<108:102>
n<fn3_t> u<872> t<StringConst> p<873> l<108:103> el<108:108>
n<> u<873> t<Data_type> p<874> c<872> l<108:103> el<108:108>
n<> u<874> t<Data_type_or_void> p<878> c<873> s<877> l<108:103> el<108:108>
n<func3> u<875> t<StringConst> p<876> l<108:109> el<108:114>
n<> u<876> t<Variable_decl_assignment> p<877> c<875> l<108:109> el<108:114>
n<> u<877> t<List_of_variable_decl_assignments> p<878> c<876> l<108:109> el<108:114>
n<> u<878> t<Struct_union_member> p<903> c<874> s<895> l<108:103> el<108:115>
n<> u<879> t<IntVec_TypeLogic> p<890> s<889> l<108:116> el<108:121>
n<4> u<880> t<IntConst> p<881> l<108:123> el<108:124>
n<> u<881> t<Primary_literal> p<882> c<880> l<108:123> el<108:124>
n<> u<882> t<Constant_primary> p<883> c<881> l<108:123> el<108:124>
n<> u<883> t<Constant_expression> p<888> c<882> s<887> l<108:123> el<108:124>
n<0> u<884> t<IntConst> p<885> l<108:125> el<108:126>
n<> u<885> t<Primary_literal> p<886> c<884> l<108:125> el<108:126>
n<> u<886> t<Constant_primary> p<887> c<885> l<108:125> el<108:126>
n<> u<887> t<Constant_expression> p<888> c<886> l<108:125> el<108:126>
n<> u<888> t<Constant_range> p<889> c<883> l<108:123> el<108:126>
n<> u<889> t<Packed_dimension> p<890> c<888> l<108:122> el<108:127>
n<> u<890> t<Data_type> p<891> c<879> l<108:116> el<108:127>
n<> u<891> t<Data_type_or_void> p<895> c<890> s<894> l<108:116> el<108:127>
n<rd> u<892> t<StringConst> p<893> l<108:128> el<108:130>
n<> u<893> t<Variable_decl_assignment> p<894> c<892> l<108:128> el<108:130>
n<> u<894> t<List_of_variable_decl_assignments> p<895> c<893> l<108:128> el<108:130>
n<> u<895> t<Struct_union_member> p<903> c<891> s<902> l<108:116> el<108:136>
n<op32_opcode_t> u<896> t<StringConst> p<897> l<108:159> el<108:172>
n<> u<897> t<Data_type> p<898> c<896> l<108:159> el<108:172>
n<> u<898> t<Data_type_or_void> p<902> c<897> s<901> l<108:159> el<108:172>
n<opcode> u<899> t<StringConst> p<900> l<108:173> el<108:179>
n<> u<900> t<Variable_decl_assignment> p<901> c<899> l<108:173> el<108:179>
n<> u<901> t<List_of_variable_decl_assignments> p<902> c<900> l<108:173> el<108:179>
n<> u<902> t<Struct_union_member> p<903> c<898> l<108:159> el<108:180>
n<> u<903> t<Data_type> p<905> c<836> s<904> l<108:9> el<108:181>
n<op32_i_t> u<904> t<StringConst> p<905> l<108:182> el<108:190>
n<> u<905> t<Type_declaration> p<906> c<903> l<108:1> el<108:192>
n<> u<906> t<Data_declaration> p<907> c<905> l<108:1> el<108:192>
n<> u<907> t<Package_or_generate_item_declaration> p<908> c<906> l<108:1> el<108:192>
n<> u<908> t<Package_item> p<1336> c<907> s<999> l<108:1> el<108:192>
n<> u<909> t<Struct_keyword> p<910> l<109:9> el<109:15>
n<> u<910> t<Struct_union> p<994> c<909> s<911> l<109:9> el<109:15>
n<> u<911> t<Packed_keyword> p<994> s<928> l<109:16> el<109:22>
n<> u<912> t<IntVec_TypeLogic> p<923> s<922> l<109:24> el<109:29>
n<11> u<913> t<IntConst> p<914> l<109:31> el<109:33>
n<> u<914> t<Primary_literal> p<915> c<913> l<109:31> el<109:33>
n<> u<915> t<Constant_primary> p<916> c<914> l<109:31> el<109:33>
n<> u<916> t<Constant_expression> p<921> c<915> s<920> l<109:31> el<109:33>
n<05> u<917> t<IntConst> p<918> l<109:34> el<109:36>
n<> u<918> t<Primary_literal> p<919> c<917> l<109:34> el<109:36>
n<> u<919> t<Constant_primary> p<920> c<918> l<109:34> el<109:36>
n<> u<920> t<Constant_expression> p<921> c<919> l<109:34> el<109:36>
n<> u<921> t<Constant_range> p<922> c<916> l<109:31> el<109:36>
n<> u<922> t<Packed_dimension> p<923> c<921> l<109:30> el<109:37>
n<> u<923> t<Data_type> p<924> c<912> l<109:24> el<109:37>
n<> u<924> t<Data_type_or_void> p<928> c<923> s<927> l<109:24> el<109:37>
n<imm_11_5> u<925> t<StringConst> p<926> l<109:38> el<109:46>
n<> u<926> t<Variable_decl_assignment> p<927> c<925> l<109:38> el<109:46>
n<> u<927> t<List_of_variable_decl_assignments> p<928> c<926> l<109:38> el<109:46>
n<> u<928> t<Struct_union_member> p<994> c<924> s<945> l<109:24> el<109:47>
n<> u<929> t<IntVec_TypeLogic> p<940> s<939> l<109:69> el<109:74>
n<4> u<930> t<IntConst> p<931> l<109:76> el<109:77>
n<> u<931> t<Primary_literal> p<932> c<930> l<109:76> el<109:77>
n<> u<932> t<Constant_primary> p<933> c<931> l<109:76> el<109:77>
n<> u<933> t<Constant_expression> p<938> c<932> s<937> l<109:76> el<109:77>
n<0> u<934> t<IntConst> p<935> l<109:78> el<109:79>
n<> u<935> t<Primary_literal> p<936> c<934> l<109:78> el<109:79>
n<> u<936> t<Constant_primary> p<937> c<935> l<109:78> el<109:79>
n<> u<937> t<Constant_expression> p<938> c<936> l<109:78> el<109:79>
n<> u<938> t<Constant_range> p<939> c<933> l<109:76> el<109:79>
n<> u<939> t<Packed_dimension> p<940> c<938> l<109:75> el<109:80>
n<> u<940> t<Data_type> p<941> c<929> l<109:69> el<109:80>
n<> u<941> t<Data_type_or_void> p<945> c<940> s<944> l<109:69> el<109:80>
n<rs2> u<942> t<StringConst> p<943> l<109:81> el<109:84>
n<> u<943> t<Variable_decl_assignment> p<944> c<942> l<109:81> el<109:84>
n<> u<944> t<List_of_variable_decl_assignments> p<945> c<943> l<109:81> el<109:84>
n<> u<945> t<Struct_union_member> p<994> c<941> s<962> l<109:69> el<109:85>
n<> u<946> t<IntVec_TypeLogic> p<957> s<956> l<109:86> el<109:91>
n<4> u<947> t<IntConst> p<948> l<109:93> el<109:94>
n<> u<948> t<Primary_literal> p<949> c<947> l<109:93> el<109:94>
n<> u<949> t<Constant_primary> p<950> c<948> l<109:93> el<109:94>
n<> u<950> t<Constant_expression> p<955> c<949> s<954> l<109:93> el<109:94>
n<0> u<951> t<IntConst> p<952> l<109:95> el<109:96>
n<> u<952> t<Primary_literal> p<953> c<951> l<109:95> el<109:96>
n<> u<953> t<Constant_primary> p<954> c<952> l<109:95> el<109:96>
n<> u<954> t<Constant_expression> p<955> c<953> l<109:95> el<109:96>
n<> u<955> t<Constant_range> p<956> c<950> l<109:93> el<109:96>
n<> u<956> t<Packed_dimension> p<957> c<955> l<109:92> el<109:97>
n<> u<957> t<Data_type> p<958> c<946> l<109:86> el<109:97>
n<> u<958> t<Data_type_or_void> p<962> c<957> s<961> l<109:86> el<109:97>
n<rs1> u<959> t<StringConst> p<960> l<109:98> el<109:101>
n<> u<960> t<Variable_decl_assignment> p<961> c<959> l<109:98> el<109:101>
n<> u<961> t<List_of_variable_decl_assignments> p<962> c<960> l<109:98> el<109:101>
n<> u<962> t<Struct_union_member> p<994> c<958> s<969> l<109:86> el<109:102>
n<fn3_t> u<963> t<StringConst> p<964> l<109:103> el<109:108>
n<> u<964> t<Data_type> p<965> c<963> l<109:103> el<109:108>
n<> u<965> t<Data_type_or_void> p<969> c<964> s<968> l<109:103> el<109:108>
n<func3> u<966> t<StringConst> p<967> l<109:109> el<109:114>
n<> u<967> t<Variable_decl_assignment> p<968> c<966> l<109:109> el<109:114>
n<> u<968> t<List_of_variable_decl_assignments> p<969> c<967> l<109:109> el<109:114>
n<> u<969> t<Struct_union_member> p<994> c<965> s<986> l<109:103> el<109:115>
n<> u<970> t<IntVec_TypeLogic> p<981> s<980> l<109:116> el<109:121>
n<4> u<971> t<IntConst> p<972> l<109:123> el<109:124>
n<> u<972> t<Primary_literal> p<973> c<971> l<109:123> el<109:124>
n<> u<973> t<Constant_primary> p<974> c<972> l<109:123> el<109:124>
n<> u<974> t<Constant_expression> p<979> c<973> s<978> l<109:123> el<109:124>
n<0> u<975> t<IntConst> p<976> l<109:125> el<109:126>
n<> u<976> t<Primary_literal> p<977> c<975> l<109:125> el<109:126>
n<> u<977> t<Constant_primary> p<978> c<976> l<109:125> el<109:126>
n<> u<978> t<Constant_expression> p<979> c<977> l<109:125> el<109:126>
n<> u<979> t<Constant_range> p<980> c<974> l<109:123> el<109:126>
n<> u<980> t<Packed_dimension> p<981> c<979> l<109:122> el<109:127>
n<> u<981> t<Data_type> p<982> c<970> l<109:116> el<109:127>
n<> u<982> t<Data_type_or_void> p<986> c<981> s<985> l<109:116> el<109:127>
n<imm_4_0> u<983> t<StringConst> p<984> l<109:128> el<109:135>
n<> u<984> t<Variable_decl_assignment> p<985> c<983> l<109:128> el<109:135>
n<> u<985> t<List_of_variable_decl_assignments> p<986> c<984> l<109:128> el<109:135>
n<> u<986> t<Struct_union_member> p<994> c<982> s<993> l<109:116> el<109:136>
n<op32_opcode_t> u<987> t<StringConst> p<988> l<109:159> el<109:172>
n<> u<988> t<Data_type> p<989> c<987> l<109:159> el<109:172>
n<> u<989> t<Data_type_or_void> p<993> c<988> s<992> l<109:159> el<109:172>
n<opcode> u<990> t<StringConst> p<991> l<109:173> el<109:179>
n<> u<991> t<Variable_decl_assignment> p<992> c<990> l<109:173> el<109:179>
n<> u<992> t<List_of_variable_decl_assignments> p<993> c<991> l<109:173> el<109:179>
n<> u<993> t<Struct_union_member> p<994> c<989> l<109:159> el<109:180>
n<> u<994> t<Data_type> p<996> c<910> s<995> l<109:9> el<109:181>
n<op32_s_t> u<995> t<StringConst> p<996> l<109:182> el<109:190>
n<> u<996> t<Type_declaration> p<997> c<994> l<109:1> el<109:192>
n<> u<997> t<Data_declaration> p<998> c<996> l<109:1> el<109:192>
n<> u<998> t<Package_or_generate_item_declaration> p<999> c<997> l<109:1> el<109:192>
n<> u<999> t<Package_item> p<1336> c<998> s<1124> l<109:1> el<109:192>
n<> u<1000> t<Struct_keyword> p<1001> l<110:9> el<110:15>
n<> u<1001> t<Struct_union> p<1119> c<1000> s<1002> l<110:9> el<110:15>
n<> u<1002> t<Packed_keyword> p<1119> s<1019> l<110:16> el<110:22>
n<> u<1003> t<IntVec_TypeLogic> p<1014> s<1013> l<110:24> el<110:29>
n<12> u<1004> t<IntConst> p<1005> l<110:31> el<110:33>
n<> u<1005> t<Primary_literal> p<1006> c<1004> l<110:31> el<110:33>
n<> u<1006> t<Constant_primary> p<1007> c<1005> l<110:31> el<110:33>
n<> u<1007> t<Constant_expression> p<1012> c<1006> s<1011> l<110:31> el<110:33>
n<12> u<1008> t<IntConst> p<1009> l<110:34> el<110:36>
n<> u<1009> t<Primary_literal> p<1010> c<1008> l<110:34> el<110:36>
n<> u<1010> t<Constant_primary> p<1011> c<1009> l<110:34> el<110:36>
n<> u<1011> t<Constant_expression> p<1012> c<1010> l<110:34> el<110:36>
n<> u<1012> t<Constant_range> p<1013> c<1007> l<110:31> el<110:36>
n<> u<1013> t<Packed_dimension> p<1014> c<1012> l<110:30> el<110:37>
n<> u<1014> t<Data_type> p<1015> c<1003> l<110:24> el<110:37>
n<> u<1015> t<Data_type_or_void> p<1019> c<1014> s<1018> l<110:24> el<110:37>
n<imm_12> u<1016> t<StringConst> p<1017> l<110:38> el<110:44>
n<> u<1017> t<Variable_decl_assignment> p<1018> c<1016> l<110:38> el<110:44>
n<> u<1018> t<List_of_variable_decl_assignments> p<1019> c<1017> l<110:38> el<110:44>
n<> u<1019> t<Struct_union_member> p<1119> c<1015> s<1036> l<110:24> el<110:45>
n<> u<1020> t<IntVec_TypeLogic> p<1031> s<1030> l<110:46> el<110:51>
n<10> u<1021> t<IntConst> p<1022> l<110:53> el<110:55>
n<> u<1022> t<Primary_literal> p<1023> c<1021> l<110:53> el<110:55>
n<> u<1023> t<Constant_primary> p<1024> c<1022> l<110:53> el<110:55>
n<> u<1024> t<Constant_expression> p<1029> c<1023> s<1028> l<110:53> el<110:55>
n<5> u<1025> t<IntConst> p<1026> l<110:56> el<110:57>
n<> u<1026> t<Primary_literal> p<1027> c<1025> l<110:56> el<110:57>
n<> u<1027> t<Constant_primary> p<1028> c<1026> l<110:56> el<110:57>
n<> u<1028> t<Constant_expression> p<1029> c<1027> l<110:56> el<110:57>
n<> u<1029> t<Constant_range> p<1030> c<1024> l<110:53> el<110:57>
n<> u<1030> t<Packed_dimension> p<1031> c<1029> l<110:52> el<110:58>
n<> u<1031> t<Data_type> p<1032> c<1020> l<110:46> el<110:58>
n<> u<1032> t<Data_type_or_void> p<1036> c<1031> s<1035> l<110:46> el<110:58>
n<imm_10_5> u<1033> t<StringConst> p<1034> l<110:59> el<110:67>
n<> u<1034> t<Variable_decl_assignment> p<1035> c<1033> l<110:59> el<110:67>
n<> u<1035> t<List_of_variable_decl_assignments> p<1036> c<1034> l<110:59> el<110:67>
n<> u<1036> t<Struct_union_member> p<1119> c<1032> s<1053> l<110:46> el<110:68>
n<> u<1037> t<IntVec_TypeLogic> p<1048> s<1047> l<110:69> el<110:74>
n<4> u<1038> t<IntConst> p<1039> l<110:76> el<110:77>
n<> u<1039> t<Primary_literal> p<1040> c<1038> l<110:76> el<110:77>
n<> u<1040> t<Constant_primary> p<1041> c<1039> l<110:76> el<110:77>
n<> u<1041> t<Constant_expression> p<1046> c<1040> s<1045> l<110:76> el<110:77>
n<0> u<1042> t<IntConst> p<1043> l<110:78> el<110:79>
n<> u<1043> t<Primary_literal> p<1044> c<1042> l<110:78> el<110:79>
n<> u<1044> t<Constant_primary> p<1045> c<1043> l<110:78> el<110:79>
n<> u<1045> t<Constant_expression> p<1046> c<1044> l<110:78> el<110:79>
n<> u<1046> t<Constant_range> p<1047> c<1041> l<110:76> el<110:79>
n<> u<1047> t<Packed_dimension> p<1048> c<1046> l<110:75> el<110:80>
n<> u<1048> t<Data_type> p<1049> c<1037> l<110:69> el<110:80>
n<> u<1049> t<Data_type_or_void> p<1053> c<1048> s<1052> l<110:69> el<110:80>
n<rs2> u<1050> t<StringConst> p<1051> l<110:81> el<110:84>
n<> u<1051> t<Variable_decl_assignment> p<1052> c<1050> l<110:81> el<110:84>
n<> u<1052> t<List_of_variable_decl_assignments> p<1053> c<1051> l<110:81> el<110:84>
n<> u<1053> t<Struct_union_member> p<1119> c<1049> s<1070> l<110:69> el<110:85>
n<> u<1054> t<IntVec_TypeLogic> p<1065> s<1064> l<110:86> el<110:91>
n<4> u<1055> t<IntConst> p<1056> l<110:93> el<110:94>
n<> u<1056> t<Primary_literal> p<1057> c<1055> l<110:93> el<110:94>
n<> u<1057> t<Constant_primary> p<1058> c<1056> l<110:93> el<110:94>
n<> u<1058> t<Constant_expression> p<1063> c<1057> s<1062> l<110:93> el<110:94>
n<0> u<1059> t<IntConst> p<1060> l<110:95> el<110:96>
n<> u<1060> t<Primary_literal> p<1061> c<1059> l<110:95> el<110:96>
n<> u<1061> t<Constant_primary> p<1062> c<1060> l<110:95> el<110:96>
n<> u<1062> t<Constant_expression> p<1063> c<1061> l<110:95> el<110:96>
n<> u<1063> t<Constant_range> p<1064> c<1058> l<110:93> el<110:96>
n<> u<1064> t<Packed_dimension> p<1065> c<1063> l<110:92> el<110:97>
n<> u<1065> t<Data_type> p<1066> c<1054> l<110:86> el<110:97>
n<> u<1066> t<Data_type_or_void> p<1070> c<1065> s<1069> l<110:86> el<110:97>
n<rs1> u<1067> t<StringConst> p<1068> l<110:98> el<110:101>
n<> u<1068> t<Variable_decl_assignment> p<1069> c<1067> l<110:98> el<110:101>
n<> u<1069> t<List_of_variable_decl_assignments> p<1070> c<1068> l<110:98> el<110:101>
n<> u<1070> t<Struct_union_member> p<1119> c<1066> s<1077> l<110:86> el<110:102>
n<fn3_t> u<1071> t<StringConst> p<1072> l<110:103> el<110:108>
n<> u<1072> t<Data_type> p<1073> c<1071> l<110:103> el<110:108>
n<> u<1073> t<Data_type_or_void> p<1077> c<1072> s<1076> l<110:103> el<110:108>
n<func3> u<1074> t<StringConst> p<1075> l<110:109> el<110:114>
n<> u<1075> t<Variable_decl_assignment> p<1076> c<1074> l<110:109> el<110:114>
n<> u<1076> t<List_of_variable_decl_assignments> p<1077> c<1075> l<110:109> el<110:114>
n<> u<1077> t<Struct_union_member> p<1119> c<1073> s<1094> l<110:103> el<110:115>
n<> u<1078> t<IntVec_TypeLogic> p<1089> s<1088> l<110:116> el<110:121>
n<4> u<1079> t<IntConst> p<1080> l<110:123> el<110:124>
n<> u<1080> t<Primary_literal> p<1081> c<1079> l<110:123> el<110:124>
n<> u<1081> t<Constant_primary> p<1082> c<1080> l<110:123> el<110:124>
n<> u<1082> t<Constant_expression> p<1087> c<1081> s<1086> l<110:123> el<110:124>
n<1> u<1083> t<IntConst> p<1084> l<110:125> el<110:126>
n<> u<1084> t<Primary_literal> p<1085> c<1083> l<110:125> el<110:126>
n<> u<1085> t<Constant_primary> p<1086> c<1084> l<110:125> el<110:126>
n<> u<1086> t<Constant_expression> p<1087> c<1085> l<110:125> el<110:126>
n<> u<1087> t<Constant_range> p<1088> c<1082> l<110:123> el<110:126>
n<> u<1088> t<Packed_dimension> p<1089> c<1087> l<110:122> el<110:127>
n<> u<1089> t<Data_type> p<1090> c<1078> l<110:116> el<110:127>
n<> u<1090> t<Data_type_or_void> p<1094> c<1089> s<1093> l<110:116> el<110:127>
n<imm_4_1> u<1091> t<StringConst> p<1092> l<110:128> el<110:135>
n<> u<1092> t<Variable_decl_assignment> p<1093> c<1091> l<110:128> el<110:135>
n<> u<1093> t<List_of_variable_decl_assignments> p<1094> c<1092> l<110:128> el<110:135>
n<> u<1094> t<Struct_union_member> p<1119> c<1090> s<1111> l<110:116> el<110:136>
n<> u<1095> t<IntVec_TypeLogic> p<1106> s<1105> l<110:137> el<110:142>
n<11> u<1096> t<IntConst> p<1097> l<110:144> el<110:146>
n<> u<1097> t<Primary_literal> p<1098> c<1096> l<110:144> el<110:146>
n<> u<1098> t<Constant_primary> p<1099> c<1097> l<110:144> el<110:146>
n<> u<1099> t<Constant_expression> p<1104> c<1098> s<1103> l<110:144> el<110:146>
n<11> u<1100> t<IntConst> p<1101> l<110:147> el<110:149>
n<> u<1101> t<Primary_literal> p<1102> c<1100> l<110:147> el<110:149>
n<> u<1102> t<Constant_primary> p<1103> c<1101> l<110:147> el<110:149>
n<> u<1103> t<Constant_expression> p<1104> c<1102> l<110:147> el<110:149>
n<> u<1104> t<Constant_range> p<1105> c<1099> l<110:144> el<110:149>
n<> u<1105> t<Packed_dimension> p<1106> c<1104> l<110:143> el<110:150>
n<> u<1106> t<Data_type> p<1107> c<1095> l<110:137> el<110:150>
n<> u<1107> t<Data_type_or_void> p<1111> c<1106> s<1110> l<110:137> el<110:150>
n<imm_11> u<1108> t<StringConst> p<1109> l<110:151> el<110:157>
n<> u<1109> t<Variable_decl_assignment> p<1110> c<1108> l<110:151> el<110:157>
n<> u<1110> t<List_of_variable_decl_assignments> p<1111> c<1109> l<110:151> el<110:157>
n<> u<1111> t<Struct_union_member> p<1119> c<1107> s<1118> l<110:137> el<110:158>
n<op32_opcode_t> u<1112> t<StringConst> p<1113> l<110:159> el<110:172>
n<> u<1113> t<Data_type> p<1114> c<1112> l<110:159> el<110:172>
n<> u<1114> t<Data_type_or_void> p<1118> c<1113> s<1117> l<110:159> el<110:172>
n<opcode> u<1115> t<StringConst> p<1116> l<110:173> el<110:179>
n<> u<1116> t<Variable_decl_assignment> p<1117> c<1115> l<110:173> el<110:179>
n<> u<1117> t<List_of_variable_decl_assignments> p<1118> c<1116> l<110:173> el<110:179>
n<> u<1118> t<Struct_union_member> p<1119> c<1114> l<110:159> el<110:180>
n<> u<1119> t<Data_type> p<1121> c<1001> s<1120> l<110:9> el<110:181>
n<op32_b_t> u<1120> t<StringConst> p<1121> l<110:182> el<110:190>
n<> u<1121> t<Type_declaration> p<1122> c<1119> l<110:1> el<110:192>
n<> u<1122> t<Data_declaration> p<1123> c<1121> l<110:1> el<110:192>
n<> u<1123> t<Package_or_generate_item_declaration> p<1124> c<1122> l<110:1> el<110:192>
n<> u<1124> t<Package_item> p<1336> c<1123> s<1174> l<110:1> el<110:192>
n<> u<1125> t<Struct_keyword> p<1126> l<111:9> el<111:15>
n<> u<1126> t<Struct_union> p<1169> c<1125> s<1127> l<111:9> el<111:15>
n<> u<1127> t<Packed_keyword> p<1169> s<1144> l<111:16> el<111:22>
n<> u<1128> t<IntVec_TypeLogic> p<1139> s<1138> l<111:24> el<111:29>
n<31> u<1129> t<IntConst> p<1130> l<111:31> el<111:33>
n<> u<1130> t<Primary_literal> p<1131> c<1129> l<111:31> el<111:33>
n<> u<1131> t<Constant_primary> p<1132> c<1130> l<111:31> el<111:33>
n<> u<1132> t<Constant_expression> p<1137> c<1131> s<1136> l<111:31> el<111:33>
n<12> u<1133> t<IntConst> p<1134> l<111:34> el<111:36>
n<> u<1134> t<Primary_literal> p<1135> c<1133> l<111:34> el<111:36>
n<> u<1135> t<Constant_primary> p<1136> c<1134> l<111:34> el<111:36>
n<> u<1136> t<Constant_expression> p<1137> c<1135> l<111:34> el<111:36>
n<> u<1137> t<Constant_range> p<1138> c<1132> l<111:31> el<111:36>
n<> u<1138> t<Packed_dimension> p<1139> c<1137> l<111:30> el<111:37>
n<> u<1139> t<Data_type> p<1140> c<1128> l<111:24> el<111:37>
n<> u<1140> t<Data_type_or_void> p<1144> c<1139> s<1143> l<111:24> el<111:37>
n<imm_31_12> u<1141> t<StringConst> p<1142> l<111:38> el<111:47>
n<> u<1142> t<Variable_decl_assignment> p<1143> c<1141> l<111:38> el<111:47>
n<> u<1143> t<List_of_variable_decl_assignments> p<1144> c<1142> l<111:38> el<111:47>
n<> u<1144> t<Struct_union_member> p<1169> c<1140> s<1161> l<111:24> el<111:48>
n<> u<1145> t<IntVec_TypeLogic> p<1156> s<1155> l<111:116> el<111:121>
n<4> u<1146> t<IntConst> p<1147> l<111:123> el<111:124>
n<> u<1147> t<Primary_literal> p<1148> c<1146> l<111:123> el<111:124>
n<> u<1148> t<Constant_primary> p<1149> c<1147> l<111:123> el<111:124>
n<> u<1149> t<Constant_expression> p<1154> c<1148> s<1153> l<111:123> el<111:124>
n<0> u<1150> t<IntConst> p<1151> l<111:125> el<111:126>
n<> u<1151> t<Primary_literal> p<1152> c<1150> l<111:125> el<111:126>
n<> u<1152> t<Constant_primary> p<1153> c<1151> l<111:125> el<111:126>
n<> u<1153> t<Constant_expression> p<1154> c<1152> l<111:125> el<111:126>
n<> u<1154> t<Constant_range> p<1155> c<1149> l<111:123> el<111:126>
n<> u<1155> t<Packed_dimension> p<1156> c<1154> l<111:122> el<111:127>
n<> u<1156> t<Data_type> p<1157> c<1145> l<111:116> el<111:127>
n<> u<1157> t<Data_type_or_void> p<1161> c<1156> s<1160> l<111:116> el<111:127>
n<rd> u<1158> t<StringConst> p<1159> l<111:128> el<111:130>
n<> u<1159> t<Variable_decl_assignment> p<1160> c<1158> l<111:128> el<111:130>
n<> u<1160> t<List_of_variable_decl_assignments> p<1161> c<1159> l<111:128> el<111:130>
n<> u<1161> t<Struct_union_member> p<1169> c<1157> s<1168> l<111:116> el<111:136>
n<op32_opcode_t> u<1162> t<StringConst> p<1163> l<111:159> el<111:172>
n<> u<1163> t<Data_type> p<1164> c<1162> l<111:159> el<111:172>
n<> u<1164> t<Data_type_or_void> p<1168> c<1163> s<1167> l<111:159> el<111:172>
n<opcode> u<1165> t<StringConst> p<1166> l<111:173> el<111:179>
n<> u<1166> t<Variable_decl_assignment> p<1167> c<1165> l<111:173> el<111:179>
n<> u<1167> t<List_of_variable_decl_assignments> p<1168> c<1166> l<111:173> el<111:179>
n<> u<1168> t<Struct_union_member> p<1169> c<1164> l<111:159> el<111:180>
n<> u<1169> t<Data_type> p<1171> c<1126> s<1170> l<111:9> el<111:181>
n<op32_u_t> u<1170> t<StringConst> p<1171> l<111:182> el<111:190>
n<> u<1171> t<Type_declaration> p<1172> c<1169> l<111:1> el<111:192>
n<> u<1172> t<Data_declaration> p<1173> c<1171> l<111:1> el<111:192>
n<> u<1173> t<Package_or_generate_item_declaration> p<1174> c<1172> l<111:1> el<111:192>
n<> u<1174> t<Package_item> p<1336> c<1173> s<1275> l<111:1> el<111:192>
n<> u<1175> t<Struct_keyword> p<1176> l<112:9> el<112:15>
n<> u<1176> t<Struct_union> p<1270> c<1175> s<1177> l<112:9> el<112:15>
n<> u<1177> t<Packed_keyword> p<1270> s<1194> l<112:16> el<112:22>
n<> u<1178> t<IntVec_TypeLogic> p<1189> s<1188> l<112:24> el<112:29>
n<20> u<1179> t<IntConst> p<1180> l<112:31> el<112:33>
n<> u<1180> t<Primary_literal> p<1181> c<1179> l<112:31> el<112:33>
n<> u<1181> t<Constant_primary> p<1182> c<1180> l<112:31> el<112:33>
n<> u<1182> t<Constant_expression> p<1187> c<1181> s<1186> l<112:31> el<112:33>
n<20> u<1183> t<IntConst> p<1184> l<112:34> el<112:36>
n<> u<1184> t<Primary_literal> p<1185> c<1183> l<112:34> el<112:36>
n<> u<1185> t<Constant_primary> p<1186> c<1184> l<112:34> el<112:36>
n<> u<1186> t<Constant_expression> p<1187> c<1185> l<112:34> el<112:36>
n<> u<1187> t<Constant_range> p<1188> c<1182> l<112:31> el<112:36>
n<> u<1188> t<Packed_dimension> p<1189> c<1187> l<112:30> el<112:37>
n<> u<1189> t<Data_type> p<1190> c<1178> l<112:24> el<112:37>
n<> u<1190> t<Data_type_or_void> p<1194> c<1189> s<1193> l<112:24> el<112:37>
n<imm_20> u<1191> t<StringConst> p<1192> l<112:38> el<112:44>
n<> u<1192> t<Variable_decl_assignment> p<1193> c<1191> l<112:38> el<112:44>
n<> u<1193> t<List_of_variable_decl_assignments> p<1194> c<1192> l<112:38> el<112:44>
n<> u<1194> t<Struct_union_member> p<1270> c<1190> s<1211> l<112:24> el<112:45>
n<> u<1195> t<IntVec_TypeLogic> p<1206> s<1205> l<112:46> el<112:51>
n<10> u<1196> t<IntConst> p<1197> l<112:53> el<112:55>
n<> u<1197> t<Primary_literal> p<1198> c<1196> l<112:53> el<112:55>
n<> u<1198> t<Constant_primary> p<1199> c<1197> l<112:53> el<112:55>
n<> u<1199> t<Constant_expression> p<1204> c<1198> s<1203> l<112:53> el<112:55>
n<1> u<1200> t<IntConst> p<1201> l<112:56> el<112:57>
n<> u<1201> t<Primary_literal> p<1202> c<1200> l<112:56> el<112:57>
n<> u<1202> t<Constant_primary> p<1203> c<1201> l<112:56> el<112:57>
n<> u<1203> t<Constant_expression> p<1204> c<1202> l<112:56> el<112:57>
n<> u<1204> t<Constant_range> p<1205> c<1199> l<112:53> el<112:57>
n<> u<1205> t<Packed_dimension> p<1206> c<1204> l<112:52> el<112:58>
n<> u<1206> t<Data_type> p<1207> c<1195> l<112:46> el<112:58>
n<> u<1207> t<Data_type_or_void> p<1211> c<1206> s<1210> l<112:46> el<112:58>
n<imm_10_1> u<1208> t<StringConst> p<1209> l<112:59> el<112:67>
n<> u<1209> t<Variable_decl_assignment> p<1210> c<1208> l<112:59> el<112:67>
n<> u<1210> t<List_of_variable_decl_assignments> p<1211> c<1209> l<112:59> el<112:67>
n<> u<1211> t<Struct_union_member> p<1270> c<1207> s<1228> l<112:46> el<112:68>
n<> u<1212> t<IntVec_TypeLogic> p<1223> s<1222> l<112:69> el<112:74>
n<11> u<1213> t<IntConst> p<1214> l<112:76> el<112:78>
n<> u<1214> t<Primary_literal> p<1215> c<1213> l<112:76> el<112:78>
n<> u<1215> t<Constant_primary> p<1216> c<1214> l<112:76> el<112:78>
n<> u<1216> t<Constant_expression> p<1221> c<1215> s<1220> l<112:76> el<112:78>
n<11> u<1217> t<IntConst> p<1218> l<112:79> el<112:81>
n<> u<1218> t<Primary_literal> p<1219> c<1217> l<112:79> el<112:81>
n<> u<1219> t<Constant_primary> p<1220> c<1218> l<112:79> el<112:81>
n<> u<1220> t<Constant_expression> p<1221> c<1219> l<112:79> el<112:81>
n<> u<1221> t<Constant_range> p<1222> c<1216> l<112:76> el<112:81>
n<> u<1222> t<Packed_dimension> p<1223> c<1221> l<112:75> el<112:82>
n<> u<1223> t<Data_type> p<1224> c<1212> l<112:69> el<112:82>
n<> u<1224> t<Data_type_or_void> p<1228> c<1223> s<1227> l<112:69> el<112:82>
n<imm_11> u<1225> t<StringConst> p<1226> l<112:83> el<112:89>
n<> u<1226> t<Variable_decl_assignment> p<1227> c<1225> l<112:83> el<112:89>
n<> u<1227> t<List_of_variable_decl_assignments> p<1228> c<1226> l<112:83> el<112:89>
n<> u<1228> t<Struct_union_member> p<1270> c<1224> s<1245> l<112:69> el<112:90>
n<> u<1229> t<IntVec_TypeLogic> p<1240> s<1239> l<112:91> el<112:96>
n<19> u<1230> t<IntConst> p<1231> l<112:98> el<112:100>
n<> u<1231> t<Primary_literal> p<1232> c<1230> l<112:98> el<112:100>
n<> u<1232> t<Constant_primary> p<1233> c<1231> l<112:98> el<112:100>
n<> u<1233> t<Constant_expression> p<1238> c<1232> s<1237> l<112:98> el<112:100>
n<12> u<1234> t<IntConst> p<1235> l<112:101> el<112:103>
n<> u<1235> t<Primary_literal> p<1236> c<1234> l<112:101> el<112:103>
n<> u<1236> t<Constant_primary> p<1237> c<1235> l<112:101> el<112:103>
n<> u<1237> t<Constant_expression> p<1238> c<1236> l<112:101> el<112:103>
n<> u<1238> t<Constant_range> p<1239> c<1233> l<112:98> el<112:103>
n<> u<1239> t<Packed_dimension> p<1240> c<1238> l<112:97> el<112:104>
n<> u<1240> t<Data_type> p<1241> c<1229> l<112:91> el<112:104>
n<> u<1241> t<Data_type_or_void> p<1245> c<1240> s<1244> l<112:91> el<112:104>
n<imm_19_12> u<1242> t<StringConst> p<1243> l<112:105> el<112:114>
n<> u<1243> t<Variable_decl_assignment> p<1244> c<1242> l<112:105> el<112:114>
n<> u<1244> t<List_of_variable_decl_assignments> p<1245> c<1243> l<112:105> el<112:114>
n<> u<1245> t<Struct_union_member> p<1270> c<1241> s<1262> l<112:91> el<112:115>
n<> u<1246> t<IntVec_TypeLogic> p<1257> s<1256> l<112:116> el<112:121>
n<4> u<1247> t<IntConst> p<1248> l<112:123> el<112:124>
n<> u<1248> t<Primary_literal> p<1249> c<1247> l<112:123> el<112:124>
n<> u<1249> t<Constant_primary> p<1250> c<1248> l<112:123> el<112:124>
n<> u<1250> t<Constant_expression> p<1255> c<1249> s<1254> l<112:123> el<112:124>
n<0> u<1251> t<IntConst> p<1252> l<112:125> el<112:126>
n<> u<1252> t<Primary_literal> p<1253> c<1251> l<112:125> el<112:126>
n<> u<1253> t<Constant_primary> p<1254> c<1252> l<112:125> el<112:126>
n<> u<1254> t<Constant_expression> p<1255> c<1253> l<112:125> el<112:126>
n<> u<1255> t<Constant_range> p<1256> c<1250> l<112:123> el<112:126>
n<> u<1256> t<Packed_dimension> p<1257> c<1255> l<112:122> el<112:127>
n<> u<1257> t<Data_type> p<1258> c<1246> l<112:116> el<112:127>
n<> u<1258> t<Data_type_or_void> p<1262> c<1257> s<1261> l<112:116> el<112:127>
n<rd> u<1259> t<StringConst> p<1260> l<112:128> el<112:130>
n<> u<1260> t<Variable_decl_assignment> p<1261> c<1259> l<112:128> el<112:130>
n<> u<1261> t<List_of_variable_decl_assignments> p<1262> c<1260> l<112:128> el<112:130>
n<> u<1262> t<Struct_union_member> p<1270> c<1258> s<1269> l<112:116> el<112:136>
n<op32_opcode_t> u<1263> t<StringConst> p<1264> l<112:159> el<112:172>
n<> u<1264> t<Data_type> p<1265> c<1263> l<112:159> el<112:172>
n<> u<1265> t<Data_type_or_void> p<1269> c<1264> s<1268> l<112:159> el<112:172>
n<opcode> u<1266> t<StringConst> p<1267> l<112:173> el<112:179>
n<> u<1267> t<Variable_decl_assignment> p<1268> c<1266> l<112:173> el<112:179>
n<> u<1268> t<List_of_variable_decl_assignments> p<1269> c<1267> l<112:173> el<112:179>
n<> u<1269> t<Struct_union_member> p<1270> c<1265> l<112:159> el<112:180>
n<> u<1270> t<Data_type> p<1272> c<1176> s<1271> l<112:9> el<112:181>
n<op32_j_t> u<1271> t<StringConst> p<1272> l<112:182> el<112:190>
n<> u<1272> t<Type_declaration> p<1273> c<1270> l<112:1> el<112:192>
n<> u<1273> t<Data_declaration> p<1274> c<1272> l<112:1> el<112:192>
n<> u<1274> t<Package_or_generate_item_declaration> p<1275> c<1273> l<112:1> el<112:192>
n<> u<1275> t<Package_item> p<1336> c<1274> s<1333> l<112:1> el<112:192>
n<> u<1276> t<Union_keyword> p<1277> l<115:9> el<115:14>
n<> u<1277> t<Struct_union> p<1328> c<1276> s<1278> l<115:9> el<115:14>
n<> u<1278> t<Packed_keyword> p<1328> s<1285> l<115:15> el<115:21>
n<op32_r4_t> u<1279> t<StringConst> p<1280> l<116:3> el<116:12>
n<> u<1280> t<Data_type> p<1281> c<1279> l<116:3> el<116:12>
n<> u<1281> t<Data_type_or_void> p<1285> c<1280> s<1284> l<116:3> el<116:12>
n<r4> u<1282> t<StringConst> p<1283> l<116:13> el<116:15>
n<> u<1283> t<Variable_decl_assignment> p<1284> c<1282> l<116:13> el<116:15>
n<> u<1284> t<List_of_variable_decl_assignments> p<1285> c<1283> l<116:13> el<116:15>
n<> u<1285> t<Struct_union_member> p<1328> c<1281> s<1292> l<116:3> el<116:16>
n<op32_r_t> u<1286> t<StringConst> p<1287> l<117:3> el<117:11>
n<> u<1287> t<Data_type> p<1288> c<1286> l<117:3> el<117:11>
n<> u<1288> t<Data_type_or_void> p<1292> c<1287> s<1291> l<117:3> el<117:11>
n<r> u<1289> t<StringConst> p<1290> l<117:13> el<117:14>
n<> u<1290> t<Variable_decl_assignment> p<1291> c<1289> l<117:13> el<117:14>
n<> u<1291> t<List_of_variable_decl_assignments> p<1292> c<1290> l<117:13> el<117:14>
n<> u<1292> t<Struct_union_member> p<1328> c<1288> s<1299> l<117:3> el<117:16>
n<op32_i_t> u<1293> t<StringConst> p<1294> l<118:3> el<118:11>
n<> u<1294> t<Data_type> p<1295> c<1293> l<118:3> el<118:11>
n<> u<1295> t<Data_type_or_void> p<1299> c<1294> s<1298> l<118:3> el<118:11>
n<i> u<1296> t<StringConst> p<1297> l<118:13> el<118:14>
n<> u<1297> t<Variable_decl_assignment> p<1298> c<1296> l<118:13> el<118:14>
n<> u<1298> t<List_of_variable_decl_assignments> p<1299> c<1297> l<118:13> el<118:14>
n<> u<1299> t<Struct_union_member> p<1328> c<1295> s<1306> l<118:3> el<118:16>
n<op32_s_t> u<1300> t<StringConst> p<1301> l<119:3> el<119:11>
n<> u<1301> t<Data_type> p<1302> c<1300> l<119:3> el<119:11>
n<> u<1302> t<Data_type_or_void> p<1306> c<1301> s<1305> l<119:3> el<119:11>
n<s> u<1303> t<StringConst> p<1304> l<119:13> el<119:14>
n<> u<1304> t<Variable_decl_assignment> p<1305> c<1303> l<119:13> el<119:14>
n<> u<1305> t<List_of_variable_decl_assignments> p<1306> c<1304> l<119:13> el<119:14>
n<> u<1306> t<Struct_union_member> p<1328> c<1302> s<1313> l<119:3> el<119:16>
n<op32_b_t> u<1307> t<StringConst> p<1308> l<120:3> el<120:11>
n<> u<1308> t<Data_type> p<1309> c<1307> l<120:3> el<120:11>
n<> u<1309> t<Data_type_or_void> p<1313> c<1308> s<1312> l<120:3> el<120:11>
n<b> u<1310> t<StringConst> p<1311> l<120:13> el<120:14>
n<> u<1311> t<Variable_decl_assignment> p<1312> c<1310> l<120:13> el<120:14>
n<> u<1312> t<List_of_variable_decl_assignments> p<1313> c<1311> l<120:13> el<120:14>
n<> u<1313> t<Struct_union_member> p<1328> c<1309> s<1320> l<120:3> el<120:16>
n<op32_u_t> u<1314> t<StringConst> p<1315> l<121:3> el<121:11>
n<> u<1315> t<Data_type> p<1316> c<1314> l<121:3> el<121:11>
n<> u<1316> t<Data_type_or_void> p<1320> c<1315> s<1319> l<121:3> el<121:11>
n<u> u<1317> t<StringConst> p<1318> l<121:13> el<121:14>
n<> u<1318> t<Variable_decl_assignment> p<1319> c<1317> l<121:13> el<121:14>
n<> u<1319> t<List_of_variable_decl_assignments> p<1320> c<1318> l<121:13> el<121:14>
n<> u<1320> t<Struct_union_member> p<1328> c<1316> s<1327> l<121:3> el<121:16>
n<op32_j_t> u<1321> t<StringConst> p<1322> l<122:3> el<122:11>
n<> u<1322> t<Data_type> p<1323> c<1321> l<122:3> el<122:11>
n<> u<1323> t<Data_type_or_void> p<1327> c<1322> s<1326> l<122:3> el<122:11>
n<j> u<1324> t<StringConst> p<1325> l<122:13> el<122:14>
n<> u<1325> t<Variable_decl_assignment> p<1326> c<1324> l<122:13> el<122:14>
n<> u<1326> t<List_of_variable_decl_assignments> p<1327> c<1325> l<122:13> el<122:14>
n<> u<1327> t<Struct_union_member> p<1328> c<1323> l<122:3> el<122:16>
n<> u<1328> t<Data_type> p<1330> c<1277> s<1329> l<115:9> el<123:2>
n<op32_t> u<1329> t<StringConst> p<1330> l<123:3> el<123:9>
n<> u<1330> t<Type_declaration> p<1331> c<1328> l<115:1> el<123:10>
n<> u<1331> t<Data_declaration> p<1332> c<1330> l<115:1> el<123:10>
n<> u<1332> t<Package_or_generate_item_declaration> p<1333> c<1331> l<115:1> el<123:10>
n<> u<1333> t<Package_item> p<1336> c<1332> s<1335> l<115:1> el<123:10>
n<riscv_isa_pkg> u<1334> t<StringConst> p<1336> l<125:13> el<125:26>
n<> u<1335> t<ENDPACKAGE> p<1336> s<1334> l<125:1> el<125:11>
n<> u<1336> t<Package_declaration> p<1337> c<2> l<19:1> el<125:26>
n<> u<1337> t<Description> p<1577> c<1336> s<1576> l<19:1> el<125:26>
n<module> u<1338> t<Module_keyword> p<1464> s<1339> l<145:1> el<145:7>
n<r5p_lsu> u<1339> t<StringConst> p<1464> s<1342> l<145:8> el<145:15>
n<riscv_isa_pkg> u<1340> t<StringConst> p<1341> l<146:10> el<146:23>
n<> u<1341> t<Package_import_item> p<1342> c<1340> l<146:10> el<146:26>
n<> u<1342> t<Package_import_declaration> p<1464> c<1341> s<1463> l<146:3> el<146:27>
n<> u<1343> t<PortDir_Inp> p<1364> s<1363> l<149:3> el<149:8>
n<> u<1344> t<IntVec_TypeLogic> p<1361> s<1360> l<149:10> el<149:15>
n<32> u<1345> t<IntConst> p<1346> l<149:17> el<149:19>
n<> u<1346> t<Primary_literal> p<1347> c<1345> l<149:17> el<149:19>
n<> u<1347> t<Constant_primary> p<1348> c<1346> l<149:17> el<149:19>
n<> u<1348> t<Constant_expression> p<1354> c<1347> s<1353> l<149:17> el<149:19>
n<1> u<1349> t<IntConst> p<1350> l<149:20> el<149:21>
n<> u<1350> t<Primary_literal> p<1351> c<1349> l<149:20> el<149:21>
n<> u<1351> t<Constant_primary> p<1352> c<1350> l<149:20> el<149:21>
n<> u<1352> t<Constant_expression> p<1354> c<1351> l<149:20> el<149:21>
n<> u<1353> t<BinOp_Minus> p<1354> s<1352> l<149:19> el<149:20>
n<> u<1354> t<Constant_expression> p<1359> c<1348> s<1358> l<149:17> el<149:21>
n<0> u<1355> t<IntConst> p<1356> l<149:22> el<149:23>
n<> u<1356> t<Primary_literal> p<1357> c<1355> l<149:22> el<149:23>
n<> u<1357> t<Constant_primary> p<1358> c<1356> l<149:22> el<149:23>
n<> u<1358> t<Constant_expression> p<1359> c<1357> l<149:22> el<149:23>
n<> u<1359> t<Constant_range> p<1360> c<1354> l<149:17> el<149:23>
n<> u<1360> t<Packed_dimension> p<1361> c<1359> l<149:16> el<149:24>
n<> u<1361> t<Data_type> p<1362> c<1344> l<149:10> el<149:24>
n<> u<1362> t<Data_type_or_implicit> p<1363> c<1361> l<149:10> el<149:24>
n<> u<1363> t<Net_port_type> p<1364> c<1362> l<149:10> el<149:24>
n<> u<1364> t<Net_port_header> p<1366> c<1343> s<1365> l<149:3> el<149:24>
n<ins> u<1365> t<StringConst> p<1366> l<149:25> el<149:28>
n<> u<1366> t<Ansi_port_declaration> p<1463> c<1364> s<1390> l<149:3> el<149:28>
n<> u<1367> t<PortDir_Out> p<1388> s<1387> l<151:3> el<151:9>
n<> u<1368> t<IntVec_TypeLogic> p<1385> s<1384> l<151:10> el<151:15>
n<5> u<1369> t<IntConst> p<1370> l<151:18> el<151:19>
n<> u<1370> t<Primary_literal> p<1371> c<1369> l<151:18> el<151:19>
n<> u<1371> t<Constant_primary> p<1372> c<1370> l<151:18> el<151:19>
n<> u<1372> t<Constant_expression> p<1378> c<1371> s<1377> l<151:18> el<151:19>
n<1> u<1373> t<IntConst> p<1374> l<151:20> el<151:21>
n<> u<1374> t<Primary_literal> p<1375> c<1373> l<151:20> el<151:21>
n<> u<1375> t<Constant_primary> p<1376> c<1374> l<151:20> el<151:21>
n<> u<1376> t<Constant_expression> p<1378> c<1375> l<151:20> el<151:21>
n<> u<1377> t<BinOp_Minus> p<1378> s<1376> l<151:19> el<151:20>
n<> u<1378> t<Constant_expression> p<1383> c<1372> s<1382> l<151:18> el<151:21>
n<0> u<1379> t<IntConst> p<1380> l<151:22> el<151:23>
n<> u<1380> t<Primary_literal> p<1381> c<1379> l<151:22> el<151:23>
n<> u<1381> t<Constant_primary> p<1382> c<1380> l<151:22> el<151:23>
n<> u<1382> t<Constant_expression> p<1383> c<1381> l<151:22> el<151:23>
n<> u<1383> t<Constant_range> p<1384> c<1378> l<151:18> el<151:23>
n<> u<1384> t<Packed_dimension> p<1385> c<1383> l<151:17> el<151:24>
n<> u<1385> t<Data_type> p<1386> c<1368> l<151:10> el<151:24>
n<> u<1386> t<Data_type_or_implicit> p<1387> c<1385> l<151:10> el<151:24>
n<> u<1387> t<Net_port_type> p<1388> c<1386> l<151:10> el<151:24>
n<> u<1388> t<Net_port_header> p<1390> c<1367> s<1389> l<151:3> el<151:24>
n<rd> u<1389> t<StringConst> p<1390> l<151:25> el<151:27>
n<> u<1390> t<Ansi_port_declaration> p<1463> c<1388> s<1414> l<151:3> el<151:27>
n<> u<1391> t<PortDir_Out> p<1412> s<1411> l<152:3> el<152:9>
n<> u<1392> t<IntVec_TypeLogic> p<1409> s<1408> l<152:10> el<152:15>
n<5> u<1393> t<IntConst> p<1394> l<152:18> el<152:19>
n<> u<1394> t<Primary_literal> p<1395> c<1393> l<152:18> el<152:19>
n<> u<1395> t<Constant_primary> p<1396> c<1394> l<152:18> el<152:19>
n<> u<1396> t<Constant_expression> p<1402> c<1395> s<1401> l<152:18> el<152:19>
n<1> u<1397> t<IntConst> p<1398> l<152:20> el<152:21>
n<> u<1398> t<Primary_literal> p<1399> c<1397> l<152:20> el<152:21>
n<> u<1399> t<Constant_primary> p<1400> c<1398> l<152:20> el<152:21>
n<> u<1400> t<Constant_expression> p<1402> c<1399> l<152:20> el<152:21>
n<> u<1401> t<BinOp_Minus> p<1402> s<1400> l<152:19> el<152:20>
n<> u<1402> t<Constant_expression> p<1407> c<1396> s<1406> l<152:18> el<152:21>
n<0> u<1403> t<IntConst> p<1404> l<152:22> el<152:23>
n<> u<1404> t<Primary_literal> p<1405> c<1403> l<152:22> el<152:23>
n<> u<1405> t<Constant_primary> p<1406> c<1404> l<152:22> el<152:23>
n<> u<1406> t<Constant_expression> p<1407> c<1405> l<152:22> el<152:23>
n<> u<1407> t<Constant_range> p<1408> c<1402> l<152:18> el<152:23>
n<> u<1408> t<Packed_dimension> p<1409> c<1407> l<152:17> el<152:24>
n<> u<1409> t<Data_type> p<1410> c<1392> l<152:10> el<152:24>
n<> u<1410> t<Data_type_or_implicit> p<1411> c<1409> l<152:10> el<152:24>
n<> u<1411> t<Net_port_type> p<1412> c<1410> l<152:10> el<152:24>
n<> u<1412> t<Net_port_header> p<1414> c<1391> s<1413> l<152:3> el<152:24>
n<rs1> u<1413> t<StringConst> p<1414> l<152:25> el<152:28>
n<> u<1414> t<Ansi_port_declaration> p<1463> c<1412> s<1438> l<152:3> el<152:28>
n<> u<1415> t<PortDir_Out> p<1436> s<1435> l<153:3> el<153:9>
n<> u<1416> t<IntVec_TypeLogic> p<1433> s<1432> l<153:10> el<153:15>
n<5> u<1417> t<IntConst> p<1418> l<153:18> el<153:19>
n<> u<1418> t<Primary_literal> p<1419> c<1417> l<153:18> el<153:19>
n<> u<1419> t<Constant_primary> p<1420> c<1418> l<153:18> el<153:19>
n<> u<1420> t<Constant_expression> p<1426> c<1419> s<1425> l<153:18> el<153:19>
n<1> u<1421> t<IntConst> p<1422> l<153:20> el<153:21>
n<> u<1422> t<Primary_literal> p<1423> c<1421> l<153:20> el<153:21>
n<> u<1423> t<Constant_primary> p<1424> c<1422> l<153:20> el<153:21>
n<> u<1424> t<Constant_expression> p<1426> c<1423> l<153:20> el<153:21>
n<> u<1425> t<BinOp_Minus> p<1426> s<1424> l<153:19> el<153:20>
n<> u<1426> t<Constant_expression> p<1431> c<1420> s<1430> l<153:18> el<153:21>
n<0> u<1427> t<IntConst> p<1428> l<153:22> el<153:23>
n<> u<1428> t<Primary_literal> p<1429> c<1427> l<153:22> el<153:23>
n<> u<1429> t<Constant_primary> p<1430> c<1428> l<153:22> el<153:23>
n<> u<1430> t<Constant_expression> p<1431> c<1429> l<153:22> el<153:23>
n<> u<1431> t<Constant_range> p<1432> c<1426> l<153:18> el<153:23>
n<> u<1432> t<Packed_dimension> p<1433> c<1431> l<153:17> el<153:24>
n<> u<1433> t<Data_type> p<1434> c<1416> l<153:10> el<153:24>
n<> u<1434> t<Data_type_or_implicit> p<1435> c<1433> l<153:10> el<153:24>
n<> u<1435> t<Net_port_type> p<1436> c<1434> l<153:10> el<153:24>
n<> u<1436> t<Net_port_header> p<1438> c<1415> s<1437> l<153:3> el<153:24>
n<rs2> u<1437> t<StringConst> p<1438> l<153:25> el<153:28>
n<> u<1438> t<Ansi_port_declaration> p<1463> c<1436> s<1462> l<153:3> el<153:28>
n<> u<1439> t<PortDir_Out> p<1460> s<1459> l<154:3> el<154:9>
n<> u<1440> t<IntVec_TypeLogic> p<1457> s<1456> l<154:10> el<154:15>
n<12> u<1441> t<IntConst> p<1442> l<154:17> el<154:19>
n<> u<1442> t<Primary_literal> p<1443> c<1441> l<154:17> el<154:19>
n<> u<1443> t<Constant_primary> p<1444> c<1442> l<154:17> el<154:19>
n<> u<1444> t<Constant_expression> p<1450> c<1443> s<1449> l<154:17> el<154:19>
n<1> u<1445> t<IntConst> p<1446> l<154:20> el<154:21>
n<> u<1446> t<Primary_literal> p<1447> c<1445> l<154:20> el<154:21>
n<> u<1447> t<Constant_primary> p<1448> c<1446> l<154:20> el<154:21>
n<> u<1448> t<Constant_expression> p<1450> c<1447> l<154:20> el<154:21>
n<> u<1449> t<BinOp_Minus> p<1450> s<1448> l<154:19> el<154:20>
n<> u<1450> t<Constant_expression> p<1455> c<1444> s<1454> l<154:17> el<154:21>
n<0> u<1451> t<IntConst> p<1452> l<154:22> el<154:23>
n<> u<1452> t<Primary_literal> p<1453> c<1451> l<154:22> el<154:23>
n<> u<1453> t<Constant_primary> p<1454> c<1452> l<154:22> el<154:23>
n<> u<1454> t<Constant_expression> p<1455> c<1453> l<154:22> el<154:23>
n<> u<1455> t<Constant_range> p<1456> c<1450> l<154:17> el<154:23>
n<> u<1456> t<Packed_dimension> p<1457> c<1455> l<154:16> el<154:24>
n<> u<1457> t<Data_type> p<1458> c<1440> l<154:10> el<154:24>
n<> u<1458> t<Data_type_or_implicit> p<1459> c<1457> l<154:10> el<154:24>
n<> u<1459> t<Net_port_type> p<1460> c<1458> l<154:10> el<154:24>
n<> u<1460> t<Net_port_header> p<1462> c<1439> s<1461> l<154:3> el<154:24>
n<imm> u<1461> t<StringConst> p<1462> l<154:25> el<154:28>
n<> u<1462> t<Ansi_port_declaration> p<1463> c<1460> l<154:3> el<154:28>
n<> u<1463> t<List_of_port_declarations> p<1464> c<1366> l<147:1> el<155:2>
n<> u<1464> t<Module_ansi_header> p<1575> c<1338> s<1474> l<145:1> el<155:3>
n<op32_t> u<1465> t<StringConst> p<1469> s<1468> l<157:1> el<157:7>
n<dec> u<1466> t<StringConst> p<1467> l<157:8> el<157:11>
n<> u<1467> t<Net_decl_assignment> p<1468> c<1466> l<157:8> el<157:11>
n<> u<1468> t<List_of_net_decl_assignments> p<1469> c<1467> l<157:8> el<157:11>
n<> u<1469> t<Net_declaration> p<1470> c<1465> l<157:1> el<157:12>
n<> u<1470> t<Package_or_generate_item_declaration> p<1471> c<1469> l<157:1> el<157:12>
n<> u<1471> t<Module_or_generate_item_declaration> p<1472> c<1470> l<157:1> el<157:12>
n<> u<1472> t<Module_common_item> p<1473> c<1471> l<157:1> el<157:12>
n<> u<1473> t<Module_or_generate_item> p<1474> c<1472> l<157:1> el<157:12>
n<> u<1474> t<Non_port_module_item> p<1575> c<1473> s<1496> l<157:1> el<157:12>
n<dec> u<1475> t<StringConst> p<1476> l<159:8> el<159:11>
n<> u<1476> t<Ps_or_hierarchical_identifier> p<1479> c<1475> s<1478> l<159:8> el<159:11>
n<> u<1477> t<Constant_bit_select> p<1478> l<159:12> el<159:12>
n<> u<1478> t<Constant_select> p<1479> c<1477> l<159:12> el<159:12>
n<> u<1479> t<Net_lvalue> p<1491> c<1476> s<1490> l<159:8> el<159:11>
n<op32_t> u<1480> t<StringConst> p<1481> l<159:14> el<159:20>
n<> u<1481> t<Ps_type_identifier> p<1482> c<1480> l<159:14> el<159:20>
n<> u<1482> t<Simple_type> p<1483> c<1481> l<159:14> el<159:20>
n<> u<1483> t<Casting_type> p<1488> c<1482> s<1487> l<159:14> el<159:20>
n<ins> u<1484> t<StringConst> p<1485> l<159:22> el<159:25>
n<> u<1485> t<Primary_literal> p<1486> c<1484> l<159:22> el<159:25>
n<> u<1486> t<Primary> p<1487> c<1485> l<159:22> el<159:25>
n<> u<1487> t<Expression> p<1488> c<1486> l<159:22> el<159:25>
n<> u<1488> t<Cast> p<1489> c<1483> l<159:14> el<159:26>
n<> u<1489> t<Primary> p<1490> c<1488> l<159:14> el<159:26>
n<> u<1490> t<Expression> p<1491> c<1489> l<159:14> el<159:26>
n<> u<1491> t<Net_assignment> p<1492> c<1479> l<159:8> el<159:26>
n<> u<1492> t<List_of_net_assignments> p<1493> c<1491> l<159:8> el<159:26>
n<> u<1493> t<Continuous_assign> p<1494> c<1492> l<159:1> el<159:27>
n<> u<1494> t<Module_common_item> p<1495> c<1493> l<159:1> el<159:27>
n<> u<1495> t<Module_or_generate_item> p<1496> c<1494> l<159:1> el<159:27>
n<> u<1496> t<Non_port_module_item> p<1575> c<1495> s<1515> l<159:1> el<159:27>
n<rd> u<1497> t<StringConst> p<1498> l<161:8> el<161:10>
n<> u<1498> t<Ps_or_hierarchical_identifier> p<1501> c<1497> s<1500> l<161:8> el<161:10>
n<> u<1499> t<Constant_bit_select> p<1500> l<161:12> el<161:12>
n<> u<1500> t<Constant_select> p<1501> c<1499> l<161:12> el<161:12>
n<> u<1501> t<Net_lvalue> p<1510> c<1498> s<1509> l<161:8> el<161:10>
n<dec> u<1502> t<StringConst> p<1507> s<1503> l<161:14> el<161:17>
n<r> u<1503> t<StringConst> p<1507> s<1504> l<161:18> el<161:19>
n<rd> u<1504> t<StringConst> p<1507> s<1506> l<161:20> el<161:22>
n<> u<1505> t<Bit_select> p<1506> l<161:23> el<161:23>
n<> u<1506> t<Select> p<1507> c<1505> l<161:23> el<161:23>
n<> u<1507> t<Complex_func_call> p<1508> c<1502> l<161:14> el<161:22>
n<> u<1508> t<Primary> p<1509> c<1507> l<161:14> el<161:22>
n<> u<1509> t<Expression> p<1510> c<1508> l<161:14> el<161:22>
n<> u<1510> t<Net_assignment> p<1511> c<1501> l<161:8> el<161:22>
n<> u<1511> t<List_of_net_assignments> p<1512> c<1510> l<161:8> el<161:22>
n<> u<1512> t<Continuous_assign> p<1513> c<1511> l<161:1> el<161:24>
n<> u<1513> t<Module_common_item> p<1514> c<1512> l<161:1> el<161:24>
n<> u<1514> t<Module_or_generate_item> p<1515> c<1513> l<161:1> el<161:24>
n<> u<1515> t<Non_port_module_item> p<1575> c<1514> s<1534> l<161:1> el<161:24>
n<rs1> u<1516> t<StringConst> p<1517> l<162:8> el<162:11>
n<> u<1517> t<Ps_or_hierarchical_identifier> p<1520> c<1516> s<1519> l<162:8> el<162:11>
n<> u<1518> t<Constant_bit_select> p<1519> l<162:12> el<162:12>
n<> u<1519> t<Constant_select> p<1520> c<1518> l<162:12> el<162:12>
n<> u<1520> t<Net_lvalue> p<1529> c<1517> s<1528> l<162:8> el<162:11>
n<dec> u<1521> t<StringConst> p<1526> s<1522> l<162:14> el<162:17>
n<r> u<1522> t<StringConst> p<1526> s<1523> l<162:18> el<162:19>
n<rs1> u<1523> t<StringConst> p<1526> s<1525> l<162:20> el<162:23>
n<> u<1524> t<Bit_select> p<1525> l<162:23> el<162:23>
n<> u<1525> t<Select> p<1526> c<1524> l<162:23> el<162:23>
n<> u<1526> t<Complex_func_call> p<1527> c<1521> l<162:14> el<162:23>
n<> u<1527> t<Primary> p<1528> c<1526> l<162:14> el<162:23>
n<> u<1528> t<Expression> p<1529> c<1527> l<162:14> el<162:23>
n<> u<1529> t<Net_assignment> p<1530> c<1520> l<162:8> el<162:23>
n<> u<1530> t<List_of_net_assignments> p<1531> c<1529> l<162:8> el<162:23>
n<> u<1531> t<Continuous_assign> p<1532> c<1530> l<162:1> el<162:24>
n<> u<1532> t<Module_common_item> p<1533> c<1531> l<162:1> el<162:24>
n<> u<1533> t<Module_or_generate_item> p<1534> c<1532> l<162:1> el<162:24>
n<> u<1534> t<Non_port_module_item> p<1575> c<1533> s<1553> l<162:1> el<162:24>
n<rs2> u<1535> t<StringConst> p<1536> l<163:8> el<163:11>
n<> u<1536> t<Ps_or_hierarchical_identifier> p<1539> c<1535> s<1538> l<163:8> el<163:11>
n<> u<1537> t<Constant_bit_select> p<1538> l<163:12> el<163:12>
n<> u<1538> t<Constant_select> p<1539> c<1537> l<163:12> el<163:12>
n<> u<1539> t<Net_lvalue> p<1548> c<1536> s<1547> l<163:8> el<163:11>
n<dec> u<1540> t<StringConst> p<1545> s<1541> l<163:14> el<163:17>
n<r> u<1541> t<StringConst> p<1545> s<1542> l<163:18> el<163:19>
n<rs2> u<1542> t<StringConst> p<1545> s<1544> l<163:20> el<163:23>
n<> u<1543> t<Bit_select> p<1544> l<163:23> el<163:23>
n<> u<1544> t<Select> p<1545> c<1543> l<163:23> el<163:23>
n<> u<1545> t<Complex_func_call> p<1546> c<1540> l<163:14> el<163:23>
n<> u<1546> t<Primary> p<1547> c<1545> l<163:14> el<163:23>
n<> u<1547> t<Expression> p<1548> c<1546> l<163:14> el<163:23>
n<> u<1548> t<Net_assignment> p<1549> c<1539> l<163:8> el<163:23>
n<> u<1549> t<List_of_net_assignments> p<1550> c<1548> l<163:8> el<163:23>
n<> u<1550> t<Continuous_assign> p<1551> c<1549> l<163:1> el<163:24>
n<> u<1551> t<Module_common_item> p<1552> c<1550> l<163:1> el<163:24>
n<> u<1552> t<Module_or_generate_item> p<1553> c<1551> l<163:1> el<163:24>
n<> u<1553> t<Non_port_module_item> p<1575> c<1552> s<1572> l<163:1> el<163:24>
n<imm> u<1554> t<StringConst> p<1555> l<164:8> el<164:11>
n<> u<1555> t<Ps_or_hierarchical_identifier> p<1558> c<1554> s<1557> l<164:8> el<164:11>
n<> u<1556> t<Constant_bit_select> p<1557> l<164:12> el<164:12>
n<> u<1557> t<Constant_select> p<1558> c<1556> l<164:12> el<164:12>
n<> u<1558> t<Net_lvalue> p<1567> c<1555> s<1566> l<164:8> el<164:11>
n<dec> u<1559> t<StringConst> p<1564> s<1560> l<164:14> el<164:17>
n<i> u<1560> t<StringConst> p<1564> s<1561> l<164:18> el<164:19>
n<imm_11_0> u<1561> t<StringConst> p<1564> s<1563> l<164:20> el<164:28>
n<> u<1562> t<Bit_select> p<1563> l<164:28> el<164:28>
n<> u<1563> t<Select> p<1564> c<1562> l<164:28> el<164:28>
n<> u<1564> t<Complex_func_call> p<1565> c<1559> l<164:14> el<164:28>
n<> u<1565> t<Primary> p<1566> c<1564> l<164:14> el<164:28>
n<> u<1566> t<Expression> p<1567> c<1565> l<164:14> el<164:28>
n<> u<1567> t<Net_assignment> p<1568> c<1558> l<164:8> el<164:28>
n<> u<1568> t<List_of_net_assignments> p<1569> c<1567> l<164:8> el<164:28>
n<> u<1569> t<Continuous_assign> p<1570> c<1568> l<164:1> el<164:29>
n<> u<1570> t<Module_common_item> p<1571> c<1569> l<164:1> el<164:29>
n<> u<1571> t<Module_or_generate_item> p<1572> c<1570> l<164:1> el<164:29>
n<> u<1572> t<Non_port_module_item> p<1575> c<1571> s<1574> l<164:1> el<164:29>
n<r5p_lsu> u<1573> t<StringConst> p<1575> l<166:12> el<166:19>
n<> u<1574> t<ENDMODULE> p<1575> s<1573> l<166:1> el<166:10>
n<> u<1575> t<Module_declaration> p<1576> c<1464> l<145:1> el<166:19>
n<> u<1576> t<Description> p<1577> c<1575> l<145:1> el<166:19>
n<> u<1577> t<Source_text> p<1578> c<1337> l<19:1> el<166:19>
n<> u<1578> t<Top_level_rule> c<1> l<19:1> el<169:1>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/UnionCast/dut.sv:19:1: No timescale set for "riscv_isa_pkg".
[WRN:PA0205] ${SURELOG_DIR}/tests/UnionCast/dut.sv:145:1: No timescale set for "r5p_lsu".
[INF:CP0300] Compilation...
[INF:CP0301] ${SURELOG_DIR}/tests/UnionCast/dut.sv:19:1: Compile package "riscv_isa_pkg".
[INF:CP0303] ${SURELOG_DIR}/tests/UnionCast/dut.sv:145:1: Compile module "work@r5p_lsu".
[INF:EL0526] Design Elaboration...
[NTE:EL0503] ${SURELOG_DIR}/tests/UnionCast/dut.sv:145:1: Top level module "work@r5p_lsu".
[NTE:EL0508] Nb Top level modules: 1.
[NTE:EL0509] Max instance depth: 1.
[NTE:EL0510] Nb instances: 1.
[NTE:EL0511] Nb leaf instances: 1.
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
assignment                                             4
case_item                                              4
case_stmt                                              2
constant                                             629
cont_assign                                            6
design                                                 1
enum_const                                           342
enum_typespec                                         17
function                                               2
hier_path                                              4
import_typespec                                        1
int_typespec                                           6
int_var                                                6
io_decl                                                2
logic_net                                             11
logic_typespec                                       152
module_inst                                            6
operation                                             41
package                                                2
packed_array_typespec                                  2
port                                                  10
range                                                159
ref_obj                                               40
ref_typespec                                         221
struct_typespec                                       30
sys_func_call                                          4
typespec_member                                      162
union_typespec                                         3
union_var                                              1
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...
=== UHDM Object Stats Begin (Elaborated Model) ===
assignment                                            10
case_item                                             10
case_stmt                                              5
constant                                             629
cont_assign                                           11
design                                                 1
enum_const                                           342
enum_typespec                                         17
function                                               5
hier_path                                              8
import_typespec                                        1
int_typespec                                           6
int_var                                                6
io_decl                                                5
logic_net                                             11
logic_typespec                                       152
module_inst                                            6
operation                                             42
package                                                2
packed_array_typespec                                  2
port                                                  15
range                                                159
ref_obj                                               72
ref_typespec                                         230
struct_typespec                                       30
sys_func_call                                          4
typespec_member                                      162
union_typespec                                         3
union_var                                              1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/UnionCast/slpp_all/surelog.uhdm ...
[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/UnionCast/slpp_all/checker/surelog.chk.html ...
[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/UnionCast/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
design: (work@r5p_lsu)
|vpiElaborated:1
|vpiName:work@r5p_lsu
|uhdmallPackages:
\_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiParent:
  \_design: (work@r5p_lsu)
  |vpiName:riscv_isa_pkg
  |vpiFullName:riscv_isa_pkg::
  |vpiTypedef:
  \_enum_typespec: (riscv_isa_pkg::fn3_alu_et), line:57:1, endln:66:14
    |vpiParent:
    \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
    |vpiName:riscv_isa_pkg::fn3_alu_et
    |vpiInstance:
    \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
    |vpiBaseTypespec:
    \_ref_typespec: (riscv_isa_pkg::riscv_isa_pkg::fn3_alu_et)
      |vpiParent:
      \_enum_typespec: (riscv_isa_pkg::fn3_alu_et), line:57:1, endln:66:14
      |vpiFullName:riscv_isa_pkg::riscv_isa_pkg::fn3_alu_et
      |vpiActual:
      \_logic_typespec: , line:57:14, endln:57:38
    |vpiEnumConst:
    \_enum_const: (ADD), line:58:3, endln:58:17
      |vpiParent:
      \_enum_typespec: (riscv_isa_pkg::fn3_alu_et), line:57:1, endln:66:14
      |vpiName:ADD
      |BIN:000
      |vpiDecompile:3'b000
      |vpiSize:3
    |vpiEnumConst:
    \_enum_const: (SL), line:59:3, endln:59:17
      |vpiParent:
      \_enum_typespec: (riscv_isa_pkg::fn3_alu_et), line:57:1, endln:66:14
      |vpiName:SL
      |BIN:001
      |vpiDecompile:3'b001
      |vpiSize:3
    |vpiEnumConst:
    \_enum_const: (SLT), line:60:3, endln:60:17
      |vpiParent:
      \_enum_typespec: (riscv_isa_pkg::fn3_alu_et), line:57:1, endln:66:14
      |vpiName:SLT
      |BIN:010
      |vpiDecompile:3'b010
      |vpiSize:3
    |vpiEnumConst:
    \_enum_const: (SLTU), line:61:3, endln:61:17
      |vpiParent:
      \_enum_typespec: (riscv_isa_pkg::fn3_alu_et), line:57:1, endln:66:14
      |vpiName:SLTU
      |BIN:011
      |vpiDecompile:3'b011
      |vpiSize:3
    |vpiEnumConst:
    \_enum_const: (XOR), line:62:3, endln:62:17
      |vpiParent:
      \_enum_typespec: (riscv_isa_pkg::fn3_alu_et), line:57:1, endln:66:14
      |vpiName:XOR
      |BIN:100
      |vpiDecompile:3'b100
      |vpiSize:3
    |vpiEnumConst:
    \_enum_const: (SR), line:63:3, endln:63:17
      |vpiParent:
      \_enum_typespec: (riscv_isa_pkg::fn3_alu_et), line:57:1, endln:66:14
      |vpiName:SR
      |BIN:101
      |vpiDecompile:3'b101
      |vpiSize:3
    |vpiEnumConst:
    \_enum_const: (OR), line:64:3, endln:64:17
      |vpiParent:
      \_enum_typespec: (riscv_isa_pkg::fn3_alu_et), line:57:1, endln:66:14
      |vpiName:OR
      |BIN:110
      |vpiDecompile:3'b110
      |vpiSize:3
    |vpiEnumConst:
    \_enum_const: (AND), line:65:3, endln:65:17
      |vpiParent:
      \_enum_typespec: (riscv_isa_pkg::fn3_alu_et), line:57:1, endln:66:14
      |vpiName:AND
      |BIN:111
      |vpiDecompile:3'b111
      |vpiSize:3
  |vpiTypedef:
  \_enum_typespec: (riscv_isa_pkg::fn3_bru_et), line:94:1, endln:103:14
    |vpiParent:
    \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
    |vpiName:riscv_isa_pkg::fn3_bru_et
    |vpiInstance:
    \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
    |vpiBaseTypespec:
    \_ref_typespec: (riscv_isa_pkg::riscv_isa_pkg::fn3_bru_et)
      |vpiParent:
      \_enum_typespec: (riscv_isa_pkg::fn3_bru_et), line:94:1, endln:103:14
      |vpiFullName:riscv_isa_pkg::riscv_isa_pkg::fn3_bru_et
      |vpiActual:
      \_logic_typespec: , line:94:14, endln:94:38
    |vpiEnumConst:
    \_enum_const: (BEQ), line:95:3, endln:95:16
      |vpiParent:
      \_enum_typespec: (riscv_isa_pkg::fn3_bru_et), line:94:1, endln:103:14
      |vpiName:BEQ
      |BIN:000
      |vpiDecompile:3'b000
      |vpiSize:3
    |vpiEnumConst:
    \_enum_const: (BNE), line:96:3, endln:96:16
      |vpiParent:
      \_enum_typespec: (riscv_isa_pkg::fn3_bru_et), line:94:1, endln:103:14
      |vpiName:BNE
      |BIN:001
      |vpiDecompile:3'b001
      |vpiSize:3
    |vpiEnumConst:
    \_enum_const: (BLT), line:99:3, endln:99:16
      |vpiParent:
      \_enum_typespec: (riscv_isa_pkg::fn3_bru_et), line:94:1, endln:103:14
      |vpiName:BLT
      |BIN:100
      |vpiDecompile:3'b100
      |vpiSize:3
    |vpiEnumConst:
    \_enum_const: (BGE), line:100:3, endln:100:16
      |vpiParent:
      \_enum_typespec: (riscv_isa_pkg::fn3_bru_et), line:94:1, endln:103:14
      |vpiName:BGE
      |BIN:101
      |vpiDecompile:3'b101
      |vpiSize:3
    |vpiEnumConst:
    \_enum_const: (BLTU), line:101:3, endln:101:16
      |vpiParent:
      \_enum_typespec: (riscv_isa_pkg::fn3_bru_et), line:94:1, endln:103:14
      |vpiName:BLTU
      |BIN:110
      |vpiDecompile:3'b110
      |vpiSize:3
    |vpiEnumConst:
    \_enum_const: (BGEU), line:102:3, endln:102:16
      |vpiParent:
      \_enum_typespec: (riscv_isa_pkg::fn3_bru_et), line:94:1, endln:103:14
      |vpiName:BGEU
      |BIN:111
      |vpiDecompile:3'b111
      |vpiSize:3
  |vpiTypedef:
  \_enum_typespec: (riscv_isa_pkg::fn3_ldu_et), line:69:1, endln:78:14
    |vpiParent:
    \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
    |vpiName:riscv_isa_pkg::fn3_ldu_et
    |vpiInstance:
    \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
    |vpiBaseTypespec:
    \_ref_typespec: (riscv_isa_pkg::riscv_isa_pkg::fn3_ldu_et)
      |vpiParent:
      \_enum_typespec: (riscv_isa_pkg::fn3_ldu_et), line:69:1, endln:78:14
      |vpiFullName:riscv_isa_pkg::riscv_isa_pkg::fn3_ldu_et
      |vpiActual:
      \_logic_typespec: , line:69:14, endln:69:38
    |vpiEnumConst:
    \_enum_const: (LB), line:70:3, endln:70:15
      |vpiParent:
      \_enum_typespec: (riscv_isa_pkg::fn3_ldu_et), line:69:1, endln:78:14
      |vpiName:LB
      |BIN:000
      |vpiDecompile:3'b000
      |vpiSize:3
    |vpiEnumConst:
    \_enum_const: (LH), line:71:3, endln:71:15
      |vpiParent:
      \_enum_typespec: (riscv_isa_pkg::fn3_ldu_et), line:69:1, endln:78:14
      |vpiName:LH
      |BIN:001
      |vpiDecompile:3'b001
      |vpiSize:3
    |vpiEnumConst:
    \_enum_const: (LW), line:72:3, endln:72:15
      |vpiParent:
      \_enum_typespec: (riscv_isa_pkg::fn3_ldu_et), line:69:1, endln:78:14
      |vpiName:LW
      |BIN:010
      |vpiDecompile:3'b010
      |vpiSize:3
    |vpiEnumConst:
    \_enum_const: (LD), line:73:3, endln:73:15
      |vpiParent:
      \_enum_typespec: (riscv_isa_pkg::fn3_ldu_et), line:69:1, endln:78:14
      |vpiName:LD
      |BIN:011
      |vpiDecompile:3'b011
      |vpiSize:3
    |vpiEnumConst:
    \_enum_const: (LBU), line:74:3, endln:74:15
      |vpiParent:
      \_enum_typespec: (riscv_isa_pkg::fn3_ldu_et), line:69:1, endln:78:14
      |vpiName:LBU
      |BIN:100
      |vpiDecompile:3'b100
      |vpiSize:3
    |vpiEnumConst:
    \_enum_const: (LHU), line:75:3, endln:75:15
      |vpiParent:
      \_enum_typespec: (riscv_isa_pkg::fn3_ldu_et), line:69:1, endln:78:14
      |vpiName:LHU
      |BIN:101
      |vpiDecompile:3'b101
      |vpiSize:3
    |vpiEnumConst:
    \_enum_const: (LWU), line:76:3, endln:76:15
      |vpiParent:
      \_enum_typespec: (riscv_isa_pkg::fn3_ldu_et), line:69:1, endln:78:14
      |vpiName:LWU
      |BIN:110
      |vpiDecompile:3'b110
      |vpiSize:3
    |vpiEnumConst:
    \_enum_const: (LDU), line:77:3, endln:77:15
      |vpiParent:
      \_enum_typespec: (riscv_isa_pkg::fn3_ldu_et), line:69:1, endln:78:14
      |vpiName:LDU
      |BIN:111
      |vpiDecompile:3'b111
      |vpiSize:3
  |vpiTypedef:
  \_enum_typespec: (riscv_isa_pkg::fn3_stu_et), line:82:1, endln:91:14
    |vpiParent:
    \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
    |vpiName:riscv_isa_pkg::fn3_stu_et
    |vpiInstance:
    \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
    |vpiBaseTypespec:
    \_ref_typespec: (riscv_isa_pkg::riscv_isa_pkg::fn3_stu_et)
      |vpiParent:
      \_enum_typespec: (riscv_isa_pkg::fn3_stu_et), line:82:1, endln:91:14
      |vpiFullName:riscv_isa_pkg::riscv_isa_pkg::fn3_stu_et
      |vpiActual:
      \_logic_typespec: , line:82:14, endln:82:38
    |vpiEnumConst:
    \_enum_const: (SB), line:83:3, endln:83:15
      |vpiParent:
      \_enum_typespec: (riscv_isa_pkg::fn3_stu_et), line:82:1, endln:91:14
      |vpiName:SB
      |BIN:000
      |vpiDecompile:3'b000
      |vpiSize:3
    |vpiEnumConst:
    \_enum_const: (SH), line:84:3, endln:84:15
      |vpiParent:
      \_enum_typespec: (riscv_isa_pkg::fn3_stu_et), line:82:1, endln:91:14
      |vpiName:SH
      |BIN:001
      |vpiDecompile:3'b001
      |vpiSize:3
    |vpiEnumConst:
    \_enum_const: (SW), line:85:3, endln:85:15
      |vpiParent:
      \_enum_typespec: (riscv_isa_pkg::fn3_stu_et), line:82:1, endln:91:14
      |vpiName:SW
      |BIN:010
      |vpiDecompile:3'b010
      |vpiSize:3
    |vpiEnumConst:
    \_enum_const: (SD), line:86:3, endln:86:15
      |vpiParent:
      \_enum_typespec: (riscv_isa_pkg::fn3_stu_et), line:82:1, endln:91:14
      |vpiName:SD
      |BIN:011
      |vpiDecompile:3'b011
      |vpiSize:3
    |vpiEnumConst:
    \_enum_const: (SQ), line:87:3, endln:87:15
      |vpiParent:
      \_enum_typespec: (riscv_isa_pkg::fn3_stu_et), line:82:1, endln:91:14
      |vpiName:SQ
      |BIN:100
      |vpiDecompile:3'b100
      |vpiSize:3
  |vpiTypedef:
  \_logic_typespec: (riscv_isa_pkg::fn3_t), line:48:9, endln:48:22
    |vpiParent:
    \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
    |vpiName:riscv_isa_pkg::fn3_t
    |vpiInstance:
    \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
    |vpiRange:
    \_range: , line:48:15, endln:48:22
      |vpiParent:
      \_logic_typespec: (riscv_isa_pkg::fn3_t), line:48:9, endln:48:22
      |vpiLeftRange:
      \_operation: , line:48:16, endln:48:19
        |vpiParent:
        \_range: , line:48:15, endln:48:22
        |vpiOpType:11
        |vpiOperand:
        \_constant: , line:48:16, endln:48:17
          |vpiParent:
          \_operation: , line:48:16, endln:48:19
          |vpiDecompile:3
          |vpiSize:64
          |UINT:3
          |vpiConstType:9
        |vpiOperand:
        \_constant: , line:48:18, endln:48:19
          |vpiParent:
          \_operation: , line:48:16, endln:48:19
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_constant: , line:48:20, endln:48:21
        |vpiParent:
        \_range: , line:48:15, endln:48:22
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_struct_typespec: (riscv_isa_pkg::op32_b_t), line:110:9, endln:110:181
    |vpiParent:
    \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
    |vpiName:riscv_isa_pkg::op32_b_t
    |vpiInstance:
    \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
    |vpiPacked:1
    |vpiTypespecMember:
    \_typespec_member: (imm_12), line:110:38, endln:110:44
      |vpiParent:
      \_struct_typespec: (riscv_isa_pkg::op32_b_t), line:110:9, endln:110:181
      |vpiName:imm_12
      |vpiTypespec:
      \_ref_typespec: (riscv_isa_pkg::riscv_isa_pkg::op32_b_t::imm_12)
        |vpiParent:
        \_typespec_member: (imm_12), line:110:38, endln:110:44
        |vpiFullName:riscv_isa_pkg::riscv_isa_pkg::op32_b_t::imm_12
        |vpiActual:
        \_logic_typespec: , line:110:24, endln:110:37
      |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
      |vpiRefLineNo:110
      |vpiRefColumnNo:24
      |vpiRefEndLineNo:110
      |vpiRefEndColumnNo:37
    |vpiTypespecMember:
    \_typespec_member: (imm_10_5), line:110:59, endln:110:67
      |vpiParent:
      \_struct_typespec: (riscv_isa_pkg::op32_b_t), line:110:9, endln:110:181
      |vpiName:imm_10_5
      |vpiTypespec:
      \_ref_typespec: (riscv_isa_pkg::riscv_isa_pkg::op32_b_t::imm_10_5)
        |vpiParent:
        \_typespec_member: (imm_10_5), line:110:59, endln:110:67
        |vpiFullName:riscv_isa_pkg::riscv_isa_pkg::op32_b_t::imm_10_5
        |vpiActual:
        \_logic_typespec: , line:110:46, endln:110:58
      |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
      |vpiRefLineNo:110
      |vpiRefColumnNo:46
      |vpiRefEndLineNo:110
      |vpiRefEndColumnNo:58
    |vpiTypespecMember:
    \_typespec_member: (rs2), line:110:81, endln:110:84
      |vpiParent:
      \_struct_typespec: (riscv_isa_pkg::op32_b_t), line:110:9, endln:110:181
      |vpiName:rs2
      |vpiTypespec:
      \_ref_typespec: (riscv_isa_pkg::riscv_isa_pkg::op32_b_t::rs2)
        |vpiParent:
        \_typespec_member: (rs2), line:110:81, endln:110:84
        |vpiFullName:riscv_isa_pkg::riscv_isa_pkg::op32_b_t::rs2
        |vpiActual:
        \_logic_typespec: , line:110:69, endln:110:80
      |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
      |vpiRefLineNo:110
      |vpiRefColumnNo:69
      |vpiRefEndLineNo:110
      |vpiRefEndColumnNo:80
    |vpiTypespecMember:
    \_typespec_member: (rs1), line:110:98, endln:110:101
      |vpiParent:
      \_struct_typespec: (riscv_isa_pkg::op32_b_t), line:110:9, endln:110:181
      |vpiName:rs1
      |vpiTypespec:
      \_ref_typespec: (riscv_isa_pkg::riscv_isa_pkg::op32_b_t::rs1)
        |vpiParent:
        \_typespec_member: (rs1), line:110:98, endln:110:101
        |vpiFullName:riscv_isa_pkg::riscv_isa_pkg::op32_b_t::rs1
        |vpiActual:
        \_logic_typespec: , line:110:86, endln:110:97
      |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
      |vpiRefLineNo:110
      |vpiRefColumnNo:86
      |vpiRefEndLineNo:110
      |vpiRefEndColumnNo:97
    |vpiTypespecMember:
    \_typespec_member: (func3), line:110:109, endln:110:114
      |vpiParent:
      \_struct_typespec: (riscv_isa_pkg::op32_b_t), line:110:9, endln:110:181
      |vpiName:func3
      |vpiTypespec:
      \_ref_typespec: (riscv_isa_pkg::riscv_isa_pkg::op32_b_t::func3)
        |vpiParent:
        \_typespec_member: (func3), line:110:109, endln:110:114
        |vpiFullName:riscv_isa_pkg::riscv_isa_pkg::op32_b_t::func3
        |vpiActual:
        \_logic_typespec: (fn3_t), line:48:9, endln:48:22
      |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
      |vpiRefLineNo:110
      |vpiRefColumnNo:103
      |vpiRefEndLineNo:110
      |vpiRefEndColumnNo:108
    |vpiTypespecMember:
    \_typespec_member: (imm_4_1), line:110:128, endln:110:135
      |vpiParent:
      \_struct_typespec: (riscv_isa_pkg::op32_b_t), line:110:9, endln:110:181
      |vpiName:imm_4_1
      |vpiTypespec:
      \_ref_typespec: (riscv_isa_pkg::riscv_isa_pkg::op32_b_t::imm_4_1)
        |vpiParent:
        \_typespec_member: (imm_4_1), line:110:128, endln:110:135
        |vpiFullName:riscv_isa_pkg::riscv_isa_pkg::op32_b_t::imm_4_1
        |vpiActual:
        \_logic_typespec: , line:110:116, endln:110:127
      |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
      |vpiRefLineNo:110
      |vpiRefColumnNo:116
      |vpiRefEndLineNo:110
      |vpiRefEndColumnNo:127
    |vpiTypespecMember:
    \_typespec_member: (imm_11), line:110:151, endln:110:157
      |vpiParent:
      \_struct_typespec: (riscv_isa_pkg::op32_b_t), line:110:9, endln:110:181
      |vpiName:imm_11
      |vpiTypespec:
      \_ref_typespec: (riscv_isa_pkg::riscv_isa_pkg::op32_b_t::imm_11)
        |vpiParent:
        \_typespec_member: (imm_11), line:110:151, endln:110:157
        |vpiFullName:riscv_isa_pkg::riscv_isa_pkg::op32_b_t::imm_11
        |vpiActual:
        \_logic_typespec: , line:110:137, endln:110:150
      |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
      |vpiRefLineNo:110
      |vpiRefColumnNo:137
      |vpiRefEndLineNo:110
      |vpiRefEndColumnNo:150
    |vpiTypespecMember:
    \_typespec_member: (opcode), line:110:173, endln:110:179
      |vpiParent:
      \_struct_typespec: (riscv_isa_pkg::op32_b_t), line:110:9, endln:110:181
      |vpiName:opcode
      |vpiTypespec:
      \_ref_typespec: (riscv_isa_pkg::riscv_isa_pkg::op32_b_t::opcode)
        |vpiParent:
        \_typespec_member: (opcode), line:110:173, endln:110:179
        |vpiFullName:riscv_isa_pkg::riscv_isa_pkg::op32_b_t::opcode
        |vpiActual:
        \_struct_typespec: (riscv_isa_pkg::op32_opcode_t), line:51:9, endln:54:2
      |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
      |vpiRefLineNo:110
      |vpiRefColumnNo:159
      |vpiRefEndLineNo:110
      |vpiRefEndColumnNo:172
  |vpiTypedef:
  \_struct_typespec: (riscv_isa_pkg::op32_i_t), line:108:9, endln:108:181
    |vpiParent:
    \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
    |vpiName:riscv_isa_pkg::op32_i_t
    |vpiInstance:
    \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
    |vpiPacked:1
    |vpiTypespecMember:
    \_typespec_member: (imm_11_0), line:108:38, endln:108:46
      |vpiParent:
      \_struct_typespec: (riscv_isa_pkg::op32_i_t), line:108:9, endln:108:181
      |vpiName:imm_11_0
      |vpiTypespec:
      \_ref_typespec: (riscv_isa_pkg::riscv_isa_pkg::op32_i_t::imm_11_0)
        |vpiParent:
        \_typespec_member: (imm_11_0), line:108:38, endln:108:46
        |vpiFullName:riscv_isa_pkg::riscv_isa_pkg::op32_i_t::imm_11_0
        |vpiActual:
        \_logic_typespec: , line:108:24, endln:108:37
      |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
      |vpiRefLineNo:108
      |vpiRefColumnNo:24
      |vpiRefEndLineNo:108
      |vpiRefEndColumnNo:37
    |vpiTypespecMember:
    \_typespec_member: (rs1), line:108:98, endln:108:101
      |vpiParent:
      \_struct_typespec: (riscv_isa_pkg::op32_i_t), line:108:9, endln:108:181
      |vpiName:rs1
      |vpiTypespec:
      \_ref_typespec: (riscv_isa_pkg::riscv_isa_pkg::op32_i_t::rs1)
        |vpiParent:
        \_typespec_member: (rs1), line:108:98, endln:108:101
        |vpiFullName:riscv_isa_pkg::riscv_isa_pkg::op32_i_t::rs1
        |vpiActual:
        \_logic_typespec: , line:108:86, endln:108:97
      |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
      |vpiRefLineNo:108
      |vpiRefColumnNo:86
      |vpiRefEndLineNo:108
      |vpiRefEndColumnNo:97
    |vpiTypespecMember:
    \_typespec_member: (func3), line:108:109, endln:108:114
      |vpiParent:
      \_struct_typespec: (riscv_isa_pkg::op32_i_t), line:108:9, endln:108:181
      |vpiName:func3
      |vpiTypespec:
      \_ref_typespec: (riscv_isa_pkg::riscv_isa_pkg::op32_i_t::func3)
        |vpiParent:
        \_typespec_member: (func3), line:108:109, endln:108:114
        |vpiFullName:riscv_isa_pkg::riscv_isa_pkg::op32_i_t::func3
        |vpiActual:
        \_logic_typespec: (fn3_t), line:48:9, endln:48:22
      |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
      |vpiRefLineNo:108
      |vpiRefColumnNo:103
      |vpiRefEndLineNo:108
      |vpiRefEndColumnNo:108
    |vpiTypespecMember:
    \_typespec_member: (rd), line:108:128, endln:108:130
      |vpiParent:
      \_struct_typespec: (riscv_isa_pkg::op32_i_t), line:108:9, endln:108:181
      |vpiName:rd
      |vpiTypespec:
      \_ref_typespec: (riscv_isa_pkg::riscv_isa_pkg::op32_i_t::rd)
        |vpiParent:
        \_typespec_member: (rd), line:108:128, endln:108:130
        |vpiFullName:riscv_isa_pkg::riscv_isa_pkg::op32_i_t::rd
        |vpiActual:
        \_logic_typespec: , line:108:116, endln:108:127
      |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
      |vpiRefLineNo:108
      |vpiRefColumnNo:116
      |vpiRefEndLineNo:108
      |vpiRefEndColumnNo:127
    |vpiTypespecMember:
    \_typespec_member: (opcode), line:108:173, endln:108:179
      |vpiParent:
      \_struct_typespec: (riscv_isa_pkg::op32_i_t), line:108:9, endln:108:181
      |vpiName:opcode
      |vpiTypespec:
      \_ref_typespec: (riscv_isa_pkg::riscv_isa_pkg::op32_i_t::opcode)
        |vpiParent:
        \_typespec_member: (opcode), line:108:173, endln:108:179
        |vpiFullName:riscv_isa_pkg::riscv_isa_pkg::op32_i_t::opcode
        |vpiActual:
        \_struct_typespec: (riscv_isa_pkg::op32_opcode_t), line:51:9, endln:54:2
      |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
      |vpiRefLineNo:108
      |vpiRefColumnNo:159
      |vpiRefEndLineNo:108
      |vpiRefEndColumnNo:172
  |vpiTypedef:
  \_struct_typespec: (riscv_isa_pkg::op32_j_t), line:112:9, endln:112:181
    |vpiParent:
    \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
    |vpiName:riscv_isa_pkg::op32_j_t
    |vpiInstance:
    \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
    |vpiPacked:1
    |vpiTypespecMember:
    \_typespec_member: (imm_20), line:112:38, endln:112:44
      |vpiParent:
      \_struct_typespec: (riscv_isa_pkg::op32_j_t), line:112:9, endln:112:181
      |vpiName:imm_20
      |vpiTypespec:
      \_ref_typespec: (riscv_isa_pkg::riscv_isa_pkg::op32_j_t::imm_20)
        |vpiParent:
        \_typespec_member: (imm_20), line:112:38, endln:112:44
        |vpiFullName:riscv_isa_pkg::riscv_isa_pkg::op32_j_t::imm_20
        |vpiActual:
        \_logic_typespec: , line:112:24, endln:112:37
      |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
      |vpiRefLineNo:112
      |vpiRefColumnNo:24
      |vpiRefEndLineNo:112
      |vpiRefEndColumnNo:37
    |vpiTypespecMember:
    \_typespec_member: (imm_10_1), line:112:59, endln:112:67
      |vpiParent:
      \_struct_typespec: (riscv_isa_pkg::op32_j_t), line:112:9, endln:112:181
      |vpiName:imm_10_1
      |vpiTypespec:
      \_ref_typespec: (riscv_isa_pkg::riscv_isa_pkg::op32_j_t::imm_10_1)
        |vpiParent:
        \_typespec_member: (imm_10_1), line:112:59, endln:112:67
        |vpiFullName:riscv_isa_pkg::riscv_isa_pkg::op32_j_t::imm_10_1
        |vpiActual:
        \_logic_typespec: , line:112:46, endln:112:58
      |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
      |vpiRefLineNo:112
      |vpiRefColumnNo:46
      |vpiRefEndLineNo:112
      |vpiRefEndColumnNo:58
    |vpiTypespecMember:
    \_typespec_member: (imm_11), line:112:83, endln:112:89
      |vpiParent:
      \_struct_typespec: (riscv_isa_pkg::op32_j_t), line:112:9, endln:112:181
      |vpiName:imm_11
      |vpiTypespec:
      \_ref_typespec: (riscv_isa_pkg::riscv_isa_pkg::op32_j_t::imm_11)
        |vpiParent:
        \_typespec_member: (imm_11), line:112:83, endln:112:89
        |vpiFullName:riscv_isa_pkg::riscv_isa_pkg::op32_j_t::imm_11
        |vpiActual:
        \_logic_typespec: , line:112:69, endln:112:82
      |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
      |vpiRefLineNo:112
      |vpiRefColumnNo:69
      |vpiRefEndLineNo:112
      |vpiRefEndColumnNo:82
    |vpiTypespecMember:
    \_typespec_member: (imm_19_12), line:112:105, endln:112:114
      |vpiParent:
      \_struct_typespec: (riscv_isa_pkg::op32_j_t), line:112:9, endln:112:181
      |vpiName:imm_19_12
      |vpiTypespec:
      \_ref_typespec: (riscv_isa_pkg::riscv_isa_pkg::op32_j_t::imm_19_12)
        |vpiParent:
        \_typespec_member: (imm_19_12), line:112:105, endln:112:114
        |vpiFullName:riscv_isa_pkg::riscv_isa_pkg::op32_j_t::imm_19_12
        |vpiActual:
        \_logic_typespec: , line:112:91, endln:112:104
      |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
      |vpiRefLineNo:112
      |vpiRefColumnNo:91
      |vpiRefEndLineNo:112
      |vpiRefEndColumnNo:104
    |vpiTypespecMember:
    \_typespec_member: (rd), line:112:128, endln:112:130
      |vpiParent:
      \_struct_typespec: (riscv_isa_pkg::op32_j_t), line:112:9, endln:112:181
      |vpiName:rd
      |vpiTypespec:
      \_ref_typespec: (riscv_isa_pkg::riscv_isa_pkg::op32_j_t::rd)
        |vpiParent:
        \_typespec_member: (rd), line:112:128, endln:112:130
        |vpiFullName:riscv_isa_pkg::riscv_isa_pkg::op32_j_t::rd
        |vpiActual:
        \_logic_typespec: , line:112:116, endln:112:127
      |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
      |vpiRefLineNo:112
      |vpiRefColumnNo:116
      |vpiRefEndLineNo:112
      |vpiRefEndColumnNo:127
    |vpiTypespecMember:
    \_typespec_member: (opcode), line:112:173, endln:112:179
      |vpiParent:
      \_struct_typespec: (riscv_isa_pkg::op32_j_t), line:112:9, endln:112:181
      |vpiName:opcode
      |vpiTypespec:
      \_ref_typespec: (riscv_isa_pkg::riscv_isa_pkg::op32_j_t::opcode)
        |vpiParent:
        \_typespec_member: (opcode), line:112:173, endln:112:179
        |vpiFullName:riscv_isa_pkg::riscv_isa_pkg::op32_j_t::opcode
        |vpiActual:
        \_struct_typespec: (riscv_isa_pkg::op32_opcode_t), line:51:9, endln:54:2
      |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
      |vpiRefLineNo:112
      |vpiRefColumnNo:159
      |vpiRefEndLineNo:112
      |vpiRefEndColumnNo:172
  |vpiTypedef:
  \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiParent:
    \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
    |vpiName:riscv_isa_pkg::op32_op62_et
    |vpiInstance:
    \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
    |vpiBaseTypespec:
    \_ref_typespec: (riscv_isa_pkg::riscv_isa_pkg::op32_op62_et)
      |vpiParent:
      \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
      |vpiFullName:riscv_isa_pkg::riscv_isa_pkg::op32_op62_et
      |vpiActual:
      \_logic_typespec: , line:41:14, endln:41:25
    |vpiEnumConst:
    \_enum_const: (LOAD), line:42:3, endln:42:21
      |vpiParent:
      \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
      |vpiName:LOAD
      |BIN:00000
      |vpiDecompile:5'b00_000
      |vpiSize:5
    |vpiEnumConst:
    \_enum_const: (LOAD_FP), line:42:24, endln:42:44
      |vpiParent:
      \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
      |vpiName:LOAD_FP
      |BIN:00001
      |vpiDecompile:5'b00_001
      |vpiSize:5
    |vpiEnumConst:
    \_enum_const: (CUSTON_0), line:42:47, endln:42:69
      |vpiParent:
      \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
      |vpiName:CUSTON_0
      |BIN:00010
      |vpiDecompile:5'b00_010
      |vpiSize:5
    |vpiEnumConst:
    \_enum_const: (MISC_MEM), line:42:72, endln:42:92
      |vpiParent:
      \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
      |vpiName:MISC_MEM
      |BIN:00011
      |vpiDecompile:5'b00_011
      |vpiSize:5
    |vpiEnumConst:
    \_enum_const: (OP_IMM), line:42:95, endln:42:113
      |vpiParent:
      \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
      |vpiName:OP_IMM
      |BIN:00100
      |vpiDecompile:5'b00_100
      |vpiSize:5
    |vpiEnumConst:
    \_enum_const: (AUIPC), line:42:116, endln:42:138
      |vpiParent:
      \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
      |vpiName:AUIPC
      |BIN:00101
      |vpiDecompile:5'b00_101
      |vpiSize:5
    |vpiEnumConst:
    \_enum_const: (OP_IMM_32), line:42:141, endln:42:162
      |vpiParent:
      \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
      |vpiName:OP_IMM_32
      |BIN:00110
      |vpiDecompile:5'b00_110
      |vpiSize:5
    |vpiEnumConst:
    \_enum_const: (OP_48_1), line:42:165, endln:42:184
      |vpiParent:
      \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
      |vpiName:OP_48_1
      |BIN:00111
      |vpiDecompile:5'b00_111
      |vpiSize:5
    |vpiEnumConst:
    \_enum_const: (STORE), line:43:3, endln:43:21
      |vpiParent:
      \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
      |vpiName:STORE
      |BIN:01000
      |vpiDecompile:5'b01_000
      |vpiSize:5
    |vpiEnumConst:
    \_enum_const: (STORE_FP), line:43:24, endln:43:44
      |vpiParent:
      \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
      |vpiName:STORE_FP
      |BIN:01001
      |vpiDecompile:5'b01_001
      |vpiSize:5
    |vpiEnumConst:
    \_enum_const: (CUSTOM_1), line:43:47, endln:43:69
      |vpiParent:
      \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
      |vpiName:CUSTOM_1
      |BIN:01010
      |vpiDecompile:5'b01_010
      |vpiSize:5
    |vpiEnumConst:
    \_enum_const: (AMO), line:43:72, endln:43:92
      |vpiParent:
      \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
      |vpiName:AMO
      |BIN:01011
      |vpiDecompile:5'b01_011
      |vpiSize:5
    |vpiEnumConst:
    \_enum_const: (OP), line:43:95, endln:43:113
      |vpiParent:
      \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
      |vpiName:OP
      |BIN:01100
      |vpiDecompile:5'b01_100
      |vpiSize:5
    |vpiEnumConst:
    \_enum_const: (LUI), line:43:116, endln:43:138
      |vpiParent:
      \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
      |vpiName:LUI
      |BIN:01101
      |vpiDecompile:5'b01_101
      |vpiSize:5
    |vpiEnumConst:
    \_enum_const: (OP_32), line:43:141, endln:43:162
      |vpiParent:
      \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
      |vpiName:OP_32
      |BIN:01110
      |vpiDecompile:5'b01_110
      |vpiSize:5
    |vpiEnumConst:
    \_enum_const: (OP_64), line:43:165, endln:43:184
      |vpiParent:
      \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
      |vpiName:OP_64
      |BIN:01111
      |vpiDecompile:5'b01_111
      |vpiSize:5
    |vpiEnumConst:
    \_enum_const: (MADD), line:44:3, endln:44:21
      |vpiParent:
      \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
      |vpiName:MADD
      |BIN:10000
      |vpiDecompile:5'b10_000
      |vpiSize:5
    |vpiEnumConst:
    \_enum_const: (MSUB), line:44:24, endln:44:44
      |vpiParent:
      \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
      |vpiName:MSUB
      |BIN:10001
      |vpiDecompile:5'b10_001
      |vpiSize:5
    |vpiEnumConst:
    \_enum_const: (NMSUB), line:44:47, endln:44:69
      |vpiParent:
      \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
      |vpiName:NMSUB
      |BIN:10010
      |vpiDecompile:5'b10_010
      |vpiSize:5
    |vpiEnumConst:
    \_enum_const: (NMADD), line:44:72, endln:44:92
      |vpiParent:
      \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
      |vpiName:NMADD
      |BIN:10011
      |vpiDecompile:5'b10_011
      |vpiSize:5
    |vpiEnumConst:
    \_enum_const: (OP_FP), line:44:95, endln:44:113
      |vpiParent:
      \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
      |vpiName:OP_FP
      |BIN:10100
      |vpiDecompile:5'b10_100
      |vpiSize:5
    |vpiEnumConst:
    \_enum_const: (RESERVED_6), line:44:116, endln:44:138
      |vpiParent:
      \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
      |vpiName:RESERVED_6
      |BIN:10101
      |vpiDecompile:5'b10_101
      |vpiSize:5
    |vpiEnumConst:
    \_enum_const: (CUSTOM_2), line:44:141, endln:44:162
      |vpiParent:
      \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
      |vpiName:CUSTOM_2
      |BIN:10110
      |vpiDecompile:5'b10_110
      |vpiSize:5
    |vpiEnumConst:
    \_enum_const: (OP_48_2), line:44:165, endln:44:184
      |vpiParent:
      \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
      |vpiName:OP_48_2
      |BIN:10111
      |vpiDecompile:5'b10_111
      |vpiSize:5
    |vpiEnumConst:
    \_enum_const: (BRANCH), line:45:3, endln:45:21
      |vpiParent:
      \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
      |vpiName:BRANCH
      |BIN:11000
      |vpiDecompile:5'b11_000
      |vpiSize:5
    |vpiEnumConst:
    \_enum_const: (JALR), line:45:24, endln:45:44
      |vpiParent:
      \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
      |vpiName:JALR
      |BIN:11001
      |vpiDecompile:5'b11_001
      |vpiSize:5
    |vpiEnumConst:
    \_enum_const: (RESERVED_A), line:45:47, endln:45:69
      |vpiParent:
      \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
      |vpiName:RESERVED_A
      |BIN:11010
      |vpiDecompile:5'b11_010
      |vpiSize:5
    |vpiEnumConst:
    \_enum_const: (JAL), line:45:72, endln:45:92
      |vpiParent:
      \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
      |vpiName:JAL
      |BIN:11011
      |vpiDecompile:5'b11_011
      |vpiSize:5
    |vpiEnumConst:
    \_enum_const: (SYSTEM), line:45:95, endln:45:113
      |vpiParent:
      \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
      |vpiName:SYSTEM
      |BIN:11100
      |vpiDecompile:5'b11_100
      |vpiSize:5
    |vpiEnumConst:
    \_enum_const: (RESERVED_D), line:45:116, endln:45:138
      |vpiParent:
      \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
      |vpiName:RESERVED_D
      |BIN:11101
      |vpiDecompile:5'b11_101
      |vpiSize:5
    |vpiEnumConst:
    \_enum_const: (CUSTOM_3), line:45:141, endln:45:162
      |vpiParent:
      \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
      |vpiName:CUSTOM_3
      |BIN:11110
      |vpiDecompile:5'b11_110
      |vpiSize:5
    |vpiEnumConst:
    \_enum_const: (OP_80), line:45:165, endln:45:184
      |vpiParent:
      \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
      |vpiName:OP_80
      |BIN:11111
      |vpiDecompile:5'b11_111
      |vpiSize:5
  |vpiTypedef:
  \_struct_typespec: (riscv_isa_pkg::op32_opcode_t), line:51:9, endln:54:2
    |vpiParent:
    \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
    |vpiName:riscv_isa_pkg::op32_opcode_t
    |vpiInstance:
    \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
    |vpiPacked:1
    |vpiTypespecMember:
    \_typespec_member: (opc), line:52:16, endln:52:19
      |vpiParent:
      \_struct_typespec: (riscv_isa_pkg::op32_opcode_t), line:51:9, endln:54:2
      |vpiName:opc
      |vpiTypespec:
      \_ref_typespec: (riscv_isa_pkg::riscv_isa_pkg::op32_opcode_t::opc)
        |vpiParent:
        \_typespec_member: (opc), line:52:16, endln:52:19
        |vpiFullName:riscv_isa_pkg::riscv_isa_pkg::op32_opcode_t::opc
        |vpiActual:
        \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
      |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
      |vpiRefLineNo:52
      |vpiRefColumnNo:3
      |vpiRefEndLineNo:52
      |vpiRefEndColumnNo:15
    |vpiTypespecMember:
    \_typespec_member: (c11), line:53:16, endln:53:19
      |vpiParent:
      \_struct_typespec: (riscv_isa_pkg::op32_opcode_t), line:51:9, endln:54:2
      |vpiName:c11
      |vpiTypespec:
      \_ref_typespec: (riscv_isa_pkg::riscv_isa_pkg::op32_opcode_t::c11)
        |vpiParent:
        \_typespec_member: (c11), line:53:16, endln:53:19
        |vpiFullName:riscv_isa_pkg::riscv_isa_pkg::op32_opcode_t::c11
        |vpiActual:
        \_logic_typespec: , line:53:3, endln:53:14
      |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
      |vpiRefLineNo:53
      |vpiRefColumnNo:3
      |vpiRefEndLineNo:53
      |vpiRefEndColumnNo:14
  |vpiTypedef:
  \_struct_typespec: (riscv_isa_pkg::op32_r4_t), line:106:9, endln:106:181
    |vpiParent:
    \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
    |vpiName:riscv_isa_pkg::op32_r4_t
    |vpiInstance:
    \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
    |vpiPacked:1
    |vpiTypespecMember:
    \_typespec_member: (rs3), line:106:36, endln:106:39
      |vpiParent:
      \_struct_typespec: (riscv_isa_pkg::op32_r4_t), line:106:9, endln:106:181
      |vpiName:rs3
      |vpiTypespec:
      \_ref_typespec: (riscv_isa_pkg::riscv_isa_pkg::op32_r4_t::rs3)
        |vpiParent:
        \_typespec_member: (rs3), line:106:36, endln:106:39
        |vpiFullName:riscv_isa_pkg::riscv_isa_pkg::op32_r4_t::rs3
        |vpiActual:
        \_logic_typespec: , line:106:24, endln:106:35
      |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
      |vpiRefLineNo:106
      |vpiRefColumnNo:24
      |vpiRefEndLineNo:106
      |vpiRefEndColumnNo:35
    |vpiTypespecMember:
    \_typespec_member: (func2), line:106:53, endln:106:58
      |vpiParent:
      \_struct_typespec: (riscv_isa_pkg::op32_r4_t), line:106:9, endln:106:181
      |vpiName:func2
      |vpiTypespec:
      \_ref_typespec: (riscv_isa_pkg::riscv_isa_pkg::op32_r4_t::func2)
        |vpiParent:
        \_typespec_member: (func2), line:106:53, endln:106:58
        |vpiFullName:riscv_isa_pkg::riscv_isa_pkg::op32_r4_t::func2
        |vpiActual:
        \_logic_typespec: , line:106:41, endln:106:52
      |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
      |vpiRefLineNo:106
      |vpiRefColumnNo:41
      |vpiRefEndLineNo:106
      |vpiRefEndColumnNo:52
    |vpiTypespecMember:
    \_typespec_member: (rs2), line:106:81, endln:106:84
      |vpiParent:
      \_struct_typespec: (riscv_isa_pkg::op32_r4_t), line:106:9, endln:106:181
      |vpiName:rs2
      |vpiTypespec:
      \_ref_typespec: (riscv_isa_pkg::riscv_isa_pkg::op32_r4_t::rs2)
        |vpiParent:
        \_typespec_member: (rs2), line:106:81, endln:106:84
        |vpiFullName:riscv_isa_pkg::riscv_isa_pkg::op32_r4_t::rs2
        |vpiActual:
        \_logic_typespec: , line:106:69, endln:106:80
      |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
      |vpiRefLineNo:106
      |vpiRefColumnNo:69
      |vpiRefEndLineNo:106
      |vpiRefEndColumnNo:80
    |vpiTypespecMember:
    \_typespec_member: (rs1), line:106:98, endln:106:101
      |vpiParent:
      \_struct_typespec: (riscv_isa_pkg::op32_r4_t), line:106:9, endln:106:181
      |vpiName:rs1
      |vpiTypespec:
      \_ref_typespec: (riscv_isa_pkg::riscv_isa_pkg::op32_r4_t::rs1)
        |vpiParent:
        \_typespec_member: (rs1), line:106:98, endln:106:101
        |vpiFullName:riscv_isa_pkg::riscv_isa_pkg::op32_r4_t::rs1
        |vpiActual:
        \_logic_typespec: , line:106:86, endln:106:97
      |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
      |vpiRefLineNo:106
      |vpiRefColumnNo:86
      |vpiRefEndLineNo:106
      |vpiRefEndColumnNo:97
    |vpiTypespecMember:
    \_typespec_member: (func3), line:106:109, endln:106:114
      |vpiParent:
      \_struct_typespec: (riscv_isa_pkg::op32_r4_t), line:106:9, endln:106:181
      |vpiName:func3
      |vpiTypespec:
      \_ref_typespec: (riscv_isa_pkg::riscv_isa_pkg::op32_r4_t::func3)
        |vpiParent:
        \_typespec_member: (func3), line:106:109, endln:106:114
        |vpiFullName:riscv_isa_pkg::riscv_isa_pkg::op32_r4_t::func3
        |vpiActual:
        \_logic_typespec: (fn3_t), line:48:9, endln:48:22
      |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
      |vpiRefLineNo:106
      |vpiRefColumnNo:103
      |vpiRefEndLineNo:106
      |vpiRefEndColumnNo:108
    |vpiTypespecMember:
    \_typespec_member: (rd), line:106:128, endln:106:130
      |vpiParent:
      \_struct_typespec: (riscv_isa_pkg::op32_r4_t), line:106:9, endln:106:181
      |vpiName:rd
      |vpiTypespec:
      \_ref_typespec: (riscv_isa_pkg::riscv_isa_pkg::op32_r4_t::rd)
        |vpiParent:
        \_typespec_member: (rd), line:106:128, endln:106:130
        |vpiFullName:riscv_isa_pkg::riscv_isa_pkg::op32_r4_t::rd
        |vpiActual:
        \_logic_typespec: , line:106:116, endln:106:127
      |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
      |vpiRefLineNo:106
      |vpiRefColumnNo:116
      |vpiRefEndLineNo:106
      |vpiRefEndColumnNo:127
    |vpiTypespecMember:
    \_typespec_member: (opcode), line:106:173, endln:106:179
      |vpiParent:
      \_struct_typespec: (riscv_isa_pkg::op32_r4_t), line:106:9, endln:106:181
      |vpiName:opcode
      |vpiTypespec:
      \_ref_typespec: (riscv_isa_pkg::riscv_isa_pkg::op32_r4_t::opcode)
        |vpiParent:
        \_typespec_member: (opcode), line:106:173, endln:106:179
        |vpiFullName:riscv_isa_pkg::riscv_isa_pkg::op32_r4_t::opcode
        |vpiActual:
        \_struct_typespec: (riscv_isa_pkg::op32_opcode_t), line:51:9, endln:54:2
      |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
      |vpiRefLineNo:106
      |vpiRefColumnNo:159
      |vpiRefEndLineNo:106
      |vpiRefEndColumnNo:172
  |vpiTypedef:
  \_struct_typespec: (riscv_isa_pkg::op32_r_t), line:107:9, endln:107:181
    |vpiParent:
    \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
    |vpiName:riscv_isa_pkg::op32_r_t
    |vpiInstance:
    \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
    |vpiPacked:1
    |vpiTypespecMember:
    \_typespec_member: (func7), line:107:53, endln:107:58
      |vpiParent:
      \_struct_typespec: (riscv_isa_pkg::op32_r_t), line:107:9, endln:107:181
      |vpiName:func7
      |vpiTypespec:
      \_ref_typespec: (riscv_isa_pkg::riscv_isa_pkg::op32_r_t::func7)
        |vpiParent:
        \_typespec_member: (func7), line:107:53, endln:107:58
        |vpiFullName:riscv_isa_pkg::riscv_isa_pkg::op32_r_t::func7
        |vpiActual:
        \_logic_typespec: , line:107:41, endln:107:52
      |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
      |vpiRefLineNo:107
      |vpiRefColumnNo:41
      |vpiRefEndLineNo:107
      |vpiRefEndColumnNo:52
    |vpiTypespecMember:
    \_typespec_member: (rs2), line:107:81, endln:107:84
      |vpiParent:
      \_struct_typespec: (riscv_isa_pkg::op32_r_t), line:107:9, endln:107:181
      |vpiName:rs2
      |vpiTypespec:
      \_ref_typespec: (riscv_isa_pkg::riscv_isa_pkg::op32_r_t::rs2)
        |vpiParent:
        \_typespec_member: (rs2), line:107:81, endln:107:84
        |vpiFullName:riscv_isa_pkg::riscv_isa_pkg::op32_r_t::rs2
        |vpiActual:
        \_logic_typespec: , line:107:69, endln:107:80
      |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
      |vpiRefLineNo:107
      |vpiRefColumnNo:69
      |vpiRefEndLineNo:107
      |vpiRefEndColumnNo:80
    |vpiTypespecMember:
    \_typespec_member: (rs1), line:107:98, endln:107:101
      |vpiParent:
      \_struct_typespec: (riscv_isa_pkg::op32_r_t), line:107:9, endln:107:181
      |vpiName:rs1
      |vpiTypespec:
      \_ref_typespec: (riscv_isa_pkg::riscv_isa_pkg::op32_r_t::rs1)
        |vpiParent:
        \_typespec_member: (rs1), line:107:98, endln:107:101
        |vpiFullName:riscv_isa_pkg::riscv_isa_pkg::op32_r_t::rs1
        |vpiActual:
        \_logic_typespec: , line:107:86, endln:107:97
      |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
      |vpiRefLineNo:107
      |vpiRefColumnNo:86
      |vpiRefEndLineNo:107
      |vpiRefEndColumnNo:97
    |vpiTypespecMember:
    \_typespec_member: (func3), line:107:109, endln:107:114
      |vpiParent:
      \_struct_typespec: (riscv_isa_pkg::op32_r_t), line:107:9, endln:107:181
      |vpiName:func3
      |vpiTypespec:
      \_ref_typespec: (riscv_isa_pkg::riscv_isa_pkg::op32_r_t::func3)
        |vpiParent:
        \_typespec_member: (func3), line:107:109, endln:107:114
        |vpiFullName:riscv_isa_pkg::riscv_isa_pkg::op32_r_t::func3
        |vpiActual:
        \_logic_typespec: (fn3_t), line:48:9, endln:48:22
      |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
      |vpiRefLineNo:107
      |vpiRefColumnNo:103
      |vpiRefEndLineNo:107
      |vpiRefEndColumnNo:108
    |vpiTypespecMember:
    \_typespec_member: (rd), line:107:128, endln:107:130
      |vpiParent:
      \_struct_typespec: (riscv_isa_pkg::op32_r_t), line:107:9, endln:107:181
      |vpiName:rd
      |vpiTypespec:
      \_ref_typespec: (riscv_isa_pkg::riscv_isa_pkg::op32_r_t::rd)
        |vpiParent:
        \_typespec_member: (rd), line:107:128, endln:107:130
        |vpiFullName:riscv_isa_pkg::riscv_isa_pkg::op32_r_t::rd
        |vpiActual:
        \_logic_typespec: , line:107:116, endln:107:127
      |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
      |vpiRefLineNo:107
      |vpiRefColumnNo:116
      |vpiRefEndLineNo:107
      |vpiRefEndColumnNo:127
    |vpiTypespecMember:
    \_typespec_member: (opcode), line:107:173, endln:107:179
      |vpiParent:
      \_struct_typespec: (riscv_isa_pkg::op32_r_t), line:107:9, endln:107:181
      |vpiName:opcode
      |vpiTypespec:
      \_ref_typespec: (riscv_isa_pkg::riscv_isa_pkg::op32_r_t::opcode)
        |vpiParent:
        \_typespec_member: (opcode), line:107:173, endln:107:179
        |vpiFullName:riscv_isa_pkg::riscv_isa_pkg::op32_r_t::opcode
        |vpiActual:
        \_struct_typespec: (riscv_isa_pkg::op32_opcode_t), line:51:9, endln:54:2
      |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
      |vpiRefLineNo:107
      |vpiRefColumnNo:159
      |vpiRefEndLineNo:107
      |vpiRefEndColumnNo:172
  |vpiTypedef:
  \_struct_typespec: (riscv_isa_pkg::op32_s_t), line:109:9, endln:109:181
    |vpiParent:
    \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
    |vpiName:riscv_isa_pkg::op32_s_t
    |vpiInstance:
    \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
    |vpiPacked:1
    |vpiTypespecMember:
    \_typespec_member: (imm_11_5), line:109:38, endln:109:46
      |vpiParent:
      \_struct_typespec: (riscv_isa_pkg::op32_s_t), line:109:9, endln:109:181
      |vpiName:imm_11_5
      |vpiTypespec:
      \_ref_typespec: (riscv_isa_pkg::riscv_isa_pkg::op32_s_t::imm_11_5)
        |vpiParent:
        \_typespec_member: (imm_11_5), line:109:38, endln:109:46
        |vpiFullName:riscv_isa_pkg::riscv_isa_pkg::op32_s_t::imm_11_5
        |vpiActual:
        \_logic_typespec: , line:109:24, endln:109:37
      |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
      |vpiRefLineNo:109
      |vpiRefColumnNo:24
      |vpiRefEndLineNo:109
      |vpiRefEndColumnNo:37
    |vpiTypespecMember:
    \_typespec_member: (rs2), line:109:81, endln:109:84
      |vpiParent:
      \_struct_typespec: (riscv_isa_pkg::op32_s_t), line:109:9, endln:109:181
      |vpiName:rs2
      |vpiTypespec:
      \_ref_typespec: (riscv_isa_pkg::riscv_isa_pkg::op32_s_t::rs2)
        |vpiParent:
        \_typespec_member: (rs2), line:109:81, endln:109:84
        |vpiFullName:riscv_isa_pkg::riscv_isa_pkg::op32_s_t::rs2
        |vpiActual:
        \_logic_typespec: , line:109:69, endln:109:80
      |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
      |vpiRefLineNo:109
      |vpiRefColumnNo:69
      |vpiRefEndLineNo:109
      |vpiRefEndColumnNo:80
    |vpiTypespecMember:
    \_typespec_member: (rs1), line:109:98, endln:109:101
      |vpiParent:
      \_struct_typespec: (riscv_isa_pkg::op32_s_t), line:109:9, endln:109:181
      |vpiName:rs1
      |vpiTypespec:
      \_ref_typespec: (riscv_isa_pkg::riscv_isa_pkg::op32_s_t::rs1)
        |vpiParent:
        \_typespec_member: (rs1), line:109:98, endln:109:101
        |vpiFullName:riscv_isa_pkg::riscv_isa_pkg::op32_s_t::rs1
        |vpiActual:
        \_logic_typespec: , line:109:86, endln:109:97
      |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
      |vpiRefLineNo:109
      |vpiRefColumnNo:86
      |vpiRefEndLineNo:109
      |vpiRefEndColumnNo:97
    |vpiTypespecMember:
    \_typespec_member: (func3), line:109:109, endln:109:114
      |vpiParent:
      \_struct_typespec: (riscv_isa_pkg::op32_s_t), line:109:9, endln:109:181
      |vpiName:func3
      |vpiTypespec:
      \_ref_typespec: (riscv_isa_pkg::riscv_isa_pkg::op32_s_t::func3)
        |vpiParent:
        \_typespec_member: (func3), line:109:109, endln:109:114
        |vpiFullName:riscv_isa_pkg::riscv_isa_pkg::op32_s_t::func3
        |vpiActual:
        \_logic_typespec: (fn3_t), line:48:9, endln:48:22
      |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
      |vpiRefLineNo:109
      |vpiRefColumnNo:103
      |vpiRefEndLineNo:109
      |vpiRefEndColumnNo:108
    |vpiTypespecMember:
    \_typespec_member: (imm_4_0), line:109:128, endln:109:135
      |vpiParent:
      \_struct_typespec: (riscv_isa_pkg::op32_s_t), line:109:9, endln:109:181
      |vpiName:imm_4_0
      |vpiTypespec:
      \_ref_typespec: (riscv_isa_pkg::riscv_isa_pkg::op32_s_t::imm_4_0)
        |vpiParent:
        \_typespec_member: (imm_4_0), line:109:128, endln:109:135
        |vpiFullName:riscv_isa_pkg::riscv_isa_pkg::op32_s_t::imm_4_0
        |vpiActual:
        \_logic_typespec: , line:109:116, endln:109:127
      |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
      |vpiRefLineNo:109
      |vpiRefColumnNo:116
      |vpiRefEndLineNo:109
      |vpiRefEndColumnNo:127
    |vpiTypespecMember:
    \_typespec_member: (opcode), line:109:173, endln:109:179
      |vpiParent:
      \_struct_typespec: (riscv_isa_pkg::op32_s_t), line:109:9, endln:109:181
      |vpiName:opcode
      |vpiTypespec:
      \_ref_typespec: (riscv_isa_pkg::riscv_isa_pkg::op32_s_t::opcode)
        |vpiParent:
        \_typespec_member: (opcode), line:109:173, endln:109:179
        |vpiFullName:riscv_isa_pkg::riscv_isa_pkg::op32_s_t::opcode
        |vpiActual:
        \_struct_typespec: (riscv_isa_pkg::op32_opcode_t), line:51:9, endln:54:2
      |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
      |vpiRefLineNo:109
      |vpiRefColumnNo:159
      |vpiRefEndLineNo:109
      |vpiRefEndColumnNo:172
  |vpiTypedef:
  \_union_typespec: (riscv_isa_pkg::op32_t), line:115:9, endln:123:2
    |vpiParent:
    \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
    |vpiName:riscv_isa_pkg::op32_t
    |vpiInstance:
    \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
    |vpiPacked:1
    |vpiTypespecMember:
    \_typespec_member: (r4), line:116:13, endln:116:15
      |vpiParent:
      \_union_typespec: (riscv_isa_pkg::op32_t), line:115:9, endln:123:2
      |vpiName:r4
      |vpiTypespec:
      \_ref_typespec: (riscv_isa_pkg::riscv_isa_pkg::op32_t::r4)
        |vpiParent:
        \_typespec_member: (r4), line:116:13, endln:116:15
        |vpiFullName:riscv_isa_pkg::riscv_isa_pkg::op32_t::r4
        |vpiActual:
        \_struct_typespec: (riscv_isa_pkg::op32_r4_t), line:106:9, endln:106:181
      |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
      |vpiRefLineNo:116
      |vpiRefColumnNo:3
      |vpiRefEndLineNo:116
      |vpiRefEndColumnNo:12
    |vpiTypespecMember:
    \_typespec_member: (r), line:117:13, endln:117:14
      |vpiParent:
      \_union_typespec: (riscv_isa_pkg::op32_t), line:115:9, endln:123:2
      |vpiName:r
      |vpiTypespec:
      \_ref_typespec: (riscv_isa_pkg::riscv_isa_pkg::op32_t::r)
        |vpiParent:
        \_typespec_member: (r), line:117:13, endln:117:14
        |vpiFullName:riscv_isa_pkg::riscv_isa_pkg::op32_t::r
        |vpiActual:
        \_struct_typespec: (riscv_isa_pkg::op32_r_t), line:107:9, endln:107:181
      |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
      |vpiRefLineNo:117
      |vpiRefColumnNo:3
      |vpiRefEndLineNo:117
      |vpiRefEndColumnNo:11
    |vpiTypespecMember:
    \_typespec_member: (i), line:118:13, endln:118:14
      |vpiParent:
      \_union_typespec: (riscv_isa_pkg::op32_t), line:115:9, endln:123:2
      |vpiName:i
      |vpiTypespec:
      \_ref_typespec: (riscv_isa_pkg::riscv_isa_pkg::op32_t::i)
        |vpiParent:
        \_typespec_member: (i), line:118:13, endln:118:14
        |vpiFullName:riscv_isa_pkg::riscv_isa_pkg::op32_t::i
        |vpiActual:
        \_struct_typespec: (riscv_isa_pkg::op32_i_t), line:108:9, endln:108:181
      |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
      |vpiRefLineNo:118
      |vpiRefColumnNo:3
      |vpiRefEndLineNo:118
      |vpiRefEndColumnNo:11
    |vpiTypespecMember:
    \_typespec_member: (s), line:119:13, endln:119:14
      |vpiParent:
      \_union_typespec: (riscv_isa_pkg::op32_t), line:115:9, endln:123:2
      |vpiName:s
      |vpiTypespec:
      \_ref_typespec: (riscv_isa_pkg::riscv_isa_pkg::op32_t::s)
        |vpiParent:
        \_typespec_member: (s), line:119:13, endln:119:14
        |vpiFullName:riscv_isa_pkg::riscv_isa_pkg::op32_t::s
        |vpiActual:
        \_struct_typespec: (riscv_isa_pkg::op32_s_t), line:109:9, endln:109:181
      |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
      |vpiRefLineNo:119
      |vpiRefColumnNo:3
      |vpiRefEndLineNo:119
      |vpiRefEndColumnNo:11
    |vpiTypespecMember:
    \_typespec_member: (b), line:120:13, endln:120:14
      |vpiParent:
      \_union_typespec: (riscv_isa_pkg::op32_t), line:115:9, endln:123:2
      |vpiName:b
      |vpiTypespec:
      \_ref_typespec: (riscv_isa_pkg::riscv_isa_pkg::op32_t::b)
        |vpiParent:
        \_typespec_member: (b), line:120:13, endln:120:14
        |vpiFullName:riscv_isa_pkg::riscv_isa_pkg::op32_t::b
        |vpiActual:
        \_struct_typespec: (riscv_isa_pkg::op32_b_t), line:110:9, endln:110:181
      |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
      |vpiRefLineNo:120
      |vpiRefColumnNo:3
      |vpiRefEndLineNo:120
      |vpiRefEndColumnNo:11
    |vpiTypespecMember:
    \_typespec_member: (u), line:121:13, endln:121:14
      |vpiParent:
      \_union_typespec: (riscv_isa_pkg::op32_t), line:115:9, endln:123:2
      |vpiName:u
      |vpiTypespec:
      \_ref_typespec: (riscv_isa_pkg::riscv_isa_pkg::op32_t::u)
        |vpiParent:
        \_typespec_member: (u), line:121:13, endln:121:14
        |vpiFullName:riscv_isa_pkg::riscv_isa_pkg::op32_t::u
        |vpiActual:
        \_struct_typespec: (riscv_isa_pkg::op32_u_t), line:111:9, endln:111:181
      |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
      |vpiRefLineNo:121
      |vpiRefColumnNo:3
      |vpiRefEndLineNo:121
      |vpiRefEndColumnNo:11
    |vpiTypespecMember:
    \_typespec_member: (j), line:122:13, endln:122:14
      |vpiParent:
      \_union_typespec: (riscv_isa_pkg::op32_t), line:115:9, endln:123:2
      |vpiName:j
      |vpiTypespec:
      \_ref_typespec: (riscv_isa_pkg::riscv_isa_pkg::op32_t::j)
        |vpiParent:
        \_typespec_member: (j), line:122:13, endln:122:14
        |vpiFullName:riscv_isa_pkg::riscv_isa_pkg::op32_t::j
        |vpiActual:
        \_struct_typespec: (riscv_isa_pkg::op32_j_t), line:112:9, endln:112:181
      |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
      |vpiRefLineNo:122
      |vpiRefColumnNo:3
      |vpiRefEndLineNo:122
      |vpiRefEndColumnNo:11
  |vpiTypedef:
  \_struct_typespec: (riscv_isa_pkg::op32_u_t), line:111:9, endln:111:181
    |vpiParent:
    \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
    |vpiName:riscv_isa_pkg::op32_u_t
    |vpiInstance:
    \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
    |vpiPacked:1
    |vpiTypespecMember:
    \_typespec_member: (imm_31_12), line:111:38, endln:111:47
      |vpiParent:
      \_struct_typespec: (riscv_isa_pkg::op32_u_t), line:111:9, endln:111:181
      |vpiName:imm_31_12
      |vpiTypespec:
      \_ref_typespec: (riscv_isa_pkg::riscv_isa_pkg::op32_u_t::imm_31_12)
        |vpiParent:
        \_typespec_member: (imm_31_12), line:111:38, endln:111:47
        |vpiFullName:riscv_isa_pkg::riscv_isa_pkg::op32_u_t::imm_31_12
        |vpiActual:
        \_logic_typespec: , line:111:24, endln:111:37
      |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
      |vpiRefLineNo:111
      |vpiRefColumnNo:24
      |vpiRefEndLineNo:111
      |vpiRefEndColumnNo:37
    |vpiTypespecMember:
    \_typespec_member: (rd), line:111:128, endln:111:130
      |vpiParent:
      \_struct_typespec: (riscv_isa_pkg::op32_u_t), line:111:9, endln:111:181
      |vpiName:rd
      |vpiTypespec:
      \_ref_typespec: (riscv_isa_pkg::riscv_isa_pkg::op32_u_t::rd)
        |vpiParent:
        \_typespec_member: (rd), line:111:128, endln:111:130
        |vpiFullName:riscv_isa_pkg::riscv_isa_pkg::op32_u_t::rd
        |vpiActual:
        \_logic_typespec: , line:111:116, endln:111:127
      |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
      |vpiRefLineNo:111
      |vpiRefColumnNo:116
      |vpiRefEndLineNo:111
      |vpiRefEndColumnNo:127
    |vpiTypespecMember:
    \_typespec_member: (opcode), line:111:173, endln:111:179
      |vpiParent:
      \_struct_typespec: (riscv_isa_pkg::op32_u_t), line:111:9, endln:111:181
      |vpiName:opcode
      |vpiTypespec:
      \_ref_typespec: (riscv_isa_pkg::riscv_isa_pkg::op32_u_t::opcode)
        |vpiParent:
        \_typespec_member: (opcode), line:111:173, endln:111:179
        |vpiFullName:riscv_isa_pkg::riscv_isa_pkg::op32_u_t::opcode
        |vpiActual:
        \_struct_typespec: (riscv_isa_pkg::op32_opcode_t), line:51:9, endln:54:2
      |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
      |vpiRefLineNo:111
      |vpiRefColumnNo:159
      |vpiRefEndLineNo:111
      |vpiRefEndColumnNo:172
  |vpiDefName:riscv_isa_pkg
  |vpiTaskFunc:
  \_function: (riscv_isa_pkg::opsiz), line:25:1, endln:34:19
    |vpiParent:
    \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
    |vpiName:opsiz
    |vpiFullName:riscv_isa_pkg::opsiz
    |vpiVisibility:1
    |vpiAutomatic:1
    |vpiReturn:
    \_int_var: (riscv_isa_pkg::opsiz), line:25:20, endln:25:32
      |vpiParent:
      \_function: (riscv_isa_pkg::opsiz), line:25:1, endln:34:19
      |vpiTypespec:
      \_ref_typespec: (riscv_isa_pkg::opsiz)
        |vpiParent:
        \_int_var: (riscv_isa_pkg::opsiz), line:25:20, endln:25:32
        |vpiFullName:riscv_isa_pkg::opsiz
        |vpiActual:
        \_int_typespec: , line:25:20, endln:25:32
      |vpiFullName:riscv_isa_pkg::opsiz
    |vpiIODecl:
    \_io_decl: (op), line:25:55, endln:25:57
      |vpiParent:
      \_function: (riscv_isa_pkg::opsiz), line:25:1, endln:34:19
      |vpiDirection:1
      |vpiName:op
      |vpiTypedef:
      \_ref_typespec: (riscv_isa_pkg::opsiz::op)
        |vpiParent:
        \_io_decl: (op), line:25:55, endln:25:57
        |vpiFullName:riscv_isa_pkg::opsiz::op
        |vpiActual:
        \_logic_typespec: , line:25:40, endln:25:45
    |vpiStmt:
    \_case_stmt: , line:26:1, endln:33:8
      |vpiParent:
      \_function: (riscv_isa_pkg::opsiz), line:25:1, endln:34:19
      |vpiCaseType:3
      |vpiQualifier:2
      |vpiCondition:
      \_ref_obj: (riscv_isa_pkg::opsiz::op), line:26:17, endln:26:19
        |vpiParent:
        \_case_stmt: , line:26:1, endln:33:8
        |vpiName:op
        |vpiFullName:riscv_isa_pkg::opsiz::op
        |vpiActual:
        \_io_decl: (op), line:25:55, endln:25:57
      |vpiCaseItem:
      \_case_item: , line:31:3, endln:31:38
        |vpiParent:
        \_case_stmt: , line:26:1, endln:33:8
        |vpiExpr:
        \_constant: , line:31:3, endln:31:25
          |vpiParent:
          \_case_item: , line:31:3, endln:31:38
          |vpiDecompile:16'b????_????_??????11
          |vpiSize:16
          |BIN:??????????????11
          |vpiConstType:3
        |vpiStmt:
        \_assignment: , line:31:28, endln:31:37
          |vpiParent:
          \_case_item: , line:31:3, endln:31:38
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_constant: , line:31:36, endln:31:37
            |vpiDecompile:4
            |vpiSize:64
            |UINT:4
            |vpiConstType:9
          |vpiLhs:
          \_ref_obj: (riscv_isa_pkg::opsiz::opsiz), line:31:28, endln:31:33
            |vpiParent:
            \_assignment: , line:31:28, endln:31:37
            |vpiName:opsiz
            |vpiFullName:riscv_isa_pkg::opsiz::opsiz
            |vpiActual:
            \_int_var: (riscv_isa_pkg::opsiz), line:25:20, endln:25:32
      |vpiCaseItem:
      \_case_item: , line:32:3, endln:32:38
        |vpiParent:
        \_case_stmt: , line:26:1, endln:33:8
        |vpiStmt:
        \_assignment: , line:32:28, endln:32:37
          |vpiParent:
          \_case_item: , line:32:3, endln:32:38
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_constant: , line:32:36, endln:32:37
            |vpiDecompile:2
            |vpiSize:64
            |UINT:2
            |vpiConstType:9
          |vpiLhs:
          \_ref_obj: (riscv_isa_pkg::opsiz::opsiz), line:32:28, endln:32:33
            |vpiParent:
            \_assignment: , line:32:28, endln:32:37
            |vpiName:opsiz
            |vpiFullName:riscv_isa_pkg::opsiz::opsiz
            |vpiActual:
            \_int_var: (riscv_isa_pkg::opsiz), line:25:20, endln:25:32
    |vpiInstance:
    \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiEndLabel:riscv_isa_pkg
|uhdmtopPackages:
\_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiParent:
  \_design: (work@r5p_lsu)
  |vpiName:riscv_isa_pkg
  |vpiFullName:riscv_isa_pkg::
  |vpiTypedef:
  \_enum_typespec: (riscv_isa_pkg::fn3_alu_et), line:57:1, endln:66:14
    |vpiParent:
    \_module_inst: work@r5p_lsu (work@r5p_lsu), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:145:1, endln:166:19
    |vpiName:riscv_isa_pkg::fn3_alu_et
    |vpiInstance:
    \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
    |vpiBaseTypespec:
    \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::fn3_alu_et)
      |vpiParent:
      \_enum_typespec: (riscv_isa_pkg::fn3_alu_et), line:57:1, endln:66:14
      |vpiFullName:work@r5p_lsu.riscv_isa_pkg::fn3_alu_et
      |vpiActual:
      \_logic_typespec: , line:57:14, endln:57:38
    |vpiEnumConst:
    \_enum_const: (ADD), line:58:3, endln:58:17
      |vpiParent:
      \_enum_typespec: (riscv_isa_pkg::fn3_alu_et), line:57:1, endln:66:14
      |vpiName:ADD
      |BIN:000
      |vpiDecompile:3'b000
      |vpiSize:3
    |vpiEnumConst:
    \_enum_const: (SL), line:59:3, endln:59:17
      |vpiParent:
      \_enum_typespec: (riscv_isa_pkg::fn3_alu_et), line:57:1, endln:66:14
      |vpiName:SL
      |BIN:001
      |vpiDecompile:3'b001
      |vpiSize:3
    |vpiEnumConst:
    \_enum_const: (SLT), line:60:3, endln:60:17
      |vpiParent:
      \_enum_typespec: (riscv_isa_pkg::fn3_alu_et), line:57:1, endln:66:14
      |vpiName:SLT
      |BIN:010
      |vpiDecompile:3'b010
      |vpiSize:3
    |vpiEnumConst:
    \_enum_const: (SLTU), line:61:3, endln:61:17
      |vpiParent:
      \_enum_typespec: (riscv_isa_pkg::fn3_alu_et), line:57:1, endln:66:14
      |vpiName:SLTU
      |BIN:011
      |vpiDecompile:3'b011
      |vpiSize:3
    |vpiEnumConst:
    \_enum_const: (XOR), line:62:3, endln:62:17
      |vpiParent:
      \_enum_typespec: (riscv_isa_pkg::fn3_alu_et), line:57:1, endln:66:14
      |vpiName:XOR
      |BIN:100
      |vpiDecompile:3'b100
      |vpiSize:3
    |vpiEnumConst:
    \_enum_const: (SR), line:63:3, endln:63:17
      |vpiParent:
      \_enum_typespec: (riscv_isa_pkg::fn3_alu_et), line:57:1, endln:66:14
      |vpiName:SR
      |BIN:101
      |vpiDecompile:3'b101
      |vpiSize:3
    |vpiEnumConst:
    \_enum_const: (OR), line:64:3, endln:64:17
      |vpiParent:
      \_enum_typespec: (riscv_isa_pkg::fn3_alu_et), line:57:1, endln:66:14
      |vpiName:OR
      |BIN:110
      |vpiDecompile:3'b110
      |vpiSize:3
    |vpiEnumConst:
    \_enum_const: (AND), line:65:3, endln:65:17
      |vpiParent:
      \_enum_typespec: (riscv_isa_pkg::fn3_alu_et), line:57:1, endln:66:14
      |vpiName:AND
      |BIN:111
      |vpiDecompile:3'b111
      |vpiSize:3
  |vpiTypedef:
  \_enum_typespec: (riscv_isa_pkg::fn3_bru_et), line:94:1, endln:103:14
    |vpiParent:
    \_module_inst: work@r5p_lsu (work@r5p_lsu), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:145:1, endln:166:19
    |vpiName:riscv_isa_pkg::fn3_bru_et
    |vpiInstance:
    \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
    |vpiBaseTypespec:
    \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::fn3_bru_et)
      |vpiParent:
      \_enum_typespec: (riscv_isa_pkg::fn3_bru_et), line:94:1, endln:103:14
      |vpiFullName:work@r5p_lsu.riscv_isa_pkg::fn3_bru_et
      |vpiActual:
      \_logic_typespec: , line:94:14, endln:94:38
    |vpiEnumConst:
    \_enum_const: (BEQ), line:95:3, endln:95:16
      |vpiParent:
      \_enum_typespec: (riscv_isa_pkg::fn3_bru_et), line:94:1, endln:103:14
      |vpiName:BEQ
      |BIN:000
      |vpiDecompile:3'b000
      |vpiSize:3
    |vpiEnumConst:
    \_enum_const: (BNE), line:96:3, endln:96:16
      |vpiParent:
      \_enum_typespec: (riscv_isa_pkg::fn3_bru_et), line:94:1, endln:103:14
      |vpiName:BNE
      |BIN:001
      |vpiDecompile:3'b001
      |vpiSize:3
    |vpiEnumConst:
    \_enum_const: (BLT), line:99:3, endln:99:16
      |vpiParent:
      \_enum_typespec: (riscv_isa_pkg::fn3_bru_et), line:94:1, endln:103:14
      |vpiName:BLT
      |BIN:100
      |vpiDecompile:3'b100
      |vpiSize:3
    |vpiEnumConst:
    \_enum_const: (BGE), line:100:3, endln:100:16
      |vpiParent:
      \_enum_typespec: (riscv_isa_pkg::fn3_bru_et), line:94:1, endln:103:14
      |vpiName:BGE
      |BIN:101
      |vpiDecompile:3'b101
      |vpiSize:3
    |vpiEnumConst:
    \_enum_const: (BLTU), line:101:3, endln:101:16
      |vpiParent:
      \_enum_typespec: (riscv_isa_pkg::fn3_bru_et), line:94:1, endln:103:14
      |vpiName:BLTU
      |BIN:110
      |vpiDecompile:3'b110
      |vpiSize:3
    |vpiEnumConst:
    \_enum_const: (BGEU), line:102:3, endln:102:16
      |vpiParent:
      \_enum_typespec: (riscv_isa_pkg::fn3_bru_et), line:94:1, endln:103:14
      |vpiName:BGEU
      |BIN:111
      |vpiDecompile:3'b111
      |vpiSize:3
  |vpiTypedef:
  \_enum_typespec: (riscv_isa_pkg::fn3_ldu_et), line:69:1, endln:78:14
    |vpiParent:
    \_module_inst: work@r5p_lsu (work@r5p_lsu), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:145:1, endln:166:19
    |vpiName:riscv_isa_pkg::fn3_ldu_et
    |vpiInstance:
    \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
    |vpiBaseTypespec:
    \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::fn3_ldu_et)
      |vpiParent:
      \_enum_typespec: (riscv_isa_pkg::fn3_ldu_et), line:69:1, endln:78:14
      |vpiFullName:work@r5p_lsu.riscv_isa_pkg::fn3_ldu_et
      |vpiActual:
      \_logic_typespec: , line:69:14, endln:69:38
    |vpiEnumConst:
    \_enum_const: (LB), line:70:3, endln:70:15
      |vpiParent:
      \_enum_typespec: (riscv_isa_pkg::fn3_ldu_et), line:69:1, endln:78:14
      |vpiName:LB
      |BIN:000
      |vpiDecompile:3'b000
      |vpiSize:3
    |vpiEnumConst:
    \_enum_const: (LH), line:71:3, endln:71:15
      |vpiParent:
      \_enum_typespec: (riscv_isa_pkg::fn3_ldu_et), line:69:1, endln:78:14
      |vpiName:LH
      |BIN:001
      |vpiDecompile:3'b001
      |vpiSize:3
    |vpiEnumConst:
    \_enum_const: (LW), line:72:3, endln:72:15
      |vpiParent:
      \_enum_typespec: (riscv_isa_pkg::fn3_ldu_et), line:69:1, endln:78:14
      |vpiName:LW
      |BIN:010
      |vpiDecompile:3'b010
      |vpiSize:3
    |vpiEnumConst:
    \_enum_const: (LD), line:73:3, endln:73:15
      |vpiParent:
      \_enum_typespec: (riscv_isa_pkg::fn3_ldu_et), line:69:1, endln:78:14
      |vpiName:LD
      |BIN:011
      |vpiDecompile:3'b011
      |vpiSize:3
    |vpiEnumConst:
    \_enum_const: (LBU), line:74:3, endln:74:15
      |vpiParent:
      \_enum_typespec: (riscv_isa_pkg::fn3_ldu_et), line:69:1, endln:78:14
      |vpiName:LBU
      |BIN:100
      |vpiDecompile:3'b100
      |vpiSize:3
    |vpiEnumConst:
    \_enum_const: (LHU), line:75:3, endln:75:15
      |vpiParent:
      \_enum_typespec: (riscv_isa_pkg::fn3_ldu_et), line:69:1, endln:78:14
      |vpiName:LHU
      |BIN:101
      |vpiDecompile:3'b101
      |vpiSize:3
    |vpiEnumConst:
    \_enum_const: (LWU), line:76:3, endln:76:15
      |vpiParent:
      \_enum_typespec: (riscv_isa_pkg::fn3_ldu_et), line:69:1, endln:78:14
      |vpiName:LWU
      |BIN:110
      |vpiDecompile:3'b110
      |vpiSize:3
    |vpiEnumConst:
    \_enum_const: (LDU), line:77:3, endln:77:15
      |vpiParent:
      \_enum_typespec: (riscv_isa_pkg::fn3_ldu_et), line:69:1, endln:78:14
      |vpiName:LDU
      |BIN:111
      |vpiDecompile:3'b111
      |vpiSize:3
  |vpiTypedef:
  \_enum_typespec: (riscv_isa_pkg::fn3_stu_et), line:82:1, endln:91:14
    |vpiParent:
    \_module_inst: work@r5p_lsu (work@r5p_lsu), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:145:1, endln:166:19
    |vpiName:riscv_isa_pkg::fn3_stu_et
    |vpiInstance:
    \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
    |vpiBaseTypespec:
    \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::fn3_stu_et)
      |vpiParent:
      \_enum_typespec: (riscv_isa_pkg::fn3_stu_et), line:82:1, endln:91:14
      |vpiFullName:work@r5p_lsu.riscv_isa_pkg::fn3_stu_et
      |vpiActual:
      \_logic_typespec: , line:82:14, endln:82:38
    |vpiEnumConst:
    \_enum_const: (SB), line:83:3, endln:83:15
      |vpiParent:
      \_enum_typespec: (riscv_isa_pkg::fn3_stu_et), line:82:1, endln:91:14
      |vpiName:SB
      |BIN:000
      |vpiDecompile:3'b000
      |vpiSize:3
    |vpiEnumConst:
    \_enum_const: (SH), line:84:3, endln:84:15
      |vpiParent:
      \_enum_typespec: (riscv_isa_pkg::fn3_stu_et), line:82:1, endln:91:14
      |vpiName:SH
      |BIN:001
      |vpiDecompile:3'b001
      |vpiSize:3
    |vpiEnumConst:
    \_enum_const: (SW), line:85:3, endln:85:15
      |vpiParent:
      \_enum_typespec: (riscv_isa_pkg::fn3_stu_et), line:82:1, endln:91:14
      |vpiName:SW
      |BIN:010
      |vpiDecompile:3'b010
      |vpiSize:3
    |vpiEnumConst:
    \_enum_const: (SD), line:86:3, endln:86:15
      |vpiParent:
      \_enum_typespec: (riscv_isa_pkg::fn3_stu_et), line:82:1, endln:91:14
      |vpiName:SD
      |BIN:011
      |vpiDecompile:3'b011
      |vpiSize:3
    |vpiEnumConst:
    \_enum_const: (SQ), line:87:3, endln:87:15
      |vpiParent:
      \_enum_typespec: (riscv_isa_pkg::fn3_stu_et), line:82:1, endln:91:14
      |vpiName:SQ
      |BIN:100
      |vpiDecompile:3'b100
      |vpiSize:3
  |vpiTypedef:
  \_logic_typespec: (riscv_isa_pkg::fn3_t), line:48:9, endln:48:22
    |vpiParent:
    \_module_inst: work@r5p_lsu (work@r5p_lsu), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:145:1, endln:166:19
    |vpiName:riscv_isa_pkg::fn3_t
    |vpiInstance:
    \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
    |vpiRange:
    \_range: , line:48:15, endln:48:22
      |vpiParent:
      \_logic_typespec: (riscv_isa_pkg::fn3_t), line:48:9, endln:48:22
      |vpiLeftRange:
      \_constant: , line:48:16, endln:48:17
        |vpiParent:
        \_range: , line:48:15, endln:48:22
        |vpiDecompile:2
        |vpiSize:64
        |INT:2
        |vpiConstType:7
      |vpiRightRange:
      \_constant: , line:48:20, endln:48:21
        |vpiParent:
        \_range: , line:48:15, endln:48:22
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_struct_typespec: (riscv_isa_pkg::op32_b_t), line:110:9, endln:110:181
    |vpiParent:
    \_module_inst: work@r5p_lsu (work@r5p_lsu), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:145:1, endln:166:19
    |vpiName:riscv_isa_pkg::op32_b_t
    |vpiInstance:
    \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
    |vpiPacked:1
    |vpiTypespecMember:
    \_typespec_member: (imm_12), line:110:38, endln:110:44
      |vpiParent:
      \_struct_typespec: (riscv_isa_pkg::op32_b_t), line:110:9, endln:110:181
      |vpiName:imm_12
      |vpiTypespec:
      \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_b_t.imm_12)
        |vpiParent:
        \_typespec_member: (imm_12), line:110:38, endln:110:44
        |vpiFullName:work@r5p_lsu.riscv_isa_pkg::op32_b_t.imm_12
        |vpiActual:
        \_logic_typespec: , line:110:24, endln:110:37
      |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
      |vpiRefLineNo:110
      |vpiRefColumnNo:24
      |vpiRefEndLineNo:110
      |vpiRefEndColumnNo:37
    |vpiTypespecMember:
    \_typespec_member: (imm_10_5), line:110:59, endln:110:67
      |vpiParent:
      \_struct_typespec: (riscv_isa_pkg::op32_b_t), line:110:9, endln:110:181
      |vpiName:imm_10_5
      |vpiTypespec:
      \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_b_t.imm_10_5)
        |vpiParent:
        \_typespec_member: (imm_10_5), line:110:59, endln:110:67
        |vpiFullName:work@r5p_lsu.riscv_isa_pkg::op32_b_t.imm_10_5
        |vpiActual:
        \_logic_typespec: , line:110:46, endln:110:58
      |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
      |vpiRefLineNo:110
      |vpiRefColumnNo:46
      |vpiRefEndLineNo:110
      |vpiRefEndColumnNo:58
    |vpiTypespecMember:
    \_typespec_member: (rs2), line:110:81, endln:110:84
      |vpiParent:
      \_struct_typespec: (riscv_isa_pkg::op32_b_t), line:110:9, endln:110:181
      |vpiName:rs2
      |vpiTypespec:
      \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_b_t.rs2)
        |vpiParent:
        \_typespec_member: (rs2), line:110:81, endln:110:84
        |vpiFullName:work@r5p_lsu.riscv_isa_pkg::op32_b_t.rs2
        |vpiActual:
        \_logic_typespec: , line:110:69, endln:110:80
      |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
      |vpiRefLineNo:110
      |vpiRefColumnNo:69
      |vpiRefEndLineNo:110
      |vpiRefEndColumnNo:80
    |vpiTypespecMember:
    \_typespec_member: (rs1), line:110:98, endln:110:101
      |vpiParent:
      \_struct_typespec: (riscv_isa_pkg::op32_b_t), line:110:9, endln:110:181
      |vpiName:rs1
      |vpiTypespec:
      \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_b_t.rs1)
        |vpiParent:
        \_typespec_member: (rs1), line:110:98, endln:110:101
        |vpiFullName:work@r5p_lsu.riscv_isa_pkg::op32_b_t.rs1
        |vpiActual:
        \_logic_typespec: , line:110:86, endln:110:97
      |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
      |vpiRefLineNo:110
      |vpiRefColumnNo:86
      |vpiRefEndLineNo:110
      |vpiRefEndColumnNo:97
    |vpiTypespecMember:
    \_typespec_member: (func3), line:110:109, endln:110:114
      |vpiParent:
      \_struct_typespec: (riscv_isa_pkg::op32_b_t), line:110:9, endln:110:181
      |vpiName:func3
      |vpiTypespec:
      \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_b_t.func3)
        |vpiParent:
        \_typespec_member: (func3), line:110:109, endln:110:114
        |vpiFullName:work@r5p_lsu.riscv_isa_pkg::op32_b_t.func3
        |vpiActual:
        \_logic_typespec: (fn3_t), line:48:9, endln:48:22
      |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
      |vpiRefLineNo:110
      |vpiRefColumnNo:103
      |vpiRefEndLineNo:110
      |vpiRefEndColumnNo:108
    |vpiTypespecMember:
    \_typespec_member: (imm_4_1), line:110:128, endln:110:135
      |vpiParent:
      \_struct_typespec: (riscv_isa_pkg::op32_b_t), line:110:9, endln:110:181
      |vpiName:imm_4_1
      |vpiTypespec:
      \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_b_t.imm_4_1)
        |vpiParent:
        \_typespec_member: (imm_4_1), line:110:128, endln:110:135
        |vpiFullName:work@r5p_lsu.riscv_isa_pkg::op32_b_t.imm_4_1
        |vpiActual:
        \_logic_typespec: , line:110:116, endln:110:127
      |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
      |vpiRefLineNo:110
      |vpiRefColumnNo:116
      |vpiRefEndLineNo:110
      |vpiRefEndColumnNo:127
    |vpiTypespecMember:
    \_typespec_member: (imm_11), line:110:151, endln:110:157
      |vpiParent:
      \_struct_typespec: (riscv_isa_pkg::op32_b_t), line:110:9, endln:110:181
      |vpiName:imm_11
      |vpiTypespec:
      \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_b_t.imm_11)
        |vpiParent:
        \_typespec_member: (imm_11), line:110:151, endln:110:157
        |vpiFullName:work@r5p_lsu.riscv_isa_pkg::op32_b_t.imm_11
        |vpiActual:
        \_logic_typespec: , line:110:137, endln:110:150
      |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
      |vpiRefLineNo:110
      |vpiRefColumnNo:137
      |vpiRefEndLineNo:110
      |vpiRefEndColumnNo:150
    |vpiTypespecMember:
    \_typespec_member: (opcode), line:110:173, endln:110:179
      |vpiParent:
      \_struct_typespec: (riscv_isa_pkg::op32_b_t), line:110:9, endln:110:181
      |vpiName:opcode
      |vpiTypespec:
      \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_b_t.opcode)
        |vpiParent:
        \_typespec_member: (opcode), line:110:173, endln:110:179
        |vpiFullName:work@r5p_lsu.riscv_isa_pkg::op32_b_t.opcode
        |vpiActual:
        \_struct_typespec: (riscv_isa_pkg::op32_opcode_t), line:51:9, endln:54:2
      |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
      |vpiRefLineNo:110
      |vpiRefColumnNo:159
      |vpiRefEndLineNo:110
      |vpiRefEndColumnNo:172
  |vpiTypedef:
  \_struct_typespec: (riscv_isa_pkg::op32_i_t), line:108:9, endln:108:181
    |vpiParent:
    \_module_inst: work@r5p_lsu (work@r5p_lsu), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:145:1, endln:166:19
    |vpiName:riscv_isa_pkg::op32_i_t
    |vpiInstance:
    \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
    |vpiPacked:1
    |vpiTypespecMember:
    \_typespec_member: (imm_11_0), line:108:38, endln:108:46
      |vpiParent:
      \_struct_typespec: (riscv_isa_pkg::op32_i_t), line:108:9, endln:108:181
      |vpiName:imm_11_0
      |vpiTypespec:
      \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_i_t.imm_11_0)
        |vpiParent:
        \_typespec_member: (imm_11_0), line:108:38, endln:108:46
        |vpiFullName:work@r5p_lsu.riscv_isa_pkg::op32_i_t.imm_11_0
        |vpiActual:
        \_logic_typespec: , line:108:24, endln:108:37
      |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
      |vpiRefLineNo:108
      |vpiRefColumnNo:24
      |vpiRefEndLineNo:108
      |vpiRefEndColumnNo:37
    |vpiTypespecMember:
    \_typespec_member: (rs1), line:108:98, endln:108:101
      |vpiParent:
      \_struct_typespec: (riscv_isa_pkg::op32_i_t), line:108:9, endln:108:181
      |vpiName:rs1
      |vpiTypespec:
      \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_i_t.rs1)
        |vpiParent:
        \_typespec_member: (rs1), line:108:98, endln:108:101
        |vpiFullName:work@r5p_lsu.riscv_isa_pkg::op32_i_t.rs1
        |vpiActual:
        \_logic_typespec: , line:108:86, endln:108:97
      |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
      |vpiRefLineNo:108
      |vpiRefColumnNo:86
      |vpiRefEndLineNo:108
      |vpiRefEndColumnNo:97
    |vpiTypespecMember:
    \_typespec_member: (func3), line:108:109, endln:108:114
      |vpiParent:
      \_struct_typespec: (riscv_isa_pkg::op32_i_t), line:108:9, endln:108:181
      |vpiName:func3
      |vpiTypespec:
      \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_i_t.func3)
        |vpiParent:
        \_typespec_member: (func3), line:108:109, endln:108:114
        |vpiFullName:work@r5p_lsu.riscv_isa_pkg::op32_i_t.func3
        |vpiActual:
        \_logic_typespec: (fn3_t), line:48:9, endln:48:22
      |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
      |vpiRefLineNo:108
      |vpiRefColumnNo:103
      |vpiRefEndLineNo:108
      |vpiRefEndColumnNo:108
    |vpiTypespecMember:
    \_typespec_member: (rd), line:108:128, endln:108:130
      |vpiParent:
      \_struct_typespec: (riscv_isa_pkg::op32_i_t), line:108:9, endln:108:181
      |vpiName:rd
      |vpiTypespec:
      \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_i_t.rd)
        |vpiParent:
        \_typespec_member: (rd), line:108:128, endln:108:130
        |vpiFullName:work@r5p_lsu.riscv_isa_pkg::op32_i_t.rd
        |vpiActual:
        \_logic_typespec: , line:108:116, endln:108:127
      |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
      |vpiRefLineNo:108
      |vpiRefColumnNo:116
      |vpiRefEndLineNo:108
      |vpiRefEndColumnNo:127
    |vpiTypespecMember:
    \_typespec_member: (opcode), line:108:173, endln:108:179
      |vpiParent:
      \_struct_typespec: (riscv_isa_pkg::op32_i_t), line:108:9, endln:108:181
      |vpiName:opcode
      |vpiTypespec:
      \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_i_t.opcode)
        |vpiParent:
        \_typespec_member: (opcode), line:108:173, endln:108:179
        |vpiFullName:work@r5p_lsu.riscv_isa_pkg::op32_i_t.opcode
        |vpiActual:
        \_struct_typespec: (riscv_isa_pkg::op32_opcode_t), line:51:9, endln:54:2
      |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
      |vpiRefLineNo:108
      |vpiRefColumnNo:159
      |vpiRefEndLineNo:108
      |vpiRefEndColumnNo:172
  |vpiTypedef:
  \_struct_typespec: (riscv_isa_pkg::op32_j_t), line:112:9, endln:112:181
    |vpiParent:
    \_module_inst: work@r5p_lsu (work@r5p_lsu), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:145:1, endln:166:19
    |vpiName:riscv_isa_pkg::op32_j_t
    |vpiInstance:
    \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
    |vpiPacked:1
    |vpiTypespecMember:
    \_typespec_member: (imm_20), line:112:38, endln:112:44
      |vpiParent:
      \_struct_typespec: (riscv_isa_pkg::op32_j_t), line:112:9, endln:112:181
      |vpiName:imm_20
      |vpiTypespec:
      \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_j_t.imm_20)
        |vpiParent:
        \_typespec_member: (imm_20), line:112:38, endln:112:44
        |vpiFullName:work@r5p_lsu.riscv_isa_pkg::op32_j_t.imm_20
        |vpiActual:
        \_logic_typespec: , line:112:24, endln:112:37
      |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
      |vpiRefLineNo:112
      |vpiRefColumnNo:24
      |vpiRefEndLineNo:112
      |vpiRefEndColumnNo:37
    |vpiTypespecMember:
    \_typespec_member: (imm_10_1), line:112:59, endln:112:67
      |vpiParent:
      \_struct_typespec: (riscv_isa_pkg::op32_j_t), line:112:9, endln:112:181
      |vpiName:imm_10_1
      |vpiTypespec:
      \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_j_t.imm_10_1)
        |vpiParent:
        \_typespec_member: (imm_10_1), line:112:59, endln:112:67
        |vpiFullName:work@r5p_lsu.riscv_isa_pkg::op32_j_t.imm_10_1
        |vpiActual:
        \_logic_typespec: , line:112:46, endln:112:58
      |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
      |vpiRefLineNo:112
      |vpiRefColumnNo:46
      |vpiRefEndLineNo:112
      |vpiRefEndColumnNo:58
    |vpiTypespecMember:
    \_typespec_member: (imm_11), line:112:83, endln:112:89
      |vpiParent:
      \_struct_typespec: (riscv_isa_pkg::op32_j_t), line:112:9, endln:112:181
      |vpiName:imm_11
      |vpiTypespec:
      \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_j_t.imm_11)
        |vpiParent:
        \_typespec_member: (imm_11), line:112:83, endln:112:89
        |vpiFullName:work@r5p_lsu.riscv_isa_pkg::op32_j_t.imm_11
        |vpiActual:
        \_logic_typespec: , line:112:69, endln:112:82
      |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
      |vpiRefLineNo:112
      |vpiRefColumnNo:69
      |vpiRefEndLineNo:112
      |vpiRefEndColumnNo:82
    |vpiTypespecMember:
    \_typespec_member: (imm_19_12), line:112:105, endln:112:114
      |vpiParent:
      \_struct_typespec: (riscv_isa_pkg::op32_j_t), line:112:9, endln:112:181
      |vpiName:imm_19_12
      |vpiTypespec:
      \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_j_t.imm_19_12)
        |vpiParent:
        \_typespec_member: (imm_19_12), line:112:105, endln:112:114
        |vpiFullName:work@r5p_lsu.riscv_isa_pkg::op32_j_t.imm_19_12
        |vpiActual:
        \_logic_typespec: , line:112:91, endln:112:104
      |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
      |vpiRefLineNo:112
      |vpiRefColumnNo:91
      |vpiRefEndLineNo:112
      |vpiRefEndColumnNo:104
    |vpiTypespecMember:
    \_typespec_member: (rd), line:112:128, endln:112:130
      |vpiParent:
      \_struct_typespec: (riscv_isa_pkg::op32_j_t), line:112:9, endln:112:181
      |vpiName:rd
      |vpiTypespec:
      \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_j_t.rd)
        |vpiParent:
        \_typespec_member: (rd), line:112:128, endln:112:130
        |vpiFullName:work@r5p_lsu.riscv_isa_pkg::op32_j_t.rd
        |vpiActual:
        \_logic_typespec: , line:112:116, endln:112:127
      |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
      |vpiRefLineNo:112
      |vpiRefColumnNo:116
      |vpiRefEndLineNo:112
      |vpiRefEndColumnNo:127
    |vpiTypespecMember:
    \_typespec_member: (opcode), line:112:173, endln:112:179
      |vpiParent:
      \_struct_typespec: (riscv_isa_pkg::op32_j_t), line:112:9, endln:112:181
      |vpiName:opcode
      |vpiTypespec:
      \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_j_t.opcode)
        |vpiParent:
        \_typespec_member: (opcode), line:112:173, endln:112:179
        |vpiFullName:work@r5p_lsu.riscv_isa_pkg::op32_j_t.opcode
        |vpiActual:
        \_struct_typespec: (riscv_isa_pkg::op32_opcode_t), line:51:9, endln:54:2
      |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
      |vpiRefLineNo:112
      |vpiRefColumnNo:159
      |vpiRefEndLineNo:112
      |vpiRefEndColumnNo:172
  |vpiTypedef:
  \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiParent:
    \_module_inst: work@r5p_lsu (work@r5p_lsu), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:145:1, endln:166:19
    |vpiName:riscv_isa_pkg::op32_op62_et
    |vpiInstance:
    \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
    |vpiBaseTypespec:
    \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_op62_et)
      |vpiParent:
      \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
      |vpiFullName:work@r5p_lsu.riscv_isa_pkg::op32_op62_et
      |vpiActual:
      \_logic_typespec: , line:41:14, endln:41:25
    |vpiEnumConst:
    \_enum_const: (LOAD), line:42:3, endln:42:21
      |vpiParent:
      \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
      |vpiName:LOAD
      |BIN:00000
      |vpiDecompile:5'b00_000
      |vpiSize:5
    |vpiEnumConst:
    \_enum_const: (LOAD_FP), line:42:24, endln:42:44
      |vpiParent:
      \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
      |vpiName:LOAD_FP
      |BIN:00001
      |vpiDecompile:5'b00_001
      |vpiSize:5
    |vpiEnumConst:
    \_enum_const: (CUSTON_0), line:42:47, endln:42:69
      |vpiParent:
      \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
      |vpiName:CUSTON_0
      |BIN:00010
      |vpiDecompile:5'b00_010
      |vpiSize:5
    |vpiEnumConst:
    \_enum_const: (MISC_MEM), line:42:72, endln:42:92
      |vpiParent:
      \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
      |vpiName:MISC_MEM
      |BIN:00011
      |vpiDecompile:5'b00_011
      |vpiSize:5
    |vpiEnumConst:
    \_enum_const: (OP_IMM), line:42:95, endln:42:113
      |vpiParent:
      \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
      |vpiName:OP_IMM
      |BIN:00100
      |vpiDecompile:5'b00_100
      |vpiSize:5
    |vpiEnumConst:
    \_enum_const: (AUIPC), line:42:116, endln:42:138
      |vpiParent:
      \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
      |vpiName:AUIPC
      |BIN:00101
      |vpiDecompile:5'b00_101
      |vpiSize:5
    |vpiEnumConst:
    \_enum_const: (OP_IMM_32), line:42:141, endln:42:162
      |vpiParent:
      \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
      |vpiName:OP_IMM_32
      |BIN:00110
      |vpiDecompile:5'b00_110
      |vpiSize:5
    |vpiEnumConst:
    \_enum_const: (OP_48_1), line:42:165, endln:42:184
      |vpiParent:
      \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
      |vpiName:OP_48_1
      |BIN:00111
      |vpiDecompile:5'b00_111
      |vpiSize:5
    |vpiEnumConst:
    \_enum_const: (STORE), line:43:3, endln:43:21
      |vpiParent:
      \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
      |vpiName:STORE
      |BIN:01000
      |vpiDecompile:5'b01_000
      |vpiSize:5
    |vpiEnumConst:
    \_enum_const: (STORE_FP), line:43:24, endln:43:44
      |vpiParent:
      \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
      |vpiName:STORE_FP
      |BIN:01001
      |vpiDecompile:5'b01_001
      |vpiSize:5
    |vpiEnumConst:
    \_enum_const: (CUSTOM_1), line:43:47, endln:43:69
      |vpiParent:
      \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
      |vpiName:CUSTOM_1
      |BIN:01010
      |vpiDecompile:5'b01_010
      |vpiSize:5
    |vpiEnumConst:
    \_enum_const: (AMO), line:43:72, endln:43:92
      |vpiParent:
      \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
      |vpiName:AMO
      |BIN:01011
      |vpiDecompile:5'b01_011
      |vpiSize:5
    |vpiEnumConst:
    \_enum_const: (OP), line:43:95, endln:43:113
      |vpiParent:
      \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
      |vpiName:OP
      |BIN:01100
      |vpiDecompile:5'b01_100
      |vpiSize:5
    |vpiEnumConst:
    \_enum_const: (LUI), line:43:116, endln:43:138
      |vpiParent:
      \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
      |vpiName:LUI
      |BIN:01101
      |vpiDecompile:5'b01_101
      |vpiSize:5
    |vpiEnumConst:
    \_enum_const: (OP_32), line:43:141, endln:43:162
      |vpiParent:
      \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
      |vpiName:OP_32
      |BIN:01110
      |vpiDecompile:5'b01_110
      |vpiSize:5
    |vpiEnumConst:
    \_enum_const: (OP_64), line:43:165, endln:43:184
      |vpiParent:
      \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
      |vpiName:OP_64
      |BIN:01111
      |vpiDecompile:5'b01_111
      |vpiSize:5
    |vpiEnumConst:
    \_enum_const: (MADD), line:44:3, endln:44:21
      |vpiParent:
      \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
      |vpiName:MADD
      |BIN:10000
      |vpiDecompile:5'b10_000
      |vpiSize:5
    |vpiEnumConst:
    \_enum_const: (MSUB), line:44:24, endln:44:44
      |vpiParent:
      \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
      |vpiName:MSUB
      |BIN:10001
      |vpiDecompile:5'b10_001
      |vpiSize:5
    |vpiEnumConst:
    \_enum_const: (NMSUB), line:44:47, endln:44:69
      |vpiParent:
      \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
      |vpiName:NMSUB
      |BIN:10010
      |vpiDecompile:5'b10_010
      |vpiSize:5
    |vpiEnumConst:
    \_enum_const: (NMADD), line:44:72, endln:44:92
      |vpiParent:
      \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
      |vpiName:NMADD
      |BIN:10011
      |vpiDecompile:5'b10_011
      |vpiSize:5
    |vpiEnumConst:
    \_enum_const: (OP_FP), line:44:95, endln:44:113
      |vpiParent:
      \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
      |vpiName:OP_FP
      |BIN:10100
      |vpiDecompile:5'b10_100
      |vpiSize:5
    |vpiEnumConst:
    \_enum_const: (RESERVED_6), line:44:116, endln:44:138
      |vpiParent:
      \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
      |vpiName:RESERVED_6
      |BIN:10101
      |vpiDecompile:5'b10_101
      |vpiSize:5
    |vpiEnumConst:
    \_enum_const: (CUSTOM_2), line:44:141, endln:44:162
      |vpiParent:
      \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
      |vpiName:CUSTOM_2
      |BIN:10110
      |vpiDecompile:5'b10_110
      |vpiSize:5
    |vpiEnumConst:
    \_enum_const: (OP_48_2), line:44:165, endln:44:184
      |vpiParent:
      \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
      |vpiName:OP_48_2
      |BIN:10111
      |vpiDecompile:5'b10_111
      |vpiSize:5
    |vpiEnumConst:
    \_enum_const: (BRANCH), line:45:3, endln:45:21
      |vpiParent:
      \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
      |vpiName:BRANCH
      |BIN:11000
      |vpiDecompile:5'b11_000
      |vpiSize:5
    |vpiEnumConst:
    \_enum_const: (JALR), line:45:24, endln:45:44
      |vpiParent:
      \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
      |vpiName:JALR
      |BIN:11001
      |vpiDecompile:5'b11_001
      |vpiSize:5
    |vpiEnumConst:
    \_enum_const: (RESERVED_A), line:45:47, endln:45:69
      |vpiParent:
      \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
      |vpiName:RESERVED_A
      |BIN:11010
      |vpiDecompile:5'b11_010
      |vpiSize:5
    |vpiEnumConst:
    \_enum_const: (JAL), line:45:72, endln:45:92
      |vpiParent:
      \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
      |vpiName:JAL
      |BIN:11011
      |vpiDecompile:5'b11_011
      |vpiSize:5
    |vpiEnumConst:
    \_enum_const: (SYSTEM), line:45:95, endln:45:113
      |vpiParent:
      \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
      |vpiName:SYSTEM
      |BIN:11100
      |vpiDecompile:5'b11_100
      |vpiSize:5
    |vpiEnumConst:
    \_enum_const: (RESERVED_D), line:45:116, endln:45:138
      |vpiParent:
      \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
      |vpiName:RESERVED_D
      |BIN:11101
      |vpiDecompile:5'b11_101
      |vpiSize:5
    |vpiEnumConst:
    \_enum_const: (CUSTOM_3), line:45:141, endln:45:162
      |vpiParent:
      \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
      |vpiName:CUSTOM_3
      |BIN:11110
      |vpiDecompile:5'b11_110
      |vpiSize:5
    |vpiEnumConst:
    \_enum_const: (OP_80), line:45:165, endln:45:184
      |vpiParent:
      \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
      |vpiName:OP_80
      |BIN:11111
      |vpiDecompile:5'b11_111
      |vpiSize:5
  |vpiTypedef:
  \_struct_typespec: (riscv_isa_pkg::op32_opcode_t), line:51:9, endln:54:2
    |vpiParent:
    \_module_inst: work@r5p_lsu (work@r5p_lsu), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:145:1, endln:166:19
    |vpiName:riscv_isa_pkg::op32_opcode_t
    |vpiInstance:
    \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
    |vpiPacked:1
    |vpiTypespecMember:
    \_typespec_member: (opc), line:52:16, endln:52:19
      |vpiParent:
      \_struct_typespec: (riscv_isa_pkg::op32_opcode_t), line:51:9, endln:54:2
      |vpiName:opc
      |vpiTypespec:
      \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_opcode_t.opc)
        |vpiParent:
        \_typespec_member: (opc), line:52:16, endln:52:19
        |vpiFullName:work@r5p_lsu.riscv_isa_pkg::op32_opcode_t.opc
        |vpiActual:
        \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
      |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
      |vpiRefLineNo:52
      |vpiRefColumnNo:3
      |vpiRefEndLineNo:52
      |vpiRefEndColumnNo:15
    |vpiTypespecMember:
    \_typespec_member: (c11), line:53:16, endln:53:19
      |vpiParent:
      \_struct_typespec: (riscv_isa_pkg::op32_opcode_t), line:51:9, endln:54:2
      |vpiName:c11
      |vpiTypespec:
      \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_opcode_t.c11)
        |vpiParent:
        \_typespec_member: (c11), line:53:16, endln:53:19
        |vpiFullName:work@r5p_lsu.riscv_isa_pkg::op32_opcode_t.c11
        |vpiActual:
        \_logic_typespec: , line:53:3, endln:53:14
      |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
      |vpiRefLineNo:53
      |vpiRefColumnNo:3
      |vpiRefEndLineNo:53
      |vpiRefEndColumnNo:14
  |vpiTypedef:
  \_struct_typespec: (riscv_isa_pkg::op32_r4_t), line:106:9, endln:106:181
    |vpiParent:
    \_module_inst: work@r5p_lsu (work@r5p_lsu), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:145:1, endln:166:19
    |vpiName:riscv_isa_pkg::op32_r4_t
    |vpiInstance:
    \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
    |vpiPacked:1
    |vpiTypespecMember:
    \_typespec_member: (rs3), line:106:36, endln:106:39
      |vpiParent:
      \_struct_typespec: (riscv_isa_pkg::op32_r4_t), line:106:9, endln:106:181
      |vpiName:rs3
      |vpiTypespec:
      \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_r4_t.rs3)
        |vpiParent:
        \_typespec_member: (rs3), line:106:36, endln:106:39
        |vpiFullName:work@r5p_lsu.riscv_isa_pkg::op32_r4_t.rs3
        |vpiActual:
        \_logic_typespec: , line:106:24, endln:106:35
      |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
      |vpiRefLineNo:106
      |vpiRefColumnNo:24
      |vpiRefEndLineNo:106
      |vpiRefEndColumnNo:35
    |vpiTypespecMember:
    \_typespec_member: (func2), line:106:53, endln:106:58
      |vpiParent:
      \_struct_typespec: (riscv_isa_pkg::op32_r4_t), line:106:9, endln:106:181
      |vpiName:func2
      |vpiTypespec:
      \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_r4_t.func2)
        |vpiParent:
        \_typespec_member: (func2), line:106:53, endln:106:58
        |vpiFullName:work@r5p_lsu.riscv_isa_pkg::op32_r4_t.func2
        |vpiActual:
        \_logic_typespec: , line:106:41, endln:106:52
      |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
      |vpiRefLineNo:106
      |vpiRefColumnNo:41
      |vpiRefEndLineNo:106
      |vpiRefEndColumnNo:52
    |vpiTypespecMember:
    \_typespec_member: (rs2), line:106:81, endln:106:84
      |vpiParent:
      \_struct_typespec: (riscv_isa_pkg::op32_r4_t), line:106:9, endln:106:181
      |vpiName:rs2
      |vpiTypespec:
      \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_r4_t.rs2)
        |vpiParent:
        \_typespec_member: (rs2), line:106:81, endln:106:84
        |vpiFullName:work@r5p_lsu.riscv_isa_pkg::op32_r4_t.rs2
        |vpiActual:
        \_logic_typespec: , line:106:69, endln:106:80
      |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
      |vpiRefLineNo:106
      |vpiRefColumnNo:69
      |vpiRefEndLineNo:106
      |vpiRefEndColumnNo:80
    |vpiTypespecMember:
    \_typespec_member: (rs1), line:106:98, endln:106:101
      |vpiParent:
      \_struct_typespec: (riscv_isa_pkg::op32_r4_t), line:106:9, endln:106:181
      |vpiName:rs1
      |vpiTypespec:
      \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_r4_t.rs1)
        |vpiParent:
        \_typespec_member: (rs1), line:106:98, endln:106:101
        |vpiFullName:work@r5p_lsu.riscv_isa_pkg::op32_r4_t.rs1
        |vpiActual:
        \_logic_typespec: , line:106:86, endln:106:97
      |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
      |vpiRefLineNo:106
      |vpiRefColumnNo:86
      |vpiRefEndLineNo:106
      |vpiRefEndColumnNo:97
    |vpiTypespecMember:
    \_typespec_member: (func3), line:106:109, endln:106:114
      |vpiParent:
      \_struct_typespec: (riscv_isa_pkg::op32_r4_t), line:106:9, endln:106:181
      |vpiName:func3
      |vpiTypespec:
      \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_r4_t.func3)
        |vpiParent:
        \_typespec_member: (func3), line:106:109, endln:106:114
        |vpiFullName:work@r5p_lsu.riscv_isa_pkg::op32_r4_t.func3
        |vpiActual:
        \_logic_typespec: (fn3_t), line:48:9, endln:48:22
      |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
      |vpiRefLineNo:106
      |vpiRefColumnNo:103
      |vpiRefEndLineNo:106
      |vpiRefEndColumnNo:108
    |vpiTypespecMember:
    \_typespec_member: (rd), line:106:128, endln:106:130
      |vpiParent:
      \_struct_typespec: (riscv_isa_pkg::op32_r4_t), line:106:9, endln:106:181
      |vpiName:rd
      |vpiTypespec:
      \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_r4_t.rd)
        |vpiParent:
        \_typespec_member: (rd), line:106:128, endln:106:130
        |vpiFullName:work@r5p_lsu.riscv_isa_pkg::op32_r4_t.rd
        |vpiActual:
        \_logic_typespec: , line:106:116, endln:106:127
      |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
      |vpiRefLineNo:106
      |vpiRefColumnNo:116
      |vpiRefEndLineNo:106
      |vpiRefEndColumnNo:127
    |vpiTypespecMember:
    \_typespec_member: (opcode), line:106:173, endln:106:179
      |vpiParent:
      \_struct_typespec: (riscv_isa_pkg::op32_r4_t), line:106:9, endln:106:181
      |vpiName:opcode
      |vpiTypespec:
      \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_r4_t.opcode)
        |vpiParent:
        \_typespec_member: (opcode), line:106:173, endln:106:179
        |vpiFullName:work@r5p_lsu.riscv_isa_pkg::op32_r4_t.opcode
        |vpiActual:
        \_struct_typespec: (riscv_isa_pkg::op32_opcode_t), line:51:9, endln:54:2
      |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
      |vpiRefLineNo:106
      |vpiRefColumnNo:159
      |vpiRefEndLineNo:106
      |vpiRefEndColumnNo:172
  |vpiTypedef:
  \_struct_typespec: (riscv_isa_pkg::op32_r_t), line:107:9, endln:107:181
    |vpiParent:
    \_module_inst: work@r5p_lsu (work@r5p_lsu), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:145:1, endln:166:19
    |vpiName:riscv_isa_pkg::op32_r_t
    |vpiInstance:
    \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
    |vpiPacked:1
    |vpiTypespecMember:
    \_typespec_member: (func7), line:107:53, endln:107:58
      |vpiParent:
      \_struct_typespec: (riscv_isa_pkg::op32_r_t), line:107:9, endln:107:181
      |vpiName:func7
      |vpiTypespec:
      \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_r_t.func7)
        |vpiParent:
        \_typespec_member: (func7), line:107:53, endln:107:58
        |vpiFullName:work@r5p_lsu.riscv_isa_pkg::op32_r_t.func7
        |vpiActual:
        \_logic_typespec: , line:107:41, endln:107:52
      |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
      |vpiRefLineNo:107
      |vpiRefColumnNo:41
      |vpiRefEndLineNo:107
      |vpiRefEndColumnNo:52
    |vpiTypespecMember:
    \_typespec_member: (rs2), line:107:81, endln:107:84
      |vpiParent:
      \_struct_typespec: (riscv_isa_pkg::op32_r_t), line:107:9, endln:107:181
      |vpiName:rs2
      |vpiTypespec:
      \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_r_t.rs2)
        |vpiParent:
        \_typespec_member: (rs2), line:107:81, endln:107:84
        |vpiFullName:work@r5p_lsu.riscv_isa_pkg::op32_r_t.rs2
        |vpiActual:
        \_logic_typespec: , line:107:69, endln:107:80
      |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
      |vpiRefLineNo:107
      |vpiRefColumnNo:69
      |vpiRefEndLineNo:107
      |vpiRefEndColumnNo:80
    |vpiTypespecMember:
    \_typespec_member: (rs1), line:107:98, endln:107:101
      |vpiParent:
      \_struct_typespec: (riscv_isa_pkg::op32_r_t), line:107:9, endln:107:181
      |vpiName:rs1
      |vpiTypespec:
      \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_r_t.rs1)
        |vpiParent:
        \_typespec_member: (rs1), line:107:98, endln:107:101
        |vpiFullName:work@r5p_lsu.riscv_isa_pkg::op32_r_t.rs1
        |vpiActual:
        \_logic_typespec: , line:107:86, endln:107:97
      |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
      |vpiRefLineNo:107
      |vpiRefColumnNo:86
      |vpiRefEndLineNo:107
      |vpiRefEndColumnNo:97
    |vpiTypespecMember:
    \_typespec_member: (func3), line:107:109, endln:107:114
      |vpiParent:
      \_struct_typespec: (riscv_isa_pkg::op32_r_t), line:107:9, endln:107:181
      |vpiName:func3
      |vpiTypespec:
      \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_r_t.func3)
        |vpiParent:
        \_typespec_member: (func3), line:107:109, endln:107:114
        |vpiFullName:work@r5p_lsu.riscv_isa_pkg::op32_r_t.func3
        |vpiActual:
        \_logic_typespec: (fn3_t), line:48:9, endln:48:22
      |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
      |vpiRefLineNo:107
      |vpiRefColumnNo:103
      |vpiRefEndLineNo:107
      |vpiRefEndColumnNo:108
    |vpiTypespecMember:
    \_typespec_member: (rd), line:107:128, endln:107:130
      |vpiParent:
      \_struct_typespec: (riscv_isa_pkg::op32_r_t), line:107:9, endln:107:181
      |vpiName:rd
      |vpiTypespec:
      \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_r_t.rd)
        |vpiParent:
        \_typespec_member: (rd), line:107:128, endln:107:130
        |vpiFullName:work@r5p_lsu.riscv_isa_pkg::op32_r_t.rd
        |vpiActual:
        \_logic_typespec: , line:107:116, endln:107:127
      |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
      |vpiRefLineNo:107
      |vpiRefColumnNo:116
      |vpiRefEndLineNo:107
      |vpiRefEndColumnNo:127
    |vpiTypespecMember:
    \_typespec_member: (opcode), line:107:173, endln:107:179
      |vpiParent:
      \_struct_typespec: (riscv_isa_pkg::op32_r_t), line:107:9, endln:107:181
      |vpiName:opcode
      |vpiTypespec:
      \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_r_t.opcode)
        |vpiParent:
        \_typespec_member: (opcode), line:107:173, endln:107:179
        |vpiFullName:work@r5p_lsu.riscv_isa_pkg::op32_r_t.opcode
        |vpiActual:
        \_struct_typespec: (riscv_isa_pkg::op32_opcode_t), line:51:9, endln:54:2
      |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
      |vpiRefLineNo:107
      |vpiRefColumnNo:159
      |vpiRefEndLineNo:107
      |vpiRefEndColumnNo:172
  |vpiTypedef:
  \_struct_typespec: (riscv_isa_pkg::op32_s_t), line:109:9, endln:109:181
    |vpiParent:
    \_module_inst: work@r5p_lsu (work@r5p_lsu), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:145:1, endln:166:19
    |vpiName:riscv_isa_pkg::op32_s_t
    |vpiInstance:
    \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
    |vpiPacked:1
    |vpiTypespecMember:
    \_typespec_member: (imm_11_5), line:109:38, endln:109:46
      |vpiParent:
      \_struct_typespec: (riscv_isa_pkg::op32_s_t), line:109:9, endln:109:181
      |vpiName:imm_11_5
      |vpiTypespec:
      \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_s_t.imm_11_5)
        |vpiParent:
        \_typespec_member: (imm_11_5), line:109:38, endln:109:46
        |vpiFullName:work@r5p_lsu.riscv_isa_pkg::op32_s_t.imm_11_5
        |vpiActual:
        \_logic_typespec: , line:109:24, endln:109:37
      |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
      |vpiRefLineNo:109
      |vpiRefColumnNo:24
      |vpiRefEndLineNo:109
      |vpiRefEndColumnNo:37
    |vpiTypespecMember:
    \_typespec_member: (rs2), line:109:81, endln:109:84
      |vpiParent:
      \_struct_typespec: (riscv_isa_pkg::op32_s_t), line:109:9, endln:109:181
      |vpiName:rs2
      |vpiTypespec:
      \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_s_t.rs2)
        |vpiParent:
        \_typespec_member: (rs2), line:109:81, endln:109:84
        |vpiFullName:work@r5p_lsu.riscv_isa_pkg::op32_s_t.rs2
        |vpiActual:
        \_logic_typespec: , line:109:69, endln:109:80
      |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
      |vpiRefLineNo:109
      |vpiRefColumnNo:69
      |vpiRefEndLineNo:109
      |vpiRefEndColumnNo:80
    |vpiTypespecMember:
    \_typespec_member: (rs1), line:109:98, endln:109:101
      |vpiParent:
      \_struct_typespec: (riscv_isa_pkg::op32_s_t), line:109:9, endln:109:181
      |vpiName:rs1
      |vpiTypespec:
      \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_s_t.rs1)
        |vpiParent:
        \_typespec_member: (rs1), line:109:98, endln:109:101
        |vpiFullName:work@r5p_lsu.riscv_isa_pkg::op32_s_t.rs1
        |vpiActual:
        \_logic_typespec: , line:109:86, endln:109:97
      |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
      |vpiRefLineNo:109
      |vpiRefColumnNo:86
      |vpiRefEndLineNo:109
      |vpiRefEndColumnNo:97
    |vpiTypespecMember:
    \_typespec_member: (func3), line:109:109, endln:109:114
      |vpiParent:
      \_struct_typespec: (riscv_isa_pkg::op32_s_t), line:109:9, endln:109:181
      |vpiName:func3
      |vpiTypespec:
      \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_s_t.func3)
        |vpiParent:
        \_typespec_member: (func3), line:109:109, endln:109:114
        |vpiFullName:work@r5p_lsu.riscv_isa_pkg::op32_s_t.func3
        |vpiActual:
        \_logic_typespec: (fn3_t), line:48:9, endln:48:22
      |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
      |vpiRefLineNo:109
      |vpiRefColumnNo:103
      |vpiRefEndLineNo:109
      |vpiRefEndColumnNo:108
    |vpiTypespecMember:
    \_typespec_member: (imm_4_0), line:109:128, endln:109:135
      |vpiParent:
      \_struct_typespec: (riscv_isa_pkg::op32_s_t), line:109:9, endln:109:181
      |vpiName:imm_4_0
      |vpiTypespec:
      \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_s_t.imm_4_0)
        |vpiParent:
        \_typespec_member: (imm_4_0), line:109:128, endln:109:135
        |vpiFullName:work@r5p_lsu.riscv_isa_pkg::op32_s_t.imm_4_0
        |vpiActual:
        \_logic_typespec: , line:109:116, endln:109:127
      |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
      |vpiRefLineNo:109
      |vpiRefColumnNo:116
      |vpiRefEndLineNo:109
      |vpiRefEndColumnNo:127
    |vpiTypespecMember:
    \_typespec_member: (opcode), line:109:173, endln:109:179
      |vpiParent:
      \_struct_typespec: (riscv_isa_pkg::op32_s_t), line:109:9, endln:109:181
      |vpiName:opcode
      |vpiTypespec:
      \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_s_t.opcode)
        |vpiParent:
        \_typespec_member: (opcode), line:109:173, endln:109:179
        |vpiFullName:work@r5p_lsu.riscv_isa_pkg::op32_s_t.opcode
        |vpiActual:
        \_struct_typespec: (riscv_isa_pkg::op32_opcode_t), line:51:9, endln:54:2
      |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
      |vpiRefLineNo:109
      |vpiRefColumnNo:159
      |vpiRefEndLineNo:109
      |vpiRefEndColumnNo:172
  |vpiTypedef:
  \_union_typespec: (riscv_isa_pkg::op32_t), line:115:9, endln:123:2
    |vpiName:riscv_isa_pkg::op32_t
    |vpiInstance:
    \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
    |vpiPacked:1
    |vpiTypespecMember:
    \_typespec_member: (r4), line:116:13, endln:116:15
      |vpiParent:
      \_union_typespec: (riscv_isa_pkg::op32_t), line:115:9, endln:123:2
      |vpiName:r4
      |vpiTypespec:
      \_ref_typespec: (riscv_isa_pkg::op32_t.r4)
        |vpiParent:
        \_typespec_member: (r4), line:116:13, endln:116:15
        |vpiFullName:riscv_isa_pkg::op32_t.r4
        |vpiActual:
        \_struct_typespec: (riscv_isa_pkg::op32_r4_t), line:106:9, endln:106:181
      |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
      |vpiRefLineNo:116
      |vpiRefColumnNo:3
      |vpiRefEndLineNo:116
      |vpiRefEndColumnNo:12
    |vpiTypespecMember:
    \_typespec_member: (r), line:117:13, endln:117:14
      |vpiParent:
      \_union_typespec: (riscv_isa_pkg::op32_t), line:115:9, endln:123:2
      |vpiName:r
      |vpiTypespec:
      \_ref_typespec: (riscv_isa_pkg::op32_t.r)
        |vpiParent:
        \_typespec_member: (r), line:117:13, endln:117:14
        |vpiFullName:riscv_isa_pkg::op32_t.r
        |vpiActual:
        \_struct_typespec: (riscv_isa_pkg::op32_r_t), line:107:9, endln:107:181
      |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
      |vpiRefLineNo:117
      |vpiRefColumnNo:3
      |vpiRefEndLineNo:117
      |vpiRefEndColumnNo:11
    |vpiTypespecMember:
    \_typespec_member: (i), line:118:13, endln:118:14
      |vpiParent:
      \_union_typespec: (riscv_isa_pkg::op32_t), line:115:9, endln:123:2
      |vpiName:i
      |vpiTypespec:
      \_ref_typespec: (riscv_isa_pkg::op32_t.i)
        |vpiParent:
        \_typespec_member: (i), line:118:13, endln:118:14
        |vpiFullName:riscv_isa_pkg::op32_t.i
        |vpiActual:
        \_struct_typespec: (riscv_isa_pkg::op32_i_t), line:108:9, endln:108:181
      |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
      |vpiRefLineNo:118
      |vpiRefColumnNo:3
      |vpiRefEndLineNo:118
      |vpiRefEndColumnNo:11
    |vpiTypespecMember:
    \_typespec_member: (s), line:119:13, endln:119:14
      |vpiParent:
      \_union_typespec: (riscv_isa_pkg::op32_t), line:115:9, endln:123:2
      |vpiName:s
      |vpiTypespec:
      \_ref_typespec: (riscv_isa_pkg::op32_t.s)
        |vpiParent:
        \_typespec_member: (s), line:119:13, endln:119:14
        |vpiFullName:riscv_isa_pkg::op32_t.s
        |vpiActual:
        \_struct_typespec: (riscv_isa_pkg::op32_s_t), line:109:9, endln:109:181
      |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
      |vpiRefLineNo:119
      |vpiRefColumnNo:3
      |vpiRefEndLineNo:119
      |vpiRefEndColumnNo:11
    |vpiTypespecMember:
    \_typespec_member: (b), line:120:13, endln:120:14
      |vpiParent:
      \_union_typespec: (riscv_isa_pkg::op32_t), line:115:9, endln:123:2
      |vpiName:b
      |vpiTypespec:
      \_ref_typespec: (riscv_isa_pkg::op32_t.b)
        |vpiParent:
        \_typespec_member: (b), line:120:13, endln:120:14
        |vpiFullName:riscv_isa_pkg::op32_t.b
        |vpiActual:
        \_struct_typespec: (riscv_isa_pkg::op32_b_t), line:110:9, endln:110:181
      |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
      |vpiRefLineNo:120
      |vpiRefColumnNo:3
      |vpiRefEndLineNo:120
      |vpiRefEndColumnNo:11
    |vpiTypespecMember:
    \_typespec_member: (u), line:121:13, endln:121:14
      |vpiParent:
      \_union_typespec: (riscv_isa_pkg::op32_t), line:115:9, endln:123:2
      |vpiName:u
      |vpiTypespec:
      \_ref_typespec: (riscv_isa_pkg::op32_t.u)
        |vpiParent:
        \_typespec_member: (u), line:121:13, endln:121:14
        |vpiFullName:riscv_isa_pkg::op32_t.u
        |vpiActual:
        \_struct_typespec: (riscv_isa_pkg::op32_u_t), line:111:9, endln:111:181
      |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
      |vpiRefLineNo:121
      |vpiRefColumnNo:3
      |vpiRefEndLineNo:121
      |vpiRefEndColumnNo:11
    |vpiTypespecMember:
    \_typespec_member: (j), line:122:13, endln:122:14
      |vpiParent:
      \_union_typespec: (riscv_isa_pkg::op32_t), line:115:9, endln:123:2
      |vpiName:j
      |vpiTypespec:
      \_ref_typespec: (riscv_isa_pkg::op32_t.j)
        |vpiParent:
        \_typespec_member: (j), line:122:13, endln:122:14
        |vpiFullName:riscv_isa_pkg::op32_t.j
        |vpiActual:
        \_struct_typespec: (riscv_isa_pkg::op32_j_t), line:112:9, endln:112:181
      |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
      |vpiRefLineNo:122
      |vpiRefColumnNo:3
      |vpiRefEndLineNo:122
      |vpiRefEndColumnNo:11
  |vpiTypedef:
  \_struct_typespec: (riscv_isa_pkg::op32_u_t), line:111:9, endln:111:181
    |vpiParent:
    \_module_inst: work@r5p_lsu (work@r5p_lsu), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:145:1, endln:166:19
    |vpiName:riscv_isa_pkg::op32_u_t
    |vpiInstance:
    \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
    |vpiPacked:1
    |vpiTypespecMember:
    \_typespec_member: (imm_31_12), line:111:38, endln:111:47
      |vpiParent:
      \_struct_typespec: (riscv_isa_pkg::op32_u_t), line:111:9, endln:111:181
      |vpiName:imm_31_12
      |vpiTypespec:
      \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_u_t.imm_31_12)
        |vpiParent:
        \_typespec_member: (imm_31_12), line:111:38, endln:111:47
        |vpiFullName:work@r5p_lsu.riscv_isa_pkg::op32_u_t.imm_31_12
        |vpiActual:
        \_logic_typespec: , line:111:24, endln:111:37
      |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
      |vpiRefLineNo:111
      |vpiRefColumnNo:24
      |vpiRefEndLineNo:111
      |vpiRefEndColumnNo:37
    |vpiTypespecMember:
    \_typespec_member: (rd), line:111:128, endln:111:130
      |vpiParent:
      \_struct_typespec: (riscv_isa_pkg::op32_u_t), line:111:9, endln:111:181
      |vpiName:rd
      |vpiTypespec:
      \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_u_t.rd)
        |vpiParent:
        \_typespec_member: (rd), line:111:128, endln:111:130
        |vpiFullName:work@r5p_lsu.riscv_isa_pkg::op32_u_t.rd
        |vpiActual:
        \_logic_typespec: , line:111:116, endln:111:127
      |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
      |vpiRefLineNo:111
      |vpiRefColumnNo:116
      |vpiRefEndLineNo:111
      |vpiRefEndColumnNo:127
    |vpiTypespecMember:
    \_typespec_member: (opcode), line:111:173, endln:111:179
      |vpiParent:
      \_struct_typespec: (riscv_isa_pkg::op32_u_t), line:111:9, endln:111:181
      |vpiName:opcode
      |vpiTypespec:
      \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_u_t.opcode)
        |vpiParent:
        \_typespec_member: (opcode), line:111:173, endln:111:179
        |vpiFullName:work@r5p_lsu.riscv_isa_pkg::op32_u_t.opcode
        |vpiActual:
        \_struct_typespec: (riscv_isa_pkg::op32_opcode_t), line:51:9, endln:54:2
      |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
      |vpiRefLineNo:111
      |vpiRefColumnNo:159
      |vpiRefEndLineNo:111
      |vpiRefEndColumnNo:172
  |vpiDefName:riscv_isa_pkg
  |vpiTop:1
  |vpiTaskFunc:
  \_function: (riscv_isa_pkg::opsiz), line:25:1, endln:34:19
    |vpiParent:
    \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
    |vpiName:opsiz
    |vpiFullName:riscv_isa_pkg::opsiz
    |vpiVisibility:1
    |vpiAutomatic:1
    |vpiReturn:
    \_int_var: (riscv_isa_pkg::opsiz), line:25:20, endln:25:32
      |vpiParent:
      \_function: (riscv_isa_pkg::opsiz), line:25:1, endln:34:19
      |vpiTypespec:
      \_ref_typespec: (riscv_isa_pkg::opsiz)
        |vpiParent:
        \_int_var: (riscv_isa_pkg::opsiz), line:25:20, endln:25:32
        |vpiFullName:riscv_isa_pkg::opsiz
        |vpiActual:
        \_int_typespec: , line:25:20, endln:25:32
      |vpiFullName:riscv_isa_pkg::opsiz
    |vpiIODecl:
    \_io_decl: (op), line:25:55, endln:25:57
      |vpiParent:
      \_function: (riscv_isa_pkg::opsiz), line:25:1, endln:34:19
      |vpiDirection:1
      |vpiName:op
      |vpiTypedef:
      \_ref_typespec: (riscv_isa_pkg::opsiz::op)
        |vpiParent:
        \_io_decl: (op), line:25:55, endln:25:57
        |vpiFullName:riscv_isa_pkg::opsiz::op
        |vpiActual:
        \_logic_typespec: , line:25:40, endln:25:45
    |vpiStmt:
    \_case_stmt: , line:26:1, endln:33:8
      |vpiParent:
      \_function: (riscv_isa_pkg::opsiz), line:25:1, endln:34:19
      |vpiCaseType:3
      |vpiQualifier:2
      |vpiCondition:
      \_ref_obj: (riscv_isa_pkg::opsiz::op), line:26:17, endln:26:19
        |vpiParent:
        \_case_stmt: , line:26:1, endln:33:8
        |vpiName:op
        |vpiFullName:riscv_isa_pkg::opsiz::op
        |vpiActual:
        \_io_decl: (op), line:25:55, endln:25:57
      |vpiCaseItem:
      \_case_item: , line:31:3, endln:31:38
        |vpiParent:
        \_case_stmt: , line:26:1, endln:33:8
        |vpiExpr:
        \_constant: , line:31:3, endln:31:25
          |vpiParent:
          \_case_item: , line:31:3, endln:31:38
          |vpiDecompile:16'b????_????_??????11
          |vpiSize:16
          |BIN:??????????????11
          |vpiConstType:3
        |vpiStmt:
        \_assignment: , line:31:28, endln:31:37
          |vpiParent:
          \_case_item: , line:31:3, endln:31:38
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_constant: , line:31:36, endln:31:37
            |vpiDecompile:4
            |vpiSize:64
            |UINT:4
            |vpiConstType:9
          |vpiLhs:
          \_ref_obj: (riscv_isa_pkg::opsiz::opsiz), line:31:28, endln:31:33
            |vpiParent:
            \_assignment: , line:31:28, endln:31:37
            |vpiName:opsiz
            |vpiFullName:riscv_isa_pkg::opsiz::opsiz
            |vpiActual:
            \_int_var: (riscv_isa_pkg::opsiz), line:25:20, endln:25:32
      |vpiCaseItem:
      \_case_item: , line:32:3, endln:32:38
        |vpiParent:
        \_case_stmt: , line:26:1, endln:33:8
        |vpiStmt:
        \_assignment: , line:32:28, endln:32:37
          |vpiParent:
          \_case_item: , line:32:3, endln:32:38
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_constant: , line:32:36, endln:32:37
            |vpiDecompile:2
            |vpiSize:64
            |UINT:2
            |vpiConstType:9
          |vpiLhs:
          \_ref_obj: (riscv_isa_pkg::opsiz::opsiz), line:32:28, endln:32:33
            |vpiParent:
            \_assignment: , line:32:28, endln:32:37
            |vpiName:opsiz
            |vpiFullName:riscv_isa_pkg::opsiz::opsiz
            |vpiActual:
            \_int_var: (riscv_isa_pkg::opsiz), line:25:20, endln:25:32
    |vpiInstance:
    \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiEndLabel:riscv_isa_pkg
|uhdmallModules:
\_module_inst: work@r5p_lsu (work@r5p_lsu), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:145:1, endln:166:19
  |vpiParent:
  \_design: (work@r5p_lsu)
  |vpiFullName:work@r5p_lsu
  |vpiTypedef:
  \_enum_typespec: (riscv_isa_pkg::fn3_alu_et), line:57:1, endln:66:14
  |vpiTypedef:
  \_enum_typespec: (riscv_isa_pkg::fn3_bru_et), line:94:1, endln:103:14
  |vpiTypedef:
  \_enum_typespec: (riscv_isa_pkg::fn3_ldu_et), line:69:1, endln:78:14
  |vpiTypedef:
  \_enum_typespec: (riscv_isa_pkg::fn3_stu_et), line:82:1, endln:91:14
  |vpiTypedef:
  \_logic_typespec: (riscv_isa_pkg::fn3_t), line:48:9, endln:48:22
  |vpiTypedef:
  \_struct_typespec: (riscv_isa_pkg::op32_b_t), line:110:9, endln:110:181
  |vpiTypedef:
  \_struct_typespec: (riscv_isa_pkg::op32_i_t), line:108:9, endln:108:181
  |vpiTypedef:
  \_struct_typespec: (riscv_isa_pkg::op32_j_t), line:112:9, endln:112:181
  |vpiTypedef:
  \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
  |vpiTypedef:
  \_struct_typespec: (riscv_isa_pkg::op32_opcode_t), line:51:9, endln:54:2
  |vpiTypedef:
  \_struct_typespec: (riscv_isa_pkg::op32_r4_t), line:106:9, endln:106:181
  |vpiTypedef:
  \_struct_typespec: (riscv_isa_pkg::op32_r_t), line:107:9, endln:107:181
  |vpiTypedef:
  \_struct_typespec: (riscv_isa_pkg::op32_s_t), line:109:9, endln:109:181
  |vpiTypedef:
  \_union_typespec: (riscv_isa_pkg::op32_t), line:115:9, endln:123:2
  |vpiTypedef:
  \_struct_typespec: (riscv_isa_pkg::op32_u_t), line:111:9, endln:111:181
  |vpiTypedef:
  \_import_typespec: (riscv_isa_pkg), line:146:10, endln:146:26
  |vpiDefName:work@r5p_lsu
  |vpiTaskFunc:
  \_function: (riscv_isa_pkg::opsiz), line:25:1, endln:34:19
    |vpiParent:
    \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
    |vpiName:opsiz
    |vpiFullName:riscv_isa_pkg::opsiz
    |vpiVisibility:1
    |vpiAutomatic:1
    |vpiReturn:
    \_int_var: (riscv_isa_pkg::opsiz), line:25:20, endln:25:32
    |vpiIODecl:
    \_io_decl: (op), line:25:55, endln:25:57
      |vpiParent:
      \_function: (riscv_isa_pkg::opsiz), line:25:1, endln:34:19
      |vpiDirection:1
      |vpiName:op
      |vpiTypedef:
      \_ref_typespec: (riscv_isa_pkg::opsiz::op)
        |vpiParent:
        \_io_decl: (op), line:25:55, endln:25:57
        |vpiFullName:riscv_isa_pkg::opsiz::op
        |vpiActual:
        \_logic_typespec: , line:25:40, endln:25:45
    |vpiStmt:
    \_case_stmt: , line:26:1, endln:33:8
      |vpiParent:
      \_function: (riscv_isa_pkg::opsiz), line:25:1, endln:34:19
      |vpiCaseType:3
      |vpiQualifier:2
      |vpiCondition:
      \_ref_obj: (riscv_isa_pkg::opsiz::op), line:26:17, endln:26:19
        |vpiParent:
        \_function: (riscv_isa_pkg::opsiz), line:25:1, endln:34:19
        |vpiName:op
        |vpiFullName:riscv_isa_pkg::opsiz::op
        |vpiActual:
        \_io_decl: (op), line:25:55, endln:25:57
      |vpiCaseItem:
      \_case_item: , line:31:3, endln:31:38
        |vpiParent:
        \_case_stmt: , line:26:1, endln:33:8
        |vpiExpr:
        \_constant: , line:31:3, endln:31:25
        |vpiStmt:
        \_assignment: , line:31:28, endln:31:37
          |vpiParent:
          \_case_item: , line:31:3, endln:31:38
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_constant: , line:31:36, endln:31:37
          |vpiLhs:
          \_ref_obj: (riscv_isa_pkg::opsiz::opsiz), line:31:28, endln:31:33
            |vpiParent:
            \_assignment: , line:31:28, endln:31:37
            |vpiName:opsiz
            |vpiFullName:riscv_isa_pkg::opsiz::opsiz
            |vpiActual:
            \_int_var: (riscv_isa_pkg::opsiz), line:25:20, endln:25:32
      |vpiCaseItem:
      \_case_item: , line:32:3, endln:32:38
        |vpiParent:
        \_case_stmt: , line:26:1, endln:33:8
        |vpiStmt:
        \_assignment: , line:32:28, endln:32:37
          |vpiParent:
          \_case_item: , line:32:3, endln:32:38
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_constant: , line:32:36, endln:32:37
          |vpiLhs:
          \_ref_obj: (riscv_isa_pkg::opsiz::opsiz), line:32:28, endln:32:33
            |vpiParent:
            \_assignment: , line:32:28, endln:32:37
            |vpiName:opsiz
            |vpiFullName:riscv_isa_pkg::opsiz::opsiz
            |vpiActual:
            \_int_var: (riscv_isa_pkg::opsiz), line:25:20, endln:25:32
    |vpiInstance:
    \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiNet:
  \_logic_net: (work@r5p_lsu.ins), line:149:25, endln:149:28
    |vpiParent:
    \_module_inst: work@r5p_lsu (work@r5p_lsu), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:145:1, endln:166:19
    |vpiName:ins
    |vpiFullName:work@r5p_lsu.ins
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@r5p_lsu.rd), line:151:25, endln:151:27
    |vpiParent:
    \_module_inst: work@r5p_lsu (work@r5p_lsu), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:145:1, endln:166:19
    |vpiName:rd
    |vpiFullName:work@r5p_lsu.rd
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@r5p_lsu.rs1), line:152:25, endln:152:28
    |vpiParent:
    \_module_inst: work@r5p_lsu (work@r5p_lsu), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:145:1, endln:166:19
    |vpiName:rs1
    |vpiFullName:work@r5p_lsu.rs1
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@r5p_lsu.rs2), line:153:25, endln:153:28
    |vpiParent:
    \_module_inst: work@r5p_lsu (work@r5p_lsu), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:145:1, endln:166:19
    |vpiName:rs2
    |vpiFullName:work@r5p_lsu.rs2
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@r5p_lsu.imm), line:154:25, endln:154:28
    |vpiParent:
    \_module_inst: work@r5p_lsu (work@r5p_lsu), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:145:1, endln:166:19
    |vpiName:imm
    |vpiFullName:work@r5p_lsu.imm
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@r5p_lsu.dec), line:157:8, endln:157:11
    |vpiParent:
    \_module_inst: work@r5p_lsu (work@r5p_lsu), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:145:1, endln:166:19
    |vpiTypespec:
    \_ref_typespec: (work@r5p_lsu.dec)
      |vpiParent:
      \_logic_net: (work@r5p_lsu.dec), line:157:8, endln:157:11
      |vpiFullName:work@r5p_lsu.dec
      |vpiActual:
      \_union_typespec: (riscv_isa_pkg::op32_t), line:115:9, endln:123:2
    |vpiName:dec
    |vpiFullName:work@r5p_lsu.dec
  |vpiPort:
  \_port: (ins), line:149:25, endln:149:28
    |vpiParent:
    \_module_inst: work@r5p_lsu (work@r5p_lsu), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:145:1, endln:166:19
    |vpiName:ins
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@r5p_lsu.ins.ins), line:149:25, endln:149:28
      |vpiParent:
      \_port: (ins), line:149:25, endln:149:28
      |vpiName:ins
      |vpiFullName:work@r5p_lsu.ins.ins
      |vpiActual:
      \_logic_net: (work@r5p_lsu.ins), line:149:25, endln:149:28
    |vpiTypedef:
    \_ref_typespec: (work@r5p_lsu.ins)
      |vpiParent:
      \_port: (ins), line:149:25, endln:149:28
      |vpiFullName:work@r5p_lsu.ins
      |vpiActual:
      \_logic_typespec: , line:149:10, endln:149:24
  |vpiPort:
  \_port: (rd), line:151:25, endln:151:27
    |vpiParent:
    \_module_inst: work@r5p_lsu (work@r5p_lsu), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:145:1, endln:166:19
    |vpiName:rd
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@r5p_lsu.rd.rd), line:151:25, endln:151:27
      |vpiParent:
      \_port: (rd), line:151:25, endln:151:27
      |vpiName:rd
      |vpiFullName:work@r5p_lsu.rd.rd
      |vpiActual:
      \_logic_net: (work@r5p_lsu.rd), line:151:25, endln:151:27
    |vpiTypedef:
    \_ref_typespec: (work@r5p_lsu.rd)
      |vpiParent:
      \_port: (rd), line:151:25, endln:151:27
      |vpiFullName:work@r5p_lsu.rd
      |vpiActual:
      \_logic_typespec: , line:151:10, endln:151:24
  |vpiPort:
  \_port: (rs1), line:152:25, endln:152:28
    |vpiParent:
    \_module_inst: work@r5p_lsu (work@r5p_lsu), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:145:1, endln:166:19
    |vpiName:rs1
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@r5p_lsu.rs1.rs1), line:152:25, endln:152:28
      |vpiParent:
      \_port: (rs1), line:152:25, endln:152:28
      |vpiName:rs1
      |vpiFullName:work@r5p_lsu.rs1.rs1
      |vpiActual:
      \_logic_net: (work@r5p_lsu.rs1), line:152:25, endln:152:28
    |vpiTypedef:
    \_ref_typespec: (work@r5p_lsu.rs1)
      |vpiParent:
      \_port: (rs1), line:152:25, endln:152:28
      |vpiFullName:work@r5p_lsu.rs1
      |vpiActual:
      \_logic_typespec: , line:152:10, endln:152:24
  |vpiPort:
  \_port: (rs2), line:153:25, endln:153:28
    |vpiParent:
    \_module_inst: work@r5p_lsu (work@r5p_lsu), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:145:1, endln:166:19
    |vpiName:rs2
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@r5p_lsu.rs2.rs2), line:153:25, endln:153:28
      |vpiParent:
      \_port: (rs2), line:153:25, endln:153:28
      |vpiName:rs2
      |vpiFullName:work@r5p_lsu.rs2.rs2
      |vpiActual:
      \_logic_net: (work@r5p_lsu.rs2), line:153:25, endln:153:28
    |vpiTypedef:
    \_ref_typespec: (work@r5p_lsu.rs2)
      |vpiParent:
      \_port: (rs2), line:153:25, endln:153:28
      |vpiFullName:work@r5p_lsu.rs2
      |vpiActual:
      \_logic_typespec: , line:153:10, endln:153:24
  |vpiPort:
  \_port: (imm), line:154:25, endln:154:28
    |vpiParent:
    \_module_inst: work@r5p_lsu (work@r5p_lsu), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:145:1, endln:166:19
    |vpiName:imm
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@r5p_lsu.imm.imm), line:154:25, endln:154:28
      |vpiParent:
      \_port: (imm), line:154:25, endln:154:28
      |vpiName:imm
      |vpiFullName:work@r5p_lsu.imm.imm
      |vpiActual:
      \_logic_net: (work@r5p_lsu.imm), line:154:25, endln:154:28
    |vpiTypedef:
    \_ref_typespec: (work@r5p_lsu.imm)
      |vpiParent:
      \_port: (imm), line:154:25, endln:154:28
      |vpiFullName:work@r5p_lsu.imm
      |vpiActual:
      \_logic_typespec: , line:154:10, endln:154:24
  |vpiContAssign:
  \_cont_assign: , line:159:8, endln:159:26
    |vpiParent:
    \_module_inst: work@r5p_lsu (work@r5p_lsu), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:145:1, endln:166:19
    |vpiRhs:
    \_operation: , line:159:14, endln:159:26
      |vpiParent:
      \_cont_assign: , line:159:8, endln:159:26
      |vpiTypespec:
      \_ref_typespec: (work@r5p_lsu)
        |vpiParent:
        \_operation: , line:159:14, endln:159:26
        |vpiFullName:work@r5p_lsu
        |vpiActual:
        \_union_typespec: (riscv_isa_pkg::op32_t), line:115:9, endln:123:2
      |vpiOpType:67
      |vpiOperand:
      \_ref_obj: (work@r5p_lsu.ins), line:159:22, endln:159:25
        |vpiParent:
        \_operation: , line:159:14, endln:159:26
        |vpiName:ins
        |vpiFullName:work@r5p_lsu.ins
        |vpiActual:
        \_logic_net: (work@r5p_lsu.ins), line:149:25, endln:149:28
    |vpiLhs:
    \_ref_obj: (work@r5p_lsu.dec), line:159:8, endln:159:11
      |vpiParent:
      \_cont_assign: , line:159:8, endln:159:26
      |vpiName:dec
      |vpiFullName:work@r5p_lsu.dec
      |vpiActual:
      \_logic_net: (work@r5p_lsu.dec), line:157:8, endln:157:11
  |vpiContAssign:
  \_cont_assign: , line:161:8, endln:161:22
    |vpiParent:
    \_module_inst: work@r5p_lsu (work@r5p_lsu), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:145:1, endln:166:19
    |vpiRhs:
    \_hier_path: (dec.r.rd), line:161:14, endln:161:22
      |vpiParent:
      \_cont_assign: , line:161:8, endln:161:22
      |vpiName:dec.r.rd
      |vpiActual:
      \_ref_obj: (dec), line:161:14, endln:161:17
        |vpiParent:
        \_hier_path: (dec.r.rd), line:161:14, endln:161:22
        |vpiName:dec
      |vpiActual:
      \_ref_obj: (r), line:161:18, endln:161:19
        |vpiParent:
        \_hier_path: (dec.r.rd), line:161:14, endln:161:22
        |vpiName:r
      |vpiActual:
      \_ref_obj: (work@r5p_lsu.rd), line:161:20, endln:161:22
        |vpiParent:
        \_hier_path: (dec.r.rd), line:161:14, endln:161:22
        |vpiName:rd
        |vpiFullName:work@r5p_lsu.rd
    |vpiLhs:
    \_ref_obj: (work@r5p_lsu.rd), line:161:8, endln:161:10
      |vpiParent:
      \_cont_assign: , line:161:8, endln:161:22
      |vpiName:rd
      |vpiFullName:work@r5p_lsu.rd
      |vpiActual:
      \_logic_net: (work@r5p_lsu.rd), line:151:25, endln:151:27
  |vpiContAssign:
  \_cont_assign: , line:162:8, endln:162:23
    |vpiParent:
    \_module_inst: work@r5p_lsu (work@r5p_lsu), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:145:1, endln:166:19
    |vpiRhs:
    \_hier_path: (dec.r.rs1), line:162:14, endln:162:23
      |vpiParent:
      \_cont_assign: , line:162:8, endln:162:23
      |vpiName:dec.r.rs1
      |vpiActual:
      \_ref_obj: (dec), line:162:14, endln:162:17
        |vpiParent:
        \_hier_path: (dec.r.rs1), line:162:14, endln:162:23
        |vpiName:dec
      |vpiActual:
      \_ref_obj: (r), line:162:18, endln:162:19
        |vpiParent:
        \_hier_path: (dec.r.rs1), line:162:14, endln:162:23
        |vpiName:r
      |vpiActual:
      \_ref_obj: (work@r5p_lsu.rs1), line:162:20, endln:162:23
        |vpiParent:
        \_hier_path: (dec.r.rs1), line:162:14, endln:162:23
        |vpiName:rs1
        |vpiFullName:work@r5p_lsu.rs1
    |vpiLhs:
    \_ref_obj: (work@r5p_lsu.rs1), line:162:8, endln:162:11
      |vpiParent:
      \_cont_assign: , line:162:8, endln:162:23
      |vpiName:rs1
      |vpiFullName:work@r5p_lsu.rs1
      |vpiActual:
      \_logic_net: (work@r5p_lsu.rs1), line:152:25, endln:152:28
  |vpiContAssign:
  \_cont_assign: , line:163:8, endln:163:23
    |vpiParent:
    \_module_inst: work@r5p_lsu (work@r5p_lsu), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:145:1, endln:166:19
    |vpiRhs:
    \_hier_path: (dec.r.rs2), line:163:14, endln:163:23
      |vpiParent:
      \_cont_assign: , line:163:8, endln:163:23
      |vpiName:dec.r.rs2
      |vpiActual:
      \_ref_obj: (dec), line:163:14, endln:163:17
        |vpiParent:
        \_hier_path: (dec.r.rs2), line:163:14, endln:163:23
        |vpiName:dec
      |vpiActual:
      \_ref_obj: (r), line:163:18, endln:163:19
        |vpiParent:
        \_hier_path: (dec.r.rs2), line:163:14, endln:163:23
        |vpiName:r
      |vpiActual:
      \_ref_obj: (work@r5p_lsu.rs2), line:163:20, endln:163:23
        |vpiParent:
        \_hier_path: (dec.r.rs2), line:163:14, endln:163:23
        |vpiName:rs2
        |vpiFullName:work@r5p_lsu.rs2
    |vpiLhs:
    \_ref_obj: (work@r5p_lsu.rs2), line:163:8, endln:163:11
      |vpiParent:
      \_cont_assign: , line:163:8, endln:163:23
      |vpiName:rs2
      |vpiFullName:work@r5p_lsu.rs2
      |vpiActual:
      \_logic_net: (work@r5p_lsu.rs2), line:153:25, endln:153:28
  |vpiContAssign:
  \_cont_assign: , line:164:8, endln:164:28
    |vpiParent:
    \_module_inst: work@r5p_lsu (work@r5p_lsu), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:145:1, endln:166:19
    |vpiRhs:
    \_hier_path: (dec.i.imm_11_0), line:164:14, endln:164:28
      |vpiParent:
      \_cont_assign: , line:164:8, endln:164:28
      |vpiName:dec.i.imm_11_0
      |vpiActual:
      \_ref_obj: (dec), line:164:14, endln:164:17
        |vpiParent:
        \_hier_path: (dec.i.imm_11_0), line:164:14, endln:164:28
        |vpiName:dec
      |vpiActual:
      \_ref_obj: (i), line:164:18, endln:164:19
        |vpiParent:
        \_hier_path: (dec.i.imm_11_0), line:164:14, endln:164:28
        |vpiName:i
      |vpiActual:
      \_ref_obj: (work@r5p_lsu.imm_11_0), line:164:20, endln:164:28
        |vpiParent:
        \_hier_path: (dec.i.imm_11_0), line:164:14, endln:164:28
        |vpiName:imm_11_0
        |vpiFullName:work@r5p_lsu.imm_11_0
    |vpiLhs:
    \_ref_obj: (work@r5p_lsu.imm), line:164:8, endln:164:11
      |vpiParent:
      \_cont_assign: , line:164:8, endln:164:28
      |vpiName:imm
      |vpiFullName:work@r5p_lsu.imm
      |vpiActual:
      \_logic_net: (work@r5p_lsu.imm), line:154:25, endln:154:28
  |vpiEndLabel:r5p_lsu
|uhdmtopModules:
\_module_inst: work@r5p_lsu (work@r5p_lsu), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:145:1, endln:166:19
  |vpiName:work@r5p_lsu
  |vpiVariables:
  \_union_var: (work@r5p_lsu.dec), line:157:8, endln:157:11
    |vpiParent:
    \_module_inst: work@r5p_lsu (work@r5p_lsu), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:145:1, endln:166:19
    |vpiTypespec:
    \_ref_typespec: (work@r5p_lsu.dec)
      |vpiParent:
      \_union_var: (work@r5p_lsu.dec), line:157:8, endln:157:11
      |vpiFullName:work@r5p_lsu.dec
      |vpiActual:
      \_union_typespec: (riscv_isa_pkg::op32_t), line:115:9, endln:123:2
    |vpiName:dec
    |vpiFullName:work@r5p_lsu.dec
    |vpiVisibility:1
  |vpiTypedef:
  \_enum_typespec: (riscv_isa_pkg::fn3_alu_et), line:57:1, endln:66:14
  |vpiTypedef:
  \_enum_typespec: (riscv_isa_pkg::fn3_bru_et), line:94:1, endln:103:14
  |vpiTypedef:
  \_enum_typespec: (riscv_isa_pkg::fn3_ldu_et), line:69:1, endln:78:14
  |vpiTypedef:
  \_enum_typespec: (riscv_isa_pkg::fn3_stu_et), line:82:1, endln:91:14
  |vpiTypedef:
  \_logic_typespec: (riscv_isa_pkg::fn3_t), line:48:9, endln:48:22
  |vpiTypedef:
  \_struct_typespec: (riscv_isa_pkg::op32_b_t), line:110:9, endln:110:181
  |vpiTypedef:
  \_struct_typespec: (riscv_isa_pkg::op32_i_t), line:108:9, endln:108:181
  |vpiTypedef:
  \_struct_typespec: (riscv_isa_pkg::op32_j_t), line:112:9, endln:112:181
  |vpiTypedef:
  \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
  |vpiTypedef:
  \_struct_typespec: (riscv_isa_pkg::op32_opcode_t), line:51:9, endln:54:2
  |vpiTypedef:
  \_struct_typespec: (riscv_isa_pkg::op32_r4_t), line:106:9, endln:106:181
  |vpiTypedef:
  \_struct_typespec: (riscv_isa_pkg::op32_r_t), line:107:9, endln:107:181
  |vpiTypedef:
  \_struct_typespec: (riscv_isa_pkg::op32_s_t), line:109:9, endln:109:181
  |vpiTypedef:
  \_union_typespec: (riscv_isa_pkg::op32_t), line:115:9, endln:123:2
  |vpiTypedef:
  \_struct_typespec: (riscv_isa_pkg::op32_u_t), line:111:9, endln:111:181
  |vpiTypedef:
  \_import_typespec: (riscv_isa_pkg), line:146:10, endln:146:26
  |vpiDefName:work@r5p_lsu
  |vpiTop:1
  |vpiTaskFunc:
  \_function: (riscv_isa_pkg::opsiz), line:25:1, endln:34:19
    |vpiParent:
    \_module_inst: work@r5p_lsu (work@r5p_lsu), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:145:1, endln:166:19
    |vpiName:opsiz
    |vpiFullName:riscv_isa_pkg::opsiz
    |vpiVisibility:1
    |vpiAutomatic:1
    |vpiReturn:
    \_int_var: (riscv_isa_pkg::opsiz), line:25:20, endln:25:32
    |vpiIODecl:
    \_io_decl: (op), line:25:55, endln:25:57
      |vpiParent:
      \_function: (riscv_isa_pkg::opsiz), line:25:1, endln:34:19
      |vpiDirection:1
      |vpiName:op
      |vpiTypedef:
      \_ref_typespec: (work@r5p_lsu.opsiz.op)
        |vpiParent:
        \_io_decl: (op), line:25:55, endln:25:57
        |vpiFullName:work@r5p_lsu.opsiz.op
        |vpiActual:
        \_logic_typespec: , line:25:40, endln:25:45
    |vpiStmt:
    \_case_stmt: , line:26:1, endln:33:8
      |vpiParent:
      \_function: (riscv_isa_pkg::opsiz), line:25:1, endln:34:19
      |vpiCaseType:3
      |vpiQualifier:2
      |vpiCondition:
      \_ref_obj: (work@r5p_lsu.opsiz.op), line:26:17, endln:26:19
        |vpiParent:
        \_case_stmt: , line:26:1, endln:33:8
        |vpiName:op
        |vpiFullName:work@r5p_lsu.opsiz.op
        |vpiActual:
        \_io_decl: (op), line:25:55, endln:25:57
      |vpiCaseItem:
      \_case_item: , line:31:3, endln:31:38
        |vpiParent:
        \_case_stmt: , line:26:1, endln:33:8
        |vpiExpr:
        \_constant: , line:31:3, endln:31:25
        |vpiStmt:
        \_assignment: , line:31:28, endln:31:37
          |vpiParent:
          \_case_item: , line:31:3, endln:31:38
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_constant: , line:31:36, endln:31:37
          |vpiLhs:
          \_ref_obj: (work@r5p_lsu.opsiz.opsiz), line:31:28, endln:31:33
            |vpiParent:
            \_assignment: , line:31:28, endln:31:37
            |vpiName:opsiz
            |vpiFullName:work@r5p_lsu.opsiz.opsiz
            |vpiActual:
            \_int_var: (riscv_isa_pkg::opsiz), line:25:20, endln:25:32
      |vpiCaseItem:
      \_case_item: , line:32:3, endln:32:38
        |vpiParent:
        \_case_stmt: , line:26:1, endln:33:8
        |vpiStmt:
        \_assignment: , line:32:28, endln:32:37
          |vpiParent:
          \_case_item: , line:32:3, endln:32:38
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_constant: , line:32:36, endln:32:37
          |vpiLhs:
          \_ref_obj: (work@r5p_lsu.opsiz.opsiz), line:32:28, endln:32:33
            |vpiParent:
            \_assignment: , line:32:28, endln:32:37
            |vpiName:opsiz
            |vpiFullName:work@r5p_lsu.opsiz.opsiz
            |vpiActual:
            \_int_var: (riscv_isa_pkg::opsiz), line:25:20, endln:25:32
    |vpiInstance:
    \_module_inst: work@r5p_lsu (work@r5p_lsu), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:145:1, endln:166:19
  |vpiNet:
  \_logic_net: (work@r5p_lsu.ins), line:149:25, endln:149:28
    |vpiParent:
    \_module_inst: work@r5p_lsu (work@r5p_lsu), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:145:1, endln:166:19
    |vpiTypespec:
    \_ref_typespec: (work@r5p_lsu.ins)
      |vpiParent:
      \_logic_net: (work@r5p_lsu.ins), line:149:25, endln:149:28
      |vpiFullName:work@r5p_lsu.ins
      |vpiActual:
      \_logic_typespec: , line:149:10, endln:149:24
    |vpiName:ins
    |vpiFullName:work@r5p_lsu.ins
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@r5p_lsu.rd), line:151:25, endln:151:27
    |vpiParent:
    \_module_inst: work@r5p_lsu (work@r5p_lsu), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:145:1, endln:166:19
    |vpiTypespec:
    \_ref_typespec: (work@r5p_lsu.rd)
      |vpiParent:
      \_logic_net: (work@r5p_lsu.rd), line:151:25, endln:151:27
      |vpiFullName:work@r5p_lsu.rd
      |vpiActual:
      \_logic_typespec: , line:151:10, endln:151:24
    |vpiName:rd
    |vpiFullName:work@r5p_lsu.rd
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@r5p_lsu.rs1), line:152:25, endln:152:28
    |vpiParent:
    \_module_inst: work@r5p_lsu (work@r5p_lsu), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:145:1, endln:166:19
    |vpiTypespec:
    \_ref_typespec: (work@r5p_lsu.rs1)
      |vpiParent:
      \_logic_net: (work@r5p_lsu.rs1), line:152:25, endln:152:28
      |vpiFullName:work@r5p_lsu.rs1
      |vpiActual:
      \_logic_typespec: , line:152:10, endln:152:24
    |vpiName:rs1
    |vpiFullName:work@r5p_lsu.rs1
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@r5p_lsu.rs2), line:153:25, endln:153:28
    |vpiParent:
    \_module_inst: work@r5p_lsu (work@r5p_lsu), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:145:1, endln:166:19
    |vpiTypespec:
    \_ref_typespec: (work@r5p_lsu.rs2)
      |vpiParent:
      \_logic_net: (work@r5p_lsu.rs2), line:153:25, endln:153:28
      |vpiFullName:work@r5p_lsu.rs2
      |vpiActual:
      \_logic_typespec: , line:153:10, endln:153:24
    |vpiName:rs2
    |vpiFullName:work@r5p_lsu.rs2
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@r5p_lsu.imm), line:154:25, endln:154:28
    |vpiParent:
    \_module_inst: work@r5p_lsu (work@r5p_lsu), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:145:1, endln:166:19
    |vpiTypespec:
    \_ref_typespec: (work@r5p_lsu.imm)
      |vpiParent:
      \_logic_net: (work@r5p_lsu.imm), line:154:25, endln:154:28
      |vpiFullName:work@r5p_lsu.imm
      |vpiActual:
      \_logic_typespec: , line:154:10, endln:154:24
    |vpiName:imm
    |vpiFullName:work@r5p_lsu.imm
    |vpiNetType:36
  |vpiTopModule:1
  |vpiPort:
  \_port: (ins), line:149:25, endln:149:28
    |vpiParent:
    \_module_inst: work@r5p_lsu (work@r5p_lsu), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:145:1, endln:166:19
    |vpiName:ins
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@r5p_lsu.ins), line:149:25, endln:149:28
      |vpiParent:
      \_port: (ins), line:149:25, endln:149:28
      |vpiName:ins
      |vpiFullName:work@r5p_lsu.ins
      |vpiActual:
      \_logic_net: (work@r5p_lsu.ins), line:149:25, endln:149:28
    |vpiTypedef:
    \_ref_typespec: (work@r5p_lsu.ins)
      |vpiParent:
      \_port: (ins), line:149:25, endln:149:28
      |vpiFullName:work@r5p_lsu.ins
      |vpiActual:
      \_logic_typespec: , line:149:10, endln:149:24
    |vpiInstance:
    \_module_inst: work@r5p_lsu (work@r5p_lsu), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:145:1, endln:166:19
  |vpiPort:
  \_port: (rd), line:151:25, endln:151:27
    |vpiParent:
    \_module_inst: work@r5p_lsu (work@r5p_lsu), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:145:1, endln:166:19
    |vpiName:rd
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@r5p_lsu.rd), line:151:25, endln:151:27
      |vpiParent:
      \_port: (rd), line:151:25, endln:151:27
      |vpiName:rd
      |vpiFullName:work@r5p_lsu.rd
      |vpiActual:
      \_logic_net: (work@r5p_lsu.rd), line:151:25, endln:151:27
    |vpiTypedef:
    \_ref_typespec: (work@r5p_lsu.rd)
      |vpiParent:
      \_port: (rd), line:151:25, endln:151:27
      |vpiFullName:work@r5p_lsu.rd
      |vpiActual:
      \_logic_typespec: , line:151:10, endln:151:24
    |vpiInstance:
    \_module_inst: work@r5p_lsu (work@r5p_lsu), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:145:1, endln:166:19
  |vpiPort:
  \_port: (rs1), line:152:25, endln:152:28
    |vpiParent:
    \_module_inst: work@r5p_lsu (work@r5p_lsu), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:145:1, endln:166:19
    |vpiName:rs1
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@r5p_lsu.rs1), line:152:25, endln:152:28
      |vpiParent:
      \_port: (rs1), line:152:25, endln:152:28
      |vpiName:rs1
      |vpiFullName:work@r5p_lsu.rs1
      |vpiActual:
      \_logic_net: (work@r5p_lsu.rs1), line:152:25, endln:152:28
    |vpiTypedef:
    \_ref_typespec: (work@r5p_lsu.rs1)
      |vpiParent:
      \_port: (rs1), line:152:25, endln:152:28
      |vpiFullName:work@r5p_lsu.rs1
      |vpiActual:
      \_logic_typespec: , line:152:10, endln:152:24
    |vpiInstance:
    \_module_inst: work@r5p_lsu (work@r5p_lsu), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:145:1, endln:166:19
  |vpiPort:
  \_port: (rs2), line:153:25, endln:153:28
    |vpiParent:
    \_module_inst: work@r5p_lsu (work@r5p_lsu), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:145:1, endln:166:19
    |vpiName:rs2
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@r5p_lsu.rs2), line:153:25, endln:153:28
      |vpiParent:
      \_port: (rs2), line:153:25, endln:153:28
      |vpiName:rs2
      |vpiFullName:work@r5p_lsu.rs2
      |vpiActual:
      \_logic_net: (work@r5p_lsu.rs2), line:153:25, endln:153:28
    |vpiTypedef:
    \_ref_typespec: (work@r5p_lsu.rs2)
      |vpiParent:
      \_port: (rs2), line:153:25, endln:153:28
      |vpiFullName:work@r5p_lsu.rs2
      |vpiActual:
      \_logic_typespec: , line:153:10, endln:153:24
    |vpiInstance:
    \_module_inst: work@r5p_lsu (work@r5p_lsu), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:145:1, endln:166:19
  |vpiPort:
  \_port: (imm), line:154:25, endln:154:28
    |vpiParent:
    \_module_inst: work@r5p_lsu (work@r5p_lsu), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:145:1, endln:166:19
    |vpiName:imm
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@r5p_lsu.imm), line:154:25, endln:154:28
      |vpiParent:
      \_port: (imm), line:154:25, endln:154:28
      |vpiName:imm
      |vpiFullName:work@r5p_lsu.imm
      |vpiActual:
      \_logic_net: (work@r5p_lsu.imm), line:154:25, endln:154:28
    |vpiTypedef:
    \_ref_typespec: (work@r5p_lsu.imm)
      |vpiParent:
      \_port: (imm), line:154:25, endln:154:28
      |vpiFullName:work@r5p_lsu.imm
      |vpiActual:
      \_logic_typespec: , line:154:10, endln:154:24
    |vpiInstance:
    \_module_inst: work@r5p_lsu (work@r5p_lsu), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:145:1, endln:166:19
  |vpiContAssign:
  \_cont_assign: , line:159:8, endln:159:26
    |vpiParent:
    \_module_inst: work@r5p_lsu (work@r5p_lsu), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:145:1, endln:166:19
    |vpiRhs:
    \_operation: , line:159:14, endln:159:26
      |vpiParent:
      \_cont_assign: , line:159:8, endln:159:26
      |vpiTypespec:
      \_ref_typespec: (work@r5p_lsu)
        |vpiParent:
        \_operation: , line:159:14, endln:159:26
        |vpiFullName:work@r5p_lsu
        |vpiActual:
        \_union_typespec: (riscv_isa_pkg::op32_t), line:115:9, endln:123:2
      |vpiOpType:67
      |vpiOperand:
      \_ref_obj: (work@r5p_lsu.ins), line:159:22, endln:159:25
        |vpiParent:
        \_operation: , line:159:14, endln:159:26
        |vpiName:ins
        |vpiFullName:work@r5p_lsu.ins
        |vpiActual:
        \_logic_net: (work@r5p_lsu.ins), line:149:25, endln:149:28
    |vpiLhs:
    \_ref_obj: (work@r5p_lsu.dec), line:159:8, endln:159:11
      |vpiParent:
      \_cont_assign: , line:159:8, endln:159:26
      |vpiName:dec
      |vpiFullName:work@r5p_lsu.dec
      |vpiActual:
      \_union_var: (work@r5p_lsu.dec), line:157:8, endln:157:11
  |vpiContAssign:
  \_cont_assign: , line:161:8, endln:161:22
    |vpiParent:
    \_module_inst: work@r5p_lsu (work@r5p_lsu), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:145:1, endln:166:19
    |vpiRhs:
    \_hier_path: (dec.r.rd), line:161:14, endln:161:22
      |vpiParent:
      \_cont_assign: , line:161:8, endln:161:22
      |vpiName:dec.r.rd
      |vpiActual:
      \_ref_obj: (dec), line:161:14, endln:161:17
        |vpiParent:
        \_hier_path: (dec.r.rd), line:161:14, endln:161:22
        |vpiName:dec
        |vpiActual:
        \_union_var: (work@r5p_lsu.dec), line:157:8, endln:157:11
      |vpiActual:
      \_ref_obj: (r), line:161:18, endln:161:19
        |vpiParent:
        \_hier_path: (dec.r.rd), line:161:14, endln:161:22
        |vpiName:r
        |vpiActual:
        \_typespec_member: (r), line:117:13, endln:117:14
      |vpiActual:
      \_ref_obj: (work@r5p_lsu.rd), line:161:20, endln:161:22
        |vpiParent:
        \_hier_path: (dec.r.rd), line:161:14, endln:161:22
        |vpiName:rd
        |vpiFullName:work@r5p_lsu.rd
        |vpiActual:
        \_logic_net: (work@r5p_lsu.rd), line:151:25, endln:151:27
    |vpiLhs:
    \_ref_obj: (work@r5p_lsu.rd), line:161:8, endln:161:10
      |vpiParent:
      \_cont_assign: , line:161:8, endln:161:22
      |vpiName:rd
      |vpiFullName:work@r5p_lsu.rd
      |vpiActual:
      \_logic_net: (work@r5p_lsu.rd), line:151:25, endln:151:27
  |vpiContAssign:
  \_cont_assign: , line:162:8, endln:162:23
    |vpiParent:
    \_module_inst: work@r5p_lsu (work@r5p_lsu), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:145:1, endln:166:19
    |vpiRhs:
    \_hier_path: (dec.r.rs1), line:162:14, endln:162:23
      |vpiParent:
      \_cont_assign: , line:162:8, endln:162:23
      |vpiName:dec.r.rs1
      |vpiActual:
      \_ref_obj: (dec), line:162:14, endln:162:17
        |vpiParent:
        \_hier_path: (dec.r.rs1), line:162:14, endln:162:23
        |vpiName:dec
        |vpiActual:
        \_union_var: (work@r5p_lsu.dec), line:157:8, endln:157:11
      |vpiActual:
      \_ref_obj: (r), line:162:18, endln:162:19
        |vpiParent:
        \_hier_path: (dec.r.rs1), line:162:14, endln:162:23
        |vpiName:r
        |vpiActual:
        \_typespec_member: (r), line:117:13, endln:117:14
      |vpiActual:
      \_ref_obj: (work@r5p_lsu.rs1), line:162:20, endln:162:23
        |vpiParent:
        \_hier_path: (dec.r.rs1), line:162:14, endln:162:23
        |vpiName:rs1
        |vpiFullName:work@r5p_lsu.rs1
        |vpiActual:
        \_logic_net: (work@r5p_lsu.rs1), line:152:25, endln:152:28
    |vpiLhs:
    \_ref_obj: (work@r5p_lsu.rs1), line:162:8, endln:162:11
      |vpiParent:
      \_cont_assign: , line:162:8, endln:162:23
      |vpiName:rs1
      |vpiFullName:work@r5p_lsu.rs1
      |vpiActual:
      \_logic_net: (work@r5p_lsu.rs1), line:152:25, endln:152:28
  |vpiContAssign:
  \_cont_assign: , line:163:8, endln:163:23
    |vpiParent:
    \_module_inst: work@r5p_lsu (work@r5p_lsu), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:145:1, endln:166:19
    |vpiRhs:
    \_hier_path: (dec.r.rs2), line:163:14, endln:163:23
      |vpiParent:
      \_cont_assign: , line:163:8, endln:163:23
      |vpiName:dec.r.rs2
      |vpiActual:
      \_ref_obj: (dec), line:163:14, endln:163:17
        |vpiParent:
        \_hier_path: (dec.r.rs2), line:163:14, endln:163:23
        |vpiName:dec
        |vpiActual:
        \_union_var: (work@r5p_lsu.dec), line:157:8, endln:157:11
      |vpiActual:
      \_ref_obj: (r), line:163:18, endln:163:19
        |vpiParent:
        \_hier_path: (dec.r.rs2), line:163:14, endln:163:23
        |vpiName:r
        |vpiActual:
        \_typespec_member: (r), line:117:13, endln:117:14
      |vpiActual:
      \_ref_obj: (work@r5p_lsu.rs2), line:163:20, endln:163:23
        |vpiParent:
        \_hier_path: (dec.r.rs2), line:163:14, endln:163:23
        |vpiName:rs2
        |vpiFullName:work@r5p_lsu.rs2
        |vpiActual:
        \_logic_net: (work@r5p_lsu.rs2), line:153:25, endln:153:28
    |vpiLhs:
    \_ref_obj: (work@r5p_lsu.rs2), line:163:8, endln:163:11
      |vpiParent:
      \_cont_assign: , line:163:8, endln:163:23
      |vpiName:rs2
      |vpiFullName:work@r5p_lsu.rs2
      |vpiActual:
      \_logic_net: (work@r5p_lsu.rs2), line:153:25, endln:153:28
  |vpiContAssign:
  \_cont_assign: , line:164:8, endln:164:28
    |vpiParent:
    \_module_inst: work@r5p_lsu (work@r5p_lsu), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:145:1, endln:166:19
    |vpiRhs:
    \_hier_path: (dec.i.imm_11_0), line:164:14, endln:164:28
      |vpiParent:
      \_cont_assign: , line:164:8, endln:164:28
      |vpiName:dec.i.imm_11_0
      |vpiActual:
      \_ref_obj: (dec), line:164:14, endln:164:17
        |vpiParent:
        \_hier_path: (dec.i.imm_11_0), line:164:14, endln:164:28
        |vpiName:dec
        |vpiActual:
        \_union_var: (work@r5p_lsu.dec), line:157:8, endln:157:11
      |vpiActual:
      \_ref_obj: (i), line:164:18, endln:164:19
        |vpiParent:
        \_hier_path: (dec.i.imm_11_0), line:164:14, endln:164:28
        |vpiName:i
        |vpiActual:
        \_typespec_member: (i), line:118:13, endln:118:14
      |vpiActual:
      \_ref_obj: (work@r5p_lsu.imm_11_0), line:164:20, endln:164:28
        |vpiParent:
        \_hier_path: (dec.i.imm_11_0), line:164:14, endln:164:28
        |vpiName:imm_11_0
        |vpiFullName:work@r5p_lsu.imm_11_0
        |vpiActual:
        \_typespec_member: (imm_11_0), line:108:38, endln:108:46
    |vpiLhs:
    \_ref_obj: (work@r5p_lsu.imm), line:164:8, endln:164:11
      |vpiParent:
      \_cont_assign: , line:164:8, endln:164:28
      |vpiName:imm
      |vpiFullName:work@r5p_lsu.imm
      |vpiActual:
      \_logic_net: (work@r5p_lsu.imm), line:154:25, endln:154:28
\_weaklyReferenced:
\_int_typespec: , line:25:20, endln:25:32
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
\_logic_typespec: , line:25:40, endln:25:45
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiRange:
  \_range: , line:25:46, endln:25:54
    |vpiParent:
    \_logic_typespec: , line:25:40, endln:25:45
    |vpiLeftRange:
    \_operation: , line:25:47, endln:25:51
      |vpiParent:
      \_range: , line:25:46, endln:25:54
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:25:47, endln:25:49
        |vpiParent:
        \_operation: , line:25:47, endln:25:51
        |vpiDecompile:16
        |vpiSize:64
        |UINT:16
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:25:50, endln:25:51
        |vpiParent:
        \_operation: , line:25:47, endln:25:51
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:25:52, endln:25:53
      |vpiParent:
      \_range: , line:25:46, endln:25:54
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:41:14, endln:41:25
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiRange:
  \_range: , line:41:20, endln:41:25
    |vpiParent:
    \_logic_typespec: , line:41:14, endln:41:25
    |vpiLeftRange:
    \_constant: , line:41:21, endln:41:22
      |vpiParent:
      \_range: , line:41:20, endln:41:25
      |vpiDecompile:6
      |vpiSize:64
      |UINT:6
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:41:23, endln:41:24
      |vpiParent:
      \_range: , line:41:20, endln:41:25
      |vpiDecompile:2
      |vpiSize:64
      |UINT:2
      |vpiConstType:9
\_logic_typespec: , line:53:3, endln:53:14
  |vpiParent:
  \_typespec_member: (c11), line:53:16, endln:53:19
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiRange:
  \_range: , line:53:9, endln:53:14
    |vpiParent:
    \_logic_typespec: , line:53:3, endln:53:14
    |vpiLeftRange:
    \_constant: , line:53:10, endln:53:11
      |vpiParent:
      \_range: , line:53:9, endln:53:14
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:53:12, endln:53:13
      |vpiParent:
      \_range: , line:53:9, endln:53:14
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:57:14, endln:57:38
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiRange:
  \_range: , line:57:20, endln:57:38
    |vpiParent:
    \_logic_typespec: , line:57:14, endln:57:38
    |vpiLeftRange:
    \_constant: , line:57:21, endln:57:33
      |vpiParent:
      \_range: , line:57:20, endln:57:38
      |vpiDecompile:2
      |vpiSize:64
      |INT:2
      |vpiConstType:7
    |vpiRightRange:
    \_constant: , line:57:36, endln:57:37
      |vpiParent:
      \_range: , line:57:20, endln:57:38
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:69:14, endln:69:38
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiRange:
  \_range: , line:69:20, endln:69:38
    |vpiParent:
    \_logic_typespec: , line:69:14, endln:69:38
    |vpiLeftRange:
    \_constant: , line:69:21, endln:69:33
      |vpiParent:
      \_range: , line:69:20, endln:69:38
      |vpiDecompile:2
      |vpiSize:64
      |INT:2
      |vpiConstType:7
    |vpiRightRange:
    \_constant: , line:69:36, endln:69:37
      |vpiParent:
      \_range: , line:69:20, endln:69:38
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:82:14, endln:82:38
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiRange:
  \_range: , line:82:20, endln:82:38
    |vpiParent:
    \_logic_typespec: , line:82:14, endln:82:38
    |vpiLeftRange:
    \_constant: , line:82:21, endln:82:33
      |vpiParent:
      \_range: , line:82:20, endln:82:38
      |vpiDecompile:2
      |vpiSize:64
      |INT:2
      |vpiConstType:7
    |vpiRightRange:
    \_constant: , line:82:36, endln:82:37
      |vpiParent:
      \_range: , line:82:20, endln:82:38
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:94:14, endln:94:38
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiRange:
  \_range: , line:94:20, endln:94:38
    |vpiParent:
    \_logic_typespec: , line:94:14, endln:94:38
    |vpiLeftRange:
    \_constant: , line:94:21, endln:94:33
      |vpiParent:
      \_range: , line:94:20, endln:94:38
      |vpiDecompile:2
      |vpiSize:64
      |INT:2
      |vpiConstType:7
    |vpiRightRange:
    \_constant: , line:94:36, endln:94:37
      |vpiParent:
      \_range: , line:94:20, endln:94:38
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:106:24, endln:106:35
  |vpiParent:
  \_typespec_member: (rs3), line:106:36, endln:106:39
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiRange:
  \_range: , line:106:30, endln:106:35
    |vpiParent:
    \_logic_typespec: , line:106:24, endln:106:35
    |vpiLeftRange:
    \_constant: , line:106:31, endln:106:32
      |vpiParent:
      \_range: , line:106:30, endln:106:35
      |vpiDecompile:4
      |vpiSize:64
      |UINT:4
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:106:33, endln:106:34
      |vpiParent:
      \_range: , line:106:30, endln:106:35
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:106:41, endln:106:52
  |vpiParent:
  \_typespec_member: (func2), line:106:53, endln:106:58
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiRange:
  \_range: , line:106:47, endln:106:52
    |vpiParent:
    \_logic_typespec: , line:106:41, endln:106:52
    |vpiLeftRange:
    \_constant: , line:106:48, endln:106:49
      |vpiParent:
      \_range: , line:106:47, endln:106:52
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:106:50, endln:106:51
      |vpiParent:
      \_range: , line:106:47, endln:106:52
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:106:69, endln:106:80
  |vpiParent:
  \_typespec_member: (rs2), line:106:81, endln:106:84
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiRange:
  \_range: , line:106:75, endln:106:80
    |vpiParent:
    \_logic_typespec: , line:106:69, endln:106:80
    |vpiLeftRange:
    \_constant: , line:106:76, endln:106:77
      |vpiParent:
      \_range: , line:106:75, endln:106:80
      |vpiDecompile:4
      |vpiSize:64
      |UINT:4
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:106:78, endln:106:79
      |vpiParent:
      \_range: , line:106:75, endln:106:80
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:106:86, endln:106:97
  |vpiParent:
  \_typespec_member: (rs1), line:106:98, endln:106:101
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiRange:
  \_range: , line:106:92, endln:106:97
    |vpiParent:
    \_logic_typespec: , line:106:86, endln:106:97
    |vpiLeftRange:
    \_constant: , line:106:93, endln:106:94
      |vpiParent:
      \_range: , line:106:92, endln:106:97
      |vpiDecompile:4
      |vpiSize:64
      |UINT:4
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:106:95, endln:106:96
      |vpiParent:
      \_range: , line:106:92, endln:106:97
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: (fn3_t), line:48:9, endln:48:22
  |vpiParent:
  \_typespec_member: (func3), line:106:109, endln:106:114
  |vpiName:fn3_t
  |vpiTypedefAlias:
  \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_r4_t.func3.fn3_t)
    |vpiParent:
    \_logic_typespec: (fn3_t), line:48:9, endln:48:22
    |vpiFullName:work@r5p_lsu.riscv_isa_pkg::op32_r4_t.func3.fn3_t
    |vpiActual:
    \_logic_typespec: (riscv_isa_pkg::fn3_t), line:48:9, endln:48:22
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiRange:
  \_range: , line:48:15, endln:48:22
    |vpiParent:
    \_logic_typespec: (fn3_t), line:48:9, endln:48:22
    |vpiLeftRange:
    \_constant: , line:48:16, endln:48:17
      |vpiParent:
      \_range: , line:48:15, endln:48:22
      |vpiDecompile:2
      |vpiSize:64
      |INT:2
      |vpiConstType:7
    |vpiRightRange:
    \_constant: , line:48:20, endln:48:21
      |vpiParent:
      \_range: , line:48:15, endln:48:22
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:106:116, endln:106:127
  |vpiParent:
  \_typespec_member: (rd), line:106:128, endln:106:130
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiRange:
  \_range: , line:106:122, endln:106:127
    |vpiParent:
    \_logic_typespec: , line:106:116, endln:106:127
    |vpiLeftRange:
    \_constant: , line:106:123, endln:106:124
      |vpiParent:
      \_range: , line:106:122, endln:106:127
      |vpiDecompile:4
      |vpiSize:64
      |UINT:4
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:106:125, endln:106:126
      |vpiParent:
      \_range: , line:106:122, endln:106:127
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:107:41, endln:107:52
  |vpiParent:
  \_typespec_member: (func7), line:107:53, endln:107:58
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiRange:
  \_range: , line:107:47, endln:107:52
    |vpiParent:
    \_logic_typespec: , line:107:41, endln:107:52
    |vpiLeftRange:
    \_constant: , line:107:48, endln:107:49
      |vpiParent:
      \_range: , line:107:47, endln:107:52
      |vpiDecompile:6
      |vpiSize:64
      |UINT:6
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:107:50, endln:107:51
      |vpiParent:
      \_range: , line:107:47, endln:107:52
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:107:69, endln:107:80
  |vpiParent:
  \_typespec_member: (rs2), line:107:81, endln:107:84
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiRange:
  \_range: , line:107:75, endln:107:80
    |vpiParent:
    \_logic_typespec: , line:107:69, endln:107:80
    |vpiLeftRange:
    \_constant: , line:107:76, endln:107:77
      |vpiParent:
      \_range: , line:107:75, endln:107:80
      |vpiDecompile:4
      |vpiSize:64
      |UINT:4
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:107:78, endln:107:79
      |vpiParent:
      \_range: , line:107:75, endln:107:80
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:107:86, endln:107:97
  |vpiParent:
  \_typespec_member: (rs1), line:107:98, endln:107:101
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiRange:
  \_range: , line:107:92, endln:107:97
    |vpiParent:
    \_logic_typespec: , line:107:86, endln:107:97
    |vpiLeftRange:
    \_constant: , line:107:93, endln:107:94
      |vpiParent:
      \_range: , line:107:92, endln:107:97
      |vpiDecompile:4
      |vpiSize:64
      |UINT:4
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:107:95, endln:107:96
      |vpiParent:
      \_range: , line:107:92, endln:107:97
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: (fn3_t), line:48:9, endln:48:22
  |vpiParent:
  \_typespec_member: (func3), line:107:109, endln:107:114
  |vpiName:fn3_t
  |vpiTypedefAlias:
  \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_r_t.func3.fn3_t)
    |vpiParent:
    \_logic_typespec: (fn3_t), line:48:9, endln:48:22
    |vpiFullName:work@r5p_lsu.riscv_isa_pkg::op32_r_t.func3.fn3_t
    |vpiActual:
    \_logic_typespec: (riscv_isa_pkg::fn3_t), line:48:9, endln:48:22
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiRange:
  \_range: , line:48:15, endln:48:22
    |vpiParent:
    \_logic_typespec: (fn3_t), line:48:9, endln:48:22
    |vpiLeftRange:
    \_constant: , line:48:16, endln:48:17
      |vpiParent:
      \_range: , line:48:15, endln:48:22
      |vpiDecompile:2
      |vpiSize:64
      |INT:2
      |vpiConstType:7
    |vpiRightRange:
    \_constant: , line:48:20, endln:48:21
      |vpiParent:
      \_range: , line:48:15, endln:48:22
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:107:116, endln:107:127
  |vpiParent:
  \_typespec_member: (rd), line:107:128, endln:107:130
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiRange:
  \_range: , line:107:122, endln:107:127
    |vpiParent:
    \_logic_typespec: , line:107:116, endln:107:127
    |vpiLeftRange:
    \_constant: , line:107:123, endln:107:124
      |vpiParent:
      \_range: , line:107:122, endln:107:127
      |vpiDecompile:4
      |vpiSize:64
      |UINT:4
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:107:125, endln:107:126
      |vpiParent:
      \_range: , line:107:122, endln:107:127
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:108:24, endln:108:37
  |vpiParent:
  \_typespec_member: (imm_11_0), line:108:38, endln:108:46
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiRange:
  \_range: , line:108:30, endln:108:37
    |vpiParent:
    \_logic_typespec: , line:108:24, endln:108:37
    |vpiLeftRange:
    \_constant: , line:108:31, endln:108:33
      |vpiParent:
      \_range: , line:108:30, endln:108:37
      |vpiDecompile:11
      |vpiSize:64
      |UINT:11
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:108:34, endln:108:36
      |vpiParent:
      \_range: , line:108:30, endln:108:37
      |vpiDecompile:00
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:108:86, endln:108:97
  |vpiParent:
  \_typespec_member: (rs1), line:108:98, endln:108:101
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiRange:
  \_range: , line:108:92, endln:108:97
    |vpiParent:
    \_logic_typespec: , line:108:86, endln:108:97
    |vpiLeftRange:
    \_constant: , line:108:93, endln:108:94
      |vpiParent:
      \_range: , line:108:92, endln:108:97
      |vpiDecompile:4
      |vpiSize:64
      |UINT:4
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:108:95, endln:108:96
      |vpiParent:
      \_range: , line:108:92, endln:108:97
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: (fn3_t), line:48:9, endln:48:22
  |vpiParent:
  \_typespec_member: (func3), line:108:109, endln:108:114
  |vpiName:fn3_t
  |vpiTypedefAlias:
  \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_i_t.func3.fn3_t)
    |vpiParent:
    \_logic_typespec: (fn3_t), line:48:9, endln:48:22
    |vpiFullName:work@r5p_lsu.riscv_isa_pkg::op32_i_t.func3.fn3_t
    |vpiActual:
    \_logic_typespec: (riscv_isa_pkg::fn3_t), line:48:9, endln:48:22
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiRange:
  \_range: , line:48:15, endln:48:22
    |vpiParent:
    \_logic_typespec: (fn3_t), line:48:9, endln:48:22
    |vpiLeftRange:
    \_constant: , line:48:16, endln:48:17
      |vpiParent:
      \_range: , line:48:15, endln:48:22
      |vpiDecompile:2
      |vpiSize:64
      |INT:2
      |vpiConstType:7
    |vpiRightRange:
    \_constant: , line:48:20, endln:48:21
      |vpiParent:
      \_range: , line:48:15, endln:48:22
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:108:116, endln:108:127
  |vpiParent:
  \_typespec_member: (rd), line:108:128, endln:108:130
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiRange:
  \_range: , line:108:122, endln:108:127
    |vpiParent:
    \_logic_typespec: , line:108:116, endln:108:127
    |vpiLeftRange:
    \_constant: , line:108:123, endln:108:124
      |vpiParent:
      \_range: , line:108:122, endln:108:127
      |vpiDecompile:4
      |vpiSize:64
      |UINT:4
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:108:125, endln:108:126
      |vpiParent:
      \_range: , line:108:122, endln:108:127
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:109:24, endln:109:37
  |vpiParent:
  \_typespec_member: (imm_11_5), line:109:38, endln:109:46
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiRange:
  \_range: , line:109:30, endln:109:37
    |vpiParent:
    \_logic_typespec: , line:109:24, endln:109:37
    |vpiLeftRange:
    \_constant: , line:109:31, endln:109:33
      |vpiParent:
      \_range: , line:109:30, endln:109:37
      |vpiDecompile:11
      |vpiSize:64
      |UINT:11
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:109:34, endln:109:36
      |vpiParent:
      \_range: , line:109:30, endln:109:37
      |vpiDecompile:05
      |vpiSize:64
      |UINT:5
      |vpiConstType:9
\_logic_typespec: , line:109:69, endln:109:80
  |vpiParent:
  \_typespec_member: (rs2), line:109:81, endln:109:84
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiRange:
  \_range: , line:109:75, endln:109:80
    |vpiParent:
    \_logic_typespec: , line:109:69, endln:109:80
    |vpiLeftRange:
    \_constant: , line:109:76, endln:109:77
      |vpiParent:
      \_range: , line:109:75, endln:109:80
      |vpiDecompile:4
      |vpiSize:64
      |UINT:4
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:109:78, endln:109:79
      |vpiParent:
      \_range: , line:109:75, endln:109:80
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:109:86, endln:109:97
  |vpiParent:
  \_typespec_member: (rs1), line:109:98, endln:109:101
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiRange:
  \_range: , line:109:92, endln:109:97
    |vpiParent:
    \_logic_typespec: , line:109:86, endln:109:97
    |vpiLeftRange:
    \_constant: , line:109:93, endln:109:94
      |vpiParent:
      \_range: , line:109:92, endln:109:97
      |vpiDecompile:4
      |vpiSize:64
      |UINT:4
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:109:95, endln:109:96
      |vpiParent:
      \_range: , line:109:92, endln:109:97
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: (fn3_t), line:48:9, endln:48:22
  |vpiParent:
  \_typespec_member: (func3), line:109:109, endln:109:114
  |vpiName:fn3_t
  |vpiTypedefAlias:
  \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_s_t.func3.fn3_t)
    |vpiParent:
    \_logic_typespec: (fn3_t), line:48:9, endln:48:22
    |vpiFullName:work@r5p_lsu.riscv_isa_pkg::op32_s_t.func3.fn3_t
    |vpiActual:
    \_logic_typespec: (riscv_isa_pkg::fn3_t), line:48:9, endln:48:22
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiRange:
  \_range: , line:48:15, endln:48:22
    |vpiParent:
    \_logic_typespec: (fn3_t), line:48:9, endln:48:22
    |vpiLeftRange:
    \_constant: , line:48:16, endln:48:17
      |vpiParent:
      \_range: , line:48:15, endln:48:22
      |vpiDecompile:2
      |vpiSize:64
      |INT:2
      |vpiConstType:7
    |vpiRightRange:
    \_constant: , line:48:20, endln:48:21
      |vpiParent:
      \_range: , line:48:15, endln:48:22
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:109:116, endln:109:127
  |vpiParent:
  \_typespec_member: (imm_4_0), line:109:128, endln:109:135
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiRange:
  \_range: , line:109:122, endln:109:127
    |vpiParent:
    \_logic_typespec: , line:109:116, endln:109:127
    |vpiLeftRange:
    \_constant: , line:109:123, endln:109:124
      |vpiParent:
      \_range: , line:109:122, endln:109:127
      |vpiDecompile:4
      |vpiSize:64
      |UINT:4
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:109:125, endln:109:126
      |vpiParent:
      \_range: , line:109:122, endln:109:127
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:110:24, endln:110:37
  |vpiParent:
  \_typespec_member: (imm_12), line:110:38, endln:110:44
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiRange:
  \_range: , line:110:30, endln:110:37
    |vpiParent:
    \_logic_typespec: , line:110:24, endln:110:37
    |vpiLeftRange:
    \_constant: , line:110:31, endln:110:33
      |vpiParent:
      \_range: , line:110:30, endln:110:37
      |vpiDecompile:12
      |vpiSize:64
      |UINT:12
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:110:34, endln:110:36
      |vpiParent:
      \_range: , line:110:30, endln:110:37
      |vpiDecompile:12
      |vpiSize:64
      |UINT:12
      |vpiConstType:9
\_logic_typespec: , line:110:46, endln:110:58
  |vpiParent:
  \_typespec_member: (imm_10_5), line:110:59, endln:110:67
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiRange:
  \_range: , line:110:52, endln:110:58
    |vpiParent:
    \_logic_typespec: , line:110:46, endln:110:58
    |vpiLeftRange:
    \_constant: , line:110:53, endln:110:55
      |vpiParent:
      \_range: , line:110:52, endln:110:58
      |vpiDecompile:10
      |vpiSize:64
      |UINT:10
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:110:56, endln:110:57
      |vpiParent:
      \_range: , line:110:52, endln:110:58
      |vpiDecompile:5
      |vpiSize:64
      |UINT:5
      |vpiConstType:9
\_logic_typespec: , line:110:69, endln:110:80
  |vpiParent:
  \_typespec_member: (rs2), line:110:81, endln:110:84
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiRange:
  \_range: , line:110:75, endln:110:80
    |vpiParent:
    \_logic_typespec: , line:110:69, endln:110:80
    |vpiLeftRange:
    \_constant: , line:110:76, endln:110:77
      |vpiParent:
      \_range: , line:110:75, endln:110:80
      |vpiDecompile:4
      |vpiSize:64
      |UINT:4
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:110:78, endln:110:79
      |vpiParent:
      \_range: , line:110:75, endln:110:80
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:110:86, endln:110:97
  |vpiParent:
  \_typespec_member: (rs1), line:110:98, endln:110:101
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiRange:
  \_range: , line:110:92, endln:110:97
    |vpiParent:
    \_logic_typespec: , line:110:86, endln:110:97
    |vpiLeftRange:
    \_constant: , line:110:93, endln:110:94
      |vpiParent:
      \_range: , line:110:92, endln:110:97
      |vpiDecompile:4
      |vpiSize:64
      |UINT:4
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:110:95, endln:110:96
      |vpiParent:
      \_range: , line:110:92, endln:110:97
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: (fn3_t), line:48:9, endln:48:22
  |vpiParent:
  \_typespec_member: (func3), line:110:109, endln:110:114
  |vpiName:fn3_t
  |vpiTypedefAlias:
  \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_b_t.func3.fn3_t)
    |vpiParent:
    \_logic_typespec: (fn3_t), line:48:9, endln:48:22
    |vpiFullName:work@r5p_lsu.riscv_isa_pkg::op32_b_t.func3.fn3_t
    |vpiActual:
    \_logic_typespec: (riscv_isa_pkg::fn3_t), line:48:9, endln:48:22
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiRange:
  \_range: , line:48:15, endln:48:22
    |vpiParent:
    \_logic_typespec: (fn3_t), line:48:9, endln:48:22
    |vpiLeftRange:
    \_constant: , line:48:16, endln:48:17
      |vpiParent:
      \_range: , line:48:15, endln:48:22
      |vpiDecompile:2
      |vpiSize:64
      |INT:2
      |vpiConstType:7
    |vpiRightRange:
    \_constant: , line:48:20, endln:48:21
      |vpiParent:
      \_range: , line:48:15, endln:48:22
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:110:116, endln:110:127
  |vpiParent:
  \_typespec_member: (imm_4_1), line:110:128, endln:110:135
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiRange:
  \_range: , line:110:122, endln:110:127
    |vpiParent:
    \_logic_typespec: , line:110:116, endln:110:127
    |vpiLeftRange:
    \_constant: , line:110:123, endln:110:124
      |vpiParent:
      \_range: , line:110:122, endln:110:127
      |vpiDecompile:4
      |vpiSize:64
      |UINT:4
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:110:125, endln:110:126
      |vpiParent:
      \_range: , line:110:122, endln:110:127
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
\_logic_typespec: , line:110:137, endln:110:150
  |vpiParent:
  \_typespec_member: (imm_11), line:110:151, endln:110:157
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiRange:
  \_range: , line:110:143, endln:110:150
    |vpiParent:
    \_logic_typespec: , line:110:137, endln:110:150
    |vpiLeftRange:
    \_constant: , line:110:144, endln:110:146
      |vpiParent:
      \_range: , line:110:143, endln:110:150
      |vpiDecompile:11
      |vpiSize:64
      |UINT:11
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:110:147, endln:110:149
      |vpiParent:
      \_range: , line:110:143, endln:110:150
      |vpiDecompile:11
      |vpiSize:64
      |UINT:11
      |vpiConstType:9
\_logic_typespec: , line:111:24, endln:111:37
  |vpiParent:
  \_typespec_member: (imm_31_12), line:111:38, endln:111:47
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiRange:
  \_range: , line:111:30, endln:111:37
    |vpiParent:
    \_logic_typespec: , line:111:24, endln:111:37
    |vpiLeftRange:
    \_constant: , line:111:31, endln:111:33
      |vpiParent:
      \_range: , line:111:30, endln:111:37
      |vpiDecompile:31
      |vpiSize:64
      |UINT:31
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:111:34, endln:111:36
      |vpiParent:
      \_range: , line:111:30, endln:111:37
      |vpiDecompile:12
      |vpiSize:64
      |UINT:12
      |vpiConstType:9
\_logic_typespec: , line:111:116, endln:111:127
  |vpiParent:
  \_typespec_member: (rd), line:111:128, endln:111:130
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiRange:
  \_range: , line:111:122, endln:111:127
    |vpiParent:
    \_logic_typespec: , line:111:116, endln:111:127
    |vpiLeftRange:
    \_constant: , line:111:123, endln:111:124
      |vpiParent:
      \_range: , line:111:122, endln:111:127
      |vpiDecompile:4
      |vpiSize:64
      |UINT:4
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:111:125, endln:111:126
      |vpiParent:
      \_range: , line:111:122, endln:111:127
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:112:24, endln:112:37
  |vpiParent:
  \_typespec_member: (imm_20), line:112:38, endln:112:44
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiRange:
  \_range: , line:112:30, endln:112:37
    |vpiParent:
    \_logic_typespec: , line:112:24, endln:112:37
    |vpiLeftRange:
    \_constant: , line:112:31, endln:112:33
      |vpiParent:
      \_range: , line:112:30, endln:112:37
      |vpiDecompile:20
      |vpiSize:64
      |UINT:20
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:112:34, endln:112:36
      |vpiParent:
      \_range: , line:112:30, endln:112:37
      |vpiDecompile:20
      |vpiSize:64
      |UINT:20
      |vpiConstType:9
\_logic_typespec: , line:112:46, endln:112:58
  |vpiParent:
  \_typespec_member: (imm_10_1), line:112:59, endln:112:67
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiRange:
  \_range: , line:112:52, endln:112:58
    |vpiParent:
    \_logic_typespec: , line:112:46, endln:112:58
    |vpiLeftRange:
    \_constant: , line:112:53, endln:112:55
      |vpiParent:
      \_range: , line:112:52, endln:112:58
      |vpiDecompile:10
      |vpiSize:64
      |UINT:10
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:112:56, endln:112:57
      |vpiParent:
      \_range: , line:112:52, endln:112:58
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
\_logic_typespec: , line:112:69, endln:112:82
  |vpiParent:
  \_typespec_member: (imm_11), line:112:83, endln:112:89
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiRange:
  \_range: , line:112:75, endln:112:82
    |vpiParent:
    \_logic_typespec: , line:112:69, endln:112:82
    |vpiLeftRange:
    \_constant: , line:112:76, endln:112:78
      |vpiParent:
      \_range: , line:112:75, endln:112:82
      |vpiDecompile:11
      |vpiSize:64
      |UINT:11
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:112:79, endln:112:81
      |vpiParent:
      \_range: , line:112:75, endln:112:82
      |vpiDecompile:11
      |vpiSize:64
      |UINT:11
      |vpiConstType:9
\_logic_typespec: , line:112:91, endln:112:104
  |vpiParent:
  \_typespec_member: (imm_19_12), line:112:105, endln:112:114
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiRange:
  \_range: , line:112:97, endln:112:104
    |vpiParent:
    \_logic_typespec: , line:112:91, endln:112:104
    |vpiLeftRange:
    \_constant: , line:112:98, endln:112:100
      |vpiParent:
      \_range: , line:112:97, endln:112:104
      |vpiDecompile:19
      |vpiSize:64
      |UINT:19
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:112:101, endln:112:103
      |vpiParent:
      \_range: , line:112:97, endln:112:104
      |vpiDecompile:12
      |vpiSize:64
      |UINT:12
      |vpiConstType:9
\_logic_typespec: , line:112:116, endln:112:127
  |vpiParent:
  \_typespec_member: (rd), line:112:128, endln:112:130
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiRange:
  \_range: , line:112:122, endln:112:127
    |vpiParent:
    \_logic_typespec: , line:112:116, endln:112:127
    |vpiLeftRange:
    \_constant: , line:112:123, endln:112:124
      |vpiParent:
      \_range: , line:112:122, endln:112:127
      |vpiDecompile:4
      |vpiSize:64
      |UINT:4
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:112:125, endln:112:126
      |vpiParent:
      \_range: , line:112:122, endln:112:127
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_function: (riscv_isa_pkg::opsiz), line:25:1, endln:34:19
  |vpiParent:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiName:opsiz
  |vpiFullName:riscv_isa_pkg::opsiz
  |vpiVisibility:1
  |vpiAutomatic:1
  |vpiReturn:
  \_int_var: (riscv_isa_pkg::opsiz), line:25:20, endln:25:32
  |vpiIODecl:
  \_io_decl: (op), line:25:55, endln:25:57
    |vpiParent:
    \_function: (riscv_isa_pkg::opsiz), line:25:1, endln:34:19
    |vpiDirection:1
    |vpiName:op
    |vpiTypedef:
    \_ref_typespec: (riscv_isa_pkg::opsiz::op)
      |vpiParent:
      \_io_decl: (op), line:25:55, endln:25:57
      |vpiFullName:riscv_isa_pkg::opsiz::op
      |vpiActual:
      \_logic_typespec: , line:25:40, endln:25:45
  |vpiStmt:
  \_case_stmt: , line:26:1, endln:33:8
    |vpiParent:
    \_function: (riscv_isa_pkg::opsiz), line:25:1, endln:34:19
    |vpiCaseType:3
    |vpiQualifier:2
    |vpiCondition:
    \_ref_obj: (riscv_isa_pkg::opsiz::op), line:26:17, endln:26:19
      |vpiParent:
      \_function: (riscv_isa_pkg::opsiz), line:25:1, endln:34:19
      |vpiName:op
      |vpiFullName:riscv_isa_pkg::opsiz::op
      |vpiActual:
      \_io_decl: (op), line:25:55, endln:25:57
    |vpiCaseItem:
    \_case_item: , line:31:3, endln:31:38
      |vpiParent:
      \_case_stmt: , line:26:1, endln:33:8
      |vpiExpr:
      \_constant: , line:31:3, endln:31:25
      |vpiStmt:
      \_assignment: , line:31:28, endln:31:37
        |vpiParent:
        \_case_item: , line:31:3, endln:31:38
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_constant: , line:31:36, endln:31:37
        |vpiLhs:
        \_ref_obj: (riscv_isa_pkg::opsiz::opsiz), line:31:28, endln:31:33
          |vpiParent:
          \_assignment: , line:31:28, endln:31:37
          |vpiName:opsiz
          |vpiFullName:riscv_isa_pkg::opsiz::opsiz
          |vpiActual:
          \_int_var: (riscv_isa_pkg::opsiz), line:25:20, endln:25:32
    |vpiCaseItem:
    \_case_item: , line:32:3, endln:32:38
      |vpiParent:
      \_case_stmt: , line:26:1, endln:33:8
      |vpiStmt:
      \_assignment: , line:32:28, endln:32:37
        |vpiParent:
        \_case_item: , line:32:3, endln:32:38
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_constant: , line:32:36, endln:32:37
        |vpiLhs:
        \_ref_obj: (riscv_isa_pkg::opsiz::opsiz), line:32:28, endln:32:33
          |vpiParent:
          \_assignment: , line:32:28, endln:32:37
          |vpiName:opsiz
          |vpiFullName:riscv_isa_pkg::opsiz::opsiz
          |vpiActual:
          \_int_var: (riscv_isa_pkg::opsiz), line:25:20, endln:25:32
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
\_int_typespec: , line:25:20, endln:25:32
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
\_logic_typespec: , line:25:40, endln:25:45
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiRange:
  \_range: , line:25:46, endln:25:54
    |vpiParent:
    \_logic_typespec: , line:25:40, endln:25:45
    |vpiLeftRange:
    \_operation: , line:25:47, endln:25:51
      |vpiParent:
      \_range: , line:25:46, endln:25:54
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:25:47, endln:25:49
        |vpiParent:
        \_operation: , line:25:47, endln:25:51
        |vpiDecompile:16
        |vpiSize:64
        |UINT:16
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:25:50, endln:25:51
        |vpiParent:
        \_operation: , line:25:47, endln:25:51
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:25:52, endln:25:53
      |vpiParent:
      \_range: , line:25:46, endln:25:54
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:41:14, endln:41:25
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiRange:
  \_range: , line:41:20, endln:41:25
    |vpiParent:
    \_logic_typespec: , line:41:14, endln:41:25
    |vpiLeftRange:
    \_constant: , line:41:21, endln:41:22
      |vpiParent:
      \_range: , line:41:20, endln:41:25
      |vpiDecompile:6
      |vpiSize:64
      |UINT:6
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:41:23, endln:41:24
      |vpiParent:
      \_range: , line:41:20, endln:41:25
      |vpiDecompile:2
      |vpiSize:64
      |UINT:2
      |vpiConstType:9
\_logic_typespec: , line:53:3, endln:53:14
  |vpiParent:
  \_typespec_member: (c11), line:53:16, endln:53:19
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiRange:
  \_range: , line:53:9, endln:53:14
    |vpiParent:
    \_logic_typespec: , line:53:3, endln:53:14
    |vpiLeftRange:
    \_constant: , line:53:10, endln:53:11
      |vpiParent:
      \_range: , line:53:9, endln:53:14
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:53:12, endln:53:13
      |vpiParent:
      \_range: , line:53:9, endln:53:14
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:57:14, endln:57:38
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiRange:
  \_range: , line:57:20, endln:57:38
    |vpiParent:
    \_logic_typespec: , line:57:14, endln:57:38
    |vpiLeftRange:
    \_operation: , line:57:21, endln:57:35
      |vpiParent:
      \_range: , line:57:20, endln:57:38
      |vpiOpType:11
      |vpiOperand:
      \_sys_func_call: ($bits), line:57:21, endln:57:33
        |vpiParent:
        \_operation: , line:57:21, endln:57:35
        |vpiArgument:
        \_ref_obj: (fn3_t), line:57:27, endln:57:32
          |vpiParent:
          \_sys_func_call: ($bits), line:57:21, endln:57:33
          |vpiName:fn3_t
        |vpiName:$bits
      |vpiOperand:
      \_constant: , line:57:34, endln:57:35
        |vpiParent:
        \_operation: , line:57:21, endln:57:35
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:57:36, endln:57:37
      |vpiParent:
      \_range: , line:57:20, endln:57:38
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:69:14, endln:69:38
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiRange:
  \_range: , line:69:20, endln:69:38
    |vpiParent:
    \_logic_typespec: , line:69:14, endln:69:38
    |vpiLeftRange:
    \_operation: , line:69:21, endln:69:35
      |vpiParent:
      \_range: , line:69:20, endln:69:38
      |vpiOpType:11
      |vpiOperand:
      \_sys_func_call: ($bits), line:69:21, endln:69:33
        |vpiParent:
        \_operation: , line:69:21, endln:69:35
        |vpiArgument:
        \_ref_obj: (fn3_t), line:69:27, endln:69:32
          |vpiParent:
          \_sys_func_call: ($bits), line:69:21, endln:69:33
          |vpiName:fn3_t
        |vpiName:$bits
      |vpiOperand:
      \_constant: , line:69:34, endln:69:35
        |vpiParent:
        \_operation: , line:69:21, endln:69:35
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:69:36, endln:69:37
      |vpiParent:
      \_range: , line:69:20, endln:69:38
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:82:14, endln:82:38
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiRange:
  \_range: , line:82:20, endln:82:38
    |vpiParent:
    \_logic_typespec: , line:82:14, endln:82:38
    |vpiLeftRange:
    \_operation: , line:82:21, endln:82:35
      |vpiParent:
      \_range: , line:82:20, endln:82:38
      |vpiOpType:11
      |vpiOperand:
      \_sys_func_call: ($bits), line:82:21, endln:82:33
        |vpiParent:
        \_operation: , line:82:21, endln:82:35
        |vpiArgument:
        \_ref_obj: (fn3_t), line:82:27, endln:82:32
          |vpiParent:
          \_sys_func_call: ($bits), line:82:21, endln:82:33
          |vpiName:fn3_t
        |vpiName:$bits
      |vpiOperand:
      \_constant: , line:82:34, endln:82:35
        |vpiParent:
        \_operation: , line:82:21, endln:82:35
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:82:36, endln:82:37
      |vpiParent:
      \_range: , line:82:20, endln:82:38
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:94:14, endln:94:38
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiRange:
  \_range: , line:94:20, endln:94:38
    |vpiParent:
    \_logic_typespec: , line:94:14, endln:94:38
    |vpiLeftRange:
    \_operation: , line:94:21, endln:94:35
      |vpiParent:
      \_range: , line:94:20, endln:94:38
      |vpiOpType:11
      |vpiOperand:
      \_sys_func_call: ($bits), line:94:21, endln:94:33
        |vpiParent:
        \_operation: , line:94:21, endln:94:35
        |vpiArgument:
        \_ref_obj: (fn3_t), line:94:27, endln:94:32
          |vpiParent:
          \_sys_func_call: ($bits), line:94:21, endln:94:33
          |vpiName:fn3_t
        |vpiName:$bits
      |vpiOperand:
      \_constant: , line:94:34, endln:94:35
        |vpiParent:
        \_operation: , line:94:21, endln:94:35
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:94:36, endln:94:37
      |vpiParent:
      \_range: , line:94:20, endln:94:38
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:106:24, endln:106:35
  |vpiParent:
  \_typespec_member: (rs3), line:106:36, endln:106:39
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiRange:
  \_range: , line:106:30, endln:106:35
    |vpiParent:
    \_logic_typespec: , line:106:24, endln:106:35
    |vpiLeftRange:
    \_constant: , line:106:31, endln:106:32
      |vpiParent:
      \_range: , line:106:30, endln:106:35
      |vpiDecompile:4
      |vpiSize:64
      |UINT:4
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:106:33, endln:106:34
      |vpiParent:
      \_range: , line:106:30, endln:106:35
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:106:41, endln:106:52
  |vpiParent:
  \_typespec_member: (func2), line:106:53, endln:106:58
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiRange:
  \_range: , line:106:47, endln:106:52
    |vpiParent:
    \_logic_typespec: , line:106:41, endln:106:52
    |vpiLeftRange:
    \_constant: , line:106:48, endln:106:49
      |vpiParent:
      \_range: , line:106:47, endln:106:52
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:106:50, endln:106:51
      |vpiParent:
      \_range: , line:106:47, endln:106:52
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:106:69, endln:106:80
  |vpiParent:
  \_typespec_member: (rs2), line:106:81, endln:106:84
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiRange:
  \_range: , line:106:75, endln:106:80
    |vpiParent:
    \_logic_typespec: , line:106:69, endln:106:80
    |vpiLeftRange:
    \_constant: , line:106:76, endln:106:77
      |vpiParent:
      \_range: , line:106:75, endln:106:80
      |vpiDecompile:4
      |vpiSize:64
      |UINT:4
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:106:78, endln:106:79
      |vpiParent:
      \_range: , line:106:75, endln:106:80
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:106:86, endln:106:97
  |vpiParent:
  \_typespec_member: (rs1), line:106:98, endln:106:101
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiRange:
  \_range: , line:106:92, endln:106:97
    |vpiParent:
    \_logic_typespec: , line:106:86, endln:106:97
    |vpiLeftRange:
    \_constant: , line:106:93, endln:106:94
      |vpiParent:
      \_range: , line:106:92, endln:106:97
      |vpiDecompile:4
      |vpiSize:64
      |UINT:4
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:106:95, endln:106:96
      |vpiParent:
      \_range: , line:106:92, endln:106:97
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: (fn3_t), line:48:9, endln:48:22
  |vpiParent:
  \_typespec_member: (func3), line:106:109, endln:106:114
  |vpiName:fn3_t
  |vpiTypedefAlias:
  \_ref_typespec: (riscv_isa_pkg::riscv_isa_pkg::op32_r4_t::func3::fn3_t)
    |vpiParent:
    \_logic_typespec: (fn3_t), line:48:9, endln:48:22
    |vpiFullName:riscv_isa_pkg::riscv_isa_pkg::op32_r4_t::func3::fn3_t
    |vpiActual:
    \_logic_typespec: (riscv_isa_pkg::fn3_t), line:48:9, endln:48:22
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiRange:
  \_range: , line:48:15, endln:48:22
    |vpiParent:
    \_logic_typespec: (fn3_t), line:48:9, endln:48:22
    |vpiLeftRange:
    \_operation: , line:48:16, endln:48:19
      |vpiParent:
      \_range: , line:48:15, endln:48:22
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:48:16, endln:48:17
        |vpiParent:
        \_operation: , line:48:16, endln:48:19
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:48:18, endln:48:19
        |vpiParent:
        \_operation: , line:48:16, endln:48:19
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:48:20, endln:48:21
      |vpiParent:
      \_range: , line:48:15, endln:48:22
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:106:116, endln:106:127
  |vpiParent:
  \_typespec_member: (rd), line:106:128, endln:106:130
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiRange:
  \_range: , line:106:122, endln:106:127
    |vpiParent:
    \_logic_typespec: , line:106:116, endln:106:127
    |vpiLeftRange:
    \_constant: , line:106:123, endln:106:124
      |vpiParent:
      \_range: , line:106:122, endln:106:127
      |vpiDecompile:4
      |vpiSize:64
      |UINT:4
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:106:125, endln:106:126
      |vpiParent:
      \_range: , line:106:122, endln:106:127
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:107:41, endln:107:52
  |vpiParent:
  \_typespec_member: (func7), line:107:53, endln:107:58
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiRange:
  \_range: , line:107:47, endln:107:52
    |vpiParent:
    \_logic_typespec: , line:107:41, endln:107:52
    |vpiLeftRange:
    \_constant: , line:107:48, endln:107:49
      |vpiParent:
      \_range: , line:107:47, endln:107:52
      |vpiDecompile:6
      |vpiSize:64
      |UINT:6
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:107:50, endln:107:51
      |vpiParent:
      \_range: , line:107:47, endln:107:52
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:107:69, endln:107:80
  |vpiParent:
  \_typespec_member: (rs2), line:107:81, endln:107:84
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiRange:
  \_range: , line:107:75, endln:107:80
    |vpiParent:
    \_logic_typespec: , line:107:69, endln:107:80
    |vpiLeftRange:
    \_constant: , line:107:76, endln:107:77
      |vpiParent:
      \_range: , line:107:75, endln:107:80
      |vpiDecompile:4
      |vpiSize:64
      |UINT:4
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:107:78, endln:107:79
      |vpiParent:
      \_range: , line:107:75, endln:107:80
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:107:86, endln:107:97
  |vpiParent:
  \_typespec_member: (rs1), line:107:98, endln:107:101
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiRange:
  \_range: , line:107:92, endln:107:97
    |vpiParent:
    \_logic_typespec: , line:107:86, endln:107:97
    |vpiLeftRange:
    \_constant: , line:107:93, endln:107:94
      |vpiParent:
      \_range: , line:107:92, endln:107:97
      |vpiDecompile:4
      |vpiSize:64
      |UINT:4
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:107:95, endln:107:96
      |vpiParent:
      \_range: , line:107:92, endln:107:97
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: (fn3_t), line:48:9, endln:48:22
  |vpiParent:
  \_typespec_member: (func3), line:107:109, endln:107:114
  |vpiName:fn3_t
  |vpiTypedefAlias:
  \_ref_typespec: (riscv_isa_pkg::riscv_isa_pkg::op32_r_t::func3::fn3_t)
    |vpiParent:
    \_logic_typespec: (fn3_t), line:48:9, endln:48:22
    |vpiFullName:riscv_isa_pkg::riscv_isa_pkg::op32_r_t::func3::fn3_t
    |vpiActual:
    \_logic_typespec: (riscv_isa_pkg::fn3_t), line:48:9, endln:48:22
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiRange:
  \_range: , line:48:15, endln:48:22
    |vpiParent:
    \_logic_typespec: (fn3_t), line:48:9, endln:48:22
    |vpiLeftRange:
    \_operation: , line:48:16, endln:48:19
      |vpiParent:
      \_range: , line:48:15, endln:48:22
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:48:16, endln:48:17
        |vpiParent:
        \_operation: , line:48:16, endln:48:19
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:48:18, endln:48:19
        |vpiParent:
        \_operation: , line:48:16, endln:48:19
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:48:20, endln:48:21
      |vpiParent:
      \_range: , line:48:15, endln:48:22
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:107:116, endln:107:127
  |vpiParent:
  \_typespec_member: (rd), line:107:128, endln:107:130
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiRange:
  \_range: , line:107:122, endln:107:127
    |vpiParent:
    \_logic_typespec: , line:107:116, endln:107:127
    |vpiLeftRange:
    \_constant: , line:107:123, endln:107:124
      |vpiParent:
      \_range: , line:107:122, endln:107:127
      |vpiDecompile:4
      |vpiSize:64
      |UINT:4
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:107:125, endln:107:126
      |vpiParent:
      \_range: , line:107:122, endln:107:127
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:108:24, endln:108:37
  |vpiParent:
  \_typespec_member: (imm_11_0), line:108:38, endln:108:46
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiRange:
  \_range: , line:108:30, endln:108:37
    |vpiParent:
    \_logic_typespec: , line:108:24, endln:108:37
    |vpiLeftRange:
    \_constant: , line:108:31, endln:108:33
      |vpiParent:
      \_range: , line:108:30, endln:108:37
      |vpiDecompile:11
      |vpiSize:64
      |UINT:11
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:108:34, endln:108:36
      |vpiParent:
      \_range: , line:108:30, endln:108:37
      |vpiDecompile:00
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:108:86, endln:108:97
  |vpiParent:
  \_typespec_member: (rs1), line:108:98, endln:108:101
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiRange:
  \_range: , line:108:92, endln:108:97
    |vpiParent:
    \_logic_typespec: , line:108:86, endln:108:97
    |vpiLeftRange:
    \_constant: , line:108:93, endln:108:94
      |vpiParent:
      \_range: , line:108:92, endln:108:97
      |vpiDecompile:4
      |vpiSize:64
      |UINT:4
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:108:95, endln:108:96
      |vpiParent:
      \_range: , line:108:92, endln:108:97
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: (fn3_t), line:48:9, endln:48:22
  |vpiParent:
  \_typespec_member: (func3), line:108:109, endln:108:114
  |vpiName:fn3_t
  |vpiTypedefAlias:
  \_ref_typespec: (riscv_isa_pkg::riscv_isa_pkg::op32_i_t::func3::fn3_t)
    |vpiParent:
    \_logic_typespec: (fn3_t), line:48:9, endln:48:22
    |vpiFullName:riscv_isa_pkg::riscv_isa_pkg::op32_i_t::func3::fn3_t
    |vpiActual:
    \_logic_typespec: (riscv_isa_pkg::fn3_t), line:48:9, endln:48:22
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiRange:
  \_range: , line:48:15, endln:48:22
    |vpiParent:
    \_logic_typespec: (fn3_t), line:48:9, endln:48:22
    |vpiLeftRange:
    \_operation: , line:48:16, endln:48:19
      |vpiParent:
      \_range: , line:48:15, endln:48:22
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:48:16, endln:48:17
        |vpiParent:
        \_operation: , line:48:16, endln:48:19
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:48:18, endln:48:19
        |vpiParent:
        \_operation: , line:48:16, endln:48:19
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:48:20, endln:48:21
      |vpiParent:
      \_range: , line:48:15, endln:48:22
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:108:116, endln:108:127
  |vpiParent:
  \_typespec_member: (rd), line:108:128, endln:108:130
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiRange:
  \_range: , line:108:122, endln:108:127
    |vpiParent:
    \_logic_typespec: , line:108:116, endln:108:127
    |vpiLeftRange:
    \_constant: , line:108:123, endln:108:124
      |vpiParent:
      \_range: , line:108:122, endln:108:127
      |vpiDecompile:4
      |vpiSize:64
      |UINT:4
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:108:125, endln:108:126
      |vpiParent:
      \_range: , line:108:122, endln:108:127
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:109:24, endln:109:37
  |vpiParent:
  \_typespec_member: (imm_11_5), line:109:38, endln:109:46
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiRange:
  \_range: , line:109:30, endln:109:37
    |vpiParent:
    \_logic_typespec: , line:109:24, endln:109:37
    |vpiLeftRange:
    \_constant: , line:109:31, endln:109:33
      |vpiParent:
      \_range: , line:109:30, endln:109:37
      |vpiDecompile:11
      |vpiSize:64
      |UINT:11
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:109:34, endln:109:36
      |vpiParent:
      \_range: , line:109:30, endln:109:37
      |vpiDecompile:05
      |vpiSize:64
      |UINT:5
      |vpiConstType:9
\_logic_typespec: , line:109:69, endln:109:80
  |vpiParent:
  \_typespec_member: (rs2), line:109:81, endln:109:84
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiRange:
  \_range: , line:109:75, endln:109:80
    |vpiParent:
    \_logic_typespec: , line:109:69, endln:109:80
    |vpiLeftRange:
    \_constant: , line:109:76, endln:109:77
      |vpiParent:
      \_range: , line:109:75, endln:109:80
      |vpiDecompile:4
      |vpiSize:64
      |UINT:4
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:109:78, endln:109:79
      |vpiParent:
      \_range: , line:109:75, endln:109:80
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:109:86, endln:109:97
  |vpiParent:
  \_typespec_member: (rs1), line:109:98, endln:109:101
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiRange:
  \_range: , line:109:92, endln:109:97
    |vpiParent:
    \_logic_typespec: , line:109:86, endln:109:97
    |vpiLeftRange:
    \_constant: , line:109:93, endln:109:94
      |vpiParent:
      \_range: , line:109:92, endln:109:97
      |vpiDecompile:4
      |vpiSize:64
      |UINT:4
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:109:95, endln:109:96
      |vpiParent:
      \_range: , line:109:92, endln:109:97
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: (fn3_t), line:48:9, endln:48:22
  |vpiParent:
  \_typespec_member: (func3), line:109:109, endln:109:114
  |vpiName:fn3_t
  |vpiTypedefAlias:
  \_ref_typespec: (riscv_isa_pkg::riscv_isa_pkg::op32_s_t::func3::fn3_t)
    |vpiParent:
    \_logic_typespec: (fn3_t), line:48:9, endln:48:22
    |vpiFullName:riscv_isa_pkg::riscv_isa_pkg::op32_s_t::func3::fn3_t
    |vpiActual:
    \_logic_typespec: (riscv_isa_pkg::fn3_t), line:48:9, endln:48:22
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiRange:
  \_range: , line:48:15, endln:48:22
    |vpiParent:
    \_logic_typespec: (fn3_t), line:48:9, endln:48:22
    |vpiLeftRange:
    \_operation: , line:48:16, endln:48:19
      |vpiParent:
      \_range: , line:48:15, endln:48:22
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:48:16, endln:48:17
        |vpiParent:
        \_operation: , line:48:16, endln:48:19
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:48:18, endln:48:19
        |vpiParent:
        \_operation: , line:48:16, endln:48:19
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:48:20, endln:48:21
      |vpiParent:
      \_range: , line:48:15, endln:48:22
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:109:116, endln:109:127
  |vpiParent:
  \_typespec_member: (imm_4_0), line:109:128, endln:109:135
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiRange:
  \_range: , line:109:122, endln:109:127
    |vpiParent:
    \_logic_typespec: , line:109:116, endln:109:127
    |vpiLeftRange:
    \_constant: , line:109:123, endln:109:124
      |vpiParent:
      \_range: , line:109:122, endln:109:127
      |vpiDecompile:4
      |vpiSize:64
      |UINT:4
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:109:125, endln:109:126
      |vpiParent:
      \_range: , line:109:122, endln:109:127
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:110:24, endln:110:37
  |vpiParent:
  \_typespec_member: (imm_12), line:110:38, endln:110:44
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiRange:
  \_range: , line:110:30, endln:110:37
    |vpiParent:
    \_logic_typespec: , line:110:24, endln:110:37
    |vpiLeftRange:
    \_constant: , line:110:31, endln:110:33
      |vpiParent:
      \_range: , line:110:30, endln:110:37
      |vpiDecompile:12
      |vpiSize:64
      |UINT:12
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:110:34, endln:110:36
      |vpiParent:
      \_range: , line:110:30, endln:110:37
      |vpiDecompile:12
      |vpiSize:64
      |UINT:12
      |vpiConstType:9
\_logic_typespec: , line:110:46, endln:110:58
  |vpiParent:
  \_typespec_member: (imm_10_5), line:110:59, endln:110:67
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiRange:
  \_range: , line:110:52, endln:110:58
    |vpiParent:
    \_logic_typespec: , line:110:46, endln:110:58
    |vpiLeftRange:
    \_constant: , line:110:53, endln:110:55
      |vpiParent:
      \_range: , line:110:52, endln:110:58
      |vpiDecompile:10
      |vpiSize:64
      |UINT:10
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:110:56, endln:110:57
      |vpiParent:
      \_range: , line:110:52, endln:110:58
      |vpiDecompile:5
      |vpiSize:64
      |UINT:5
      |vpiConstType:9
\_logic_typespec: , line:110:69, endln:110:80
  |vpiParent:
  \_typespec_member: (rs2), line:110:81, endln:110:84
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiRange:
  \_range: , line:110:75, endln:110:80
    |vpiParent:
    \_logic_typespec: , line:110:69, endln:110:80
    |vpiLeftRange:
    \_constant: , line:110:76, endln:110:77
      |vpiParent:
      \_range: , line:110:75, endln:110:80
      |vpiDecompile:4
      |vpiSize:64
      |UINT:4
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:110:78, endln:110:79
      |vpiParent:
      \_range: , line:110:75, endln:110:80
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:110:86, endln:110:97
  |vpiParent:
  \_typespec_member: (rs1), line:110:98, endln:110:101
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiRange:
  \_range: , line:110:92, endln:110:97
    |vpiParent:
    \_logic_typespec: , line:110:86, endln:110:97
    |vpiLeftRange:
    \_constant: , line:110:93, endln:110:94
      |vpiParent:
      \_range: , line:110:92, endln:110:97
      |vpiDecompile:4
      |vpiSize:64
      |UINT:4
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:110:95, endln:110:96
      |vpiParent:
      \_range: , line:110:92, endln:110:97
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: (fn3_t), line:48:9, endln:48:22
  |vpiParent:
  \_typespec_member: (func3), line:110:109, endln:110:114
  |vpiName:fn3_t
  |vpiTypedefAlias:
  \_ref_typespec: (riscv_isa_pkg::riscv_isa_pkg::op32_b_t::func3::fn3_t)
    |vpiParent:
    \_logic_typespec: (fn3_t), line:48:9, endln:48:22
    |vpiFullName:riscv_isa_pkg::riscv_isa_pkg::op32_b_t::func3::fn3_t
    |vpiActual:
    \_logic_typespec: (riscv_isa_pkg::fn3_t), line:48:9, endln:48:22
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiRange:
  \_range: , line:48:15, endln:48:22
    |vpiParent:
    \_logic_typespec: (fn3_t), line:48:9, endln:48:22
    |vpiLeftRange:
    \_operation: , line:48:16, endln:48:19
      |vpiParent:
      \_range: , line:48:15, endln:48:22
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:48:16, endln:48:17
        |vpiParent:
        \_operation: , line:48:16, endln:48:19
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:48:18, endln:48:19
        |vpiParent:
        \_operation: , line:48:16, endln:48:19
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:48:20, endln:48:21
      |vpiParent:
      \_range: , line:48:15, endln:48:22
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:110:116, endln:110:127
  |vpiParent:
  \_typespec_member: (imm_4_1), line:110:128, endln:110:135
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiRange:
  \_range: , line:110:122, endln:110:127
    |vpiParent:
    \_logic_typespec: , line:110:116, endln:110:127
    |vpiLeftRange:
    \_constant: , line:110:123, endln:110:124
      |vpiParent:
      \_range: , line:110:122, endln:110:127
      |vpiDecompile:4
      |vpiSize:64
      |UINT:4
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:110:125, endln:110:126
      |vpiParent:
      \_range: , line:110:122, endln:110:127
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
\_logic_typespec: , line:110:137, endln:110:150
  |vpiParent:
  \_typespec_member: (imm_11), line:110:151, endln:110:157
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiRange:
  \_range: , line:110:143, endln:110:150
    |vpiParent:
    \_logic_typespec: , line:110:137, endln:110:150
    |vpiLeftRange:
    \_constant: , line:110:144, endln:110:146
      |vpiParent:
      \_range: , line:110:143, endln:110:150
      |vpiDecompile:11
      |vpiSize:64
      |UINT:11
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:110:147, endln:110:149
      |vpiParent:
      \_range: , line:110:143, endln:110:150
      |vpiDecompile:11
      |vpiSize:64
      |UINT:11
      |vpiConstType:9
\_logic_typespec: , line:111:24, endln:111:37
  |vpiParent:
  \_typespec_member: (imm_31_12), line:111:38, endln:111:47
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiRange:
  \_range: , line:111:30, endln:111:37
    |vpiParent:
    \_logic_typespec: , line:111:24, endln:111:37
    |vpiLeftRange:
    \_constant: , line:111:31, endln:111:33
      |vpiParent:
      \_range: , line:111:30, endln:111:37
      |vpiDecompile:31
      |vpiSize:64
      |UINT:31
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:111:34, endln:111:36
      |vpiParent:
      \_range: , line:111:30, endln:111:37
      |vpiDecompile:12
      |vpiSize:64
      |UINT:12
      |vpiConstType:9
\_logic_typespec: , line:111:116, endln:111:127
  |vpiParent:
  \_typespec_member: (rd), line:111:128, endln:111:130
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiRange:
  \_range: , line:111:122, endln:111:127
    |vpiParent:
    \_logic_typespec: , line:111:116, endln:111:127
    |vpiLeftRange:
    \_constant: , line:111:123, endln:111:124
      |vpiParent:
      \_range: , line:111:122, endln:111:127
      |vpiDecompile:4
      |vpiSize:64
      |UINT:4
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:111:125, endln:111:126
      |vpiParent:
      \_range: , line:111:122, endln:111:127
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:112:24, endln:112:37
  |vpiParent:
  \_typespec_member: (imm_20), line:112:38, endln:112:44
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiRange:
  \_range: , line:112:30, endln:112:37
    |vpiParent:
    \_logic_typespec: , line:112:24, endln:112:37
    |vpiLeftRange:
    \_constant: , line:112:31, endln:112:33
      |vpiParent:
      \_range: , line:112:30, endln:112:37
      |vpiDecompile:20
      |vpiSize:64
      |UINT:20
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:112:34, endln:112:36
      |vpiParent:
      \_range: , line:112:30, endln:112:37
      |vpiDecompile:20
      |vpiSize:64
      |UINT:20
      |vpiConstType:9
\_logic_typespec: , line:112:46, endln:112:58
  |vpiParent:
  \_typespec_member: (imm_10_1), line:112:59, endln:112:67
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiRange:
  \_range: , line:112:52, endln:112:58
    |vpiParent:
    \_logic_typespec: , line:112:46, endln:112:58
    |vpiLeftRange:
    \_constant: , line:112:53, endln:112:55
      |vpiParent:
      \_range: , line:112:52, endln:112:58
      |vpiDecompile:10
      |vpiSize:64
      |UINT:10
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:112:56, endln:112:57
      |vpiParent:
      \_range: , line:112:52, endln:112:58
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
\_logic_typespec: , line:112:69, endln:112:82
  |vpiParent:
  \_typespec_member: (imm_11), line:112:83, endln:112:89
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiRange:
  \_range: , line:112:75, endln:112:82
    |vpiParent:
    \_logic_typespec: , line:112:69, endln:112:82
    |vpiLeftRange:
    \_constant: , line:112:76, endln:112:78
      |vpiParent:
      \_range: , line:112:75, endln:112:82
      |vpiDecompile:11
      |vpiSize:64
      |UINT:11
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:112:79, endln:112:81
      |vpiParent:
      \_range: , line:112:75, endln:112:82
      |vpiDecompile:11
      |vpiSize:64
      |UINT:11
      |vpiConstType:9
\_logic_typespec: , line:112:91, endln:112:104
  |vpiParent:
  \_typespec_member: (imm_19_12), line:112:105, endln:112:114
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiRange:
  \_range: , line:112:97, endln:112:104
    |vpiParent:
    \_logic_typespec: , line:112:91, endln:112:104
    |vpiLeftRange:
    \_constant: , line:112:98, endln:112:100
      |vpiParent:
      \_range: , line:112:97, endln:112:104
      |vpiDecompile:19
      |vpiSize:64
      |UINT:19
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:112:101, endln:112:103
      |vpiParent:
      \_range: , line:112:97, endln:112:104
      |vpiDecompile:12
      |vpiSize:64
      |UINT:12
      |vpiConstType:9
\_logic_typespec: , line:112:116, endln:112:127
  |vpiParent:
  \_typespec_member: (rd), line:112:128, endln:112:130
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiRange:
  \_range: , line:112:122, endln:112:127
    |vpiParent:
    \_logic_typespec: , line:112:116, endln:112:127
    |vpiLeftRange:
    \_constant: , line:112:123, endln:112:124
      |vpiParent:
      \_range: , line:112:122, endln:112:127
      |vpiDecompile:4
      |vpiSize:64
      |UINT:4
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:112:125, endln:112:126
      |vpiParent:
      \_range: , line:112:122, endln:112:127
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:149:10, endln:149:24
  |vpiRange:
  \_range: , line:149:16, endln:149:24
    |vpiParent:
    \_logic_typespec: , line:149:10, endln:149:24
    |vpiLeftRange:
    \_constant: , line:149:17, endln:149:19
      |vpiParent:
      \_range: , line:149:16, endln:149:24
      |vpiDecompile:31
      |vpiSize:64
      |INT:31
      |vpiConstType:7
    |vpiRightRange:
    \_constant: , line:149:22, endln:149:23
      |vpiParent:
      \_range: , line:149:16, endln:149:24
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:151:10, endln:151:24
  |vpiRange:
  \_range: , line:151:17, endln:151:24
    |vpiParent:
    \_logic_typespec: , line:151:10, endln:151:24
    |vpiLeftRange:
    \_constant: , line:151:18, endln:151:19
      |vpiParent:
      \_range: , line:151:17, endln:151:24
      |vpiDecompile:4
      |vpiSize:64
      |INT:4
      |vpiConstType:7
    |vpiRightRange:
    \_constant: , line:151:22, endln:151:23
      |vpiParent:
      \_range: , line:151:17, endln:151:24
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:152:10, endln:152:24
  |vpiRange:
  \_range: , line:152:17, endln:152:24
    |vpiParent:
    \_logic_typespec: , line:152:10, endln:152:24
    |vpiLeftRange:
    \_constant: , line:152:18, endln:152:19
      |vpiParent:
      \_range: , line:152:17, endln:152:24
      |vpiDecompile:4
      |vpiSize:64
      |INT:4
      |vpiConstType:7
    |vpiRightRange:
    \_constant: , line:152:22, endln:152:23
      |vpiParent:
      \_range: , line:152:17, endln:152:24
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:153:10, endln:153:24
  |vpiRange:
  \_range: , line:153:17, endln:153:24
    |vpiParent:
    \_logic_typespec: , line:153:10, endln:153:24
    |vpiLeftRange:
    \_constant: , line:153:18, endln:153:19
      |vpiParent:
      \_range: , line:153:17, endln:153:24
      |vpiDecompile:4
      |vpiSize:64
      |INT:4
      |vpiConstType:7
    |vpiRightRange:
    \_constant: , line:153:22, endln:153:23
      |vpiParent:
      \_range: , line:153:17, endln:153:24
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:154:10, endln:154:24
  |vpiRange:
  \_range: , line:154:16, endln:154:24
    |vpiParent:
    \_logic_typespec: , line:154:10, endln:154:24
    |vpiLeftRange:
    \_constant: , line:154:17, endln:154:19
      |vpiParent:
      \_range: , line:154:16, endln:154:24
      |vpiDecompile:11
      |vpiSize:64
      |INT:11
      |vpiConstType:7
    |vpiRightRange:
    \_constant: , line:154:22, endln:154:23
      |vpiParent:
      \_range: , line:154:16, endln:154:24
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:149:10, endln:149:24
  |vpiParent:
  \_logic_net: (work@r5p_lsu.ins), line:149:25, endln:149:28
  |vpiRange:
  \_range: , line:149:16, endln:149:24
    |vpiParent:
    \_logic_typespec: , line:149:10, endln:149:24
    |vpiLeftRange:
    \_constant: , line:149:17, endln:149:19
      |vpiParent:
      \_range: , line:149:16, endln:149:24
      |vpiDecompile:31
      |vpiSize:64
      |INT:31
      |vpiConstType:7
    |vpiRightRange:
    \_constant: , line:149:22, endln:149:23
      |vpiParent:
      \_range: , line:149:16, endln:149:24
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:151:10, endln:151:24
  |vpiRange:
  \_range: , line:151:17, endln:151:24
    |vpiParent:
    \_logic_typespec: , line:151:10, endln:151:24
    |vpiLeftRange:
    \_constant: , line:151:18, endln:151:19
      |vpiParent:
      \_range: , line:151:17, endln:151:24
      |vpiDecompile:4
      |vpiSize:64
      |INT:4
      |vpiConstType:7
    |vpiRightRange:
    \_constant: , line:151:22, endln:151:23
      |vpiParent:
      \_range: , line:151:17, endln:151:24
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:152:10, endln:152:24
  |vpiRange:
  \_range: , line:152:17, endln:152:24
    |vpiParent:
    \_logic_typespec: , line:152:10, endln:152:24
    |vpiLeftRange:
    \_constant: , line:152:18, endln:152:19
      |vpiParent:
      \_range: , line:152:17, endln:152:24
      |vpiDecompile:4
      |vpiSize:64
      |INT:4
      |vpiConstType:7
    |vpiRightRange:
    \_constant: , line:152:22, endln:152:23
      |vpiParent:
      \_range: , line:152:17, endln:152:24
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:153:10, endln:153:24
  |vpiRange:
  \_range: , line:153:17, endln:153:24
    |vpiParent:
    \_logic_typespec: , line:153:10, endln:153:24
    |vpiLeftRange:
    \_constant: , line:153:18, endln:153:19
      |vpiParent:
      \_range: , line:153:17, endln:153:24
      |vpiDecompile:4
      |vpiSize:64
      |INT:4
      |vpiConstType:7
    |vpiRightRange:
    \_constant: , line:153:22, endln:153:23
      |vpiParent:
      \_range: , line:153:17, endln:153:24
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:154:10, endln:154:24
  |vpiRange:
  \_range: , line:154:16, endln:154:24
    |vpiParent:
    \_logic_typespec: , line:154:10, endln:154:24
    |vpiLeftRange:
    \_constant: , line:154:17, endln:154:19
      |vpiParent:
      \_range: , line:154:16, endln:154:24
      |vpiDecompile:11
      |vpiSize:64
      |INT:11
      |vpiConstType:7
    |vpiRightRange:
    \_constant: , line:154:22, endln:154:23
      |vpiParent:
      \_range: , line:154:16, endln:154:24
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:149:10, endln:149:24
  |vpiRange:
  \_range: , line:149:16, endln:149:24
    |vpiParent:
    \_logic_typespec: , line:149:10, endln:149:24
    |vpiLeftRange:
    \_operation: , line:149:17, endln:149:21
      |vpiParent:
      \_range: , line:149:16, endln:149:24
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:149:17, endln:149:19
        |vpiParent:
        \_operation: , line:149:17, endln:149:21
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:149:20, endln:149:21
        |vpiParent:
        \_operation: , line:149:17, endln:149:21
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:149:22, endln:149:23
      |vpiParent:
      \_range: , line:149:16, endln:149:24
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:151:10, endln:151:24
  |vpiRange:
  \_range: , line:151:17, endln:151:24
    |vpiParent:
    \_logic_typespec: , line:151:10, endln:151:24
    |vpiLeftRange:
    \_operation: , line:151:18, endln:151:21
      |vpiParent:
      \_range: , line:151:17, endln:151:24
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:151:18, endln:151:19
        |vpiParent:
        \_operation: , line:151:18, endln:151:21
        |vpiDecompile:5
        |vpiSize:64
        |UINT:5
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:151:20, endln:151:21
        |vpiParent:
        \_operation: , line:151:18, endln:151:21
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:151:22, endln:151:23
      |vpiParent:
      \_range: , line:151:17, endln:151:24
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:152:10, endln:152:24
  |vpiRange:
  \_range: , line:152:17, endln:152:24
    |vpiParent:
    \_logic_typespec: , line:152:10, endln:152:24
    |vpiLeftRange:
    \_operation: , line:152:18, endln:152:21
      |vpiParent:
      \_range: , line:152:17, endln:152:24
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:152:18, endln:152:19
        |vpiParent:
        \_operation: , line:152:18, endln:152:21
        |vpiDecompile:5
        |vpiSize:64
        |UINT:5
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:152:20, endln:152:21
        |vpiParent:
        \_operation: , line:152:18, endln:152:21
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:152:22, endln:152:23
      |vpiParent:
      \_range: , line:152:17, endln:152:24
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:153:10, endln:153:24
  |vpiRange:
  \_range: , line:153:17, endln:153:24
    |vpiParent:
    \_logic_typespec: , line:153:10, endln:153:24
    |vpiLeftRange:
    \_operation: , line:153:18, endln:153:21
      |vpiParent:
      \_range: , line:153:17, endln:153:24
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:153:18, endln:153:19
        |vpiParent:
        \_operation: , line:153:18, endln:153:21
        |vpiDecompile:5
        |vpiSize:64
        |UINT:5
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:153:20, endln:153:21
        |vpiParent:
        \_operation: , line:153:18, endln:153:21
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:153:22, endln:153:23
      |vpiParent:
      \_range: , line:153:17, endln:153:24
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:154:10, endln:154:24
  |vpiRange:
  \_range: , line:154:16, endln:154:24
    |vpiParent:
    \_logic_typespec: , line:154:10, endln:154:24
    |vpiLeftRange:
    \_operation: , line:154:17, endln:154:21
      |vpiParent:
      \_range: , line:154:16, endln:154:24
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:154:17, endln:154:19
        |vpiParent:
        \_operation: , line:154:17, endln:154:21
        |vpiDecompile:12
        |vpiSize:64
        |UINT:12
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:154:20, endln:154:21
        |vpiParent:
        \_operation: , line:154:17, endln:154:21
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:154:22, endln:154:23
      |vpiParent:
      \_range: , line:154:16, endln:154:24
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_union_typespec: (riscv_isa_pkg::op32_t), line:115:9, endln:123:2
  |vpiParent:
  \_ref_typespec: (work@r5p_lsu)
  |vpiName:riscv_isa_pkg::op32_t
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiPacked:1
  |vpiTypespecMember:
  \_typespec_member: (r4), line:116:13, endln:116:15
    |vpiParent:
    \_union_typespec: (riscv_isa_pkg::op32_t), line:115:9, endln:123:2
    |vpiName:r4
    |vpiTypespec:
    \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.r4)
      |vpiParent:
      \_typespec_member: (r4), line:116:13, endln:116:15
      |vpiFullName:work@r5p_lsu.riscv_isa_pkg::op32_t.r4
      |vpiActual:
      \_struct_typespec: (riscv_isa_pkg::op32_r4_t), line:106:9, endln:106:181
    |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
    |vpiRefLineNo:116
    |vpiRefColumnNo:3
    |vpiRefEndLineNo:116
    |vpiRefEndColumnNo:12
  |vpiTypespecMember:
  \_typespec_member: (r), line:117:13, endln:117:14
    |vpiParent:
    \_union_typespec: (riscv_isa_pkg::op32_t), line:115:9, endln:123:2
    |vpiName:r
    |vpiTypespec:
    \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.r)
      |vpiParent:
      \_typespec_member: (r), line:117:13, endln:117:14
      |vpiFullName:work@r5p_lsu.riscv_isa_pkg::op32_t.r
      |vpiActual:
      \_struct_typespec: (riscv_isa_pkg::op32_r_t), line:107:9, endln:107:181
    |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
    |vpiRefLineNo:117
    |vpiRefColumnNo:3
    |vpiRefEndLineNo:117
    |vpiRefEndColumnNo:11
  |vpiTypespecMember:
  \_typespec_member: (i), line:118:13, endln:118:14
    |vpiParent:
    \_union_typespec: (riscv_isa_pkg::op32_t), line:115:9, endln:123:2
    |vpiName:i
    |vpiTypespec:
    \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.i)
      |vpiParent:
      \_typespec_member: (i), line:118:13, endln:118:14
      |vpiFullName:work@r5p_lsu.riscv_isa_pkg::op32_t.i
      |vpiActual:
      \_struct_typespec: (riscv_isa_pkg::op32_i_t), line:108:9, endln:108:181
    |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
    |vpiRefLineNo:118
    |vpiRefColumnNo:3
    |vpiRefEndLineNo:118
    |vpiRefEndColumnNo:11
  |vpiTypespecMember:
  \_typespec_member: (s), line:119:13, endln:119:14
    |vpiParent:
    \_union_typespec: (riscv_isa_pkg::op32_t), line:115:9, endln:123:2
    |vpiName:s
    |vpiTypespec:
    \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.s)
      |vpiParent:
      \_typespec_member: (s), line:119:13, endln:119:14
      |vpiFullName:work@r5p_lsu.riscv_isa_pkg::op32_t.s
      |vpiActual:
      \_struct_typespec: (riscv_isa_pkg::op32_s_t), line:109:9, endln:109:181
    |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
    |vpiRefLineNo:119
    |vpiRefColumnNo:3
    |vpiRefEndLineNo:119
    |vpiRefEndColumnNo:11
  |vpiTypespecMember:
  \_typespec_member: (b), line:120:13, endln:120:14
    |vpiParent:
    \_union_typespec: (riscv_isa_pkg::op32_t), line:115:9, endln:123:2
    |vpiName:b
    |vpiTypespec:
    \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.b)
      |vpiParent:
      \_typespec_member: (b), line:120:13, endln:120:14
      |vpiFullName:work@r5p_lsu.riscv_isa_pkg::op32_t.b
      |vpiActual:
      \_struct_typespec: (riscv_isa_pkg::op32_b_t), line:110:9, endln:110:181
    |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
    |vpiRefLineNo:120
    |vpiRefColumnNo:3
    |vpiRefEndLineNo:120
    |vpiRefEndColumnNo:11
  |vpiTypespecMember:
  \_typespec_member: (u), line:121:13, endln:121:14
    |vpiParent:
    \_union_typespec: (riscv_isa_pkg::op32_t), line:115:9, endln:123:2
    |vpiName:u
    |vpiTypespec:
    \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.u)
      |vpiParent:
      \_typespec_member: (u), line:121:13, endln:121:14
      |vpiFullName:work@r5p_lsu.riscv_isa_pkg::op32_t.u
      |vpiActual:
      \_struct_typespec: (riscv_isa_pkg::op32_u_t), line:111:9, endln:111:181
    |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
    |vpiRefLineNo:121
    |vpiRefColumnNo:3
    |vpiRefEndLineNo:121
    |vpiRefEndColumnNo:11
  |vpiTypespecMember:
  \_typespec_member: (j), line:122:13, endln:122:14
    |vpiParent:
    \_union_typespec: (riscv_isa_pkg::op32_t), line:115:9, endln:123:2
    |vpiName:j
    |vpiTypespec:
    \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.j)
      |vpiParent:
      \_typespec_member: (j), line:122:13, endln:122:14
      |vpiFullName:work@r5p_lsu.riscv_isa_pkg::op32_t.j
      |vpiActual:
      \_struct_typespec: (riscv_isa_pkg::op32_j_t), line:112:9, endln:112:181
    |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
    |vpiRefLineNo:122
    |vpiRefColumnNo:3
    |vpiRefEndLineNo:122
    |vpiRefEndColumnNo:11
\_ref_typespec: (work@r5p_lsu)
  |vpiParent:
  \_operation: , line:159:14, endln:159:26
  |vpiFullName:work@r5p_lsu
  |vpiActual:
  \_union_typespec: (riscv_isa_pkg::op32_t), line:115:9, endln:123:2
\_operation: , line:159:14, endln:159:26
  |vpiParent:
  \_cont_assign: , line:159:8, endln:159:26
  |vpiTypespec:
  \_ref_typespec: (work@r5p_lsu)
  |vpiOpType:67
  |vpiOperand:
  \_ref_obj: (work@r5p_lsu.ins), line:159:22, endln:159:25
    |vpiParent:
    \_operation: , line:159:14, endln:159:26
    |vpiName:ins
    |vpiFullName:work@r5p_lsu.ins
    |vpiActual:
    \_logic_net: (work@r5p_lsu.ins), line:149:25, endln:149:28
\_cont_assign: , line:159:8, endln:159:26
  |vpiParent:
  \_module_inst: work@r5p_lsu (work@r5p_lsu), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:145:1, endln:166:19
  |vpiRhs:
  \_operation: , line:159:14, endln:159:26
  |vpiLhs:
  \_ref_obj: (work@r5p_lsu.dec), line:159:8, endln:159:11
    |vpiParent:
    \_cont_assign: , line:159:8, endln:159:26
    |vpiName:dec
    |vpiFullName:work@r5p_lsu.dec
    |vpiActual:
    \_union_var: (work@r5p_lsu.dec), line:157:8, endln:157:11
\_struct_typespec: (riscv_isa_pkg::op32_r4_t), line:106:9, endln:106:181
  |vpiParent:
  \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.r4)
  |vpiName:riscv_isa_pkg::op32_r4_t
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiPacked:1
  |vpiTypespecMember:
  \_typespec_member: (rs3), line:106:36, endln:106:39
    |vpiParent:
    \_struct_typespec: (riscv_isa_pkg::op32_r4_t), line:106:9, endln:106:181
    |vpiName:rs3
    |vpiTypespec:
    \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.r4.riscv_isa_pkg::op32_r4_t.rs3)
      |vpiParent:
      \_typespec_member: (rs3), line:106:36, endln:106:39
      |vpiFullName:work@r5p_lsu.riscv_isa_pkg::op32_t.r4.riscv_isa_pkg::op32_r4_t.rs3
      |vpiActual:
      \_logic_typespec: , line:106:24, endln:106:35
    |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
    |vpiRefLineNo:106
    |vpiRefColumnNo:24
    |vpiRefEndLineNo:106
    |vpiRefEndColumnNo:35
  |vpiTypespecMember:
  \_typespec_member: (func2), line:106:53, endln:106:58
    |vpiParent:
    \_struct_typespec: (riscv_isa_pkg::op32_r4_t), line:106:9, endln:106:181
    |vpiName:func2
    |vpiTypespec:
    \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.r4.riscv_isa_pkg::op32_r4_t.func2)
      |vpiParent:
      \_typespec_member: (func2), line:106:53, endln:106:58
      |vpiFullName:work@r5p_lsu.riscv_isa_pkg::op32_t.r4.riscv_isa_pkg::op32_r4_t.func2
      |vpiActual:
      \_logic_typespec: , line:106:41, endln:106:52
    |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
    |vpiRefLineNo:106
    |vpiRefColumnNo:41
    |vpiRefEndLineNo:106
    |vpiRefEndColumnNo:52
  |vpiTypespecMember:
  \_typespec_member: (rs2), line:106:81, endln:106:84
    |vpiParent:
    \_struct_typespec: (riscv_isa_pkg::op32_r4_t), line:106:9, endln:106:181
    |vpiName:rs2
    |vpiTypespec:
    \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.r4.riscv_isa_pkg::op32_r4_t.rs2)
      |vpiParent:
      \_typespec_member: (rs2), line:106:81, endln:106:84
      |vpiFullName:work@r5p_lsu.riscv_isa_pkg::op32_t.r4.riscv_isa_pkg::op32_r4_t.rs2
      |vpiActual:
      \_logic_typespec: , line:106:69, endln:106:80
    |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
    |vpiRefLineNo:106
    |vpiRefColumnNo:69
    |vpiRefEndLineNo:106
    |vpiRefEndColumnNo:80
  |vpiTypespecMember:
  \_typespec_member: (rs1), line:106:98, endln:106:101
    |vpiParent:
    \_struct_typespec: (riscv_isa_pkg::op32_r4_t), line:106:9, endln:106:181
    |vpiName:rs1
    |vpiTypespec:
    \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.r4.riscv_isa_pkg::op32_r4_t.rs1)
      |vpiParent:
      \_typespec_member: (rs1), line:106:98, endln:106:101
      |vpiFullName:work@r5p_lsu.riscv_isa_pkg::op32_t.r4.riscv_isa_pkg::op32_r4_t.rs1
      |vpiActual:
      \_logic_typespec: , line:106:86, endln:106:97
    |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
    |vpiRefLineNo:106
    |vpiRefColumnNo:86
    |vpiRefEndLineNo:106
    |vpiRefEndColumnNo:97
  |vpiTypespecMember:
  \_typespec_member: (func3), line:106:109, endln:106:114
    |vpiParent:
    \_struct_typespec: (riscv_isa_pkg::op32_r4_t), line:106:9, endln:106:181
    |vpiName:func3
    |vpiTypespec:
    \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.r4.riscv_isa_pkg::op32_r4_t.func3)
      |vpiParent:
      \_typespec_member: (func3), line:106:109, endln:106:114
      |vpiFullName:work@r5p_lsu.riscv_isa_pkg::op32_t.r4.riscv_isa_pkg::op32_r4_t.func3
      |vpiActual:
      \_logic_typespec: (fn3_t), line:48:9, endln:48:22
    |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
    |vpiRefLineNo:106
    |vpiRefColumnNo:103
    |vpiRefEndLineNo:106
    |vpiRefEndColumnNo:108
  |vpiTypespecMember:
  \_typespec_member: (rd), line:106:128, endln:106:130
    |vpiParent:
    \_struct_typespec: (riscv_isa_pkg::op32_r4_t), line:106:9, endln:106:181
    |vpiName:rd
    |vpiTypespec:
    \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.r4.riscv_isa_pkg::op32_r4_t.rd)
      |vpiParent:
      \_typespec_member: (rd), line:106:128, endln:106:130
      |vpiFullName:work@r5p_lsu.riscv_isa_pkg::op32_t.r4.riscv_isa_pkg::op32_r4_t.rd
      |vpiActual:
      \_logic_typespec: , line:106:116, endln:106:127
    |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
    |vpiRefLineNo:106
    |vpiRefColumnNo:116
    |vpiRefEndLineNo:106
    |vpiRefEndColumnNo:127
  |vpiTypespecMember:
  \_typespec_member: (opcode), line:106:173, endln:106:179
    |vpiParent:
    \_struct_typespec: (riscv_isa_pkg::op32_r4_t), line:106:9, endln:106:181
    |vpiName:opcode
    |vpiTypespec:
    \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.r4.riscv_isa_pkg::op32_r4_t.opcode)
      |vpiParent:
      \_typespec_member: (opcode), line:106:173, endln:106:179
      |vpiFullName:work@r5p_lsu.riscv_isa_pkg::op32_t.r4.riscv_isa_pkg::op32_r4_t.opcode
      |vpiActual:
      \_struct_typespec: (riscv_isa_pkg::op32_opcode_t), line:51:9, endln:54:2
    |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
    |vpiRefLineNo:106
    |vpiRefColumnNo:159
    |vpiRefEndLineNo:106
    |vpiRefEndColumnNo:172
\_logic_typespec: , line:106:24, endln:106:35
  |vpiParent:
  \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.r4.riscv_isa_pkg::op32_r4_t.rs3)
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiRange:
  \_range: , line:106:30, endln:106:35
    |vpiParent:
    \_logic_typespec: , line:106:24, endln:106:35
    |vpiLeftRange:
    \_constant: , line:106:31, endln:106:32
      |vpiParent:
      \_range: , line:106:30, endln:106:35
      |vpiDecompile:4
      |vpiSize:64
      |UINT:4
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:106:33, endln:106:34
      |vpiParent:
      \_range: , line:106:30, endln:106:35
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:106:41, endln:106:52
  |vpiParent:
  \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.r4.riscv_isa_pkg::op32_r4_t.func2)
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiRange:
  \_range: , line:106:47, endln:106:52
    |vpiParent:
    \_logic_typespec: , line:106:41, endln:106:52
    |vpiLeftRange:
    \_constant: , line:106:48, endln:106:49
      |vpiParent:
      \_range: , line:106:47, endln:106:52
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:106:50, endln:106:51
      |vpiParent:
      \_range: , line:106:47, endln:106:52
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:106:69, endln:106:80
  |vpiParent:
  \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.r4.riscv_isa_pkg::op32_r4_t.rs2)
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiRange:
  \_range: , line:106:75, endln:106:80
    |vpiParent:
    \_logic_typespec: , line:106:69, endln:106:80
    |vpiLeftRange:
    \_constant: , line:106:76, endln:106:77
      |vpiParent:
      \_range: , line:106:75, endln:106:80
      |vpiDecompile:4
      |vpiSize:64
      |UINT:4
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:106:78, endln:106:79
      |vpiParent:
      \_range: , line:106:75, endln:106:80
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:106:86, endln:106:97
  |vpiParent:
  \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.r4.riscv_isa_pkg::op32_r4_t.rs1)
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiRange:
  \_range: , line:106:92, endln:106:97
    |vpiParent:
    \_logic_typespec: , line:106:86, endln:106:97
    |vpiLeftRange:
    \_constant: , line:106:93, endln:106:94
      |vpiParent:
      \_range: , line:106:92, endln:106:97
      |vpiDecompile:4
      |vpiSize:64
      |UINT:4
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:106:95, endln:106:96
      |vpiParent:
      \_range: , line:106:92, endln:106:97
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: (fn3_t), line:48:9, endln:48:22
  |vpiParent:
  \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.r4.riscv_isa_pkg::op32_r4_t.func3)
  |vpiName:fn3_t
  |vpiTypedefAlias:
  \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.r4.riscv_isa_pkg::op32_r4_t.func3.fn3_t)
    |vpiParent:
    \_logic_typespec: (fn3_t), line:48:9, endln:48:22
    |vpiFullName:work@r5p_lsu.riscv_isa_pkg::op32_t.r4.riscv_isa_pkg::op32_r4_t.func3.fn3_t
    |vpiActual:
    \_logic_typespec: (riscv_isa_pkg::fn3_t), line:48:9, endln:48:22
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiRange:
  \_range: , line:48:15, endln:48:22
    |vpiParent:
    \_logic_typespec: (fn3_t), line:48:9, endln:48:22
    |vpiLeftRange:
    \_constant: , line:48:16, endln:48:17
      |vpiParent:
      \_range: , line:48:15, endln:48:22
      |vpiDecompile:2
      |vpiSize:64
      |INT:2
      |vpiConstType:7
    |vpiRightRange:
    \_constant: , line:48:20, endln:48:21
      |vpiParent:
      \_range: , line:48:15, endln:48:22
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: (riscv_isa_pkg::fn3_t), line:48:9, endln:48:22
  |vpiParent:
  \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.r4.riscv_isa_pkg::op32_r4_t.func3.fn3_t)
  |vpiName:riscv_isa_pkg::fn3_t
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiRange:
  \_range: , line:48:15, endln:48:22
    |vpiParent:
    \_logic_typespec: (riscv_isa_pkg::fn3_t), line:48:9, endln:48:22
    |vpiLeftRange:
    \_constant: , line:48:16, endln:48:17
      |vpiParent:
      \_range: , line:48:15, endln:48:22
      |vpiDecompile:2
      |vpiSize:64
      |INT:2
      |vpiConstType:7
    |vpiRightRange:
    \_constant: , line:48:20, endln:48:21
      |vpiParent:
      \_range: , line:48:15, endln:48:22
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:106:116, endln:106:127
  |vpiParent:
  \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.r4.riscv_isa_pkg::op32_r4_t.rd)
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiRange:
  \_range: , line:106:122, endln:106:127
    |vpiParent:
    \_logic_typespec: , line:106:116, endln:106:127
    |vpiLeftRange:
    \_constant: , line:106:123, endln:106:124
      |vpiParent:
      \_range: , line:106:122, endln:106:127
      |vpiDecompile:4
      |vpiSize:64
      |UINT:4
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:106:125, endln:106:126
      |vpiParent:
      \_range: , line:106:122, endln:106:127
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_struct_typespec: (riscv_isa_pkg::op32_opcode_t), line:51:9, endln:54:2
  |vpiParent:
  \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.r4.riscv_isa_pkg::op32_r4_t.opcode)
  |vpiName:riscv_isa_pkg::op32_opcode_t
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiPacked:1
  |vpiTypespecMember:
  \_typespec_member: (opc), line:52:16, endln:52:19
    |vpiParent:
    \_struct_typespec: (riscv_isa_pkg::op32_opcode_t), line:51:9, endln:54:2
    |vpiName:opc
    |vpiTypespec:
    \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.r4.riscv_isa_pkg::op32_r4_t.opcode.riscv_isa_pkg::op32_opcode_t.opc)
      |vpiParent:
      \_typespec_member: (opc), line:52:16, endln:52:19
      |vpiFullName:work@r5p_lsu.riscv_isa_pkg::op32_t.r4.riscv_isa_pkg::op32_r4_t.opcode.riscv_isa_pkg::op32_opcode_t.opc
      |vpiActual:
      \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
    |vpiRefLineNo:52
    |vpiRefColumnNo:3
    |vpiRefEndLineNo:52
    |vpiRefEndColumnNo:15
  |vpiTypespecMember:
  \_typespec_member: (c11), line:53:16, endln:53:19
    |vpiParent:
    \_struct_typespec: (riscv_isa_pkg::op32_opcode_t), line:51:9, endln:54:2
    |vpiName:c11
    |vpiTypespec:
    \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.r4.riscv_isa_pkg::op32_r4_t.opcode.riscv_isa_pkg::op32_opcode_t.c11)
      |vpiParent:
      \_typespec_member: (c11), line:53:16, endln:53:19
      |vpiFullName:work@r5p_lsu.riscv_isa_pkg::op32_t.r4.riscv_isa_pkg::op32_r4_t.opcode.riscv_isa_pkg::op32_opcode_t.c11
      |vpiActual:
      \_logic_typespec: , line:53:3, endln:53:14
    |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
    |vpiRefLineNo:53
    |vpiRefColumnNo:3
    |vpiRefEndLineNo:53
    |vpiRefEndColumnNo:14
\_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
  |vpiParent:
  \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.r4.riscv_isa_pkg::op32_r4_t.opcode.riscv_isa_pkg::op32_opcode_t.opc)
  |vpiName:riscv_isa_pkg::op32_op62_et
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiBaseTypespec:
  \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.r4.riscv_isa_pkg::op32_r4_t.opcode.riscv_isa_pkg::op32_opcode_t.opc.riscv_isa_pkg::op32_op62_et)
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiFullName:work@r5p_lsu.riscv_isa_pkg::op32_t.r4.riscv_isa_pkg::op32_r4_t.opcode.riscv_isa_pkg::op32_opcode_t.opc.riscv_isa_pkg::op32_op62_et
    |vpiActual:
    \_logic_typespec: , line:41:14, endln:41:25
  |vpiEnumConst:
  \_enum_const: (LOAD), line:42:3, endln:42:21
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:LOAD
    |BIN:00000
    |vpiDecompile:5'b00_000
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (LOAD_FP), line:42:24, endln:42:44
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:LOAD_FP
    |BIN:00001
    |vpiDecompile:5'b00_001
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (CUSTON_0), line:42:47, endln:42:69
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:CUSTON_0
    |BIN:00010
    |vpiDecompile:5'b00_010
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (MISC_MEM), line:42:72, endln:42:92
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:MISC_MEM
    |BIN:00011
    |vpiDecompile:5'b00_011
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (OP_IMM), line:42:95, endln:42:113
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:OP_IMM
    |BIN:00100
    |vpiDecompile:5'b00_100
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (AUIPC), line:42:116, endln:42:138
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:AUIPC
    |BIN:00101
    |vpiDecompile:5'b00_101
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (OP_IMM_32), line:42:141, endln:42:162
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:OP_IMM_32
    |BIN:00110
    |vpiDecompile:5'b00_110
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (OP_48_1), line:42:165, endln:42:184
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:OP_48_1
    |BIN:00111
    |vpiDecompile:5'b00_111
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (STORE), line:43:3, endln:43:21
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:STORE
    |BIN:01000
    |vpiDecompile:5'b01_000
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (STORE_FP), line:43:24, endln:43:44
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:STORE_FP
    |BIN:01001
    |vpiDecompile:5'b01_001
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (CUSTOM_1), line:43:47, endln:43:69
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:CUSTOM_1
    |BIN:01010
    |vpiDecompile:5'b01_010
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (AMO), line:43:72, endln:43:92
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:AMO
    |BIN:01011
    |vpiDecompile:5'b01_011
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (OP), line:43:95, endln:43:113
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:OP
    |BIN:01100
    |vpiDecompile:5'b01_100
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (LUI), line:43:116, endln:43:138
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:LUI
    |BIN:01101
    |vpiDecompile:5'b01_101
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (OP_32), line:43:141, endln:43:162
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:OP_32
    |BIN:01110
    |vpiDecompile:5'b01_110
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (OP_64), line:43:165, endln:43:184
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:OP_64
    |BIN:01111
    |vpiDecompile:5'b01_111
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (MADD), line:44:3, endln:44:21
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:MADD
    |BIN:10000
    |vpiDecompile:5'b10_000
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (MSUB), line:44:24, endln:44:44
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:MSUB
    |BIN:10001
    |vpiDecompile:5'b10_001
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (NMSUB), line:44:47, endln:44:69
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:NMSUB
    |BIN:10010
    |vpiDecompile:5'b10_010
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (NMADD), line:44:72, endln:44:92
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:NMADD
    |BIN:10011
    |vpiDecompile:5'b10_011
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (OP_FP), line:44:95, endln:44:113
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:OP_FP
    |BIN:10100
    |vpiDecompile:5'b10_100
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (RESERVED_6), line:44:116, endln:44:138
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:RESERVED_6
    |BIN:10101
    |vpiDecompile:5'b10_101
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (CUSTOM_2), line:44:141, endln:44:162
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:CUSTOM_2
    |BIN:10110
    |vpiDecompile:5'b10_110
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (OP_48_2), line:44:165, endln:44:184
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:OP_48_2
    |BIN:10111
    |vpiDecompile:5'b10_111
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (BRANCH), line:45:3, endln:45:21
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:BRANCH
    |BIN:11000
    |vpiDecompile:5'b11_000
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (JALR), line:45:24, endln:45:44
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:JALR
    |BIN:11001
    |vpiDecompile:5'b11_001
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (RESERVED_A), line:45:47, endln:45:69
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:RESERVED_A
    |BIN:11010
    |vpiDecompile:5'b11_010
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (JAL), line:45:72, endln:45:92
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:JAL
    |BIN:11011
    |vpiDecompile:5'b11_011
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (SYSTEM), line:45:95, endln:45:113
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:SYSTEM
    |BIN:11100
    |vpiDecompile:5'b11_100
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (RESERVED_D), line:45:116, endln:45:138
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:RESERVED_D
    |BIN:11101
    |vpiDecompile:5'b11_101
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (CUSTOM_3), line:45:141, endln:45:162
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:CUSTOM_3
    |BIN:11110
    |vpiDecompile:5'b11_110
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (OP_80), line:45:165, endln:45:184
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:OP_80
    |BIN:11111
    |vpiDecompile:5'b11_111
    |vpiSize:5
\_logic_typespec: , line:41:14, endln:41:25
  |vpiParent:
  \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.r4.riscv_isa_pkg::op32_r4_t.opcode.riscv_isa_pkg::op32_opcode_t.opc.riscv_isa_pkg::op32_op62_et)
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiRange:
  \_range: , line:41:20, endln:41:25
    |vpiParent:
    \_logic_typespec: , line:41:14, endln:41:25
    |vpiLeftRange:
    \_constant: , line:41:21, endln:41:22
      |vpiParent:
      \_range: , line:41:20, endln:41:25
      |vpiDecompile:6
      |vpiSize:64
      |UINT:6
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:41:23, endln:41:24
      |vpiParent:
      \_range: , line:41:20, endln:41:25
      |vpiDecompile:2
      |vpiSize:64
      |UINT:2
      |vpiConstType:9
\_logic_typespec: , line:53:3, endln:53:14
  |vpiParent:
  \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.r4.riscv_isa_pkg::op32_r4_t.opcode.riscv_isa_pkg::op32_opcode_t.c11)
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiRange:
  \_range: , line:53:9, endln:53:14
    |vpiParent:
    \_logic_typespec: , line:53:3, endln:53:14
    |vpiLeftRange:
    \_constant: , line:53:10, endln:53:11
      |vpiParent:
      \_range: , line:53:9, endln:53:14
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:53:12, endln:53:13
      |vpiParent:
      \_range: , line:53:9, endln:53:14
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_struct_typespec: (riscv_isa_pkg::op32_r_t), line:107:9, endln:107:181
  |vpiParent:
  \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.r)
  |vpiName:riscv_isa_pkg::op32_r_t
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiPacked:1
  |vpiTypespecMember:
  \_typespec_member: (func7), line:107:53, endln:107:58
    |vpiParent:
    \_struct_typespec: (riscv_isa_pkg::op32_r_t), line:107:9, endln:107:181
    |vpiName:func7
    |vpiTypespec:
    \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.r.riscv_isa_pkg::op32_r_t.func7)
      |vpiParent:
      \_typespec_member: (func7), line:107:53, endln:107:58
      |vpiFullName:work@r5p_lsu.riscv_isa_pkg::op32_t.r.riscv_isa_pkg::op32_r_t.func7
      |vpiActual:
      \_logic_typespec: , line:107:41, endln:107:52
    |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
    |vpiRefLineNo:107
    |vpiRefColumnNo:41
    |vpiRefEndLineNo:107
    |vpiRefEndColumnNo:52
  |vpiTypespecMember:
  \_typespec_member: (rs2), line:107:81, endln:107:84
    |vpiParent:
    \_struct_typespec: (riscv_isa_pkg::op32_r_t), line:107:9, endln:107:181
    |vpiName:rs2
    |vpiTypespec:
    \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.r.riscv_isa_pkg::op32_r_t.rs2)
      |vpiParent:
      \_typespec_member: (rs2), line:107:81, endln:107:84
      |vpiFullName:work@r5p_lsu.riscv_isa_pkg::op32_t.r.riscv_isa_pkg::op32_r_t.rs2
      |vpiActual:
      \_logic_typespec: , line:107:69, endln:107:80
    |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
    |vpiRefLineNo:107
    |vpiRefColumnNo:69
    |vpiRefEndLineNo:107
    |vpiRefEndColumnNo:80
  |vpiTypespecMember:
  \_typespec_member: (rs1), line:107:98, endln:107:101
    |vpiParent:
    \_struct_typespec: (riscv_isa_pkg::op32_r_t), line:107:9, endln:107:181
    |vpiName:rs1
    |vpiTypespec:
    \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.r.riscv_isa_pkg::op32_r_t.rs1)
      |vpiParent:
      \_typespec_member: (rs1), line:107:98, endln:107:101
      |vpiFullName:work@r5p_lsu.riscv_isa_pkg::op32_t.r.riscv_isa_pkg::op32_r_t.rs1
      |vpiActual:
      \_logic_typespec: , line:107:86, endln:107:97
    |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
    |vpiRefLineNo:107
    |vpiRefColumnNo:86
    |vpiRefEndLineNo:107
    |vpiRefEndColumnNo:97
  |vpiTypespecMember:
  \_typespec_member: (func3), line:107:109, endln:107:114
    |vpiParent:
    \_struct_typespec: (riscv_isa_pkg::op32_r_t), line:107:9, endln:107:181
    |vpiName:func3
    |vpiTypespec:
    \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.r.riscv_isa_pkg::op32_r_t.func3)
      |vpiParent:
      \_typespec_member: (func3), line:107:109, endln:107:114
      |vpiFullName:work@r5p_lsu.riscv_isa_pkg::op32_t.r.riscv_isa_pkg::op32_r_t.func3
      |vpiActual:
      \_logic_typespec: (fn3_t), line:48:9, endln:48:22
    |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
    |vpiRefLineNo:107
    |vpiRefColumnNo:103
    |vpiRefEndLineNo:107
    |vpiRefEndColumnNo:108
  |vpiTypespecMember:
  \_typespec_member: (rd), line:107:128, endln:107:130
    |vpiParent:
    \_struct_typespec: (riscv_isa_pkg::op32_r_t), line:107:9, endln:107:181
    |vpiName:rd
    |vpiTypespec:
    \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.r.riscv_isa_pkg::op32_r_t.rd)
      |vpiParent:
      \_typespec_member: (rd), line:107:128, endln:107:130
      |vpiFullName:work@r5p_lsu.riscv_isa_pkg::op32_t.r.riscv_isa_pkg::op32_r_t.rd
      |vpiActual:
      \_logic_typespec: , line:107:116, endln:107:127
    |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
    |vpiRefLineNo:107
    |vpiRefColumnNo:116
    |vpiRefEndLineNo:107
    |vpiRefEndColumnNo:127
  |vpiTypespecMember:
  \_typespec_member: (opcode), line:107:173, endln:107:179
    |vpiParent:
    \_struct_typespec: (riscv_isa_pkg::op32_r_t), line:107:9, endln:107:181
    |vpiName:opcode
    |vpiTypespec:
    \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.r.riscv_isa_pkg::op32_r_t.opcode)
      |vpiParent:
      \_typespec_member: (opcode), line:107:173, endln:107:179
      |vpiFullName:work@r5p_lsu.riscv_isa_pkg::op32_t.r.riscv_isa_pkg::op32_r_t.opcode
      |vpiActual:
      \_struct_typespec: (riscv_isa_pkg::op32_opcode_t), line:51:9, endln:54:2
    |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
    |vpiRefLineNo:107
    |vpiRefColumnNo:159
    |vpiRefEndLineNo:107
    |vpiRefEndColumnNo:172
\_logic_typespec: , line:107:41, endln:107:52
  |vpiParent:
  \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.r.riscv_isa_pkg::op32_r_t.func7)
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiRange:
  \_range: , line:107:47, endln:107:52
    |vpiParent:
    \_logic_typespec: , line:107:41, endln:107:52
    |vpiLeftRange:
    \_constant: , line:107:48, endln:107:49
      |vpiParent:
      \_range: , line:107:47, endln:107:52
      |vpiDecompile:6
      |vpiSize:64
      |UINT:6
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:107:50, endln:107:51
      |vpiParent:
      \_range: , line:107:47, endln:107:52
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:107:69, endln:107:80
  |vpiParent:
  \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.r.riscv_isa_pkg::op32_r_t.rs2)
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiRange:
  \_range: , line:107:75, endln:107:80
    |vpiParent:
    \_logic_typespec: , line:107:69, endln:107:80
    |vpiLeftRange:
    \_constant: , line:107:76, endln:107:77
      |vpiParent:
      \_range: , line:107:75, endln:107:80
      |vpiDecompile:4
      |vpiSize:64
      |UINT:4
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:107:78, endln:107:79
      |vpiParent:
      \_range: , line:107:75, endln:107:80
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:107:86, endln:107:97
  |vpiParent:
  \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.r.riscv_isa_pkg::op32_r_t.rs1)
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiRange:
  \_range: , line:107:92, endln:107:97
    |vpiParent:
    \_logic_typespec: , line:107:86, endln:107:97
    |vpiLeftRange:
    \_constant: , line:107:93, endln:107:94
      |vpiParent:
      \_range: , line:107:92, endln:107:97
      |vpiDecompile:4
      |vpiSize:64
      |UINT:4
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:107:95, endln:107:96
      |vpiParent:
      \_range: , line:107:92, endln:107:97
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: (fn3_t), line:48:9, endln:48:22
  |vpiParent:
  \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.r.riscv_isa_pkg::op32_r_t.func3)
  |vpiName:fn3_t
  |vpiTypedefAlias:
  \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.r.riscv_isa_pkg::op32_r_t.func3.fn3_t)
    |vpiParent:
    \_logic_typespec: (fn3_t), line:48:9, endln:48:22
    |vpiFullName:work@r5p_lsu.riscv_isa_pkg::op32_t.r.riscv_isa_pkg::op32_r_t.func3.fn3_t
    |vpiActual:
    \_logic_typespec: (riscv_isa_pkg::fn3_t), line:48:9, endln:48:22
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiRange:
  \_range: , line:48:15, endln:48:22
    |vpiParent:
    \_logic_typespec: (fn3_t), line:48:9, endln:48:22
    |vpiLeftRange:
    \_constant: , line:48:16, endln:48:17
      |vpiParent:
      \_range: , line:48:15, endln:48:22
      |vpiDecompile:2
      |vpiSize:64
      |INT:2
      |vpiConstType:7
    |vpiRightRange:
    \_constant: , line:48:20, endln:48:21
      |vpiParent:
      \_range: , line:48:15, endln:48:22
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: (riscv_isa_pkg::fn3_t), line:48:9, endln:48:22
  |vpiParent:
  \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.r.riscv_isa_pkg::op32_r_t.func3.fn3_t)
  |vpiName:riscv_isa_pkg::fn3_t
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiRange:
  \_range: , line:48:15, endln:48:22
    |vpiParent:
    \_logic_typespec: (riscv_isa_pkg::fn3_t), line:48:9, endln:48:22
    |vpiLeftRange:
    \_constant: , line:48:16, endln:48:17
      |vpiParent:
      \_range: , line:48:15, endln:48:22
      |vpiDecompile:2
      |vpiSize:64
      |INT:2
      |vpiConstType:7
    |vpiRightRange:
    \_constant: , line:48:20, endln:48:21
      |vpiParent:
      \_range: , line:48:15, endln:48:22
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:107:116, endln:107:127
  |vpiParent:
  \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.r.riscv_isa_pkg::op32_r_t.rd)
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiRange:
  \_range: , line:107:122, endln:107:127
    |vpiParent:
    \_logic_typespec: , line:107:116, endln:107:127
    |vpiLeftRange:
    \_constant: , line:107:123, endln:107:124
      |vpiParent:
      \_range: , line:107:122, endln:107:127
      |vpiDecompile:4
      |vpiSize:64
      |UINT:4
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:107:125, endln:107:126
      |vpiParent:
      \_range: , line:107:122, endln:107:127
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_struct_typespec: (riscv_isa_pkg::op32_opcode_t), line:51:9, endln:54:2
  |vpiParent:
  \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.r.riscv_isa_pkg::op32_r_t.opcode)
  |vpiName:riscv_isa_pkg::op32_opcode_t
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiPacked:1
  |vpiTypespecMember:
  \_typespec_member: (opc), line:52:16, endln:52:19
    |vpiParent:
    \_struct_typespec: (riscv_isa_pkg::op32_opcode_t), line:51:9, endln:54:2
    |vpiName:opc
    |vpiTypespec:
    \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.r.riscv_isa_pkg::op32_r_t.opcode.riscv_isa_pkg::op32_opcode_t.opc)
      |vpiParent:
      \_typespec_member: (opc), line:52:16, endln:52:19
      |vpiFullName:work@r5p_lsu.riscv_isa_pkg::op32_t.r.riscv_isa_pkg::op32_r_t.opcode.riscv_isa_pkg::op32_opcode_t.opc
      |vpiActual:
      \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
    |vpiRefLineNo:52
    |vpiRefColumnNo:3
    |vpiRefEndLineNo:52
    |vpiRefEndColumnNo:15
  |vpiTypespecMember:
  \_typespec_member: (c11), line:53:16, endln:53:19
    |vpiParent:
    \_struct_typespec: (riscv_isa_pkg::op32_opcode_t), line:51:9, endln:54:2
    |vpiName:c11
    |vpiTypespec:
    \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.r.riscv_isa_pkg::op32_r_t.opcode.riscv_isa_pkg::op32_opcode_t.c11)
      |vpiParent:
      \_typespec_member: (c11), line:53:16, endln:53:19
      |vpiFullName:work@r5p_lsu.riscv_isa_pkg::op32_t.r.riscv_isa_pkg::op32_r_t.opcode.riscv_isa_pkg::op32_opcode_t.c11
      |vpiActual:
      \_logic_typespec: , line:53:3, endln:53:14
    |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
    |vpiRefLineNo:53
    |vpiRefColumnNo:3
    |vpiRefEndLineNo:53
    |vpiRefEndColumnNo:14
\_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
  |vpiParent:
  \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.r.riscv_isa_pkg::op32_r_t.opcode.riscv_isa_pkg::op32_opcode_t.opc)
  |vpiName:riscv_isa_pkg::op32_op62_et
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiBaseTypespec:
  \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.r.riscv_isa_pkg::op32_r_t.opcode.riscv_isa_pkg::op32_opcode_t.opc.riscv_isa_pkg::op32_op62_et)
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiFullName:work@r5p_lsu.riscv_isa_pkg::op32_t.r.riscv_isa_pkg::op32_r_t.opcode.riscv_isa_pkg::op32_opcode_t.opc.riscv_isa_pkg::op32_op62_et
    |vpiActual:
    \_logic_typespec: , line:41:14, endln:41:25
  |vpiEnumConst:
  \_enum_const: (LOAD), line:42:3, endln:42:21
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:LOAD
    |BIN:00000
    |vpiDecompile:5'b00_000
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (LOAD_FP), line:42:24, endln:42:44
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:LOAD_FP
    |BIN:00001
    |vpiDecompile:5'b00_001
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (CUSTON_0), line:42:47, endln:42:69
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:CUSTON_0
    |BIN:00010
    |vpiDecompile:5'b00_010
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (MISC_MEM), line:42:72, endln:42:92
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:MISC_MEM
    |BIN:00011
    |vpiDecompile:5'b00_011
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (OP_IMM), line:42:95, endln:42:113
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:OP_IMM
    |BIN:00100
    |vpiDecompile:5'b00_100
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (AUIPC), line:42:116, endln:42:138
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:AUIPC
    |BIN:00101
    |vpiDecompile:5'b00_101
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (OP_IMM_32), line:42:141, endln:42:162
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:OP_IMM_32
    |BIN:00110
    |vpiDecompile:5'b00_110
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (OP_48_1), line:42:165, endln:42:184
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:OP_48_1
    |BIN:00111
    |vpiDecompile:5'b00_111
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (STORE), line:43:3, endln:43:21
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:STORE
    |BIN:01000
    |vpiDecompile:5'b01_000
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (STORE_FP), line:43:24, endln:43:44
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:STORE_FP
    |BIN:01001
    |vpiDecompile:5'b01_001
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (CUSTOM_1), line:43:47, endln:43:69
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:CUSTOM_1
    |BIN:01010
    |vpiDecompile:5'b01_010
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (AMO), line:43:72, endln:43:92
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:AMO
    |BIN:01011
    |vpiDecompile:5'b01_011
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (OP), line:43:95, endln:43:113
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:OP
    |BIN:01100
    |vpiDecompile:5'b01_100
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (LUI), line:43:116, endln:43:138
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:LUI
    |BIN:01101
    |vpiDecompile:5'b01_101
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (OP_32), line:43:141, endln:43:162
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:OP_32
    |BIN:01110
    |vpiDecompile:5'b01_110
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (OP_64), line:43:165, endln:43:184
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:OP_64
    |BIN:01111
    |vpiDecompile:5'b01_111
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (MADD), line:44:3, endln:44:21
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:MADD
    |BIN:10000
    |vpiDecompile:5'b10_000
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (MSUB), line:44:24, endln:44:44
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:MSUB
    |BIN:10001
    |vpiDecompile:5'b10_001
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (NMSUB), line:44:47, endln:44:69
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:NMSUB
    |BIN:10010
    |vpiDecompile:5'b10_010
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (NMADD), line:44:72, endln:44:92
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:NMADD
    |BIN:10011
    |vpiDecompile:5'b10_011
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (OP_FP), line:44:95, endln:44:113
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:OP_FP
    |BIN:10100
    |vpiDecompile:5'b10_100
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (RESERVED_6), line:44:116, endln:44:138
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:RESERVED_6
    |BIN:10101
    |vpiDecompile:5'b10_101
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (CUSTOM_2), line:44:141, endln:44:162
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:CUSTOM_2
    |BIN:10110
    |vpiDecompile:5'b10_110
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (OP_48_2), line:44:165, endln:44:184
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:OP_48_2
    |BIN:10111
    |vpiDecompile:5'b10_111
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (BRANCH), line:45:3, endln:45:21
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:BRANCH
    |BIN:11000
    |vpiDecompile:5'b11_000
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (JALR), line:45:24, endln:45:44
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:JALR
    |BIN:11001
    |vpiDecompile:5'b11_001
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (RESERVED_A), line:45:47, endln:45:69
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:RESERVED_A
    |BIN:11010
    |vpiDecompile:5'b11_010
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (JAL), line:45:72, endln:45:92
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:JAL
    |BIN:11011
    |vpiDecompile:5'b11_011
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (SYSTEM), line:45:95, endln:45:113
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:SYSTEM
    |BIN:11100
    |vpiDecompile:5'b11_100
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (RESERVED_D), line:45:116, endln:45:138
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:RESERVED_D
    |BIN:11101
    |vpiDecompile:5'b11_101
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (CUSTOM_3), line:45:141, endln:45:162
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:CUSTOM_3
    |BIN:11110
    |vpiDecompile:5'b11_110
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (OP_80), line:45:165, endln:45:184
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:OP_80
    |BIN:11111
    |vpiDecompile:5'b11_111
    |vpiSize:5
\_logic_typespec: , line:41:14, endln:41:25
  |vpiParent:
  \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.r.riscv_isa_pkg::op32_r_t.opcode.riscv_isa_pkg::op32_opcode_t.opc.riscv_isa_pkg::op32_op62_et)
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiRange:
  \_range: , line:41:20, endln:41:25
    |vpiParent:
    \_logic_typespec: , line:41:14, endln:41:25
    |vpiLeftRange:
    \_constant: , line:41:21, endln:41:22
      |vpiParent:
      \_range: , line:41:20, endln:41:25
      |vpiDecompile:6
      |vpiSize:64
      |UINT:6
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:41:23, endln:41:24
      |vpiParent:
      \_range: , line:41:20, endln:41:25
      |vpiDecompile:2
      |vpiSize:64
      |UINT:2
      |vpiConstType:9
\_logic_typespec: , line:53:3, endln:53:14
  |vpiParent:
  \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.r.riscv_isa_pkg::op32_r_t.opcode.riscv_isa_pkg::op32_opcode_t.c11)
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiRange:
  \_range: , line:53:9, endln:53:14
    |vpiParent:
    \_logic_typespec: , line:53:3, endln:53:14
    |vpiLeftRange:
    \_constant: , line:53:10, endln:53:11
      |vpiParent:
      \_range: , line:53:9, endln:53:14
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:53:12, endln:53:13
      |vpiParent:
      \_range: , line:53:9, endln:53:14
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_struct_typespec: (riscv_isa_pkg::op32_i_t), line:108:9, endln:108:181
  |vpiParent:
  \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.i)
  |vpiName:riscv_isa_pkg::op32_i_t
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiPacked:1
  |vpiTypespecMember:
  \_typespec_member: (imm_11_0), line:108:38, endln:108:46
    |vpiParent:
    \_struct_typespec: (riscv_isa_pkg::op32_i_t), line:108:9, endln:108:181
    |vpiName:imm_11_0
    |vpiTypespec:
    \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.i.riscv_isa_pkg::op32_i_t.imm_11_0)
      |vpiParent:
      \_typespec_member: (imm_11_0), line:108:38, endln:108:46
      |vpiFullName:work@r5p_lsu.riscv_isa_pkg::op32_t.i.riscv_isa_pkg::op32_i_t.imm_11_0
      |vpiActual:
      \_logic_typespec: , line:108:24, endln:108:37
    |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
    |vpiRefLineNo:108
    |vpiRefColumnNo:24
    |vpiRefEndLineNo:108
    |vpiRefEndColumnNo:37
  |vpiTypespecMember:
  \_typespec_member: (rs1), line:108:98, endln:108:101
    |vpiParent:
    \_struct_typespec: (riscv_isa_pkg::op32_i_t), line:108:9, endln:108:181
    |vpiName:rs1
    |vpiTypespec:
    \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.i.riscv_isa_pkg::op32_i_t.rs1)
      |vpiParent:
      \_typespec_member: (rs1), line:108:98, endln:108:101
      |vpiFullName:work@r5p_lsu.riscv_isa_pkg::op32_t.i.riscv_isa_pkg::op32_i_t.rs1
      |vpiActual:
      \_logic_typespec: , line:108:86, endln:108:97
    |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
    |vpiRefLineNo:108
    |vpiRefColumnNo:86
    |vpiRefEndLineNo:108
    |vpiRefEndColumnNo:97
  |vpiTypespecMember:
  \_typespec_member: (func3), line:108:109, endln:108:114
    |vpiParent:
    \_struct_typespec: (riscv_isa_pkg::op32_i_t), line:108:9, endln:108:181
    |vpiName:func3
    |vpiTypespec:
    \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.i.riscv_isa_pkg::op32_i_t.func3)
      |vpiParent:
      \_typespec_member: (func3), line:108:109, endln:108:114
      |vpiFullName:work@r5p_lsu.riscv_isa_pkg::op32_t.i.riscv_isa_pkg::op32_i_t.func3
      |vpiActual:
      \_logic_typespec: (fn3_t), line:48:9, endln:48:22
    |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
    |vpiRefLineNo:108
    |vpiRefColumnNo:103
    |vpiRefEndLineNo:108
    |vpiRefEndColumnNo:108
  |vpiTypespecMember:
  \_typespec_member: (rd), line:108:128, endln:108:130
    |vpiParent:
    \_struct_typespec: (riscv_isa_pkg::op32_i_t), line:108:9, endln:108:181
    |vpiName:rd
    |vpiTypespec:
    \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.i.riscv_isa_pkg::op32_i_t.rd)
      |vpiParent:
      \_typespec_member: (rd), line:108:128, endln:108:130
      |vpiFullName:work@r5p_lsu.riscv_isa_pkg::op32_t.i.riscv_isa_pkg::op32_i_t.rd
      |vpiActual:
      \_logic_typespec: , line:108:116, endln:108:127
    |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
    |vpiRefLineNo:108
    |vpiRefColumnNo:116
    |vpiRefEndLineNo:108
    |vpiRefEndColumnNo:127
  |vpiTypespecMember:
  \_typespec_member: (opcode), line:108:173, endln:108:179
    |vpiParent:
    \_struct_typespec: (riscv_isa_pkg::op32_i_t), line:108:9, endln:108:181
    |vpiName:opcode
    |vpiTypespec:
    \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.i.riscv_isa_pkg::op32_i_t.opcode)
      |vpiParent:
      \_typespec_member: (opcode), line:108:173, endln:108:179
      |vpiFullName:work@r5p_lsu.riscv_isa_pkg::op32_t.i.riscv_isa_pkg::op32_i_t.opcode
      |vpiActual:
      \_struct_typespec: (riscv_isa_pkg::op32_opcode_t), line:51:9, endln:54:2
    |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
    |vpiRefLineNo:108
    |vpiRefColumnNo:159
    |vpiRefEndLineNo:108
    |vpiRefEndColumnNo:172
\_logic_typespec: , line:108:24, endln:108:37
  |vpiParent:
  \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.i.riscv_isa_pkg::op32_i_t.imm_11_0)
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiRange:
  \_range: , line:108:30, endln:108:37
    |vpiParent:
    \_logic_typespec: , line:108:24, endln:108:37
    |vpiLeftRange:
    \_constant: , line:108:31, endln:108:33
      |vpiParent:
      \_range: , line:108:30, endln:108:37
      |vpiDecompile:11
      |vpiSize:64
      |UINT:11
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:108:34, endln:108:36
      |vpiParent:
      \_range: , line:108:30, endln:108:37
      |vpiDecompile:00
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:108:86, endln:108:97
  |vpiParent:
  \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.i.riscv_isa_pkg::op32_i_t.rs1)
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiRange:
  \_range: , line:108:92, endln:108:97
    |vpiParent:
    \_logic_typespec: , line:108:86, endln:108:97
    |vpiLeftRange:
    \_constant: , line:108:93, endln:108:94
      |vpiParent:
      \_range: , line:108:92, endln:108:97
      |vpiDecompile:4
      |vpiSize:64
      |UINT:4
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:108:95, endln:108:96
      |vpiParent:
      \_range: , line:108:92, endln:108:97
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: (fn3_t), line:48:9, endln:48:22
  |vpiParent:
  \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.i.riscv_isa_pkg::op32_i_t.func3)
  |vpiName:fn3_t
  |vpiTypedefAlias:
  \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.i.riscv_isa_pkg::op32_i_t.func3.fn3_t)
    |vpiParent:
    \_logic_typespec: (fn3_t), line:48:9, endln:48:22
    |vpiFullName:work@r5p_lsu.riscv_isa_pkg::op32_t.i.riscv_isa_pkg::op32_i_t.func3.fn3_t
    |vpiActual:
    \_logic_typespec: (riscv_isa_pkg::fn3_t), line:48:9, endln:48:22
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiRange:
  \_range: , line:48:15, endln:48:22
    |vpiParent:
    \_logic_typespec: (fn3_t), line:48:9, endln:48:22
    |vpiLeftRange:
    \_constant: , line:48:16, endln:48:17
      |vpiParent:
      \_range: , line:48:15, endln:48:22
      |vpiDecompile:2
      |vpiSize:64
      |INT:2
      |vpiConstType:7
    |vpiRightRange:
    \_constant: , line:48:20, endln:48:21
      |vpiParent:
      \_range: , line:48:15, endln:48:22
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: (riscv_isa_pkg::fn3_t), line:48:9, endln:48:22
  |vpiParent:
  \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.i.riscv_isa_pkg::op32_i_t.func3.fn3_t)
  |vpiName:riscv_isa_pkg::fn3_t
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiRange:
  \_range: , line:48:15, endln:48:22
    |vpiParent:
    \_logic_typespec: (riscv_isa_pkg::fn3_t), line:48:9, endln:48:22
    |vpiLeftRange:
    \_constant: , line:48:16, endln:48:17
      |vpiParent:
      \_range: , line:48:15, endln:48:22
      |vpiDecompile:2
      |vpiSize:64
      |INT:2
      |vpiConstType:7
    |vpiRightRange:
    \_constant: , line:48:20, endln:48:21
      |vpiParent:
      \_range: , line:48:15, endln:48:22
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:108:116, endln:108:127
  |vpiParent:
  \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.i.riscv_isa_pkg::op32_i_t.rd)
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiRange:
  \_range: , line:108:122, endln:108:127
    |vpiParent:
    \_logic_typespec: , line:108:116, endln:108:127
    |vpiLeftRange:
    \_constant: , line:108:123, endln:108:124
      |vpiParent:
      \_range: , line:108:122, endln:108:127
      |vpiDecompile:4
      |vpiSize:64
      |UINT:4
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:108:125, endln:108:126
      |vpiParent:
      \_range: , line:108:122, endln:108:127
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_struct_typespec: (riscv_isa_pkg::op32_opcode_t), line:51:9, endln:54:2
  |vpiParent:
  \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.i.riscv_isa_pkg::op32_i_t.opcode)
  |vpiName:riscv_isa_pkg::op32_opcode_t
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiPacked:1
  |vpiTypespecMember:
  \_typespec_member: (opc), line:52:16, endln:52:19
    |vpiParent:
    \_struct_typespec: (riscv_isa_pkg::op32_opcode_t), line:51:9, endln:54:2
    |vpiName:opc
    |vpiTypespec:
    \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.i.riscv_isa_pkg::op32_i_t.opcode.riscv_isa_pkg::op32_opcode_t.opc)
      |vpiParent:
      \_typespec_member: (opc), line:52:16, endln:52:19
      |vpiFullName:work@r5p_lsu.riscv_isa_pkg::op32_t.i.riscv_isa_pkg::op32_i_t.opcode.riscv_isa_pkg::op32_opcode_t.opc
      |vpiActual:
      \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
    |vpiRefLineNo:52
    |vpiRefColumnNo:3
    |vpiRefEndLineNo:52
    |vpiRefEndColumnNo:15
  |vpiTypespecMember:
  \_typespec_member: (c11), line:53:16, endln:53:19
    |vpiParent:
    \_struct_typespec: (riscv_isa_pkg::op32_opcode_t), line:51:9, endln:54:2
    |vpiName:c11
    |vpiTypespec:
    \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.i.riscv_isa_pkg::op32_i_t.opcode.riscv_isa_pkg::op32_opcode_t.c11)
      |vpiParent:
      \_typespec_member: (c11), line:53:16, endln:53:19
      |vpiFullName:work@r5p_lsu.riscv_isa_pkg::op32_t.i.riscv_isa_pkg::op32_i_t.opcode.riscv_isa_pkg::op32_opcode_t.c11
      |vpiActual:
      \_logic_typespec: , line:53:3, endln:53:14
    |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
    |vpiRefLineNo:53
    |vpiRefColumnNo:3
    |vpiRefEndLineNo:53
    |vpiRefEndColumnNo:14
\_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
  |vpiParent:
  \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.i.riscv_isa_pkg::op32_i_t.opcode.riscv_isa_pkg::op32_opcode_t.opc)
  |vpiName:riscv_isa_pkg::op32_op62_et
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiBaseTypespec:
  \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.i.riscv_isa_pkg::op32_i_t.opcode.riscv_isa_pkg::op32_opcode_t.opc.riscv_isa_pkg::op32_op62_et)
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiFullName:work@r5p_lsu.riscv_isa_pkg::op32_t.i.riscv_isa_pkg::op32_i_t.opcode.riscv_isa_pkg::op32_opcode_t.opc.riscv_isa_pkg::op32_op62_et
    |vpiActual:
    \_logic_typespec: , line:41:14, endln:41:25
  |vpiEnumConst:
  \_enum_const: (LOAD), line:42:3, endln:42:21
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:LOAD
    |BIN:00000
    |vpiDecompile:5'b00_000
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (LOAD_FP), line:42:24, endln:42:44
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:LOAD_FP
    |BIN:00001
    |vpiDecompile:5'b00_001
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (CUSTON_0), line:42:47, endln:42:69
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:CUSTON_0
    |BIN:00010
    |vpiDecompile:5'b00_010
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (MISC_MEM), line:42:72, endln:42:92
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:MISC_MEM
    |BIN:00011
    |vpiDecompile:5'b00_011
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (OP_IMM), line:42:95, endln:42:113
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:OP_IMM
    |BIN:00100
    |vpiDecompile:5'b00_100
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (AUIPC), line:42:116, endln:42:138
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:AUIPC
    |BIN:00101
    |vpiDecompile:5'b00_101
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (OP_IMM_32), line:42:141, endln:42:162
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:OP_IMM_32
    |BIN:00110
    |vpiDecompile:5'b00_110
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (OP_48_1), line:42:165, endln:42:184
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:OP_48_1
    |BIN:00111
    |vpiDecompile:5'b00_111
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (STORE), line:43:3, endln:43:21
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:STORE
    |BIN:01000
    |vpiDecompile:5'b01_000
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (STORE_FP), line:43:24, endln:43:44
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:STORE_FP
    |BIN:01001
    |vpiDecompile:5'b01_001
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (CUSTOM_1), line:43:47, endln:43:69
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:CUSTOM_1
    |BIN:01010
    |vpiDecompile:5'b01_010
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (AMO), line:43:72, endln:43:92
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:AMO
    |BIN:01011
    |vpiDecompile:5'b01_011
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (OP), line:43:95, endln:43:113
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:OP
    |BIN:01100
    |vpiDecompile:5'b01_100
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (LUI), line:43:116, endln:43:138
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:LUI
    |BIN:01101
    |vpiDecompile:5'b01_101
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (OP_32), line:43:141, endln:43:162
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:OP_32
    |BIN:01110
    |vpiDecompile:5'b01_110
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (OP_64), line:43:165, endln:43:184
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:OP_64
    |BIN:01111
    |vpiDecompile:5'b01_111
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (MADD), line:44:3, endln:44:21
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:MADD
    |BIN:10000
    |vpiDecompile:5'b10_000
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (MSUB), line:44:24, endln:44:44
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:MSUB
    |BIN:10001
    |vpiDecompile:5'b10_001
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (NMSUB), line:44:47, endln:44:69
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:NMSUB
    |BIN:10010
    |vpiDecompile:5'b10_010
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (NMADD), line:44:72, endln:44:92
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:NMADD
    |BIN:10011
    |vpiDecompile:5'b10_011
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (OP_FP), line:44:95, endln:44:113
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:OP_FP
    |BIN:10100
    |vpiDecompile:5'b10_100
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (RESERVED_6), line:44:116, endln:44:138
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:RESERVED_6
    |BIN:10101
    |vpiDecompile:5'b10_101
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (CUSTOM_2), line:44:141, endln:44:162
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:CUSTOM_2
    |BIN:10110
    |vpiDecompile:5'b10_110
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (OP_48_2), line:44:165, endln:44:184
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:OP_48_2
    |BIN:10111
    |vpiDecompile:5'b10_111
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (BRANCH), line:45:3, endln:45:21
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:BRANCH
    |BIN:11000
    |vpiDecompile:5'b11_000
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (JALR), line:45:24, endln:45:44
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:JALR
    |BIN:11001
    |vpiDecompile:5'b11_001
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (RESERVED_A), line:45:47, endln:45:69
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:RESERVED_A
    |BIN:11010
    |vpiDecompile:5'b11_010
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (JAL), line:45:72, endln:45:92
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:JAL
    |BIN:11011
    |vpiDecompile:5'b11_011
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (SYSTEM), line:45:95, endln:45:113
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:SYSTEM
    |BIN:11100
    |vpiDecompile:5'b11_100
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (RESERVED_D), line:45:116, endln:45:138
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:RESERVED_D
    |BIN:11101
    |vpiDecompile:5'b11_101
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (CUSTOM_3), line:45:141, endln:45:162
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:CUSTOM_3
    |BIN:11110
    |vpiDecompile:5'b11_110
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (OP_80), line:45:165, endln:45:184
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:OP_80
    |BIN:11111
    |vpiDecompile:5'b11_111
    |vpiSize:5
\_logic_typespec: , line:41:14, endln:41:25
  |vpiParent:
  \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.i.riscv_isa_pkg::op32_i_t.opcode.riscv_isa_pkg::op32_opcode_t.opc.riscv_isa_pkg::op32_op62_et)
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiRange:
  \_range: , line:41:20, endln:41:25
    |vpiParent:
    \_logic_typespec: , line:41:14, endln:41:25
    |vpiLeftRange:
    \_constant: , line:41:21, endln:41:22
      |vpiParent:
      \_range: , line:41:20, endln:41:25
      |vpiDecompile:6
      |vpiSize:64
      |UINT:6
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:41:23, endln:41:24
      |vpiParent:
      \_range: , line:41:20, endln:41:25
      |vpiDecompile:2
      |vpiSize:64
      |UINT:2
      |vpiConstType:9
\_logic_typespec: , line:53:3, endln:53:14
  |vpiParent:
  \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.i.riscv_isa_pkg::op32_i_t.opcode.riscv_isa_pkg::op32_opcode_t.c11)
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiRange:
  \_range: , line:53:9, endln:53:14
    |vpiParent:
    \_logic_typespec: , line:53:3, endln:53:14
    |vpiLeftRange:
    \_constant: , line:53:10, endln:53:11
      |vpiParent:
      \_range: , line:53:9, endln:53:14
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:53:12, endln:53:13
      |vpiParent:
      \_range: , line:53:9, endln:53:14
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_struct_typespec: (riscv_isa_pkg::op32_s_t), line:109:9, endln:109:181
  |vpiParent:
  \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.s)
  |vpiName:riscv_isa_pkg::op32_s_t
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiPacked:1
  |vpiTypespecMember:
  \_typespec_member: (imm_11_5), line:109:38, endln:109:46
    |vpiParent:
    \_struct_typespec: (riscv_isa_pkg::op32_s_t), line:109:9, endln:109:181
    |vpiName:imm_11_5
    |vpiTypespec:
    \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.s.riscv_isa_pkg::op32_s_t.imm_11_5)
      |vpiParent:
      \_typespec_member: (imm_11_5), line:109:38, endln:109:46
      |vpiFullName:work@r5p_lsu.riscv_isa_pkg::op32_t.s.riscv_isa_pkg::op32_s_t.imm_11_5
      |vpiActual:
      \_logic_typespec: , line:109:24, endln:109:37
    |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
    |vpiRefLineNo:109
    |vpiRefColumnNo:24
    |vpiRefEndLineNo:109
    |vpiRefEndColumnNo:37
  |vpiTypespecMember:
  \_typespec_member: (rs2), line:109:81, endln:109:84
    |vpiParent:
    \_struct_typespec: (riscv_isa_pkg::op32_s_t), line:109:9, endln:109:181
    |vpiName:rs2
    |vpiTypespec:
    \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.s.riscv_isa_pkg::op32_s_t.rs2)
      |vpiParent:
      \_typespec_member: (rs2), line:109:81, endln:109:84
      |vpiFullName:work@r5p_lsu.riscv_isa_pkg::op32_t.s.riscv_isa_pkg::op32_s_t.rs2
      |vpiActual:
      \_logic_typespec: , line:109:69, endln:109:80
    |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
    |vpiRefLineNo:109
    |vpiRefColumnNo:69
    |vpiRefEndLineNo:109
    |vpiRefEndColumnNo:80
  |vpiTypespecMember:
  \_typespec_member: (rs1), line:109:98, endln:109:101
    |vpiParent:
    \_struct_typespec: (riscv_isa_pkg::op32_s_t), line:109:9, endln:109:181
    |vpiName:rs1
    |vpiTypespec:
    \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.s.riscv_isa_pkg::op32_s_t.rs1)
      |vpiParent:
      \_typespec_member: (rs1), line:109:98, endln:109:101
      |vpiFullName:work@r5p_lsu.riscv_isa_pkg::op32_t.s.riscv_isa_pkg::op32_s_t.rs1
      |vpiActual:
      \_logic_typespec: , line:109:86, endln:109:97
    |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
    |vpiRefLineNo:109
    |vpiRefColumnNo:86
    |vpiRefEndLineNo:109
    |vpiRefEndColumnNo:97
  |vpiTypespecMember:
  \_typespec_member: (func3), line:109:109, endln:109:114
    |vpiParent:
    \_struct_typespec: (riscv_isa_pkg::op32_s_t), line:109:9, endln:109:181
    |vpiName:func3
    |vpiTypespec:
    \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.s.riscv_isa_pkg::op32_s_t.func3)
      |vpiParent:
      \_typespec_member: (func3), line:109:109, endln:109:114
      |vpiFullName:work@r5p_lsu.riscv_isa_pkg::op32_t.s.riscv_isa_pkg::op32_s_t.func3
      |vpiActual:
      \_logic_typespec: (fn3_t), line:48:9, endln:48:22
    |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
    |vpiRefLineNo:109
    |vpiRefColumnNo:103
    |vpiRefEndLineNo:109
    |vpiRefEndColumnNo:108
  |vpiTypespecMember:
  \_typespec_member: (imm_4_0), line:109:128, endln:109:135
    |vpiParent:
    \_struct_typespec: (riscv_isa_pkg::op32_s_t), line:109:9, endln:109:181
    |vpiName:imm_4_0
    |vpiTypespec:
    \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.s.riscv_isa_pkg::op32_s_t.imm_4_0)
      |vpiParent:
      \_typespec_member: (imm_4_0), line:109:128, endln:109:135
      |vpiFullName:work@r5p_lsu.riscv_isa_pkg::op32_t.s.riscv_isa_pkg::op32_s_t.imm_4_0
      |vpiActual:
      \_logic_typespec: , line:109:116, endln:109:127
    |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
    |vpiRefLineNo:109
    |vpiRefColumnNo:116
    |vpiRefEndLineNo:109
    |vpiRefEndColumnNo:127
  |vpiTypespecMember:
  \_typespec_member: (opcode), line:109:173, endln:109:179
    |vpiParent:
    \_struct_typespec: (riscv_isa_pkg::op32_s_t), line:109:9, endln:109:181
    |vpiName:opcode
    |vpiTypespec:
    \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.s.riscv_isa_pkg::op32_s_t.opcode)
      |vpiParent:
      \_typespec_member: (opcode), line:109:173, endln:109:179
      |vpiFullName:work@r5p_lsu.riscv_isa_pkg::op32_t.s.riscv_isa_pkg::op32_s_t.opcode
      |vpiActual:
      \_struct_typespec: (riscv_isa_pkg::op32_opcode_t), line:51:9, endln:54:2
    |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
    |vpiRefLineNo:109
    |vpiRefColumnNo:159
    |vpiRefEndLineNo:109
    |vpiRefEndColumnNo:172
\_logic_typespec: , line:109:24, endln:109:37
  |vpiParent:
  \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.s.riscv_isa_pkg::op32_s_t.imm_11_5)
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiRange:
  \_range: , line:109:30, endln:109:37
    |vpiParent:
    \_logic_typespec: , line:109:24, endln:109:37
    |vpiLeftRange:
    \_constant: , line:109:31, endln:109:33
      |vpiParent:
      \_range: , line:109:30, endln:109:37
      |vpiDecompile:11
      |vpiSize:64
      |UINT:11
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:109:34, endln:109:36
      |vpiParent:
      \_range: , line:109:30, endln:109:37
      |vpiDecompile:05
      |vpiSize:64
      |UINT:5
      |vpiConstType:9
\_logic_typespec: , line:109:69, endln:109:80
  |vpiParent:
  \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.s.riscv_isa_pkg::op32_s_t.rs2)
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiRange:
  \_range: , line:109:75, endln:109:80
    |vpiParent:
    \_logic_typespec: , line:109:69, endln:109:80
    |vpiLeftRange:
    \_constant: , line:109:76, endln:109:77
      |vpiParent:
      \_range: , line:109:75, endln:109:80
      |vpiDecompile:4
      |vpiSize:64
      |UINT:4
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:109:78, endln:109:79
      |vpiParent:
      \_range: , line:109:75, endln:109:80
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:109:86, endln:109:97
  |vpiParent:
  \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.s.riscv_isa_pkg::op32_s_t.rs1)
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiRange:
  \_range: , line:109:92, endln:109:97
    |vpiParent:
    \_logic_typespec: , line:109:86, endln:109:97
    |vpiLeftRange:
    \_constant: , line:109:93, endln:109:94
      |vpiParent:
      \_range: , line:109:92, endln:109:97
      |vpiDecompile:4
      |vpiSize:64
      |UINT:4
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:109:95, endln:109:96
      |vpiParent:
      \_range: , line:109:92, endln:109:97
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: (fn3_t), line:48:9, endln:48:22
  |vpiParent:
  \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.s.riscv_isa_pkg::op32_s_t.func3)
  |vpiName:fn3_t
  |vpiTypedefAlias:
  \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.s.riscv_isa_pkg::op32_s_t.func3.fn3_t)
    |vpiParent:
    \_logic_typespec: (fn3_t), line:48:9, endln:48:22
    |vpiFullName:work@r5p_lsu.riscv_isa_pkg::op32_t.s.riscv_isa_pkg::op32_s_t.func3.fn3_t
    |vpiActual:
    \_logic_typespec: (riscv_isa_pkg::fn3_t), line:48:9, endln:48:22
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiRange:
  \_range: , line:48:15, endln:48:22
    |vpiParent:
    \_logic_typespec: (fn3_t), line:48:9, endln:48:22
    |vpiLeftRange:
    \_constant: , line:48:16, endln:48:17
      |vpiParent:
      \_range: , line:48:15, endln:48:22
      |vpiDecompile:2
      |vpiSize:64
      |INT:2
      |vpiConstType:7
    |vpiRightRange:
    \_constant: , line:48:20, endln:48:21
      |vpiParent:
      \_range: , line:48:15, endln:48:22
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: (riscv_isa_pkg::fn3_t), line:48:9, endln:48:22
  |vpiParent:
  \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.s.riscv_isa_pkg::op32_s_t.func3.fn3_t)
  |vpiName:riscv_isa_pkg::fn3_t
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiRange:
  \_range: , line:48:15, endln:48:22
    |vpiParent:
    \_logic_typespec: (riscv_isa_pkg::fn3_t), line:48:9, endln:48:22
    |vpiLeftRange:
    \_constant: , line:48:16, endln:48:17
      |vpiParent:
      \_range: , line:48:15, endln:48:22
      |vpiDecompile:2
      |vpiSize:64
      |INT:2
      |vpiConstType:7
    |vpiRightRange:
    \_constant: , line:48:20, endln:48:21
      |vpiParent:
      \_range: , line:48:15, endln:48:22
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:109:116, endln:109:127
  |vpiParent:
  \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.s.riscv_isa_pkg::op32_s_t.imm_4_0)
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiRange:
  \_range: , line:109:122, endln:109:127
    |vpiParent:
    \_logic_typespec: , line:109:116, endln:109:127
    |vpiLeftRange:
    \_constant: , line:109:123, endln:109:124
      |vpiParent:
      \_range: , line:109:122, endln:109:127
      |vpiDecompile:4
      |vpiSize:64
      |UINT:4
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:109:125, endln:109:126
      |vpiParent:
      \_range: , line:109:122, endln:109:127
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_struct_typespec: (riscv_isa_pkg::op32_opcode_t), line:51:9, endln:54:2
  |vpiParent:
  \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.s.riscv_isa_pkg::op32_s_t.opcode)
  |vpiName:riscv_isa_pkg::op32_opcode_t
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiPacked:1
  |vpiTypespecMember:
  \_typespec_member: (opc), line:52:16, endln:52:19
    |vpiParent:
    \_struct_typespec: (riscv_isa_pkg::op32_opcode_t), line:51:9, endln:54:2
    |vpiName:opc
    |vpiTypespec:
    \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.s.riscv_isa_pkg::op32_s_t.opcode.riscv_isa_pkg::op32_opcode_t.opc)
      |vpiParent:
      \_typespec_member: (opc), line:52:16, endln:52:19
      |vpiFullName:work@r5p_lsu.riscv_isa_pkg::op32_t.s.riscv_isa_pkg::op32_s_t.opcode.riscv_isa_pkg::op32_opcode_t.opc
      |vpiActual:
      \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
    |vpiRefLineNo:52
    |vpiRefColumnNo:3
    |vpiRefEndLineNo:52
    |vpiRefEndColumnNo:15
  |vpiTypespecMember:
  \_typespec_member: (c11), line:53:16, endln:53:19
    |vpiParent:
    \_struct_typespec: (riscv_isa_pkg::op32_opcode_t), line:51:9, endln:54:2
    |vpiName:c11
    |vpiTypespec:
    \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.s.riscv_isa_pkg::op32_s_t.opcode.riscv_isa_pkg::op32_opcode_t.c11)
      |vpiParent:
      \_typespec_member: (c11), line:53:16, endln:53:19
      |vpiFullName:work@r5p_lsu.riscv_isa_pkg::op32_t.s.riscv_isa_pkg::op32_s_t.opcode.riscv_isa_pkg::op32_opcode_t.c11
      |vpiActual:
      \_logic_typespec: , line:53:3, endln:53:14
    |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
    |vpiRefLineNo:53
    |vpiRefColumnNo:3
    |vpiRefEndLineNo:53
    |vpiRefEndColumnNo:14
\_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
  |vpiParent:
  \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.s.riscv_isa_pkg::op32_s_t.opcode.riscv_isa_pkg::op32_opcode_t.opc)
  |vpiName:riscv_isa_pkg::op32_op62_et
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiBaseTypespec:
  \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.s.riscv_isa_pkg::op32_s_t.opcode.riscv_isa_pkg::op32_opcode_t.opc.riscv_isa_pkg::op32_op62_et)
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiFullName:work@r5p_lsu.riscv_isa_pkg::op32_t.s.riscv_isa_pkg::op32_s_t.opcode.riscv_isa_pkg::op32_opcode_t.opc.riscv_isa_pkg::op32_op62_et
    |vpiActual:
    \_logic_typespec: , line:41:14, endln:41:25
  |vpiEnumConst:
  \_enum_const: (LOAD), line:42:3, endln:42:21
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:LOAD
    |BIN:00000
    |vpiDecompile:5'b00_000
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (LOAD_FP), line:42:24, endln:42:44
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:LOAD_FP
    |BIN:00001
    |vpiDecompile:5'b00_001
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (CUSTON_0), line:42:47, endln:42:69
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:CUSTON_0
    |BIN:00010
    |vpiDecompile:5'b00_010
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (MISC_MEM), line:42:72, endln:42:92
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:MISC_MEM
    |BIN:00011
    |vpiDecompile:5'b00_011
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (OP_IMM), line:42:95, endln:42:113
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:OP_IMM
    |BIN:00100
    |vpiDecompile:5'b00_100
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (AUIPC), line:42:116, endln:42:138
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:AUIPC
    |BIN:00101
    |vpiDecompile:5'b00_101
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (OP_IMM_32), line:42:141, endln:42:162
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:OP_IMM_32
    |BIN:00110
    |vpiDecompile:5'b00_110
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (OP_48_1), line:42:165, endln:42:184
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:OP_48_1
    |BIN:00111
    |vpiDecompile:5'b00_111
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (STORE), line:43:3, endln:43:21
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:STORE
    |BIN:01000
    |vpiDecompile:5'b01_000
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (STORE_FP), line:43:24, endln:43:44
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:STORE_FP
    |BIN:01001
    |vpiDecompile:5'b01_001
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (CUSTOM_1), line:43:47, endln:43:69
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:CUSTOM_1
    |BIN:01010
    |vpiDecompile:5'b01_010
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (AMO), line:43:72, endln:43:92
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:AMO
    |BIN:01011
    |vpiDecompile:5'b01_011
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (OP), line:43:95, endln:43:113
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:OP
    |BIN:01100
    |vpiDecompile:5'b01_100
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (LUI), line:43:116, endln:43:138
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:LUI
    |BIN:01101
    |vpiDecompile:5'b01_101
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (OP_32), line:43:141, endln:43:162
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:OP_32
    |BIN:01110
    |vpiDecompile:5'b01_110
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (OP_64), line:43:165, endln:43:184
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:OP_64
    |BIN:01111
    |vpiDecompile:5'b01_111
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (MADD), line:44:3, endln:44:21
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:MADD
    |BIN:10000
    |vpiDecompile:5'b10_000
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (MSUB), line:44:24, endln:44:44
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:MSUB
    |BIN:10001
    |vpiDecompile:5'b10_001
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (NMSUB), line:44:47, endln:44:69
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:NMSUB
    |BIN:10010
    |vpiDecompile:5'b10_010
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (NMADD), line:44:72, endln:44:92
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:NMADD
    |BIN:10011
    |vpiDecompile:5'b10_011
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (OP_FP), line:44:95, endln:44:113
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:OP_FP
    |BIN:10100
    |vpiDecompile:5'b10_100
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (RESERVED_6), line:44:116, endln:44:138
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:RESERVED_6
    |BIN:10101
    |vpiDecompile:5'b10_101
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (CUSTOM_2), line:44:141, endln:44:162
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:CUSTOM_2
    |BIN:10110
    |vpiDecompile:5'b10_110
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (OP_48_2), line:44:165, endln:44:184
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:OP_48_2
    |BIN:10111
    |vpiDecompile:5'b10_111
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (BRANCH), line:45:3, endln:45:21
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:BRANCH
    |BIN:11000
    |vpiDecompile:5'b11_000
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (JALR), line:45:24, endln:45:44
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:JALR
    |BIN:11001
    |vpiDecompile:5'b11_001
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (RESERVED_A), line:45:47, endln:45:69
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:RESERVED_A
    |BIN:11010
    |vpiDecompile:5'b11_010
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (JAL), line:45:72, endln:45:92
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:JAL
    |BIN:11011
    |vpiDecompile:5'b11_011
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (SYSTEM), line:45:95, endln:45:113
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:SYSTEM
    |BIN:11100
    |vpiDecompile:5'b11_100
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (RESERVED_D), line:45:116, endln:45:138
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:RESERVED_D
    |BIN:11101
    |vpiDecompile:5'b11_101
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (CUSTOM_3), line:45:141, endln:45:162
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:CUSTOM_3
    |BIN:11110
    |vpiDecompile:5'b11_110
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (OP_80), line:45:165, endln:45:184
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:OP_80
    |BIN:11111
    |vpiDecompile:5'b11_111
    |vpiSize:5
\_logic_typespec: , line:41:14, endln:41:25
  |vpiParent:
  \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.s.riscv_isa_pkg::op32_s_t.opcode.riscv_isa_pkg::op32_opcode_t.opc.riscv_isa_pkg::op32_op62_et)
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiRange:
  \_range: , line:41:20, endln:41:25
    |vpiParent:
    \_logic_typespec: , line:41:14, endln:41:25
    |vpiLeftRange:
    \_constant: , line:41:21, endln:41:22
      |vpiParent:
      \_range: , line:41:20, endln:41:25
      |vpiDecompile:6
      |vpiSize:64
      |UINT:6
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:41:23, endln:41:24
      |vpiParent:
      \_range: , line:41:20, endln:41:25
      |vpiDecompile:2
      |vpiSize:64
      |UINT:2
      |vpiConstType:9
\_logic_typespec: , line:53:3, endln:53:14
  |vpiParent:
  \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.s.riscv_isa_pkg::op32_s_t.opcode.riscv_isa_pkg::op32_opcode_t.c11)
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiRange:
  \_range: , line:53:9, endln:53:14
    |vpiParent:
    \_logic_typespec: , line:53:3, endln:53:14
    |vpiLeftRange:
    \_constant: , line:53:10, endln:53:11
      |vpiParent:
      \_range: , line:53:9, endln:53:14
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:53:12, endln:53:13
      |vpiParent:
      \_range: , line:53:9, endln:53:14
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_struct_typespec: (riscv_isa_pkg::op32_b_t), line:110:9, endln:110:181
  |vpiParent:
  \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.b)
  |vpiName:riscv_isa_pkg::op32_b_t
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiPacked:1
  |vpiTypespecMember:
  \_typespec_member: (imm_12), line:110:38, endln:110:44
    |vpiParent:
    \_struct_typespec: (riscv_isa_pkg::op32_b_t), line:110:9, endln:110:181
    |vpiName:imm_12
    |vpiTypespec:
    \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.b.riscv_isa_pkg::op32_b_t.imm_12)
      |vpiParent:
      \_typespec_member: (imm_12), line:110:38, endln:110:44
      |vpiFullName:work@r5p_lsu.riscv_isa_pkg::op32_t.b.riscv_isa_pkg::op32_b_t.imm_12
      |vpiActual:
      \_logic_typespec: , line:110:24, endln:110:37
    |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
    |vpiRefLineNo:110
    |vpiRefColumnNo:24
    |vpiRefEndLineNo:110
    |vpiRefEndColumnNo:37
  |vpiTypespecMember:
  \_typespec_member: (imm_10_5), line:110:59, endln:110:67
    |vpiParent:
    \_struct_typespec: (riscv_isa_pkg::op32_b_t), line:110:9, endln:110:181
    |vpiName:imm_10_5
    |vpiTypespec:
    \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.b.riscv_isa_pkg::op32_b_t.imm_10_5)
      |vpiParent:
      \_typespec_member: (imm_10_5), line:110:59, endln:110:67
      |vpiFullName:work@r5p_lsu.riscv_isa_pkg::op32_t.b.riscv_isa_pkg::op32_b_t.imm_10_5
      |vpiActual:
      \_logic_typespec: , line:110:46, endln:110:58
    |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
    |vpiRefLineNo:110
    |vpiRefColumnNo:46
    |vpiRefEndLineNo:110
    |vpiRefEndColumnNo:58
  |vpiTypespecMember:
  \_typespec_member: (rs2), line:110:81, endln:110:84
    |vpiParent:
    \_struct_typespec: (riscv_isa_pkg::op32_b_t), line:110:9, endln:110:181
    |vpiName:rs2
    |vpiTypespec:
    \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.b.riscv_isa_pkg::op32_b_t.rs2)
      |vpiParent:
      \_typespec_member: (rs2), line:110:81, endln:110:84
      |vpiFullName:work@r5p_lsu.riscv_isa_pkg::op32_t.b.riscv_isa_pkg::op32_b_t.rs2
      |vpiActual:
      \_logic_typespec: , line:110:69, endln:110:80
    |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
    |vpiRefLineNo:110
    |vpiRefColumnNo:69
    |vpiRefEndLineNo:110
    |vpiRefEndColumnNo:80
  |vpiTypespecMember:
  \_typespec_member: (rs1), line:110:98, endln:110:101
    |vpiParent:
    \_struct_typespec: (riscv_isa_pkg::op32_b_t), line:110:9, endln:110:181
    |vpiName:rs1
    |vpiTypespec:
    \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.b.riscv_isa_pkg::op32_b_t.rs1)
      |vpiParent:
      \_typespec_member: (rs1), line:110:98, endln:110:101
      |vpiFullName:work@r5p_lsu.riscv_isa_pkg::op32_t.b.riscv_isa_pkg::op32_b_t.rs1
      |vpiActual:
      \_logic_typespec: , line:110:86, endln:110:97
    |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
    |vpiRefLineNo:110
    |vpiRefColumnNo:86
    |vpiRefEndLineNo:110
    |vpiRefEndColumnNo:97
  |vpiTypespecMember:
  \_typespec_member: (func3), line:110:109, endln:110:114
    |vpiParent:
    \_struct_typespec: (riscv_isa_pkg::op32_b_t), line:110:9, endln:110:181
    |vpiName:func3
    |vpiTypespec:
    \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.b.riscv_isa_pkg::op32_b_t.func3)
      |vpiParent:
      \_typespec_member: (func3), line:110:109, endln:110:114
      |vpiFullName:work@r5p_lsu.riscv_isa_pkg::op32_t.b.riscv_isa_pkg::op32_b_t.func3
      |vpiActual:
      \_logic_typespec: (fn3_t), line:48:9, endln:48:22
    |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
    |vpiRefLineNo:110
    |vpiRefColumnNo:103
    |vpiRefEndLineNo:110
    |vpiRefEndColumnNo:108
  |vpiTypespecMember:
  \_typespec_member: (imm_4_1), line:110:128, endln:110:135
    |vpiParent:
    \_struct_typespec: (riscv_isa_pkg::op32_b_t), line:110:9, endln:110:181
    |vpiName:imm_4_1
    |vpiTypespec:
    \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.b.riscv_isa_pkg::op32_b_t.imm_4_1)
      |vpiParent:
      \_typespec_member: (imm_4_1), line:110:128, endln:110:135
      |vpiFullName:work@r5p_lsu.riscv_isa_pkg::op32_t.b.riscv_isa_pkg::op32_b_t.imm_4_1
      |vpiActual:
      \_logic_typespec: , line:110:116, endln:110:127
    |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
    |vpiRefLineNo:110
    |vpiRefColumnNo:116
    |vpiRefEndLineNo:110
    |vpiRefEndColumnNo:127
  |vpiTypespecMember:
  \_typespec_member: (imm_11), line:110:151, endln:110:157
    |vpiParent:
    \_struct_typespec: (riscv_isa_pkg::op32_b_t), line:110:9, endln:110:181
    |vpiName:imm_11
    |vpiTypespec:
    \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.b.riscv_isa_pkg::op32_b_t.imm_11)
      |vpiParent:
      \_typespec_member: (imm_11), line:110:151, endln:110:157
      |vpiFullName:work@r5p_lsu.riscv_isa_pkg::op32_t.b.riscv_isa_pkg::op32_b_t.imm_11
      |vpiActual:
      \_logic_typespec: , line:110:137, endln:110:150
    |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
    |vpiRefLineNo:110
    |vpiRefColumnNo:137
    |vpiRefEndLineNo:110
    |vpiRefEndColumnNo:150
  |vpiTypespecMember:
  \_typespec_member: (opcode), line:110:173, endln:110:179
    |vpiParent:
    \_struct_typespec: (riscv_isa_pkg::op32_b_t), line:110:9, endln:110:181
    |vpiName:opcode
    |vpiTypespec:
    \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.b.riscv_isa_pkg::op32_b_t.opcode)
      |vpiParent:
      \_typespec_member: (opcode), line:110:173, endln:110:179
      |vpiFullName:work@r5p_lsu.riscv_isa_pkg::op32_t.b.riscv_isa_pkg::op32_b_t.opcode
      |vpiActual:
      \_struct_typespec: (riscv_isa_pkg::op32_opcode_t), line:51:9, endln:54:2
    |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
    |vpiRefLineNo:110
    |vpiRefColumnNo:159
    |vpiRefEndLineNo:110
    |vpiRefEndColumnNo:172
\_logic_typespec: , line:110:24, endln:110:37
  |vpiParent:
  \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.b.riscv_isa_pkg::op32_b_t.imm_12)
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiRange:
  \_range: , line:110:30, endln:110:37
    |vpiParent:
    \_logic_typespec: , line:110:24, endln:110:37
    |vpiLeftRange:
    \_constant: , line:110:31, endln:110:33
      |vpiParent:
      \_range: , line:110:30, endln:110:37
      |vpiDecompile:12
      |vpiSize:64
      |UINT:12
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:110:34, endln:110:36
      |vpiParent:
      \_range: , line:110:30, endln:110:37
      |vpiDecompile:12
      |vpiSize:64
      |UINT:12
      |vpiConstType:9
\_logic_typespec: , line:110:46, endln:110:58
  |vpiParent:
  \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.b.riscv_isa_pkg::op32_b_t.imm_10_5)
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiRange:
  \_range: , line:110:52, endln:110:58
    |vpiParent:
    \_logic_typespec: , line:110:46, endln:110:58
    |vpiLeftRange:
    \_constant: , line:110:53, endln:110:55
      |vpiParent:
      \_range: , line:110:52, endln:110:58
      |vpiDecompile:10
      |vpiSize:64
      |UINT:10
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:110:56, endln:110:57
      |vpiParent:
      \_range: , line:110:52, endln:110:58
      |vpiDecompile:5
      |vpiSize:64
      |UINT:5
      |vpiConstType:9
\_logic_typespec: , line:110:69, endln:110:80
  |vpiParent:
  \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.b.riscv_isa_pkg::op32_b_t.rs2)
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiRange:
  \_range: , line:110:75, endln:110:80
    |vpiParent:
    \_logic_typespec: , line:110:69, endln:110:80
    |vpiLeftRange:
    \_constant: , line:110:76, endln:110:77
      |vpiParent:
      \_range: , line:110:75, endln:110:80
      |vpiDecompile:4
      |vpiSize:64
      |UINT:4
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:110:78, endln:110:79
      |vpiParent:
      \_range: , line:110:75, endln:110:80
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:110:86, endln:110:97
  |vpiParent:
  \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.b.riscv_isa_pkg::op32_b_t.rs1)
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiRange:
  \_range: , line:110:92, endln:110:97
    |vpiParent:
    \_logic_typespec: , line:110:86, endln:110:97
    |vpiLeftRange:
    \_constant: , line:110:93, endln:110:94
      |vpiParent:
      \_range: , line:110:92, endln:110:97
      |vpiDecompile:4
      |vpiSize:64
      |UINT:4
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:110:95, endln:110:96
      |vpiParent:
      \_range: , line:110:92, endln:110:97
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: (fn3_t), line:48:9, endln:48:22
  |vpiParent:
  \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.b.riscv_isa_pkg::op32_b_t.func3)
  |vpiName:fn3_t
  |vpiTypedefAlias:
  \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.b.riscv_isa_pkg::op32_b_t.func3.fn3_t)
    |vpiParent:
    \_logic_typespec: (fn3_t), line:48:9, endln:48:22
    |vpiFullName:work@r5p_lsu.riscv_isa_pkg::op32_t.b.riscv_isa_pkg::op32_b_t.func3.fn3_t
    |vpiActual:
    \_logic_typespec: (riscv_isa_pkg::fn3_t), line:48:9, endln:48:22
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiRange:
  \_range: , line:48:15, endln:48:22
    |vpiParent:
    \_logic_typespec: (fn3_t), line:48:9, endln:48:22
    |vpiLeftRange:
    \_constant: , line:48:16, endln:48:17
      |vpiParent:
      \_range: , line:48:15, endln:48:22
      |vpiDecompile:2
      |vpiSize:64
      |INT:2
      |vpiConstType:7
    |vpiRightRange:
    \_constant: , line:48:20, endln:48:21
      |vpiParent:
      \_range: , line:48:15, endln:48:22
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: (riscv_isa_pkg::fn3_t), line:48:9, endln:48:22
  |vpiParent:
  \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.b.riscv_isa_pkg::op32_b_t.func3.fn3_t)
  |vpiName:riscv_isa_pkg::fn3_t
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiRange:
  \_range: , line:48:15, endln:48:22
    |vpiParent:
    \_logic_typespec: (riscv_isa_pkg::fn3_t), line:48:9, endln:48:22
    |vpiLeftRange:
    \_constant: , line:48:16, endln:48:17
      |vpiParent:
      \_range: , line:48:15, endln:48:22
      |vpiDecompile:2
      |vpiSize:64
      |INT:2
      |vpiConstType:7
    |vpiRightRange:
    \_constant: , line:48:20, endln:48:21
      |vpiParent:
      \_range: , line:48:15, endln:48:22
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:110:116, endln:110:127
  |vpiParent:
  \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.b.riscv_isa_pkg::op32_b_t.imm_4_1)
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiRange:
  \_range: , line:110:122, endln:110:127
    |vpiParent:
    \_logic_typespec: , line:110:116, endln:110:127
    |vpiLeftRange:
    \_constant: , line:110:123, endln:110:124
      |vpiParent:
      \_range: , line:110:122, endln:110:127
      |vpiDecompile:4
      |vpiSize:64
      |UINT:4
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:110:125, endln:110:126
      |vpiParent:
      \_range: , line:110:122, endln:110:127
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
\_logic_typespec: , line:110:137, endln:110:150
  |vpiParent:
  \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.b.riscv_isa_pkg::op32_b_t.imm_11)
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiRange:
  \_range: , line:110:143, endln:110:150
    |vpiParent:
    \_logic_typespec: , line:110:137, endln:110:150
    |vpiLeftRange:
    \_constant: , line:110:144, endln:110:146
      |vpiParent:
      \_range: , line:110:143, endln:110:150
      |vpiDecompile:11
      |vpiSize:64
      |UINT:11
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:110:147, endln:110:149
      |vpiParent:
      \_range: , line:110:143, endln:110:150
      |vpiDecompile:11
      |vpiSize:64
      |UINT:11
      |vpiConstType:9
\_struct_typespec: (riscv_isa_pkg::op32_opcode_t), line:51:9, endln:54:2
  |vpiParent:
  \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.b.riscv_isa_pkg::op32_b_t.opcode)
  |vpiName:riscv_isa_pkg::op32_opcode_t
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiPacked:1
  |vpiTypespecMember:
  \_typespec_member: (opc), line:52:16, endln:52:19
    |vpiParent:
    \_struct_typespec: (riscv_isa_pkg::op32_opcode_t), line:51:9, endln:54:2
    |vpiName:opc
    |vpiTypespec:
    \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.b.riscv_isa_pkg::op32_b_t.opcode.riscv_isa_pkg::op32_opcode_t.opc)
      |vpiParent:
      \_typespec_member: (opc), line:52:16, endln:52:19
      |vpiFullName:work@r5p_lsu.riscv_isa_pkg::op32_t.b.riscv_isa_pkg::op32_b_t.opcode.riscv_isa_pkg::op32_opcode_t.opc
      |vpiActual:
      \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
    |vpiRefLineNo:52
    |vpiRefColumnNo:3
    |vpiRefEndLineNo:52
    |vpiRefEndColumnNo:15
  |vpiTypespecMember:
  \_typespec_member: (c11), line:53:16, endln:53:19
    |vpiParent:
    \_struct_typespec: (riscv_isa_pkg::op32_opcode_t), line:51:9, endln:54:2
    |vpiName:c11
    |vpiTypespec:
    \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.b.riscv_isa_pkg::op32_b_t.opcode.riscv_isa_pkg::op32_opcode_t.c11)
      |vpiParent:
      \_typespec_member: (c11), line:53:16, endln:53:19
      |vpiFullName:work@r5p_lsu.riscv_isa_pkg::op32_t.b.riscv_isa_pkg::op32_b_t.opcode.riscv_isa_pkg::op32_opcode_t.c11
      |vpiActual:
      \_logic_typespec: , line:53:3, endln:53:14
    |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
    |vpiRefLineNo:53
    |vpiRefColumnNo:3
    |vpiRefEndLineNo:53
    |vpiRefEndColumnNo:14
\_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
  |vpiParent:
  \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.b.riscv_isa_pkg::op32_b_t.opcode.riscv_isa_pkg::op32_opcode_t.opc)
  |vpiName:riscv_isa_pkg::op32_op62_et
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiBaseTypespec:
  \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.b.riscv_isa_pkg::op32_b_t.opcode.riscv_isa_pkg::op32_opcode_t.opc.riscv_isa_pkg::op32_op62_et)
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiFullName:work@r5p_lsu.riscv_isa_pkg::op32_t.b.riscv_isa_pkg::op32_b_t.opcode.riscv_isa_pkg::op32_opcode_t.opc.riscv_isa_pkg::op32_op62_et
    |vpiActual:
    \_logic_typespec: , line:41:14, endln:41:25
  |vpiEnumConst:
  \_enum_const: (LOAD), line:42:3, endln:42:21
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:LOAD
    |BIN:00000
    |vpiDecompile:5'b00_000
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (LOAD_FP), line:42:24, endln:42:44
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:LOAD_FP
    |BIN:00001
    |vpiDecompile:5'b00_001
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (CUSTON_0), line:42:47, endln:42:69
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:CUSTON_0
    |BIN:00010
    |vpiDecompile:5'b00_010
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (MISC_MEM), line:42:72, endln:42:92
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:MISC_MEM
    |BIN:00011
    |vpiDecompile:5'b00_011
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (OP_IMM), line:42:95, endln:42:113
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:OP_IMM
    |BIN:00100
    |vpiDecompile:5'b00_100
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (AUIPC), line:42:116, endln:42:138
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:AUIPC
    |BIN:00101
    |vpiDecompile:5'b00_101
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (OP_IMM_32), line:42:141, endln:42:162
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:OP_IMM_32
    |BIN:00110
    |vpiDecompile:5'b00_110
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (OP_48_1), line:42:165, endln:42:184
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:OP_48_1
    |BIN:00111
    |vpiDecompile:5'b00_111
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (STORE), line:43:3, endln:43:21
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:STORE
    |BIN:01000
    |vpiDecompile:5'b01_000
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (STORE_FP), line:43:24, endln:43:44
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:STORE_FP
    |BIN:01001
    |vpiDecompile:5'b01_001
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (CUSTOM_1), line:43:47, endln:43:69
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:CUSTOM_1
    |BIN:01010
    |vpiDecompile:5'b01_010
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (AMO), line:43:72, endln:43:92
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:AMO
    |BIN:01011
    |vpiDecompile:5'b01_011
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (OP), line:43:95, endln:43:113
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:OP
    |BIN:01100
    |vpiDecompile:5'b01_100
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (LUI), line:43:116, endln:43:138
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:LUI
    |BIN:01101
    |vpiDecompile:5'b01_101
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (OP_32), line:43:141, endln:43:162
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:OP_32
    |BIN:01110
    |vpiDecompile:5'b01_110
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (OP_64), line:43:165, endln:43:184
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:OP_64
    |BIN:01111
    |vpiDecompile:5'b01_111
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (MADD), line:44:3, endln:44:21
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:MADD
    |BIN:10000
    |vpiDecompile:5'b10_000
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (MSUB), line:44:24, endln:44:44
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:MSUB
    |BIN:10001
    |vpiDecompile:5'b10_001
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (NMSUB), line:44:47, endln:44:69
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:NMSUB
    |BIN:10010
    |vpiDecompile:5'b10_010
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (NMADD), line:44:72, endln:44:92
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:NMADD
    |BIN:10011
    |vpiDecompile:5'b10_011
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (OP_FP), line:44:95, endln:44:113
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:OP_FP
    |BIN:10100
    |vpiDecompile:5'b10_100
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (RESERVED_6), line:44:116, endln:44:138
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:RESERVED_6
    |BIN:10101
    |vpiDecompile:5'b10_101
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (CUSTOM_2), line:44:141, endln:44:162
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:CUSTOM_2
    |BIN:10110
    |vpiDecompile:5'b10_110
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (OP_48_2), line:44:165, endln:44:184
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:OP_48_2
    |BIN:10111
    |vpiDecompile:5'b10_111
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (BRANCH), line:45:3, endln:45:21
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:BRANCH
    |BIN:11000
    |vpiDecompile:5'b11_000
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (JALR), line:45:24, endln:45:44
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:JALR
    |BIN:11001
    |vpiDecompile:5'b11_001
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (RESERVED_A), line:45:47, endln:45:69
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:RESERVED_A
    |BIN:11010
    |vpiDecompile:5'b11_010
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (JAL), line:45:72, endln:45:92
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:JAL
    |BIN:11011
    |vpiDecompile:5'b11_011
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (SYSTEM), line:45:95, endln:45:113
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:SYSTEM
    |BIN:11100
    |vpiDecompile:5'b11_100
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (RESERVED_D), line:45:116, endln:45:138
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:RESERVED_D
    |BIN:11101
    |vpiDecompile:5'b11_101
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (CUSTOM_3), line:45:141, endln:45:162
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:CUSTOM_3
    |BIN:11110
    |vpiDecompile:5'b11_110
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (OP_80), line:45:165, endln:45:184
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:OP_80
    |BIN:11111
    |vpiDecompile:5'b11_111
    |vpiSize:5
\_logic_typespec: , line:41:14, endln:41:25
  |vpiParent:
  \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.b.riscv_isa_pkg::op32_b_t.opcode.riscv_isa_pkg::op32_opcode_t.opc.riscv_isa_pkg::op32_op62_et)
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiRange:
  \_range: , line:41:20, endln:41:25
    |vpiParent:
    \_logic_typespec: , line:41:14, endln:41:25
    |vpiLeftRange:
    \_constant: , line:41:21, endln:41:22
      |vpiParent:
      \_range: , line:41:20, endln:41:25
      |vpiDecompile:6
      |vpiSize:64
      |UINT:6
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:41:23, endln:41:24
      |vpiParent:
      \_range: , line:41:20, endln:41:25
      |vpiDecompile:2
      |vpiSize:64
      |UINT:2
      |vpiConstType:9
\_logic_typespec: , line:53:3, endln:53:14
  |vpiParent:
  \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.b.riscv_isa_pkg::op32_b_t.opcode.riscv_isa_pkg::op32_opcode_t.c11)
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiRange:
  \_range: , line:53:9, endln:53:14
    |vpiParent:
    \_logic_typespec: , line:53:3, endln:53:14
    |vpiLeftRange:
    \_constant: , line:53:10, endln:53:11
      |vpiParent:
      \_range: , line:53:9, endln:53:14
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:53:12, endln:53:13
      |vpiParent:
      \_range: , line:53:9, endln:53:14
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_struct_typespec: (riscv_isa_pkg::op32_u_t), line:111:9, endln:111:181
  |vpiParent:
  \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.u)
  |vpiName:riscv_isa_pkg::op32_u_t
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiPacked:1
  |vpiTypespecMember:
  \_typespec_member: (imm_31_12), line:111:38, endln:111:47
    |vpiParent:
    \_struct_typespec: (riscv_isa_pkg::op32_u_t), line:111:9, endln:111:181
    |vpiName:imm_31_12
    |vpiTypespec:
    \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.u.riscv_isa_pkg::op32_u_t.imm_31_12)
      |vpiParent:
      \_typespec_member: (imm_31_12), line:111:38, endln:111:47
      |vpiFullName:work@r5p_lsu.riscv_isa_pkg::op32_t.u.riscv_isa_pkg::op32_u_t.imm_31_12
      |vpiActual:
      \_logic_typespec: , line:111:24, endln:111:37
    |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
    |vpiRefLineNo:111
    |vpiRefColumnNo:24
    |vpiRefEndLineNo:111
    |vpiRefEndColumnNo:37
  |vpiTypespecMember:
  \_typespec_member: (rd), line:111:128, endln:111:130
    |vpiParent:
    \_struct_typespec: (riscv_isa_pkg::op32_u_t), line:111:9, endln:111:181
    |vpiName:rd
    |vpiTypespec:
    \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.u.riscv_isa_pkg::op32_u_t.rd)
      |vpiParent:
      \_typespec_member: (rd), line:111:128, endln:111:130
      |vpiFullName:work@r5p_lsu.riscv_isa_pkg::op32_t.u.riscv_isa_pkg::op32_u_t.rd
      |vpiActual:
      \_logic_typespec: , line:111:116, endln:111:127
    |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
    |vpiRefLineNo:111
    |vpiRefColumnNo:116
    |vpiRefEndLineNo:111
    |vpiRefEndColumnNo:127
  |vpiTypespecMember:
  \_typespec_member: (opcode), line:111:173, endln:111:179
    |vpiParent:
    \_struct_typespec: (riscv_isa_pkg::op32_u_t), line:111:9, endln:111:181
    |vpiName:opcode
    |vpiTypespec:
    \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.u.riscv_isa_pkg::op32_u_t.opcode)
      |vpiParent:
      \_typespec_member: (opcode), line:111:173, endln:111:179
      |vpiFullName:work@r5p_lsu.riscv_isa_pkg::op32_t.u.riscv_isa_pkg::op32_u_t.opcode
      |vpiActual:
      \_struct_typespec: (riscv_isa_pkg::op32_opcode_t), line:51:9, endln:54:2
    |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
    |vpiRefLineNo:111
    |vpiRefColumnNo:159
    |vpiRefEndLineNo:111
    |vpiRefEndColumnNo:172
\_logic_typespec: , line:111:24, endln:111:37
  |vpiParent:
  \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.u.riscv_isa_pkg::op32_u_t.imm_31_12)
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiRange:
  \_range: , line:111:30, endln:111:37
    |vpiParent:
    \_logic_typespec: , line:111:24, endln:111:37
    |vpiLeftRange:
    \_constant: , line:111:31, endln:111:33
      |vpiParent:
      \_range: , line:111:30, endln:111:37
      |vpiDecompile:31
      |vpiSize:64
      |UINT:31
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:111:34, endln:111:36
      |vpiParent:
      \_range: , line:111:30, endln:111:37
      |vpiDecompile:12
      |vpiSize:64
      |UINT:12
      |vpiConstType:9
\_logic_typespec: , line:111:116, endln:111:127
  |vpiParent:
  \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.u.riscv_isa_pkg::op32_u_t.rd)
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiRange:
  \_range: , line:111:122, endln:111:127
    |vpiParent:
    \_logic_typespec: , line:111:116, endln:111:127
    |vpiLeftRange:
    \_constant: , line:111:123, endln:111:124
      |vpiParent:
      \_range: , line:111:122, endln:111:127
      |vpiDecompile:4
      |vpiSize:64
      |UINT:4
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:111:125, endln:111:126
      |vpiParent:
      \_range: , line:111:122, endln:111:127
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_struct_typespec: (riscv_isa_pkg::op32_opcode_t), line:51:9, endln:54:2
  |vpiParent:
  \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.u.riscv_isa_pkg::op32_u_t.opcode)
  |vpiName:riscv_isa_pkg::op32_opcode_t
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiPacked:1
  |vpiTypespecMember:
  \_typespec_member: (opc), line:52:16, endln:52:19
    |vpiParent:
    \_struct_typespec: (riscv_isa_pkg::op32_opcode_t), line:51:9, endln:54:2
    |vpiName:opc
    |vpiTypespec:
    \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.u.riscv_isa_pkg::op32_u_t.opcode.riscv_isa_pkg::op32_opcode_t.opc)
      |vpiParent:
      \_typespec_member: (opc), line:52:16, endln:52:19
      |vpiFullName:work@r5p_lsu.riscv_isa_pkg::op32_t.u.riscv_isa_pkg::op32_u_t.opcode.riscv_isa_pkg::op32_opcode_t.opc
      |vpiActual:
      \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
    |vpiRefLineNo:52
    |vpiRefColumnNo:3
    |vpiRefEndLineNo:52
    |vpiRefEndColumnNo:15
  |vpiTypespecMember:
  \_typespec_member: (c11), line:53:16, endln:53:19
    |vpiParent:
    \_struct_typespec: (riscv_isa_pkg::op32_opcode_t), line:51:9, endln:54:2
    |vpiName:c11
    |vpiTypespec:
    \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.u.riscv_isa_pkg::op32_u_t.opcode.riscv_isa_pkg::op32_opcode_t.c11)
      |vpiParent:
      \_typespec_member: (c11), line:53:16, endln:53:19
      |vpiFullName:work@r5p_lsu.riscv_isa_pkg::op32_t.u.riscv_isa_pkg::op32_u_t.opcode.riscv_isa_pkg::op32_opcode_t.c11
      |vpiActual:
      \_logic_typespec: , line:53:3, endln:53:14
    |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
    |vpiRefLineNo:53
    |vpiRefColumnNo:3
    |vpiRefEndLineNo:53
    |vpiRefEndColumnNo:14
\_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
  |vpiParent:
  \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.u.riscv_isa_pkg::op32_u_t.opcode.riscv_isa_pkg::op32_opcode_t.opc)
  |vpiName:riscv_isa_pkg::op32_op62_et
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiBaseTypespec:
  \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.u.riscv_isa_pkg::op32_u_t.opcode.riscv_isa_pkg::op32_opcode_t.opc.riscv_isa_pkg::op32_op62_et)
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiFullName:work@r5p_lsu.riscv_isa_pkg::op32_t.u.riscv_isa_pkg::op32_u_t.opcode.riscv_isa_pkg::op32_opcode_t.opc.riscv_isa_pkg::op32_op62_et
    |vpiActual:
    \_logic_typespec: , line:41:14, endln:41:25
  |vpiEnumConst:
  \_enum_const: (LOAD), line:42:3, endln:42:21
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:LOAD
    |BIN:00000
    |vpiDecompile:5'b00_000
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (LOAD_FP), line:42:24, endln:42:44
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:LOAD_FP
    |BIN:00001
    |vpiDecompile:5'b00_001
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (CUSTON_0), line:42:47, endln:42:69
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:CUSTON_0
    |BIN:00010
    |vpiDecompile:5'b00_010
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (MISC_MEM), line:42:72, endln:42:92
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:MISC_MEM
    |BIN:00011
    |vpiDecompile:5'b00_011
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (OP_IMM), line:42:95, endln:42:113
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:OP_IMM
    |BIN:00100
    |vpiDecompile:5'b00_100
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (AUIPC), line:42:116, endln:42:138
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:AUIPC
    |BIN:00101
    |vpiDecompile:5'b00_101
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (OP_IMM_32), line:42:141, endln:42:162
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:OP_IMM_32
    |BIN:00110
    |vpiDecompile:5'b00_110
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (OP_48_1), line:42:165, endln:42:184
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:OP_48_1
    |BIN:00111
    |vpiDecompile:5'b00_111
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (STORE), line:43:3, endln:43:21
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:STORE
    |BIN:01000
    |vpiDecompile:5'b01_000
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (STORE_FP), line:43:24, endln:43:44
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:STORE_FP
    |BIN:01001
    |vpiDecompile:5'b01_001
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (CUSTOM_1), line:43:47, endln:43:69
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:CUSTOM_1
    |BIN:01010
    |vpiDecompile:5'b01_010
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (AMO), line:43:72, endln:43:92
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:AMO
    |BIN:01011
    |vpiDecompile:5'b01_011
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (OP), line:43:95, endln:43:113
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:OP
    |BIN:01100
    |vpiDecompile:5'b01_100
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (LUI), line:43:116, endln:43:138
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:LUI
    |BIN:01101
    |vpiDecompile:5'b01_101
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (OP_32), line:43:141, endln:43:162
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:OP_32
    |BIN:01110
    |vpiDecompile:5'b01_110
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (OP_64), line:43:165, endln:43:184
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:OP_64
    |BIN:01111
    |vpiDecompile:5'b01_111
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (MADD), line:44:3, endln:44:21
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:MADD
    |BIN:10000
    |vpiDecompile:5'b10_000
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (MSUB), line:44:24, endln:44:44
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:MSUB
    |BIN:10001
    |vpiDecompile:5'b10_001
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (NMSUB), line:44:47, endln:44:69
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:NMSUB
    |BIN:10010
    |vpiDecompile:5'b10_010
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (NMADD), line:44:72, endln:44:92
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:NMADD
    |BIN:10011
    |vpiDecompile:5'b10_011
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (OP_FP), line:44:95, endln:44:113
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:OP_FP
    |BIN:10100
    |vpiDecompile:5'b10_100
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (RESERVED_6), line:44:116, endln:44:138
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:RESERVED_6
    |BIN:10101
    |vpiDecompile:5'b10_101
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (CUSTOM_2), line:44:141, endln:44:162
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:CUSTOM_2
    |BIN:10110
    |vpiDecompile:5'b10_110
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (OP_48_2), line:44:165, endln:44:184
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:OP_48_2
    |BIN:10111
    |vpiDecompile:5'b10_111
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (BRANCH), line:45:3, endln:45:21
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:BRANCH
    |BIN:11000
    |vpiDecompile:5'b11_000
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (JALR), line:45:24, endln:45:44
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:JALR
    |BIN:11001
    |vpiDecompile:5'b11_001
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (RESERVED_A), line:45:47, endln:45:69
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:RESERVED_A
    |BIN:11010
    |vpiDecompile:5'b11_010
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (JAL), line:45:72, endln:45:92
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:JAL
    |BIN:11011
    |vpiDecompile:5'b11_011
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (SYSTEM), line:45:95, endln:45:113
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:SYSTEM
    |BIN:11100
    |vpiDecompile:5'b11_100
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (RESERVED_D), line:45:116, endln:45:138
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:RESERVED_D
    |BIN:11101
    |vpiDecompile:5'b11_101
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (CUSTOM_3), line:45:141, endln:45:162
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:CUSTOM_3
    |BIN:11110
    |vpiDecompile:5'b11_110
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (OP_80), line:45:165, endln:45:184
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:OP_80
    |BIN:11111
    |vpiDecompile:5'b11_111
    |vpiSize:5
\_logic_typespec: , line:41:14, endln:41:25
  |vpiParent:
  \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.u.riscv_isa_pkg::op32_u_t.opcode.riscv_isa_pkg::op32_opcode_t.opc.riscv_isa_pkg::op32_op62_et)
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiRange:
  \_range: , line:41:20, endln:41:25
    |vpiParent:
    \_logic_typespec: , line:41:14, endln:41:25
    |vpiLeftRange:
    \_constant: , line:41:21, endln:41:22
      |vpiParent:
      \_range: , line:41:20, endln:41:25
      |vpiDecompile:6
      |vpiSize:64
      |UINT:6
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:41:23, endln:41:24
      |vpiParent:
      \_range: , line:41:20, endln:41:25
      |vpiDecompile:2
      |vpiSize:64
      |UINT:2
      |vpiConstType:9
\_logic_typespec: , line:53:3, endln:53:14
  |vpiParent:
  \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.u.riscv_isa_pkg::op32_u_t.opcode.riscv_isa_pkg::op32_opcode_t.c11)
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiRange:
  \_range: , line:53:9, endln:53:14
    |vpiParent:
    \_logic_typespec: , line:53:3, endln:53:14
    |vpiLeftRange:
    \_constant: , line:53:10, endln:53:11
      |vpiParent:
      \_range: , line:53:9, endln:53:14
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:53:12, endln:53:13
      |vpiParent:
      \_range: , line:53:9, endln:53:14
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_struct_typespec: (riscv_isa_pkg::op32_j_t), line:112:9, endln:112:181
  |vpiParent:
  \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.j)
  |vpiName:riscv_isa_pkg::op32_j_t
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiPacked:1
  |vpiTypespecMember:
  \_typespec_member: (imm_20), line:112:38, endln:112:44
    |vpiParent:
    \_struct_typespec: (riscv_isa_pkg::op32_j_t), line:112:9, endln:112:181
    |vpiName:imm_20
    |vpiTypespec:
    \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.j.riscv_isa_pkg::op32_j_t.imm_20)
      |vpiParent:
      \_typespec_member: (imm_20), line:112:38, endln:112:44
      |vpiFullName:work@r5p_lsu.riscv_isa_pkg::op32_t.j.riscv_isa_pkg::op32_j_t.imm_20
      |vpiActual:
      \_logic_typespec: , line:112:24, endln:112:37
    |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
    |vpiRefLineNo:112
    |vpiRefColumnNo:24
    |vpiRefEndLineNo:112
    |vpiRefEndColumnNo:37
  |vpiTypespecMember:
  \_typespec_member: (imm_10_1), line:112:59, endln:112:67
    |vpiParent:
    \_struct_typespec: (riscv_isa_pkg::op32_j_t), line:112:9, endln:112:181
    |vpiName:imm_10_1
    |vpiTypespec:
    \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.j.riscv_isa_pkg::op32_j_t.imm_10_1)
      |vpiParent:
      \_typespec_member: (imm_10_1), line:112:59, endln:112:67
      |vpiFullName:work@r5p_lsu.riscv_isa_pkg::op32_t.j.riscv_isa_pkg::op32_j_t.imm_10_1
      |vpiActual:
      \_logic_typespec: , line:112:46, endln:112:58
    |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
    |vpiRefLineNo:112
    |vpiRefColumnNo:46
    |vpiRefEndLineNo:112
    |vpiRefEndColumnNo:58
  |vpiTypespecMember:
  \_typespec_member: (imm_11), line:112:83, endln:112:89
    |vpiParent:
    \_struct_typespec: (riscv_isa_pkg::op32_j_t), line:112:9, endln:112:181
    |vpiName:imm_11
    |vpiTypespec:
    \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.j.riscv_isa_pkg::op32_j_t.imm_11)
      |vpiParent:
      \_typespec_member: (imm_11), line:112:83, endln:112:89
      |vpiFullName:work@r5p_lsu.riscv_isa_pkg::op32_t.j.riscv_isa_pkg::op32_j_t.imm_11
      |vpiActual:
      \_logic_typespec: , line:112:69, endln:112:82
    |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
    |vpiRefLineNo:112
    |vpiRefColumnNo:69
    |vpiRefEndLineNo:112
    |vpiRefEndColumnNo:82
  |vpiTypespecMember:
  \_typespec_member: (imm_19_12), line:112:105, endln:112:114
    |vpiParent:
    \_struct_typespec: (riscv_isa_pkg::op32_j_t), line:112:9, endln:112:181
    |vpiName:imm_19_12
    |vpiTypespec:
    \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.j.riscv_isa_pkg::op32_j_t.imm_19_12)
      |vpiParent:
      \_typespec_member: (imm_19_12), line:112:105, endln:112:114
      |vpiFullName:work@r5p_lsu.riscv_isa_pkg::op32_t.j.riscv_isa_pkg::op32_j_t.imm_19_12
      |vpiActual:
      \_logic_typespec: , line:112:91, endln:112:104
    |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
    |vpiRefLineNo:112
    |vpiRefColumnNo:91
    |vpiRefEndLineNo:112
    |vpiRefEndColumnNo:104
  |vpiTypespecMember:
  \_typespec_member: (rd), line:112:128, endln:112:130
    |vpiParent:
    \_struct_typespec: (riscv_isa_pkg::op32_j_t), line:112:9, endln:112:181
    |vpiName:rd
    |vpiTypespec:
    \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.j.riscv_isa_pkg::op32_j_t.rd)
      |vpiParent:
      \_typespec_member: (rd), line:112:128, endln:112:130
      |vpiFullName:work@r5p_lsu.riscv_isa_pkg::op32_t.j.riscv_isa_pkg::op32_j_t.rd
      |vpiActual:
      \_logic_typespec: , line:112:116, endln:112:127
    |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
    |vpiRefLineNo:112
    |vpiRefColumnNo:116
    |vpiRefEndLineNo:112
    |vpiRefEndColumnNo:127
  |vpiTypespecMember:
  \_typespec_member: (opcode), line:112:173, endln:112:179
    |vpiParent:
    \_struct_typespec: (riscv_isa_pkg::op32_j_t), line:112:9, endln:112:181
    |vpiName:opcode
    |vpiTypespec:
    \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.j.riscv_isa_pkg::op32_j_t.opcode)
      |vpiParent:
      \_typespec_member: (opcode), line:112:173, endln:112:179
      |vpiFullName:work@r5p_lsu.riscv_isa_pkg::op32_t.j.riscv_isa_pkg::op32_j_t.opcode
      |vpiActual:
      \_struct_typespec: (riscv_isa_pkg::op32_opcode_t), line:51:9, endln:54:2
    |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
    |vpiRefLineNo:112
    |vpiRefColumnNo:159
    |vpiRefEndLineNo:112
    |vpiRefEndColumnNo:172
\_logic_typespec: , line:112:24, endln:112:37
  |vpiParent:
  \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.j.riscv_isa_pkg::op32_j_t.imm_20)
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiRange:
  \_range: , line:112:30, endln:112:37
    |vpiParent:
    \_logic_typespec: , line:112:24, endln:112:37
    |vpiLeftRange:
    \_constant: , line:112:31, endln:112:33
      |vpiParent:
      \_range: , line:112:30, endln:112:37
      |vpiDecompile:20
      |vpiSize:64
      |UINT:20
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:112:34, endln:112:36
      |vpiParent:
      \_range: , line:112:30, endln:112:37
      |vpiDecompile:20
      |vpiSize:64
      |UINT:20
      |vpiConstType:9
\_logic_typespec: , line:112:46, endln:112:58
  |vpiParent:
  \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.j.riscv_isa_pkg::op32_j_t.imm_10_1)
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiRange:
  \_range: , line:112:52, endln:112:58
    |vpiParent:
    \_logic_typespec: , line:112:46, endln:112:58
    |vpiLeftRange:
    \_constant: , line:112:53, endln:112:55
      |vpiParent:
      \_range: , line:112:52, endln:112:58
      |vpiDecompile:10
      |vpiSize:64
      |UINT:10
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:112:56, endln:112:57
      |vpiParent:
      \_range: , line:112:52, endln:112:58
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
\_logic_typespec: , line:112:69, endln:112:82
  |vpiParent:
  \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.j.riscv_isa_pkg::op32_j_t.imm_11)
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiRange:
  \_range: , line:112:75, endln:112:82
    |vpiParent:
    \_logic_typespec: , line:112:69, endln:112:82
    |vpiLeftRange:
    \_constant: , line:112:76, endln:112:78
      |vpiParent:
      \_range: , line:112:75, endln:112:82
      |vpiDecompile:11
      |vpiSize:64
      |UINT:11
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:112:79, endln:112:81
      |vpiParent:
      \_range: , line:112:75, endln:112:82
      |vpiDecompile:11
      |vpiSize:64
      |UINT:11
      |vpiConstType:9
\_logic_typespec: , line:112:91, endln:112:104
  |vpiParent:
  \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.j.riscv_isa_pkg::op32_j_t.imm_19_12)
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiRange:
  \_range: , line:112:97, endln:112:104
    |vpiParent:
    \_logic_typespec: , line:112:91, endln:112:104
    |vpiLeftRange:
    \_constant: , line:112:98, endln:112:100
      |vpiParent:
      \_range: , line:112:97, endln:112:104
      |vpiDecompile:19
      |vpiSize:64
      |UINT:19
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:112:101, endln:112:103
      |vpiParent:
      \_range: , line:112:97, endln:112:104
      |vpiDecompile:12
      |vpiSize:64
      |UINT:12
      |vpiConstType:9
\_logic_typespec: , line:112:116, endln:112:127
  |vpiParent:
  \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.j.riscv_isa_pkg::op32_j_t.rd)
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiRange:
  \_range: , line:112:122, endln:112:127
    |vpiParent:
    \_logic_typespec: , line:112:116, endln:112:127
    |vpiLeftRange:
    \_constant: , line:112:123, endln:112:124
      |vpiParent:
      \_range: , line:112:122, endln:112:127
      |vpiDecompile:4
      |vpiSize:64
      |UINT:4
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:112:125, endln:112:126
      |vpiParent:
      \_range: , line:112:122, endln:112:127
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_struct_typespec: (riscv_isa_pkg::op32_opcode_t), line:51:9, endln:54:2
  |vpiParent:
  \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.j.riscv_isa_pkg::op32_j_t.opcode)
  |vpiName:riscv_isa_pkg::op32_opcode_t
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiPacked:1
  |vpiTypespecMember:
  \_typespec_member: (opc), line:52:16, endln:52:19
    |vpiParent:
    \_struct_typespec: (riscv_isa_pkg::op32_opcode_t), line:51:9, endln:54:2
    |vpiName:opc
    |vpiTypespec:
    \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.j.riscv_isa_pkg::op32_j_t.opcode.riscv_isa_pkg::op32_opcode_t.opc)
      |vpiParent:
      \_typespec_member: (opc), line:52:16, endln:52:19
      |vpiFullName:work@r5p_lsu.riscv_isa_pkg::op32_t.j.riscv_isa_pkg::op32_j_t.opcode.riscv_isa_pkg::op32_opcode_t.opc
      |vpiActual:
      \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
    |vpiRefLineNo:52
    |vpiRefColumnNo:3
    |vpiRefEndLineNo:52
    |vpiRefEndColumnNo:15
  |vpiTypespecMember:
  \_typespec_member: (c11), line:53:16, endln:53:19
    |vpiParent:
    \_struct_typespec: (riscv_isa_pkg::op32_opcode_t), line:51:9, endln:54:2
    |vpiName:c11
    |vpiTypespec:
    \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.j.riscv_isa_pkg::op32_j_t.opcode.riscv_isa_pkg::op32_opcode_t.c11)
      |vpiParent:
      \_typespec_member: (c11), line:53:16, endln:53:19
      |vpiFullName:work@r5p_lsu.riscv_isa_pkg::op32_t.j.riscv_isa_pkg::op32_j_t.opcode.riscv_isa_pkg::op32_opcode_t.c11
      |vpiActual:
      \_logic_typespec: , line:53:3, endln:53:14
    |vpiRefFile:${SURELOG_DIR}/tests/UnionCast/dut.sv
    |vpiRefLineNo:53
    |vpiRefColumnNo:3
    |vpiRefEndLineNo:53
    |vpiRefEndColumnNo:14
\_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
  |vpiParent:
  \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.j.riscv_isa_pkg::op32_j_t.opcode.riscv_isa_pkg::op32_opcode_t.opc)
  |vpiName:riscv_isa_pkg::op32_op62_et
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiBaseTypespec:
  \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.j.riscv_isa_pkg::op32_j_t.opcode.riscv_isa_pkg::op32_opcode_t.opc.riscv_isa_pkg::op32_op62_et)
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiFullName:work@r5p_lsu.riscv_isa_pkg::op32_t.j.riscv_isa_pkg::op32_j_t.opcode.riscv_isa_pkg::op32_opcode_t.opc.riscv_isa_pkg::op32_op62_et
    |vpiActual:
    \_logic_typespec: , line:41:14, endln:41:25
  |vpiEnumConst:
  \_enum_const: (LOAD), line:42:3, endln:42:21
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:LOAD
    |BIN:00000
    |vpiDecompile:5'b00_000
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (LOAD_FP), line:42:24, endln:42:44
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:LOAD_FP
    |BIN:00001
    |vpiDecompile:5'b00_001
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (CUSTON_0), line:42:47, endln:42:69
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:CUSTON_0
    |BIN:00010
    |vpiDecompile:5'b00_010
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (MISC_MEM), line:42:72, endln:42:92
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:MISC_MEM
    |BIN:00011
    |vpiDecompile:5'b00_011
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (OP_IMM), line:42:95, endln:42:113
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:OP_IMM
    |BIN:00100
    |vpiDecompile:5'b00_100
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (AUIPC), line:42:116, endln:42:138
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:AUIPC
    |BIN:00101
    |vpiDecompile:5'b00_101
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (OP_IMM_32), line:42:141, endln:42:162
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:OP_IMM_32
    |BIN:00110
    |vpiDecompile:5'b00_110
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (OP_48_1), line:42:165, endln:42:184
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:OP_48_1
    |BIN:00111
    |vpiDecompile:5'b00_111
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (STORE), line:43:3, endln:43:21
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:STORE
    |BIN:01000
    |vpiDecompile:5'b01_000
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (STORE_FP), line:43:24, endln:43:44
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:STORE_FP
    |BIN:01001
    |vpiDecompile:5'b01_001
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (CUSTOM_1), line:43:47, endln:43:69
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:CUSTOM_1
    |BIN:01010
    |vpiDecompile:5'b01_010
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (AMO), line:43:72, endln:43:92
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:AMO
    |BIN:01011
    |vpiDecompile:5'b01_011
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (OP), line:43:95, endln:43:113
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:OP
    |BIN:01100
    |vpiDecompile:5'b01_100
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (LUI), line:43:116, endln:43:138
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:LUI
    |BIN:01101
    |vpiDecompile:5'b01_101
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (OP_32), line:43:141, endln:43:162
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:OP_32
    |BIN:01110
    |vpiDecompile:5'b01_110
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (OP_64), line:43:165, endln:43:184
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:OP_64
    |BIN:01111
    |vpiDecompile:5'b01_111
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (MADD), line:44:3, endln:44:21
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:MADD
    |BIN:10000
    |vpiDecompile:5'b10_000
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (MSUB), line:44:24, endln:44:44
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:MSUB
    |BIN:10001
    |vpiDecompile:5'b10_001
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (NMSUB), line:44:47, endln:44:69
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:NMSUB
    |BIN:10010
    |vpiDecompile:5'b10_010
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (NMADD), line:44:72, endln:44:92
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:NMADD
    |BIN:10011
    |vpiDecompile:5'b10_011
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (OP_FP), line:44:95, endln:44:113
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:OP_FP
    |BIN:10100
    |vpiDecompile:5'b10_100
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (RESERVED_6), line:44:116, endln:44:138
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:RESERVED_6
    |BIN:10101
    |vpiDecompile:5'b10_101
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (CUSTOM_2), line:44:141, endln:44:162
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:CUSTOM_2
    |BIN:10110
    |vpiDecompile:5'b10_110
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (OP_48_2), line:44:165, endln:44:184
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:OP_48_2
    |BIN:10111
    |vpiDecompile:5'b10_111
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (BRANCH), line:45:3, endln:45:21
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:BRANCH
    |BIN:11000
    |vpiDecompile:5'b11_000
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (JALR), line:45:24, endln:45:44
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:JALR
    |BIN:11001
    |vpiDecompile:5'b11_001
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (RESERVED_A), line:45:47, endln:45:69
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:RESERVED_A
    |BIN:11010
    |vpiDecompile:5'b11_010
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (JAL), line:45:72, endln:45:92
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:JAL
    |BIN:11011
    |vpiDecompile:5'b11_011
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (SYSTEM), line:45:95, endln:45:113
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:SYSTEM
    |BIN:11100
    |vpiDecompile:5'b11_100
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (RESERVED_D), line:45:116, endln:45:138
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:RESERVED_D
    |BIN:11101
    |vpiDecompile:5'b11_101
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (CUSTOM_3), line:45:141, endln:45:162
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:CUSTOM_3
    |BIN:11110
    |vpiDecompile:5'b11_110
    |vpiSize:5
  |vpiEnumConst:
  \_enum_const: (OP_80), line:45:165, endln:45:184
    |vpiParent:
    \_enum_typespec: (riscv_isa_pkg::op32_op62_et), line:41:1, endln:46:16
    |vpiName:OP_80
    |BIN:11111
    |vpiDecompile:5'b11_111
    |vpiSize:5
\_logic_typespec: , line:41:14, endln:41:25
  |vpiParent:
  \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.j.riscv_isa_pkg::op32_j_t.opcode.riscv_isa_pkg::op32_opcode_t.opc.riscv_isa_pkg::op32_op62_et)
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiRange:
  \_range: , line:41:20, endln:41:25
    |vpiParent:
    \_logic_typespec: , line:41:14, endln:41:25
    |vpiLeftRange:
    \_constant: , line:41:21, endln:41:22
      |vpiParent:
      \_range: , line:41:20, endln:41:25
      |vpiDecompile:6
      |vpiSize:64
      |UINT:6
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:41:23, endln:41:24
      |vpiParent:
      \_range: , line:41:20, endln:41:25
      |vpiDecompile:2
      |vpiSize:64
      |UINT:2
      |vpiConstType:9
\_logic_typespec: , line:53:3, endln:53:14
  |vpiParent:
  \_ref_typespec: (work@r5p_lsu.riscv_isa_pkg::op32_t.j.riscv_isa_pkg::op32_j_t.opcode.riscv_isa_pkg::op32_opcode_t.c11)
  |vpiInstance:
  \_package: riscv_isa_pkg (riscv_isa_pkg::), file:${SURELOG_DIR}/tests/UnionCast/dut.sv, line:19:1, endln:125:26
  |vpiRange:
  \_range: , line:53:9, endln:53:14
    |vpiParent:
    \_logic_typespec: , line:53:3, endln:53:14
    |vpiLeftRange:
    \_constant: , line:53:10, endln:53:11
      |vpiParent:
      \_range: , line:53:9, endln:53:14
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:53:12, endln:53:13
      |vpiParent:
      \_range: , line:53:9, endln:53:14
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5

============================== Begin RoundTrip Results ==============================
[roundtrip]: ${SURELOG_DIR}/tests/UnionCast/dut.sv | ${SURELOG_DIR}/build/regression/UnionCast/roundtrip/dut_000.sv | 39 | 166 |
============================== End RoundTrip Results ==============================
