
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.7.1
// timestamp : Fri Jun 17 14:18:09 2022 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /scratch/pawan/work/normalised/RV32F/fnmadd.s.cgf \
 \
//                  -- xlen 32  \
//                  --randomize \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fnmadd.s instruction of the RISC-V RV32F_Zicsr,RV32FD_Zicsr,RV64F_Zicsr,RV64FD_Zicsr extension for the fnmadd_b15 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32IF_Zicsr,RV32IFD_Zicsr,RV64IF_Zicsr,RV64IFD_Zicsr,RV32EF_Zicsr,RV32EFD_Zicsr,RV64EF_Zicsr,RV64EFD_Zicsr")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fnmadd_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fnmadd_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_34688:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30f2a7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x16 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30f2a7; op2val:0x80000000;
op3val:0x8b780000; valaddr_reg:x3; val_offset:104064*0 + 3*271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 104064*0 + 3*271*FLEN/8, x4, x1, x2)

inst_34689:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30f2a7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x16 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30f2a7; op2val:0x80000000;
op3val:0x8b7c0000; valaddr_reg:x3; val_offset:104067*0 + 3*271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 104067*0 + 3*271*FLEN/8, x4, x1, x2)

inst_34690:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30f2a7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x16 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30f2a7; op2val:0x80000000;
op3val:0x8b7e0000; valaddr_reg:x3; val_offset:104070*0 + 3*271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 104070*0 + 3*271*FLEN/8, x4, x1, x2)

inst_34691:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30f2a7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x16 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30f2a7; op2val:0x80000000;
op3val:0x8b7f0000; valaddr_reg:x3; val_offset:104073*0 + 3*271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 104073*0 + 3*271*FLEN/8, x4, x1, x2)

inst_34692:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30f2a7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x16 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30f2a7; op2val:0x80000000;
op3val:0x8b7f8000; valaddr_reg:x3; val_offset:104076*0 + 3*271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 104076*0 + 3*271*FLEN/8, x4, x1, x2)

inst_34693:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30f2a7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x16 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30f2a7; op2val:0x80000000;
op3val:0x8b7fc000; valaddr_reg:x3; val_offset:104079*0 + 3*271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 104079*0 + 3*271*FLEN/8, x4, x1, x2)

inst_34694:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30f2a7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x16 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30f2a7; op2val:0x80000000;
op3val:0x8b7fe000; valaddr_reg:x3; val_offset:104082*0 + 3*271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 104082*0 + 3*271*FLEN/8, x4, x1, x2)

inst_34695:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30f2a7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x16 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30f2a7; op2val:0x80000000;
op3val:0x8b7ff000; valaddr_reg:x3; val_offset:104085*0 + 3*271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 104085*0 + 3*271*FLEN/8, x4, x1, x2)

inst_34696:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30f2a7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x16 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30f2a7; op2val:0x80000000;
op3val:0x8b7ff800; valaddr_reg:x3; val_offset:104088*0 + 3*271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 104088*0 + 3*271*FLEN/8, x4, x1, x2)

inst_34697:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30f2a7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x16 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30f2a7; op2val:0x80000000;
op3val:0x8b7ffc00; valaddr_reg:x3; val_offset:104091*0 + 3*271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 104091*0 + 3*271*FLEN/8, x4, x1, x2)

inst_34698:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30f2a7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x16 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30f2a7; op2val:0x80000000;
op3val:0x8b7ffe00; valaddr_reg:x3; val_offset:104094*0 + 3*271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 104094*0 + 3*271*FLEN/8, x4, x1, x2)

inst_34699:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30f2a7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x16 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30f2a7; op2val:0x80000000;
op3val:0x8b7fff00; valaddr_reg:x3; val_offset:104097*0 + 3*271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 104097*0 + 3*271*FLEN/8, x4, x1, x2)

inst_34700:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30f2a7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x16 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30f2a7; op2val:0x80000000;
op3val:0x8b7fff80; valaddr_reg:x3; val_offset:104100*0 + 3*271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 104100*0 + 3*271*FLEN/8, x4, x1, x2)

inst_34701:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30f2a7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x16 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30f2a7; op2val:0x80000000;
op3val:0x8b7fffc0; valaddr_reg:x3; val_offset:104103*0 + 3*271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 104103*0 + 3*271*FLEN/8, x4, x1, x2)

inst_34702:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30f2a7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x16 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30f2a7; op2val:0x80000000;
op3val:0x8b7fffe0; valaddr_reg:x3; val_offset:104106*0 + 3*271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 104106*0 + 3*271*FLEN/8, x4, x1, x2)

inst_34703:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30f2a7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x16 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30f2a7; op2val:0x80000000;
op3val:0x8b7ffff0; valaddr_reg:x3; val_offset:104109*0 + 3*271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 104109*0 + 3*271*FLEN/8, x4, x1, x2)

inst_34704:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30f2a7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x16 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30f2a7; op2val:0x80000000;
op3val:0x8b7ffff8; valaddr_reg:x3; val_offset:104112*0 + 3*271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 104112*0 + 3*271*FLEN/8, x4, x1, x2)

inst_34705:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30f2a7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x16 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30f2a7; op2val:0x80000000;
op3val:0x8b7ffffc; valaddr_reg:x3; val_offset:104115*0 + 3*271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 104115*0 + 3*271*FLEN/8, x4, x1, x2)

inst_34706:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30f2a7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x16 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30f2a7; op2val:0x80000000;
op3val:0x8b7ffffe; valaddr_reg:x3; val_offset:104118*0 + 3*271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 104118*0 + 3*271*FLEN/8, x4, x1, x2)

inst_34707:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30f2a7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x16 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30f2a7; op2val:0x80000000;
op3val:0x8b7fffff; valaddr_reg:x3; val_offset:104121*0 + 3*271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 104121*0 + 3*271*FLEN/8, x4, x1, x2)

inst_34708:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x310f69 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f310f69; op2val:0x80000000;
op3val:0x80000001; valaddr_reg:x3; val_offset:104124*0 + 3*271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 104124*0 + 3*271*FLEN/8, x4, x1, x2)

inst_34709:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x310f69 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f310f69; op2val:0x80000000;
op3val:0x80000003; valaddr_reg:x3; val_offset:104127*0 + 3*271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 104127*0 + 3*271*FLEN/8, x4, x1, x2)

inst_34710:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x310f69 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f310f69; op2val:0x80000000;
op3val:0x80000007; valaddr_reg:x3; val_offset:104130*0 + 3*271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 104130*0 + 3*271*FLEN/8, x4, x1, x2)

inst_34711:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x310f69 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f310f69; op2val:0x80000000;
op3val:0x80199999; valaddr_reg:x3; val_offset:104133*0 + 3*271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 104133*0 + 3*271*FLEN/8, x4, x1, x2)

inst_34712:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x310f69 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f310f69; op2val:0x80000000;
op3val:0x80249249; valaddr_reg:x3; val_offset:104136*0 + 3*271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 104136*0 + 3*271*FLEN/8, x4, x1, x2)

inst_34713:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x310f69 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f310f69; op2val:0x80000000;
op3val:0x80333333; valaddr_reg:x3; val_offset:104139*0 + 3*271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 104139*0 + 3*271*FLEN/8, x4, x1, x2)

inst_34714:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x310f69 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f310f69; op2val:0x80000000;
op3val:0x8036db6d; valaddr_reg:x3; val_offset:104142*0 + 3*271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 104142*0 + 3*271*FLEN/8, x4, x1, x2)

inst_34715:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x310f69 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f310f69; op2val:0x80000000;
op3val:0x803bbbbb; valaddr_reg:x3; val_offset:104145*0 + 3*271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 104145*0 + 3*271*FLEN/8, x4, x1, x2)

inst_34716:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x310f69 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f310f69; op2val:0x80000000;
op3val:0x80444444; valaddr_reg:x3; val_offset:104148*0 + 3*271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 104148*0 + 3*271*FLEN/8, x4, x1, x2)

inst_34717:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x310f69 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f310f69; op2val:0x80000000;
op3val:0x804ccccc; valaddr_reg:x3; val_offset:104151*0 + 3*271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 104151*0 + 3*271*FLEN/8, x4, x1, x2)

inst_34718:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x310f69 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f310f69; op2val:0x80000000;
op3val:0x805b6db6; valaddr_reg:x3; val_offset:104154*0 + 3*271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 104154*0 + 3*271*FLEN/8, x4, x1, x2)

inst_34719:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x310f69 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f310f69; op2val:0x80000000;
op3val:0x80666666; valaddr_reg:x3; val_offset:104157*0 + 3*271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 104157*0 + 3*271*FLEN/8, x4, x1, x2)

inst_34720:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x310f69 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f310f69; op2val:0x80000000;
op3val:0x806db6db; valaddr_reg:x3; val_offset:104160*0 + 3*271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 104160*0 + 3*271*FLEN/8, x4, x1, x2)

inst_34721:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x310f69 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f310f69; op2val:0x80000000;
op3val:0x807ffff8; valaddr_reg:x3; val_offset:104163*0 + 3*271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 104163*0 + 3*271*FLEN/8, x4, x1, x2)

inst_34722:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x310f69 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f310f69; op2val:0x80000000;
op3val:0x807ffffc; valaddr_reg:x3; val_offset:104166*0 + 3*271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 104166*0 + 3*271*FLEN/8, x4, x1, x2)

inst_34723:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x310f69 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f310f69; op2val:0x80000000;
op3val:0x807ffffe; valaddr_reg:x3; val_offset:104169*0 + 3*271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 104169*0 + 3*271*FLEN/8, x4, x1, x2)

inst_34724:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x310f69 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0xaf and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f310f69; op2val:0x80000000;
op3val:0xd7800000; valaddr_reg:x3; val_offset:104172*0 + 3*271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 104172*0 + 3*271*FLEN/8, x4, x1, x2)

inst_34725:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x310f69 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0xaf and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f310f69; op2val:0x80000000;
op3val:0xd7800001; valaddr_reg:x3; val_offset:104175*0 + 3*271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 104175*0 + 3*271*FLEN/8, x4, x1, x2)

inst_34726:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x310f69 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0xaf and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f310f69; op2val:0x80000000;
op3val:0xd7800003; valaddr_reg:x3; val_offset:104178*0 + 3*271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 104178*0 + 3*271*FLEN/8, x4, x1, x2)

inst_34727:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x310f69 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0xaf and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f310f69; op2val:0x80000000;
op3val:0xd7800007; valaddr_reg:x3; val_offset:104181*0 + 3*271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 104181*0 + 3*271*FLEN/8, x4, x1, x2)

inst_34728:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x310f69 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0xaf and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f310f69; op2val:0x80000000;
op3val:0xd780000f; valaddr_reg:x3; val_offset:104184*0 + 3*271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 104184*0 + 3*271*FLEN/8, x4, x1, x2)

inst_34729:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x310f69 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0xaf and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f310f69; op2val:0x80000000;
op3val:0xd780001f; valaddr_reg:x3; val_offset:104187*0 + 3*271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 104187*0 + 3*271*FLEN/8, x4, x1, x2)

inst_34730:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x310f69 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0xaf and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f310f69; op2val:0x80000000;
op3val:0xd780003f; valaddr_reg:x3; val_offset:104190*0 + 3*271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 104190*0 + 3*271*FLEN/8, x4, x1, x2)

inst_34731:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x310f69 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0xaf and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f310f69; op2val:0x80000000;
op3val:0xd780007f; valaddr_reg:x3; val_offset:104193*0 + 3*271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 104193*0 + 3*271*FLEN/8, x4, x1, x2)

inst_34732:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x310f69 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0xaf and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f310f69; op2val:0x80000000;
op3val:0xd78000ff; valaddr_reg:x3; val_offset:104196*0 + 3*271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 104196*0 + 3*271*FLEN/8, x4, x1, x2)

inst_34733:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x310f69 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0xaf and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f310f69; op2val:0x80000000;
op3val:0xd78001ff; valaddr_reg:x3; val_offset:104199*0 + 3*271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 104199*0 + 3*271*FLEN/8, x4, x1, x2)

inst_34734:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x310f69 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0xaf and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f310f69; op2val:0x80000000;
op3val:0xd78003ff; valaddr_reg:x3; val_offset:104202*0 + 3*271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 104202*0 + 3*271*FLEN/8, x4, x1, x2)

inst_34735:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x310f69 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0xaf and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f310f69; op2val:0x80000000;
op3val:0xd78007ff; valaddr_reg:x3; val_offset:104205*0 + 3*271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 104205*0 + 3*271*FLEN/8, x4, x1, x2)

inst_34736:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x310f69 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0xaf and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f310f69; op2val:0x80000000;
op3val:0xd7800fff; valaddr_reg:x3; val_offset:104208*0 + 3*271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 104208*0 + 3*271*FLEN/8, x4, x1, x2)

inst_34737:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x310f69 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0xaf and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f310f69; op2val:0x80000000;
op3val:0xd7801fff; valaddr_reg:x3; val_offset:104211*0 + 3*271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 104211*0 + 3*271*FLEN/8, x4, x1, x2)

inst_34738:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x310f69 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0xaf and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f310f69; op2val:0x80000000;
op3val:0xd7803fff; valaddr_reg:x3; val_offset:104214*0 + 3*271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 104214*0 + 3*271*FLEN/8, x4, x1, x2)

inst_34739:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x310f69 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0xaf and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f310f69; op2val:0x80000000;
op3val:0xd7807fff; valaddr_reg:x3; val_offset:104217*0 + 3*271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 104217*0 + 3*271*FLEN/8, x4, x1, x2)

inst_34740:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x310f69 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0xaf and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f310f69; op2val:0x80000000;
op3val:0xd780ffff; valaddr_reg:x3; val_offset:104220*0 + 3*271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 104220*0 + 3*271*FLEN/8, x4, x1, x2)

inst_34741:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x310f69 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0xaf and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f310f69; op2val:0x80000000;
op3val:0xd781ffff; valaddr_reg:x3; val_offset:104223*0 + 3*271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 104223*0 + 3*271*FLEN/8, x4, x1, x2)

inst_34742:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x310f69 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0xaf and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f310f69; op2val:0x80000000;
op3val:0xd783ffff; valaddr_reg:x3; val_offset:104226*0 + 3*271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 104226*0 + 3*271*FLEN/8, x4, x1, x2)

inst_34743:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x310f69 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0xaf and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f310f69; op2val:0x80000000;
op3val:0xd787ffff; valaddr_reg:x3; val_offset:104229*0 + 3*271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 104229*0 + 3*271*FLEN/8, x4, x1, x2)

inst_34744:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x310f69 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0xaf and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f310f69; op2val:0x80000000;
op3val:0xd78fffff; valaddr_reg:x3; val_offset:104232*0 + 3*271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 104232*0 + 3*271*FLEN/8, x4, x1, x2)

inst_34745:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x310f69 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0xaf and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f310f69; op2val:0x80000000;
op3val:0xd79fffff; valaddr_reg:x3; val_offset:104235*0 + 3*271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 104235*0 + 3*271*FLEN/8, x4, x1, x2)

inst_34746:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x310f69 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0xaf and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f310f69; op2val:0x80000000;
op3val:0xd7bfffff; valaddr_reg:x3; val_offset:104238*0 + 3*271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 104238*0 + 3*271*FLEN/8, x4, x1, x2)

inst_34747:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x310f69 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0xaf and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f310f69; op2val:0x80000000;
op3val:0xd7c00000; valaddr_reg:x3; val_offset:104241*0 + 3*271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 104241*0 + 3*271*FLEN/8, x4, x1, x2)

inst_34748:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x310f69 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0xaf and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f310f69; op2val:0x80000000;
op3val:0xd7e00000; valaddr_reg:x3; val_offset:104244*0 + 3*271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 104244*0 + 3*271*FLEN/8, x4, x1, x2)

inst_34749:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x310f69 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0xaf and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f310f69; op2val:0x80000000;
op3val:0xd7f00000; valaddr_reg:x3; val_offset:104247*0 + 3*271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 104247*0 + 3*271*FLEN/8, x4, x1, x2)

inst_34750:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x310f69 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0xaf and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f310f69; op2val:0x80000000;
op3val:0xd7f80000; valaddr_reg:x3; val_offset:104250*0 + 3*271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 104250*0 + 3*271*FLEN/8, x4, x1, x2)

inst_34751:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x310f69 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0xaf and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f310f69; op2val:0x80000000;
op3val:0xd7fc0000; valaddr_reg:x3; val_offset:104253*0 + 3*271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 104253*0 + 3*271*FLEN/8, x4, x1, x2)

inst_34752:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x310f69 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0xaf and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f310f69; op2val:0x80000000;
op3val:0xd7fe0000; valaddr_reg:x3; val_offset:104256*0 + 3*271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 104256*0 + 3*271*FLEN/8, x4, x1, x2)

inst_34753:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x310f69 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0xaf and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f310f69; op2val:0x80000000;
op3val:0xd7ff0000; valaddr_reg:x3; val_offset:104259*0 + 3*271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 104259*0 + 3*271*FLEN/8, x4, x1, x2)

inst_34754:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x310f69 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0xaf and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f310f69; op2val:0x80000000;
op3val:0xd7ff8000; valaddr_reg:x3; val_offset:104262*0 + 3*271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 104262*0 + 3*271*FLEN/8, x4, x1, x2)

inst_34755:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x310f69 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0xaf and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f310f69; op2val:0x80000000;
op3val:0xd7ffc000; valaddr_reg:x3; val_offset:104265*0 + 3*271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 104265*0 + 3*271*FLEN/8, x4, x1, x2)

inst_34756:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x310f69 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0xaf and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f310f69; op2val:0x80000000;
op3val:0xd7ffe000; valaddr_reg:x3; val_offset:104268*0 + 3*271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 104268*0 + 3*271*FLEN/8, x4, x1, x2)

inst_34757:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x310f69 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0xaf and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f310f69; op2val:0x80000000;
op3val:0xd7fff000; valaddr_reg:x3; val_offset:104271*0 + 3*271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 104271*0 + 3*271*FLEN/8, x4, x1, x2)

inst_34758:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x310f69 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0xaf and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f310f69; op2val:0x80000000;
op3val:0xd7fff800; valaddr_reg:x3; val_offset:104274*0 + 3*271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 104274*0 + 3*271*FLEN/8, x4, x1, x2)

inst_34759:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x310f69 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0xaf and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f310f69; op2val:0x80000000;
op3val:0xd7fffc00; valaddr_reg:x3; val_offset:104277*0 + 3*271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 104277*0 + 3*271*FLEN/8, x4, x1, x2)

inst_34760:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x310f69 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0xaf and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f310f69; op2val:0x80000000;
op3val:0xd7fffe00; valaddr_reg:x3; val_offset:104280*0 + 3*271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 104280*0 + 3*271*FLEN/8, x4, x1, x2)

inst_34761:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x310f69 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0xaf and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f310f69; op2val:0x80000000;
op3val:0xd7ffff00; valaddr_reg:x3; val_offset:104283*0 + 3*271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 104283*0 + 3*271*FLEN/8, x4, x1, x2)

inst_34762:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x310f69 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0xaf and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f310f69; op2val:0x80000000;
op3val:0xd7ffff80; valaddr_reg:x3; val_offset:104286*0 + 3*271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 104286*0 + 3*271*FLEN/8, x4, x1, x2)

inst_34763:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x310f69 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0xaf and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f310f69; op2val:0x80000000;
op3val:0xd7ffffc0; valaddr_reg:x3; val_offset:104289*0 + 3*271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 104289*0 + 3*271*FLEN/8, x4, x1, x2)

inst_34764:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x310f69 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0xaf and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f310f69; op2val:0x80000000;
op3val:0xd7ffffe0; valaddr_reg:x3; val_offset:104292*0 + 3*271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 104292*0 + 3*271*FLEN/8, x4, x1, x2)

inst_34765:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x310f69 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0xaf and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f310f69; op2val:0x80000000;
op3val:0xd7fffff0; valaddr_reg:x3; val_offset:104295*0 + 3*271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 104295*0 + 3*271*FLEN/8, x4, x1, x2)

inst_34766:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x310f69 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0xaf and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f310f69; op2val:0x80000000;
op3val:0xd7fffff8; valaddr_reg:x3; val_offset:104298*0 + 3*271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 104298*0 + 3*271*FLEN/8, x4, x1, x2)

inst_34767:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x310f69 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0xaf and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f310f69; op2val:0x80000000;
op3val:0xd7fffffc; valaddr_reg:x3; val_offset:104301*0 + 3*271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 104301*0 + 3*271*FLEN/8, x4, x1, x2)

inst_34768:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x310f69 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0xaf and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f310f69; op2val:0x80000000;
op3val:0xd7fffffe; valaddr_reg:x3; val_offset:104304*0 + 3*271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 104304*0 + 3*271*FLEN/8, x4, x1, x2)

inst_34769:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x310f69 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0xaf and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f310f69; op2val:0x80000000;
op3val:0xd7ffffff; valaddr_reg:x3; val_offset:104307*0 + 3*271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 104307*0 + 3*271*FLEN/8, x4, x1, x2)

inst_34770:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x317793 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f317793; op2val:0x0;
op3val:0x800001; valaddr_reg:x3; val_offset:104310*0 + 3*271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 104310*0 + 3*271*FLEN/8, x4, x1, x2)

inst_34771:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x317793 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f317793; op2val:0x0;
op3val:0x800003; valaddr_reg:x3; val_offset:104313*0 + 3*271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 104313*0 + 3*271*FLEN/8, x4, x1, x2)

inst_34772:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x317793 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f317793; op2val:0x0;
op3val:0x800007; valaddr_reg:x3; val_offset:104316*0 + 3*271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 104316*0 + 3*271*FLEN/8, x4, x1, x2)

inst_34773:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x317793 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f317793; op2val:0x0;
op3val:0x999999; valaddr_reg:x3; val_offset:104319*0 + 3*271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 104319*0 + 3*271*FLEN/8, x4, x1, x2)

inst_34774:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x317793 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f317793; op2val:0x0;
op3val:0xa49249; valaddr_reg:x3; val_offset:104322*0 + 3*271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 104322*0 + 3*271*FLEN/8, x4, x1, x2)

inst_34775:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x317793 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f317793; op2val:0x0;
op3val:0xb33333; valaddr_reg:x3; val_offset:104325*0 + 3*271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 104325*0 + 3*271*FLEN/8, x4, x1, x2)

inst_34776:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x317793 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f317793; op2val:0x0;
op3val:0xb6db6d; valaddr_reg:x3; val_offset:104328*0 + 3*271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 104328*0 + 3*271*FLEN/8, x4, x1, x2)

inst_34777:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x317793 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f317793; op2val:0x0;
op3val:0xbbbbbb; valaddr_reg:x3; val_offset:104331*0 + 3*271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 104331*0 + 3*271*FLEN/8, x4, x1, x2)

inst_34778:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x317793 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f317793; op2val:0x0;
op3val:0xc44444; valaddr_reg:x3; val_offset:104334*0 + 3*271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 104334*0 + 3*271*FLEN/8, x4, x1, x2)

inst_34779:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x317793 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f317793; op2val:0x0;
op3val:0xcccccc; valaddr_reg:x3; val_offset:104337*0 + 3*271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 104337*0 + 3*271*FLEN/8, x4, x1, x2)

inst_34780:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x317793 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f317793; op2val:0x0;
op3val:0xdb6db6; valaddr_reg:x3; val_offset:104340*0 + 3*271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 104340*0 + 3*271*FLEN/8, x4, x1, x2)

inst_34781:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x317793 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f317793; op2val:0x0;
op3val:0xe66666; valaddr_reg:x3; val_offset:104343*0 + 3*271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 104343*0 + 3*271*FLEN/8, x4, x1, x2)

inst_34782:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x317793 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f317793; op2val:0x0;
op3val:0xedb6db; valaddr_reg:x3; val_offset:104346*0 + 3*271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 104346*0 + 3*271*FLEN/8, x4, x1, x2)

inst_34783:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x317793 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f317793; op2val:0x0;
op3val:0xfffff8; valaddr_reg:x3; val_offset:104349*0 + 3*271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 104349*0 + 3*271*FLEN/8, x4, x1, x2)

inst_34784:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x317793 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f317793; op2val:0x0;
op3val:0xfffffc; valaddr_reg:x3; val_offset:104352*0 + 3*271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 104352*0 + 3*271*FLEN/8, x4, x1, x2)

inst_34785:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x317793 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f317793; op2val:0x0;
op3val:0xfffffe; valaddr_reg:x3; val_offset:104355*0 + 3*271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 104355*0 + 3*271*FLEN/8, x4, x1, x2)

inst_34786:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x317793 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f317793; op2val:0x0;
op3val:0xe800000; valaddr_reg:x3; val_offset:104358*0 + 3*271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 104358*0 + 3*271*FLEN/8, x4, x1, x2)

inst_34787:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x317793 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f317793; op2val:0x0;
op3val:0xe800001; valaddr_reg:x3; val_offset:104361*0 + 3*271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 104361*0 + 3*271*FLEN/8, x4, x1, x2)

inst_34788:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x317793 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f317793; op2val:0x0;
op3val:0xe800003; valaddr_reg:x3; val_offset:104364*0 + 3*271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 104364*0 + 3*271*FLEN/8, x4, x1, x2)

inst_34789:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x317793 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f317793; op2val:0x0;
op3val:0xe800007; valaddr_reg:x3; val_offset:104367*0 + 3*271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 104367*0 + 3*271*FLEN/8, x4, x1, x2)

inst_34790:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x317793 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f317793; op2val:0x0;
op3val:0xe80000f; valaddr_reg:x3; val_offset:104370*0 + 3*271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 104370*0 + 3*271*FLEN/8, x4, x1, x2)

inst_34791:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x317793 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f317793; op2val:0x0;
op3val:0xe80001f; valaddr_reg:x3; val_offset:104373*0 + 3*271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 104373*0 + 3*271*FLEN/8, x4, x1, x2)

inst_34792:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x317793 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f317793; op2val:0x0;
op3val:0xe80003f; valaddr_reg:x3; val_offset:104376*0 + 3*271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 104376*0 + 3*271*FLEN/8, x4, x1, x2)

inst_34793:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x317793 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f317793; op2val:0x0;
op3val:0xe80007f; valaddr_reg:x3; val_offset:104379*0 + 3*271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 104379*0 + 3*271*FLEN/8, x4, x1, x2)

inst_34794:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x317793 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f317793; op2val:0x0;
op3val:0xe8000ff; valaddr_reg:x3; val_offset:104382*0 + 3*271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 104382*0 + 3*271*FLEN/8, x4, x1, x2)

inst_34795:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x317793 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f317793; op2val:0x0;
op3val:0xe8001ff; valaddr_reg:x3; val_offset:104385*0 + 3*271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 104385*0 + 3*271*FLEN/8, x4, x1, x2)

inst_34796:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x317793 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f317793; op2val:0x0;
op3val:0xe8003ff; valaddr_reg:x3; val_offset:104388*0 + 3*271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 104388*0 + 3*271*FLEN/8, x4, x1, x2)

inst_34797:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x317793 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f317793; op2val:0x0;
op3val:0xe8007ff; valaddr_reg:x3; val_offset:104391*0 + 3*271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 104391*0 + 3*271*FLEN/8, x4, x1, x2)

inst_34798:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x317793 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f317793; op2val:0x0;
op3val:0xe800fff; valaddr_reg:x3; val_offset:104394*0 + 3*271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 104394*0 + 3*271*FLEN/8, x4, x1, x2)

inst_34799:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x317793 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f317793; op2val:0x0;
op3val:0xe801fff; valaddr_reg:x3; val_offset:104397*0 + 3*271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 104397*0 + 3*271*FLEN/8, x4, x1, x2)

inst_34800:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x317793 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f317793; op2val:0x0;
op3val:0xe803fff; valaddr_reg:x3; val_offset:104400*0 + 3*271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 104400*0 + 3*271*FLEN/8, x4, x1, x2)

inst_34801:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x317793 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f317793; op2val:0x0;
op3val:0xe807fff; valaddr_reg:x3; val_offset:104403*0 + 3*271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 104403*0 + 3*271*FLEN/8, x4, x1, x2)

inst_34802:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x317793 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f317793; op2val:0x0;
op3val:0xe80ffff; valaddr_reg:x3; val_offset:104406*0 + 3*271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 104406*0 + 3*271*FLEN/8, x4, x1, x2)

inst_34803:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x317793 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f317793; op2val:0x0;
op3val:0xe81ffff; valaddr_reg:x3; val_offset:104409*0 + 3*271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 104409*0 + 3*271*FLEN/8, x4, x1, x2)

inst_34804:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x317793 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f317793; op2val:0x0;
op3val:0xe83ffff; valaddr_reg:x3; val_offset:104412*0 + 3*271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 104412*0 + 3*271*FLEN/8, x4, x1, x2)

inst_34805:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x317793 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f317793; op2val:0x0;
op3val:0xe87ffff; valaddr_reg:x3; val_offset:104415*0 + 3*271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 104415*0 + 3*271*FLEN/8, x4, x1, x2)

inst_34806:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x317793 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f317793; op2val:0x0;
op3val:0xe8fffff; valaddr_reg:x3; val_offset:104418*0 + 3*271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 104418*0 + 3*271*FLEN/8, x4, x1, x2)

inst_34807:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x317793 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f317793; op2val:0x0;
op3val:0xe9fffff; valaddr_reg:x3; val_offset:104421*0 + 3*271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 104421*0 + 3*271*FLEN/8, x4, x1, x2)

inst_34808:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x317793 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f317793; op2val:0x0;
op3val:0xebfffff; valaddr_reg:x3; val_offset:104424*0 + 3*271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 104424*0 + 3*271*FLEN/8, x4, x1, x2)

inst_34809:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x317793 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f317793; op2val:0x0;
op3val:0xec00000; valaddr_reg:x3; val_offset:104427*0 + 3*271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 104427*0 + 3*271*FLEN/8, x4, x1, x2)

inst_34810:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x317793 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f317793; op2val:0x0;
op3val:0xee00000; valaddr_reg:x3; val_offset:104430*0 + 3*271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 104430*0 + 3*271*FLEN/8, x4, x1, x2)

inst_34811:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x317793 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f317793; op2val:0x0;
op3val:0xef00000; valaddr_reg:x3; val_offset:104433*0 + 3*271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 104433*0 + 3*271*FLEN/8, x4, x1, x2)

inst_34812:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x317793 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f317793; op2val:0x0;
op3val:0xef80000; valaddr_reg:x3; val_offset:104436*0 + 3*271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 104436*0 + 3*271*FLEN/8, x4, x1, x2)

inst_34813:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x317793 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f317793; op2val:0x0;
op3val:0xefc0000; valaddr_reg:x3; val_offset:104439*0 + 3*271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 104439*0 + 3*271*FLEN/8, x4, x1, x2)

inst_34814:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x317793 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f317793; op2val:0x0;
op3val:0xefe0000; valaddr_reg:x3; val_offset:104442*0 + 3*271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 104442*0 + 3*271*FLEN/8, x4, x1, x2)

inst_34815:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x317793 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f317793; op2val:0x0;
op3val:0xeff0000; valaddr_reg:x3; val_offset:104445*0 + 3*271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 104445*0 + 3*271*FLEN/8, x4, x1, x2)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(2133914279,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2339897344,32,FLEN)
NAN_BOXED(2133914279,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2340159488,32,FLEN)
NAN_BOXED(2133914279,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2340290560,32,FLEN)
NAN_BOXED(2133914279,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2340356096,32,FLEN)
NAN_BOXED(2133914279,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2340388864,32,FLEN)
NAN_BOXED(2133914279,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2340405248,32,FLEN)
NAN_BOXED(2133914279,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2340413440,32,FLEN)
NAN_BOXED(2133914279,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2340417536,32,FLEN)
NAN_BOXED(2133914279,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2340419584,32,FLEN)
NAN_BOXED(2133914279,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2340420608,32,FLEN)
NAN_BOXED(2133914279,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2340421120,32,FLEN)
NAN_BOXED(2133914279,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2340421376,32,FLEN)
NAN_BOXED(2133914279,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2340421504,32,FLEN)
NAN_BOXED(2133914279,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2340421568,32,FLEN)
NAN_BOXED(2133914279,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2340421600,32,FLEN)
NAN_BOXED(2133914279,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2340421616,32,FLEN)
NAN_BOXED(2133914279,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2340421624,32,FLEN)
NAN_BOXED(2133914279,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2340421628,32,FLEN)
NAN_BOXED(2133914279,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2340421630,32,FLEN)
NAN_BOXED(2133914279,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2340421631,32,FLEN)
NAN_BOXED(2133921641,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483649,32,FLEN)
NAN_BOXED(2133921641,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483651,32,FLEN)
NAN_BOXED(2133921641,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483655,32,FLEN)
NAN_BOXED(2133921641,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2149161369,32,FLEN)
NAN_BOXED(2133921641,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2149880393,32,FLEN)
NAN_BOXED(2133921641,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2150839091,32,FLEN)
NAN_BOXED(2133921641,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151078765,32,FLEN)
NAN_BOXED(2133921641,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151398331,32,FLEN)
NAN_BOXED(2133921641,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151957572,32,FLEN)
NAN_BOXED(2133921641,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2152516812,32,FLEN)
NAN_BOXED(2133921641,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2153475510,32,FLEN)
NAN_BOXED(2133921641,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2154194534,32,FLEN)
NAN_BOXED(2133921641,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2154673883,32,FLEN)
NAN_BOXED(2133921641,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872248,32,FLEN)
NAN_BOXED(2133921641,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872252,32,FLEN)
NAN_BOXED(2133921641,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872254,32,FLEN)
NAN_BOXED(2133921641,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(3615490048,32,FLEN)
NAN_BOXED(2133921641,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(3615490049,32,FLEN)
NAN_BOXED(2133921641,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(3615490051,32,FLEN)
NAN_BOXED(2133921641,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(3615490055,32,FLEN)
NAN_BOXED(2133921641,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(3615490063,32,FLEN)
NAN_BOXED(2133921641,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(3615490079,32,FLEN)
NAN_BOXED(2133921641,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(3615490111,32,FLEN)
NAN_BOXED(2133921641,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(3615490175,32,FLEN)
NAN_BOXED(2133921641,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(3615490303,32,FLEN)
NAN_BOXED(2133921641,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(3615490559,32,FLEN)
NAN_BOXED(2133921641,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(3615491071,32,FLEN)
NAN_BOXED(2133921641,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(3615492095,32,FLEN)
NAN_BOXED(2133921641,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(3615494143,32,FLEN)
NAN_BOXED(2133921641,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(3615498239,32,FLEN)
NAN_BOXED(2133921641,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(3615506431,32,FLEN)
NAN_BOXED(2133921641,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(3615522815,32,FLEN)
NAN_BOXED(2133921641,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(3615555583,32,FLEN)
NAN_BOXED(2133921641,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(3615621119,32,FLEN)
NAN_BOXED(2133921641,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(3615752191,32,FLEN)
NAN_BOXED(2133921641,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(3616014335,32,FLEN)
NAN_BOXED(2133921641,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(3616538623,32,FLEN)
NAN_BOXED(2133921641,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(3617587199,32,FLEN)
NAN_BOXED(2133921641,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(3619684351,32,FLEN)
NAN_BOXED(2133921641,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(3619684352,32,FLEN)
NAN_BOXED(2133921641,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(3621781504,32,FLEN)
NAN_BOXED(2133921641,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(3622830080,32,FLEN)
NAN_BOXED(2133921641,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(3623354368,32,FLEN)
NAN_BOXED(2133921641,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(3623616512,32,FLEN)
NAN_BOXED(2133921641,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(3623747584,32,FLEN)
NAN_BOXED(2133921641,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(3623813120,32,FLEN)
NAN_BOXED(2133921641,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(3623845888,32,FLEN)
NAN_BOXED(2133921641,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(3623862272,32,FLEN)
NAN_BOXED(2133921641,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(3623870464,32,FLEN)
NAN_BOXED(2133921641,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(3623874560,32,FLEN)
NAN_BOXED(2133921641,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(3623876608,32,FLEN)
NAN_BOXED(2133921641,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(3623877632,32,FLEN)
NAN_BOXED(2133921641,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(3623878144,32,FLEN)
NAN_BOXED(2133921641,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(3623878400,32,FLEN)
NAN_BOXED(2133921641,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(3623878528,32,FLEN)
NAN_BOXED(2133921641,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(3623878592,32,FLEN)
NAN_BOXED(2133921641,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(3623878624,32,FLEN)
NAN_BOXED(2133921641,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(3623878640,32,FLEN)
NAN_BOXED(2133921641,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(3623878648,32,FLEN)
NAN_BOXED(2133921641,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(3623878652,32,FLEN)
NAN_BOXED(2133921641,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(3623878654,32,FLEN)
NAN_BOXED(2133921641,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(3623878655,32,FLEN)
NAN_BOXED(2133948307,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388609,32,FLEN)
NAN_BOXED(2133948307,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388611,32,FLEN)
NAN_BOXED(2133948307,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388615,32,FLEN)
NAN_BOXED(2133948307,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(10066329,32,FLEN)
NAN_BOXED(2133948307,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(10785353,32,FLEN)
NAN_BOXED(2133948307,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(11744051,32,FLEN)
NAN_BOXED(2133948307,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(11983725,32,FLEN)
NAN_BOXED(2133948307,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(12303291,32,FLEN)
NAN_BOXED(2133948307,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(12862532,32,FLEN)
NAN_BOXED(2133948307,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(13421772,32,FLEN)
NAN_BOXED(2133948307,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(14380470,32,FLEN)
NAN_BOXED(2133948307,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(15099494,32,FLEN)
NAN_BOXED(2133948307,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(15578843,32,FLEN)
NAN_BOXED(2133948307,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16777208,32,FLEN)
NAN_BOXED(2133948307,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16777212,32,FLEN)
NAN_BOXED(2133948307,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16777214,32,FLEN)
NAN_BOXED(2133948307,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(243269632,32,FLEN)
NAN_BOXED(2133948307,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(243269633,32,FLEN)
NAN_BOXED(2133948307,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(243269635,32,FLEN)
NAN_BOXED(2133948307,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(243269639,32,FLEN)
NAN_BOXED(2133948307,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(243269647,32,FLEN)
NAN_BOXED(2133948307,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(243269663,32,FLEN)
NAN_BOXED(2133948307,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(243269695,32,FLEN)
NAN_BOXED(2133948307,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(243269759,32,FLEN)
NAN_BOXED(2133948307,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(243269887,32,FLEN)
NAN_BOXED(2133948307,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(243270143,32,FLEN)
NAN_BOXED(2133948307,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(243270655,32,FLEN)
NAN_BOXED(2133948307,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(243271679,32,FLEN)
NAN_BOXED(2133948307,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(243273727,32,FLEN)
NAN_BOXED(2133948307,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(243277823,32,FLEN)
NAN_BOXED(2133948307,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(243286015,32,FLEN)
NAN_BOXED(2133948307,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(243302399,32,FLEN)
NAN_BOXED(2133948307,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(243335167,32,FLEN)
NAN_BOXED(2133948307,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(243400703,32,FLEN)
NAN_BOXED(2133948307,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(243531775,32,FLEN)
NAN_BOXED(2133948307,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(243793919,32,FLEN)
NAN_BOXED(2133948307,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(244318207,32,FLEN)
NAN_BOXED(2133948307,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(245366783,32,FLEN)
NAN_BOXED(2133948307,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(247463935,32,FLEN)
NAN_BOXED(2133948307,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(247463936,32,FLEN)
NAN_BOXED(2133948307,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(249561088,32,FLEN)
NAN_BOXED(2133948307,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(250609664,32,FLEN)
NAN_BOXED(2133948307,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(251133952,32,FLEN)
NAN_BOXED(2133948307,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(251396096,32,FLEN)
NAN_BOXED(2133948307,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(251527168,32,FLEN)
NAN_BOXED(2133948307,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(251592704,32,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;


signature_x1_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


#ifdef rvtest_mtrap_routine

tsig_begin_canary:
CANARY;
tsig_begin_canary:
CANARY;
mtrap_sigptr:
    .fill 64*(XLEN/32),4,0xdeadbeef
tsig_end_canary:
CANARY;
tsig_end_canary:
CANARY;

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif

sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
