Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Feb 18 17:29:32 2026
| Host         : JakesXPS13 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab2_timing_summary_routed.rpt -pb lab2_timing_summary_routed.pb -rpx lab2_timing_summary_routed.rpx -warn_on_violation
| Design       : lab2
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                        Violations  
---------  ----------------  -------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                        174         
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin          2           
XDCC-2     Warning           Scoped Non-Timing constraint/property overwritten  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (174)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (551)
5. checking no_input_delay (11)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (174)
--------------------------
 There are 174 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (551)
--------------------------------------------------
 There are 551 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.760        0.000                      0                  382        0.109        0.000                      0                  382        3.000        0.000                       0                   238  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                          ------------         ----------      --------------
datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1      {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_1                                           {0.000 40.687}       81.375          12.289          
  clk_out2_clk_wiz_1                                           {0.000 10.000}       20.000          50.000          
  clkfbout_clk_wiz_1                                           {0.000 5.000}        10.000          100.000         
datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0                                           {0.000 20.000}       40.000          25.000          
  clk_out2_clk_wiz_0                                           {0.000 4.000}        8.000           125.000         
  clkfbout_clk_wiz_0                                           {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1                                                                                                                                                        3.000        0.000                       0                     1  
  clk_out1_clk_wiz_1                                                                                                                                                                                            79.220        0.000                       0                     2  
  clk_out2_clk_wiz_1                                                14.410        0.000                      0                  207        0.109        0.000                      0                  207        9.500        0.000                       0                   117  
  clkfbout_clk_wiz_1                                                                                                                                                                                             7.845        0.000                       0                     3  
datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                                                25.969        0.000                      0                  116        0.128        0.000                      0                  116       19.500        0.000                       0                    65  
  clk_out2_clk_wiz_0                                                 3.760        0.000                      0                   53        0.175        0.000                      0                   53        3.500        0.000                       0                    46  
  clkfbout_clk_wiz_0                                                                                                                                                                                             7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0  clk_out2_clk_wiz_0        4.329        0.000                      0                   30        0.133        0.000                      0                   30  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clk_out1_clk_wiz_1                      
(none)              clk_out2_clk_wiz_0                      
(none)              clk_out2_clk_wiz_1                      
(none)              clkfbout_clk_wiz_0                      
(none)              clkfbout_clk_wiz_1                      
(none)                                  clk_out1_clk_wiz_0  
(none)                                  clk_out2_clk_wiz_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
  To Clock:  datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       79.220ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_1
Waveform(ns):       { 0.000 40.688 }
Period(ns):         81.375
Sources:            { datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         81.375      79.220     BUFGCTRL_X0Y1    datapath/Audio_Codec/audiocodec_master_clock/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         81.375      80.126     MMCME2_ADV_X0Y2  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       81.375      131.985    MMCME2_ADV_X0Y2  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_1
  To Clock:  clk_out2_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack       14.410ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.410ns  (required time - arrival time)
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.272ns  (logic 1.416ns (26.859%)  route 3.856ns (73.141%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.702ns = ( 21.702 - 20.000 ) 
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.761     1.761    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.701    -1.939 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.843    -0.096    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.825     1.825    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X160Y115       FDSE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y115       FDSE (Prop_fdse_C_Q)         0.456     2.281 f  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[0]/Q
                         net (fo=7, routed)           0.719     3.000    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[0]
    SLICE_X161Y115       LUT6 (Prop_lut6_I2_O)        0.124     3.124 f  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_4/O
                         net (fo=2, routed)           0.797     3.921    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_4_n_0
    SLICE_X161Y116       LUT2 (Prop_lut2_I0_O)        0.152     4.073 f  datapath/Audio_Codec/initialize_audio/twi_controller/subState[1]_i_2/O
                         net (fo=10, routed)          0.837     4.910    datapath/Audio_Codec/initialize_audio/twi_controller/subState[1]_i_2_n_0
    SLICE_X161Y118       LUT3 (Prop_lut3_I2_O)        0.352     5.262 f  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte[7]_i_4/O
                         net (fo=3, routed)           0.973     6.235    datapath/Audio_Codec/initialize_audio/twi_controller/dataByte[7]_i_4_n_0
    SLICE_X162Y119       LUT6 (Prop_lut6_I1_O)        0.332     6.567 r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.531     7.097    datapath/Audio_Codec/initialize_audio/twi_controller/dataByte[7]_i_1_n_0
    SLICE_X163Y120       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.643    21.643    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.494    18.149 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    19.909    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.702    21.702    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X163Y120       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[1]/C
                         clock pessimism              0.094    21.796    
                         clock uncertainty           -0.084    21.713    
    SLICE_X163Y120       FDRE (Setup_fdre_C_CE)      -0.205    21.508    datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[1]
  -------------------------------------------------------------------
                         required time                         21.508    
                         arrival time                          -7.097    
  -------------------------------------------------------------------
                         slack                                 14.410    

Slack (MET) :             14.410ns  (required time - arrival time)
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.272ns  (logic 1.416ns (26.859%)  route 3.856ns (73.141%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.702ns = ( 21.702 - 20.000 ) 
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.761     1.761    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.701    -1.939 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.843    -0.096    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.825     1.825    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X160Y115       FDSE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y115       FDSE (Prop_fdse_C_Q)         0.456     2.281 f  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[0]/Q
                         net (fo=7, routed)           0.719     3.000    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[0]
    SLICE_X161Y115       LUT6 (Prop_lut6_I2_O)        0.124     3.124 f  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_4/O
                         net (fo=2, routed)           0.797     3.921    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_4_n_0
    SLICE_X161Y116       LUT2 (Prop_lut2_I0_O)        0.152     4.073 f  datapath/Audio_Codec/initialize_audio/twi_controller/subState[1]_i_2/O
                         net (fo=10, routed)          0.837     4.910    datapath/Audio_Codec/initialize_audio/twi_controller/subState[1]_i_2_n_0
    SLICE_X161Y118       LUT3 (Prop_lut3_I2_O)        0.352     5.262 f  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte[7]_i_4/O
                         net (fo=3, routed)           0.973     6.235    datapath/Audio_Codec/initialize_audio/twi_controller/dataByte[7]_i_4_n_0
    SLICE_X162Y119       LUT6 (Prop_lut6_I1_O)        0.332     6.567 r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.531     7.097    datapath/Audio_Codec/initialize_audio/twi_controller/dataByte[7]_i_1_n_0
    SLICE_X163Y120       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.643    21.643    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.494    18.149 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    19.909    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.702    21.702    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X163Y120       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[2]/C
                         clock pessimism              0.094    21.796    
                         clock uncertainty           -0.084    21.713    
    SLICE_X163Y120       FDRE (Setup_fdre_C_CE)      -0.205    21.508    datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[2]
  -------------------------------------------------------------------
                         required time                         21.508    
                         arrival time                          -7.097    
  -------------------------------------------------------------------
                         slack                                 14.410    

Slack (MET) :             14.410ns  (required time - arrival time)
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.272ns  (logic 1.416ns (26.859%)  route 3.856ns (73.141%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.702ns = ( 21.702 - 20.000 ) 
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.761     1.761    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.701    -1.939 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.843    -0.096    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.825     1.825    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X160Y115       FDSE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y115       FDSE (Prop_fdse_C_Q)         0.456     2.281 f  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[0]/Q
                         net (fo=7, routed)           0.719     3.000    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[0]
    SLICE_X161Y115       LUT6 (Prop_lut6_I2_O)        0.124     3.124 f  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_4/O
                         net (fo=2, routed)           0.797     3.921    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_4_n_0
    SLICE_X161Y116       LUT2 (Prop_lut2_I0_O)        0.152     4.073 f  datapath/Audio_Codec/initialize_audio/twi_controller/subState[1]_i_2/O
                         net (fo=10, routed)          0.837     4.910    datapath/Audio_Codec/initialize_audio/twi_controller/subState[1]_i_2_n_0
    SLICE_X161Y118       LUT3 (Prop_lut3_I2_O)        0.352     5.262 f  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte[7]_i_4/O
                         net (fo=3, routed)           0.973     6.235    datapath/Audio_Codec/initialize_audio/twi_controller/dataByte[7]_i_4_n_0
    SLICE_X162Y119       LUT6 (Prop_lut6_I1_O)        0.332     6.567 r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.531     7.097    datapath/Audio_Codec/initialize_audio/twi_controller/dataByte[7]_i_1_n_0
    SLICE_X163Y120       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.643    21.643    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.494    18.149 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    19.909    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.702    21.702    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X163Y120       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[3]/C
                         clock pessimism              0.094    21.796    
                         clock uncertainty           -0.084    21.713    
    SLICE_X163Y120       FDRE (Setup_fdre_C_CE)      -0.205    21.508    datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[3]
  -------------------------------------------------------------------
                         required time                         21.508    
                         arrival time                          -7.097    
  -------------------------------------------------------------------
                         slack                                 14.410    

Slack (MET) :             14.480ns  (required time - arrival time)
  Source:                 datapath/Audio_Codec/initialize_audio/delaycnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/initA_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.193ns  (logic 1.138ns (21.914%)  route 4.055ns (78.086%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.698ns = ( 21.698 - 20.000 ) 
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.761     1.761    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.701    -1.939 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.843    -0.096    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.816     1.816    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X158Y121       FDRE                                         r  datapath/Audio_Codec/initialize_audio/delaycnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y121       FDRE (Prop_fdre_C_Q)         0.518     2.334 f  datapath/Audio_Codec/initialize_audio/delaycnt_reg[20]/Q
                         net (fo=3, routed)           0.821     3.156    datapath/Audio_Codec/initialize_audio/delaycnt[20]
    SLICE_X159Y122       LUT4 (Prop_lut4_I1_O)        0.124     3.280 f  datapath/Audio_Codec/initialize_audio/state[3]_i_13/O
                         net (fo=1, routed)           0.550     3.830    datapath/Audio_Codec/initialize_audio/state[3]_i_13_n_0
    SLICE_X157Y121       LUT5 (Prop_lut5_I4_O)        0.124     3.954 f  datapath/Audio_Codec/initialize_audio/state[3]_i_9/O
                         net (fo=1, routed)           0.708     4.662    datapath/Audio_Codec/initialize_audio/state[3]_i_9_n_0
    SLICE_X159Y119       LUT4 (Prop_lut4_I3_O)        0.124     4.786 f  datapath/Audio_Codec/initialize_audio/state[3]_i_3/O
                         net (fo=4, routed)           0.842     5.628    datapath/Audio_Codec/initialize_audio/state[3]_i_3_n_0
    SLICE_X160Y120       LUT6 (Prop_lut6_I5_O)        0.124     5.752 r  datapath/Audio_Codec/initialize_audio/initA[6]_i_3/O
                         net (fo=1, routed)           0.420     6.172    datapath/Audio_Codec/initialize_audio/twi_controller/initA_reg[0]
    SLICE_X160Y121       LUT6 (Prop_lut6_I0_O)        0.124     6.296 r  datapath/Audio_Codec/initialize_audio/twi_controller/initA[6]_i_1/O
                         net (fo=7, routed)           0.714     7.009    datapath/Audio_Codec/initialize_audio/twi_controller_n_6
    SLICE_X160Y123       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initA_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.643    21.643    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.494    18.149 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    19.909    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.698    21.698    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X160Y123       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initA_reg[2]/C
                         clock pessimism              0.080    21.778    
                         clock uncertainty           -0.084    21.695    
    SLICE_X160Y123       FDRE (Setup_fdre_C_CE)      -0.205    21.490    datapath/Audio_Codec/initialize_audio/initA_reg[2]
  -------------------------------------------------------------------
                         required time                         21.490    
                         arrival time                          -7.009    
  -------------------------------------------------------------------
                         slack                                 14.480    

Slack (MET) :             14.480ns  (required time - arrival time)
  Source:                 datapath/Audio_Codec/initialize_audio/delaycnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/initA_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.193ns  (logic 1.138ns (21.914%)  route 4.055ns (78.086%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.698ns = ( 21.698 - 20.000 ) 
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.761     1.761    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.701    -1.939 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.843    -0.096    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.816     1.816    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X158Y121       FDRE                                         r  datapath/Audio_Codec/initialize_audio/delaycnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y121       FDRE (Prop_fdre_C_Q)         0.518     2.334 f  datapath/Audio_Codec/initialize_audio/delaycnt_reg[20]/Q
                         net (fo=3, routed)           0.821     3.156    datapath/Audio_Codec/initialize_audio/delaycnt[20]
    SLICE_X159Y122       LUT4 (Prop_lut4_I1_O)        0.124     3.280 f  datapath/Audio_Codec/initialize_audio/state[3]_i_13/O
                         net (fo=1, routed)           0.550     3.830    datapath/Audio_Codec/initialize_audio/state[3]_i_13_n_0
    SLICE_X157Y121       LUT5 (Prop_lut5_I4_O)        0.124     3.954 f  datapath/Audio_Codec/initialize_audio/state[3]_i_9/O
                         net (fo=1, routed)           0.708     4.662    datapath/Audio_Codec/initialize_audio/state[3]_i_9_n_0
    SLICE_X159Y119       LUT4 (Prop_lut4_I3_O)        0.124     4.786 f  datapath/Audio_Codec/initialize_audio/state[3]_i_3/O
                         net (fo=4, routed)           0.842     5.628    datapath/Audio_Codec/initialize_audio/state[3]_i_3_n_0
    SLICE_X160Y120       LUT6 (Prop_lut6_I5_O)        0.124     5.752 r  datapath/Audio_Codec/initialize_audio/initA[6]_i_3/O
                         net (fo=1, routed)           0.420     6.172    datapath/Audio_Codec/initialize_audio/twi_controller/initA_reg[0]
    SLICE_X160Y121       LUT6 (Prop_lut6_I0_O)        0.124     6.296 r  datapath/Audio_Codec/initialize_audio/twi_controller/initA[6]_i_1/O
                         net (fo=7, routed)           0.714     7.009    datapath/Audio_Codec/initialize_audio/twi_controller_n_6
    SLICE_X160Y123       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initA_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.643    21.643    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.494    18.149 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    19.909    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.698    21.698    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X160Y123       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initA_reg[3]/C
                         clock pessimism              0.080    21.778    
                         clock uncertainty           -0.084    21.695    
    SLICE_X160Y123       FDRE (Setup_fdre_C_CE)      -0.205    21.490    datapath/Audio_Codec/initialize_audio/initA_reg[3]
  -------------------------------------------------------------------
                         required time                         21.490    
                         arrival time                          -7.009    
  -------------------------------------------------------------------
                         slack                                 14.480    

Slack (MET) :             14.480ns  (required time - arrival time)
  Source:                 datapath/Audio_Codec/initialize_audio/delaycnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/initA_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.193ns  (logic 1.138ns (21.914%)  route 4.055ns (78.086%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.698ns = ( 21.698 - 20.000 ) 
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.761     1.761    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.701    -1.939 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.843    -0.096    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.816     1.816    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X158Y121       FDRE                                         r  datapath/Audio_Codec/initialize_audio/delaycnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y121       FDRE (Prop_fdre_C_Q)         0.518     2.334 f  datapath/Audio_Codec/initialize_audio/delaycnt_reg[20]/Q
                         net (fo=3, routed)           0.821     3.156    datapath/Audio_Codec/initialize_audio/delaycnt[20]
    SLICE_X159Y122       LUT4 (Prop_lut4_I1_O)        0.124     3.280 f  datapath/Audio_Codec/initialize_audio/state[3]_i_13/O
                         net (fo=1, routed)           0.550     3.830    datapath/Audio_Codec/initialize_audio/state[3]_i_13_n_0
    SLICE_X157Y121       LUT5 (Prop_lut5_I4_O)        0.124     3.954 f  datapath/Audio_Codec/initialize_audio/state[3]_i_9/O
                         net (fo=1, routed)           0.708     4.662    datapath/Audio_Codec/initialize_audio/state[3]_i_9_n_0
    SLICE_X159Y119       LUT4 (Prop_lut4_I3_O)        0.124     4.786 f  datapath/Audio_Codec/initialize_audio/state[3]_i_3/O
                         net (fo=4, routed)           0.842     5.628    datapath/Audio_Codec/initialize_audio/state[3]_i_3_n_0
    SLICE_X160Y120       LUT6 (Prop_lut6_I5_O)        0.124     5.752 r  datapath/Audio_Codec/initialize_audio/initA[6]_i_3/O
                         net (fo=1, routed)           0.420     6.172    datapath/Audio_Codec/initialize_audio/twi_controller/initA_reg[0]
    SLICE_X160Y121       LUT6 (Prop_lut6_I0_O)        0.124     6.296 r  datapath/Audio_Codec/initialize_audio/twi_controller/initA[6]_i_1/O
                         net (fo=7, routed)           0.714     7.009    datapath/Audio_Codec/initialize_audio/twi_controller_n_6
    SLICE_X160Y123       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initA_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.643    21.643    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.494    18.149 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    19.909    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.698    21.698    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X160Y123       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initA_reg[4]/C
                         clock pessimism              0.080    21.778    
                         clock uncertainty           -0.084    21.695    
    SLICE_X160Y123       FDRE (Setup_fdre_C_CE)      -0.205    21.490    datapath/Audio_Codec/initialize_audio/initA_reg[4]
  -------------------------------------------------------------------
                         required time                         21.490    
                         arrival time                          -7.009    
  -------------------------------------------------------------------
                         slack                                 14.480    

Slack (MET) :             14.480ns  (required time - arrival time)
  Source:                 datapath/Audio_Codec/initialize_audio/delaycnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/initA_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.193ns  (logic 1.138ns (21.914%)  route 4.055ns (78.086%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.698ns = ( 21.698 - 20.000 ) 
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.761     1.761    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.701    -1.939 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.843    -0.096    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.816     1.816    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X158Y121       FDRE                                         r  datapath/Audio_Codec/initialize_audio/delaycnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y121       FDRE (Prop_fdre_C_Q)         0.518     2.334 f  datapath/Audio_Codec/initialize_audio/delaycnt_reg[20]/Q
                         net (fo=3, routed)           0.821     3.156    datapath/Audio_Codec/initialize_audio/delaycnt[20]
    SLICE_X159Y122       LUT4 (Prop_lut4_I1_O)        0.124     3.280 f  datapath/Audio_Codec/initialize_audio/state[3]_i_13/O
                         net (fo=1, routed)           0.550     3.830    datapath/Audio_Codec/initialize_audio/state[3]_i_13_n_0
    SLICE_X157Y121       LUT5 (Prop_lut5_I4_O)        0.124     3.954 f  datapath/Audio_Codec/initialize_audio/state[3]_i_9/O
                         net (fo=1, routed)           0.708     4.662    datapath/Audio_Codec/initialize_audio/state[3]_i_9_n_0
    SLICE_X159Y119       LUT4 (Prop_lut4_I3_O)        0.124     4.786 f  datapath/Audio_Codec/initialize_audio/state[3]_i_3/O
                         net (fo=4, routed)           0.842     5.628    datapath/Audio_Codec/initialize_audio/state[3]_i_3_n_0
    SLICE_X160Y120       LUT6 (Prop_lut6_I5_O)        0.124     5.752 r  datapath/Audio_Codec/initialize_audio/initA[6]_i_3/O
                         net (fo=1, routed)           0.420     6.172    datapath/Audio_Codec/initialize_audio/twi_controller/initA_reg[0]
    SLICE_X160Y121       LUT6 (Prop_lut6_I0_O)        0.124     6.296 r  datapath/Audio_Codec/initialize_audio/twi_controller/initA[6]_i_1/O
                         net (fo=7, routed)           0.714     7.009    datapath/Audio_Codec/initialize_audio/twi_controller_n_6
    SLICE_X160Y123       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initA_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.643    21.643    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.494    18.149 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    19.909    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.698    21.698    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X160Y123       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initA_reg[5]/C
                         clock pessimism              0.080    21.778    
                         clock uncertainty           -0.084    21.695    
    SLICE_X160Y123       FDRE (Setup_fdre_C_CE)      -0.205    21.490    datapath/Audio_Codec/initialize_audio/initA_reg[5]
  -------------------------------------------------------------------
                         required time                         21.490    
                         arrival time                          -7.009    
  -------------------------------------------------------------------
                         slack                                 14.480    

Slack (MET) :             14.480ns  (required time - arrival time)
  Source:                 datapath/Audio_Codec/initialize_audio/delaycnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/initA_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.193ns  (logic 1.138ns (21.914%)  route 4.055ns (78.086%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.698ns = ( 21.698 - 20.000 ) 
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.761     1.761    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.701    -1.939 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.843    -0.096    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.816     1.816    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X158Y121       FDRE                                         r  datapath/Audio_Codec/initialize_audio/delaycnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y121       FDRE (Prop_fdre_C_Q)         0.518     2.334 f  datapath/Audio_Codec/initialize_audio/delaycnt_reg[20]/Q
                         net (fo=3, routed)           0.821     3.156    datapath/Audio_Codec/initialize_audio/delaycnt[20]
    SLICE_X159Y122       LUT4 (Prop_lut4_I1_O)        0.124     3.280 f  datapath/Audio_Codec/initialize_audio/state[3]_i_13/O
                         net (fo=1, routed)           0.550     3.830    datapath/Audio_Codec/initialize_audio/state[3]_i_13_n_0
    SLICE_X157Y121       LUT5 (Prop_lut5_I4_O)        0.124     3.954 f  datapath/Audio_Codec/initialize_audio/state[3]_i_9/O
                         net (fo=1, routed)           0.708     4.662    datapath/Audio_Codec/initialize_audio/state[3]_i_9_n_0
    SLICE_X159Y119       LUT4 (Prop_lut4_I3_O)        0.124     4.786 f  datapath/Audio_Codec/initialize_audio/state[3]_i_3/O
                         net (fo=4, routed)           0.842     5.628    datapath/Audio_Codec/initialize_audio/state[3]_i_3_n_0
    SLICE_X160Y120       LUT6 (Prop_lut6_I5_O)        0.124     5.752 r  datapath/Audio_Codec/initialize_audio/initA[6]_i_3/O
                         net (fo=1, routed)           0.420     6.172    datapath/Audio_Codec/initialize_audio/twi_controller/initA_reg[0]
    SLICE_X160Y121       LUT6 (Prop_lut6_I0_O)        0.124     6.296 r  datapath/Audio_Codec/initialize_audio/twi_controller/initA[6]_i_1/O
                         net (fo=7, routed)           0.714     7.009    datapath/Audio_Codec/initialize_audio/twi_controller_n_6
    SLICE_X160Y123       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initA_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.643    21.643    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.494    18.149 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    19.909    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.698    21.698    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X160Y123       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initA_reg[6]/C
                         clock pessimism              0.080    21.778    
                         clock uncertainty           -0.084    21.695    
    SLICE_X160Y123       FDRE (Setup_fdre_C_CE)      -0.205    21.490    datapath/Audio_Codec/initialize_audio/initA_reg[6]
  -------------------------------------------------------------------
                         required time                         21.490    
                         arrival time                          -7.009    
  -------------------------------------------------------------------
                         slack                                 14.480    

Slack (MET) :             14.550ns  (required time - arrival time)
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.132ns  (logic 1.416ns (27.591%)  route 3.716ns (72.409%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.702ns = ( 21.702 - 20.000 ) 
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.761     1.761    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.701    -1.939 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.843    -0.096    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.825     1.825    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X160Y115       FDSE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y115       FDSE (Prop_fdse_C_Q)         0.456     2.281 f  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[0]/Q
                         net (fo=7, routed)           0.719     3.000    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[0]
    SLICE_X161Y115       LUT6 (Prop_lut6_I2_O)        0.124     3.124 f  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_4/O
                         net (fo=2, routed)           0.797     3.921    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_4_n_0
    SLICE_X161Y116       LUT2 (Prop_lut2_I0_O)        0.152     4.073 f  datapath/Audio_Codec/initialize_audio/twi_controller/subState[1]_i_2/O
                         net (fo=10, routed)          0.837     4.910    datapath/Audio_Codec/initialize_audio/twi_controller/subState[1]_i_2_n_0
    SLICE_X161Y118       LUT3 (Prop_lut3_I2_O)        0.352     5.262 f  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte[7]_i_4/O
                         net (fo=3, routed)           0.973     6.235    datapath/Audio_Codec/initialize_audio/twi_controller/dataByte[7]_i_4_n_0
    SLICE_X162Y119       LUT6 (Prop_lut6_I1_O)        0.332     6.567 r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.391     6.958    datapath/Audio_Codec/initialize_audio/twi_controller/dataByte[7]_i_1_n_0
    SLICE_X163Y119       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.643    21.643    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.494    18.149 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    19.909    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.702    21.702    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X163Y119       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[0]/C
                         clock pessimism              0.094    21.796    
                         clock uncertainty           -0.084    21.713    
    SLICE_X163Y119       FDRE (Setup_fdre_C_CE)      -0.205    21.508    datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[0]
  -------------------------------------------------------------------
                         required time                         21.508    
                         arrival time                          -6.958    
  -------------------------------------------------------------------
                         slack                                 14.550    

Slack (MET) :             14.636ns  (required time - arrival time)
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.083ns  (logic 1.416ns (27.859%)  route 3.667ns (72.141%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.702ns = ( 21.702 - 20.000 ) 
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.761     1.761    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.701    -1.939 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.843    -0.096    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.825     1.825    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X160Y115       FDSE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y115       FDSE (Prop_fdse_C_Q)         0.456     2.281 f  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[0]/Q
                         net (fo=7, routed)           0.719     3.000    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[0]
    SLICE_X161Y115       LUT6 (Prop_lut6_I2_O)        0.124     3.124 f  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_4/O
                         net (fo=2, routed)           0.797     3.921    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_4_n_0
    SLICE_X161Y116       LUT2 (Prop_lut2_I0_O)        0.152     4.073 f  datapath/Audio_Codec/initialize_audio/twi_controller/subState[1]_i_2/O
                         net (fo=10, routed)          0.837     4.910    datapath/Audio_Codec/initialize_audio/twi_controller/subState[1]_i_2_n_0
    SLICE_X161Y118       LUT3 (Prop_lut3_I2_O)        0.352     5.262 f  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte[7]_i_4/O
                         net (fo=3, routed)           0.973     6.235    datapath/Audio_Codec/initialize_audio/twi_controller/dataByte[7]_i_4_n_0
    SLICE_X162Y119       LUT6 (Prop_lut6_I1_O)        0.332     6.567 r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.341     6.908    datapath/Audio_Codec/initialize_audio/twi_controller/dataByte[7]_i_1_n_0
    SLICE_X162Y120       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.643    21.643    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.494    18.149 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    19.909    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.702    21.702    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X162Y120       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[4]/C
                         clock pessimism              0.094    21.796    
                         clock uncertainty           -0.084    21.713    
    SLICE_X162Y120       FDRE (Setup_fdre_C_CE)      -0.169    21.544    datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[4]
  -------------------------------------------------------------------
                         required time                         21.544    
                         arrival time                          -6.908    
  -------------------------------------------------------------------
                         slack                                 14.636    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.610     0.610    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.180    -0.571 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -0.026    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.639     0.639    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X163Y120       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y120       FDRE (Prop_fdre_C_Q)         0.141     0.780 r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[3]/Q
                         net (fo=1, routed)           0.056     0.836    datapath/Audio_Codec/initialize_audio/twi_controller/dataByte[3]
    SLICE_X162Y120       LUT4 (Prop_lut4_I1_O)        0.045     0.881 r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte[4]_i_1/O
                         net (fo=1, routed)           0.000     0.881    datapath/Audio_Codec/initialize_audio/twi_controller/p_1_in[4]
    SLICE_X162Y120       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.879     0.879    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.502    -0.624 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -0.029    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.910     0.910    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X162Y120       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[4]/C
                         clock pessimism             -0.258     0.652    
    SLICE_X162Y120       FDRE (Hold_fdre_C_D)         0.120     0.772    datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.772    
                         arrival time                           0.881    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 datapath/Audio_Codec/initialize_audio/initWord_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/data_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (59.132%)  route 0.129ns (40.868%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.637ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.610     0.610    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.180    -0.571 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -0.026    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.637     0.637    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X159Y121       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initWord_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y121       FDRE (Prop_fdre_C_Q)         0.141     0.778 r  datapath/Audio_Codec/initialize_audio/initWord_reg[21]/Q
                         net (fo=4, routed)           0.129     0.906    datapath/Audio_Codec/initialize_audio/data1[5]
    SLICE_X162Y121       LUT5 (Prop_lut5_I1_O)        0.045     0.951 r  datapath/Audio_Codec/initialize_audio/data_i[5]_i_1/O
                         net (fo=1, routed)           0.000     0.951    datapath/Audio_Codec/initialize_audio/data_i[5]_i_1_n_0
    SLICE_X162Y121       FDRE                                         r  datapath/Audio_Codec/initialize_audio/data_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.879     0.879    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.502    -0.624 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -0.029    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.909     0.909    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X162Y121       FDRE                                         r  datapath/Audio_Codec/initialize_audio/data_i_reg[5]/C
                         clock pessimism             -0.234     0.675    
    SLICE_X162Y121       FDRE (Hold_fdre_C_D)         0.120     0.795    datapath/Audio_Codec/initialize_audio/data_i_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.795    
                         arrival time                           0.951    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/busFreeCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/busFreeCnt_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.189ns (58.967%)  route 0.132ns (41.033%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.610     0.610    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.180    -0.571 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -0.026    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.644     0.644    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X163Y115       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/busFreeCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y115       FDRE (Prop_fdre_C_Q)         0.141     0.785 r  datapath/Audio_Codec/initialize_audio/twi_controller/busFreeCnt_reg[1]/Q
                         net (fo=6, routed)           0.132     0.916    datapath/Audio_Codec/initialize_audio/twi_controller/busFreeCnt_reg[1]
    SLICE_X162Y115       LUT3 (Prop_lut3_I2_O)        0.048     0.964 r  datapath/Audio_Codec/initialize_audio/twi_controller/busFreeCnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.964    datapath/Audio_Codec/initialize_audio/twi_controller/busFreeCnt0[2]
    SLICE_X162Y115       FDSE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/busFreeCnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.879     0.879    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.502    -0.624 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -0.029    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.915     0.915    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X162Y115       FDSE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/busFreeCnt_reg[2]/C
                         clock pessimism             -0.258     0.657    
    SLICE_X162Y115       FDSE (Hold_fdse_C_D)         0.131     0.788    datapath/Audio_Codec/initialize_audio/twi_controller/busFreeCnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.788    
                         arrival time                           0.964    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/busFreeCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/busFreeCnt_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.189ns (58.240%)  route 0.136ns (41.760%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.610     0.610    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.180    -0.571 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -0.026    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.644     0.644    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X163Y115       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/busFreeCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y115       FDRE (Prop_fdre_C_Q)         0.141     0.785 r  datapath/Audio_Codec/initialize_audio/twi_controller/busFreeCnt_reg[1]/Q
                         net (fo=6, routed)           0.136     0.920    datapath/Audio_Codec/initialize_audio/twi_controller/busFreeCnt_reg[1]
    SLICE_X162Y115       LUT5 (Prop_lut5_I3_O)        0.048     0.968 r  datapath/Audio_Codec/initialize_audio/twi_controller/busFreeCnt[4]_i_1/O
                         net (fo=1, routed)           0.000     0.968    datapath/Audio_Codec/initialize_audio/twi_controller/busFreeCnt0[4]
    SLICE_X162Y115       FDSE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/busFreeCnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.879     0.879    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.502    -0.624 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -0.029    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.915     0.915    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X162Y115       FDSE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/busFreeCnt_reg[4]/C
                         clock pessimism             -0.258     0.657    
    SLICE_X162Y115       FDSE (Hold_fdse_C_D)         0.131     0.788    datapath/Audio_Codec/initialize_audio/twi_controller/busFreeCnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.788    
                         arrival time                           0.968    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 datapath/Audio_Codec/initialize_audio/data_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.415%)  route 0.132ns (41.585%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.610     0.610    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.180    -0.571 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -0.026    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.639     0.639    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X161Y120       FDRE                                         r  datapath/Audio_Codec/initialize_audio/data_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y120       FDRE (Prop_fdre_C_Q)         0.141     0.780 r  datapath/Audio_Codec/initialize_audio/data_i_reg[6]/Q
                         net (fo=1, routed)           0.132     0.912    datapath/Audio_Codec/initialize_audio/twi_controller/Q[6]
    SLICE_X162Y120       LUT4 (Prop_lut4_I3_O)        0.045     0.957 r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte[6]_i_1/O
                         net (fo=1, routed)           0.000     0.957    datapath/Audio_Codec/initialize_audio/twi_controller/p_1_in[6]
    SLICE_X162Y120       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.879     0.879    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.502    -0.624 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -0.029    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.910     0.910    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X162Y120       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[6]/C
                         clock pessimism             -0.257     0.653    
    SLICE_X162Y120       FDRE (Hold_fdre_C_D)         0.121     0.774    datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.774    
                         arrival time                           0.957    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/busFreeCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/busFreeCnt_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.850%)  route 0.136ns (42.150%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.610     0.610    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.180    -0.571 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -0.026    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.644     0.644    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X163Y115       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/busFreeCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y115       FDRE (Prop_fdre_C_Q)         0.141     0.785 r  datapath/Audio_Codec/initialize_audio/twi_controller/busFreeCnt_reg[1]/Q
                         net (fo=6, routed)           0.136     0.920    datapath/Audio_Codec/initialize_audio/twi_controller/busFreeCnt_reg[1]
    SLICE_X162Y115       LUT4 (Prop_lut4_I1_O)        0.045     0.965 r  datapath/Audio_Codec/initialize_audio/twi_controller/busFreeCnt[3]_i_1/O
                         net (fo=1, routed)           0.000     0.965    datapath/Audio_Codec/initialize_audio/twi_controller/busFreeCnt0[3]
    SLICE_X162Y115       FDSE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/busFreeCnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.879     0.879    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.502    -0.624 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -0.029    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.915     0.915    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X162Y115       FDSE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/busFreeCnt_reg[3]/C
                         clock pessimism             -0.258     0.657    
    SLICE_X162Y115       FDSE (Hold_fdse_C_D)         0.121     0.778    datapath/Audio_Codec/initialize_audio/twi_controller/busFreeCnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.778    
                         arrival time                           0.965    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 datapath/Audio_Codec/initialize_audio/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/data_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.824%)  route 0.147ns (44.176%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.610     0.610    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.180    -0.571 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -0.026    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.638     0.638    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X160Y121       FDRE                                         r  datapath/Audio_Codec/initialize_audio/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y121       FDRE (Prop_fdre_C_Q)         0.141     0.779 f  datapath/Audio_Codec/initialize_audio/state_reg[3]/Q
                         net (fo=20, routed)          0.147     0.926    datapath/Audio_Codec/initialize_audio/state_reg_n_0_[3]
    SLICE_X162Y121       LUT6 (Prop_lut6_I2_O)        0.045     0.971 r  datapath/Audio_Codec/initialize_audio/data_i[7]_i_1/O
                         net (fo=1, routed)           0.000     0.971    datapath/Audio_Codec/initialize_audio/data_i[7]_i_1_n_0
    SLICE_X162Y121       FDRE                                         r  datapath/Audio_Codec/initialize_audio/data_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.879     0.879    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.502    -0.624 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -0.029    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.909     0.909    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X162Y121       FDRE                                         r  datapath/Audio_Codec/initialize_audio/data_i_reg[7]/C
                         clock pessimism             -0.257     0.652    
    SLICE_X162Y121       FDRE (Hold_fdre_C_D)         0.121     0.773    datapath/Audio_Codec/initialize_audio/data_i_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.773    
                         arrival time                           0.971    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.189ns (59.230%)  route 0.130ns (40.770%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.610     0.610    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.180    -0.571 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -0.026    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.644     0.644    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X160Y115       FDSE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y115       FDSE (Prop_fdse_C_Q)         0.141     0.785 r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[0]/Q
                         net (fo=7, routed)           0.130     0.915    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[0]
    SLICE_X161Y115       LUT3 (Prop_lut3_I1_O)        0.048     0.963 r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.963    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt0[2]
    SLICE_X161Y115       FDSE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.879     0.879    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.502    -0.624 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -0.029    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.915     0.915    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X161Y115       FDSE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[2]/C
                         clock pessimism             -0.258     0.657    
    SLICE_X161Y115       FDSE (Hold_fdse_C_D)         0.107     0.764    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.764    
                         arrival time                           0.963    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.190ns (59.172%)  route 0.131ns (40.828%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.610     0.610    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.180    -0.571 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -0.026    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.644     0.644    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X160Y115       FDSE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y115       FDSE (Prop_fdse_C_Q)         0.141     0.785 r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[0]/Q
                         net (fo=7, routed)           0.131     0.916    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[0]
    SLICE_X161Y115       LUT5 (Prop_lut5_I2_O)        0.049     0.965 r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt[4]_i_1/O
                         net (fo=1, routed)           0.000     0.965    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt0[4]
    SLICE_X161Y115       FDSE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.879     0.879    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.502    -0.624 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -0.029    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.915     0.915    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X161Y115       FDSE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[4]/C
                         clock pessimism             -0.258     0.657    
    SLICE_X161Y115       FDSE (Hold_fdse_C_D)         0.107     0.764    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.764    
                         arrival time                           0.965    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 datapath/Audio_Codec/initialize_audio/initWord_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/data_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.209ns (68.486%)  route 0.096ns (31.514%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.610     0.610    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.180    -0.571 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -0.026    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.638     0.638    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X162Y122       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initWord_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y122       FDRE (Prop_fdre_C_Q)         0.164     0.802 r  datapath/Audio_Codec/initialize_audio/initWord_reg[12]/Q
                         net (fo=1, routed)           0.096     0.898    datapath/Audio_Codec/initialize_audio/data2[4]
    SLICE_X161Y122       LUT6 (Prop_lut6_I2_O)        0.045     0.943 r  datapath/Audio_Codec/initialize_audio/data_i[4]_i_1/O
                         net (fo=1, routed)           0.000     0.943    datapath/Audio_Codec/initialize_audio/data_i[4]_i_1_n_0
    SLICE_X161Y122       FDRE                                         r  datapath/Audio_Codec/initialize_audio/data_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.879     0.879    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.502    -0.624 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -0.029    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.908     0.908    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X161Y122       FDRE                                         r  datapath/Audio_Codec/initialize_audio/data_i_reg[4]/C
                         clock pessimism             -0.257     0.651    
    SLICE_X161Y122       FDRE (Hold_fdre_C_D)         0.091     0.742    datapath/Audio_Codec/initialize_audio/data_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.742    
                         arrival time                           0.943    
  -------------------------------------------------------------------
                         slack                                  0.201    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y3    datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y2  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X161Y122   datapath/Audio_Codec/initialize_audio/data_i_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X160Y120   datapath/Audio_Codec/initialize_audio/data_i_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X162Y121   datapath/Audio_Codec/initialize_audio/data_i_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X163Y121   datapath/Audio_Codec/initialize_audio/data_i_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X161Y122   datapath/Audio_Codec/initialize_audio/data_i_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X162Y121   datapath/Audio_Codec/initialize_audio/data_i_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X161Y120   datapath/Audio_Codec/initialize_audio/data_i_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X162Y121   datapath/Audio_Codec/initialize_audio/data_i_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y2  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X161Y122   datapath/Audio_Codec/initialize_audio/data_i_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X161Y122   datapath/Audio_Codec/initialize_audio/data_i_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X160Y120   datapath/Audio_Codec/initialize_audio/data_i_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X160Y120   datapath/Audio_Codec/initialize_audio/data_i_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X162Y121   datapath/Audio_Codec/initialize_audio/data_i_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X162Y121   datapath/Audio_Codec/initialize_audio/data_i_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X163Y121   datapath/Audio_Codec/initialize_audio/data_i_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X163Y121   datapath/Audio_Codec/initialize_audio/data_i_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X161Y122   datapath/Audio_Codec/initialize_audio/data_i_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X161Y122   datapath/Audio_Codec/initialize_audio/data_i_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X161Y122   datapath/Audio_Codec/initialize_audio/data_i_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X161Y122   datapath/Audio_Codec/initialize_audio/data_i_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X160Y120   datapath/Audio_Codec/initialize_audio/data_i_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X160Y120   datapath/Audio_Codec/initialize_audio/data_i_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X162Y121   datapath/Audio_Codec/initialize_audio/data_i_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X162Y121   datapath/Audio_Codec/initialize_audio/data_i_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X163Y121   datapath/Audio_Codec/initialize_audio/data_i_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X163Y121   datapath/Audio_Codec/initialize_audio/data_i_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X161Y122   datapath/Audio_Codec/initialize_audio/data_i_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X161Y122   datapath/Audio_Codec/initialize_audio/data_i_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1
  To Clock:  clkfbout_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y5    datapath/Audio_Codec/audiocodec_master_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y2  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
  To Clock:  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       25.969ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.969ns  (required time - arrival time)
  Source:                 datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.002ns  (logic 4.357ns (31.117%)  route 9.645ns (68.883%))
  Logic Levels:           18  (CARRY4=8 LUT1=1 LUT2=2 LUT3=1 LUT5=3 LUT6=3)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.705ns = ( 41.705 - 40.000 ) 
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.745     1.745    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/CLK
    SLICE_X150Y131       FDRE                                         r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y131       FDRE (Prop_fdre_C_Q)         0.518     2.263 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[3]/Q
                         net (fo=57, routed)          2.847     5.110    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/Q[3]
    SLICE_X150Y125       LUT2 (Prop_lut2_I0_O)        0.124     5.234 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/is_trigger_time5_carry_i_1/O
                         net (fo=1, routed)           0.000     5.234    datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry_i_4[3]
    SLICE_X150Y125       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.610 r  datapath/video_inst/Inst_vga/col_map/is_trigger_time5_carry/CO[3]
                         net (fo=1, routed)           0.000     5.610    datapath/video_inst/Inst_vga/col_map/is_trigger_time5_carry_n_0
    SLICE_X150Y126       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.829 f  datapath/video_inst/Inst_vga/col_map/is_trigger_time5_carry__0/O[0]
                         net (fo=3, routed)           0.837     6.666    datapath/video_inst/Inst_vga/col_map/is_trigger_time5[4]
    SLICE_X148Y125       LUT1 (Prop_lut1_I0_O)        0.295     6.961 r  datapath/video_inst/Inst_vga/col_map/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000     6.961    datapath/video_inst/Inst_vga/col_map/i__carry_i_2__0_n_0
    SLICE_X148Y125       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.337 r  datapath/video_inst/Inst_vga/col_map/_inferred__6/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.337    datapath/video_inst/Inst_vga/col_map/_inferred__6/i__carry_n_0
    SLICE_X148Y126       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.454 r  datapath/video_inst/Inst_vga/col_map/_inferred__6/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.454    datapath/video_inst/Inst_vga/col_map/_inferred__6/i__carry__0_n_0
    SLICE_X148Y127       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.673 f  datapath/video_inst/Inst_vga/col_map/_inferred__6/i__carry__1/O[0]
                         net (fo=2, routed)           0.467     8.141    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/is_trigger_time3[1]
    SLICE_X148Y128       LUT3 (Prop_lut3_I2_O)        0.295     8.436 f  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/is_trigger_time1_carry__0_i_11/O
                         net (fo=1, routed)           0.670     9.106    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/is_trigger_time1_carry__0_i_11_n_0
    SLICE_X148Y128       LUT6 (Prop_lut6_I1_O)        0.124     9.230 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/is_trigger_time1_carry__0_i_4/O
                         net (fo=1, routed)           0.543     9.773    datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry__1_0[0]
    SLICE_X149Y126       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.299 r  datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.299    datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry__0_n_0
    SLICE_X149Y127       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.413 r  datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.413    datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry__1_n_0
    SLICE_X149Y128       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.527 f  datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry__2/CO[3]
                         net (fo=1, routed)           0.813    11.340    datapath/video_inst/Inst_vga/sig_gen/vertical_counter/dc_bias[2]_i_5__0[0]
    SLICE_X150Y129       LUT5 (Prop_lut5_I2_O)        0.124    11.464 f  datapath/video_inst/Inst_vga/sig_gen/vertical_counter/dc_bias[2]_i_11/O
                         net (fo=1, routed)           0.446    11.910    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_2__0_0
    SLICE_X152Y129       LUT5 (Prop_lut5_I1_O)        0.124    12.034 f  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_5__0/O
                         net (fo=4, routed)           0.753    12.787    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_5__0_n_0
    SLICE_X153Y132       LUT5 (Prop_lut5_I4_O)        0.118    12.905 f  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_8__0/O
                         net (fo=1, routed)           0.436    13.341    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_8__0_n_0
    SLICE_X153Y132       LUT6 (Prop_lut6_I5_O)        0.326    13.667 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_2__1/O
                         net (fo=10, routed)          1.232    14.899    datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]_1
    SLICE_X160Y133       LUT2 (Prop_lut2_I1_O)        0.124    15.023 r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[2]_i_3/O
                         net (fo=5, routed)           0.600    15.624    datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]_0
    SLICE_X160Y132       LUT6 (Prop_lut6_I5_O)        0.124    15.748 r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[0]_i_1__1/O
                         net (fo=1, routed)           0.000    15.748    datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[0]_i_1__1_n_0
    SLICE_X160Y132       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.972    41.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.705    41.705    datapath/video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X160Y132       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[0]/C
                         clock pessimism              0.075    41.780    
                         clock uncertainty           -0.095    41.686    
    SLICE_X160Y132       FDRE (Setup_fdre_C_D)        0.031    41.717    datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[0]
  -------------------------------------------------------------------
                         required time                         41.717    
                         arrival time                         -15.748    
  -------------------------------------------------------------------
                         slack                                 25.969    

Slack (MET) :             26.060ns  (required time - arrival time)
  Source:                 datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.911ns  (logic 4.357ns (31.321%)  route 9.554ns (68.679%))
  Logic Levels:           18  (CARRY4=8 LUT1=1 LUT2=2 LUT3=1 LUT5=4 LUT6=2)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.706ns = ( 41.706 - 40.000 ) 
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.745     1.745    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/CLK
    SLICE_X150Y131       FDRE                                         r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y131       FDRE (Prop_fdre_C_Q)         0.518     2.263 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[3]/Q
                         net (fo=57, routed)          2.847     5.110    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/Q[3]
    SLICE_X150Y125       LUT2 (Prop_lut2_I0_O)        0.124     5.234 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/is_trigger_time5_carry_i_1/O
                         net (fo=1, routed)           0.000     5.234    datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry_i_4[3]
    SLICE_X150Y125       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.610 r  datapath/video_inst/Inst_vga/col_map/is_trigger_time5_carry/CO[3]
                         net (fo=1, routed)           0.000     5.610    datapath/video_inst/Inst_vga/col_map/is_trigger_time5_carry_n_0
    SLICE_X150Y126       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.829 f  datapath/video_inst/Inst_vga/col_map/is_trigger_time5_carry__0/O[0]
                         net (fo=3, routed)           0.837     6.666    datapath/video_inst/Inst_vga/col_map/is_trigger_time5[4]
    SLICE_X148Y125       LUT1 (Prop_lut1_I0_O)        0.295     6.961 r  datapath/video_inst/Inst_vga/col_map/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000     6.961    datapath/video_inst/Inst_vga/col_map/i__carry_i_2__0_n_0
    SLICE_X148Y125       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.337 r  datapath/video_inst/Inst_vga/col_map/_inferred__6/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.337    datapath/video_inst/Inst_vga/col_map/_inferred__6/i__carry_n_0
    SLICE_X148Y126       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.454 r  datapath/video_inst/Inst_vga/col_map/_inferred__6/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.454    datapath/video_inst/Inst_vga/col_map/_inferred__6/i__carry__0_n_0
    SLICE_X148Y127       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.673 f  datapath/video_inst/Inst_vga/col_map/_inferred__6/i__carry__1/O[0]
                         net (fo=2, routed)           0.467     8.141    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/is_trigger_time3[1]
    SLICE_X148Y128       LUT3 (Prop_lut3_I2_O)        0.295     8.436 f  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/is_trigger_time1_carry__0_i_11/O
                         net (fo=1, routed)           0.670     9.106    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/is_trigger_time1_carry__0_i_11_n_0
    SLICE_X148Y128       LUT6 (Prop_lut6_I1_O)        0.124     9.230 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/is_trigger_time1_carry__0_i_4/O
                         net (fo=1, routed)           0.543     9.773    datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry__1_0[0]
    SLICE_X149Y126       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.299 r  datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.299    datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry__0_n_0
    SLICE_X149Y127       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.413 r  datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.413    datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry__1_n_0
    SLICE_X149Y128       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.527 f  datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry__2/CO[3]
                         net (fo=1, routed)           0.813    11.340    datapath/video_inst/Inst_vga/sig_gen/vertical_counter/dc_bias[2]_i_5__0[0]
    SLICE_X150Y129       LUT5 (Prop_lut5_I2_O)        0.124    11.464 f  datapath/video_inst/Inst_vga/sig_gen/vertical_counter/dc_bias[2]_i_11/O
                         net (fo=1, routed)           0.446    11.910    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_2__0_0
    SLICE_X152Y129       LUT5 (Prop_lut5_I1_O)        0.124    12.034 f  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_5__0/O
                         net (fo=4, routed)           0.753    12.787    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_5__0_n_0
    SLICE_X153Y132       LUT5 (Prop_lut5_I4_O)        0.118    12.905 f  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_8__0/O
                         net (fo=1, routed)           0.436    13.341    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_8__0_n_0
    SLICE_X153Y132       LUT6 (Prop_lut6_I5_O)        0.326    13.667 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_2__1/O
                         net (fo=10, routed)          1.232    14.899    datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]_1
    SLICE_X160Y133       LUT2 (Prop_lut2_I1_O)        0.124    15.023 r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[2]_i_3/O
                         net (fo=5, routed)           0.509    15.532    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/encoded_reg[9]_1
    SLICE_X160Y133       LUT5 (Prop_lut5_I4_O)        0.124    15.656 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/encoded[0]_i_1/O
                         net (fo=1, routed)           0.000    15.656    datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[0]_0
    SLICE_X160Y133       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.972    41.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.706    41.706    datapath/video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X160Y133       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[0]/C
                         clock pessimism              0.075    41.781    
                         clock uncertainty           -0.095    41.687    
    SLICE_X160Y133       FDRE (Setup_fdre_C_D)        0.029    41.716    datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[0]
  -------------------------------------------------------------------
                         required time                         41.716    
                         arrival time                         -15.656    
  -------------------------------------------------------------------
                         slack                                 26.060    

Slack (MET) :             26.081ns  (required time - arrival time)
  Source:                 datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.889ns  (logic 4.357ns (31.371%)  route 9.532ns (68.629%))
  Logic Levels:           18  (CARRY4=8 LUT1=1 LUT2=1 LUT3=1 LUT5=3 LUT6=4)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.703ns = ( 41.703 - 40.000 ) 
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.745     1.745    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/CLK
    SLICE_X150Y131       FDRE                                         r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y131       FDRE (Prop_fdre_C_Q)         0.518     2.263 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[3]/Q
                         net (fo=57, routed)          2.847     5.110    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/Q[3]
    SLICE_X150Y125       LUT2 (Prop_lut2_I0_O)        0.124     5.234 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/is_trigger_time5_carry_i_1/O
                         net (fo=1, routed)           0.000     5.234    datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry_i_4[3]
    SLICE_X150Y125       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.610 r  datapath/video_inst/Inst_vga/col_map/is_trigger_time5_carry/CO[3]
                         net (fo=1, routed)           0.000     5.610    datapath/video_inst/Inst_vga/col_map/is_trigger_time5_carry_n_0
    SLICE_X150Y126       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.829 f  datapath/video_inst/Inst_vga/col_map/is_trigger_time5_carry__0/O[0]
                         net (fo=3, routed)           0.837     6.666    datapath/video_inst/Inst_vga/col_map/is_trigger_time5[4]
    SLICE_X148Y125       LUT1 (Prop_lut1_I0_O)        0.295     6.961 r  datapath/video_inst/Inst_vga/col_map/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000     6.961    datapath/video_inst/Inst_vga/col_map/i__carry_i_2__0_n_0
    SLICE_X148Y125       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.337 r  datapath/video_inst/Inst_vga/col_map/_inferred__6/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.337    datapath/video_inst/Inst_vga/col_map/_inferred__6/i__carry_n_0
    SLICE_X148Y126       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.454 r  datapath/video_inst/Inst_vga/col_map/_inferred__6/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.454    datapath/video_inst/Inst_vga/col_map/_inferred__6/i__carry__0_n_0
    SLICE_X148Y127       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.673 f  datapath/video_inst/Inst_vga/col_map/_inferred__6/i__carry__1/O[0]
                         net (fo=2, routed)           0.467     8.141    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/is_trigger_time3[1]
    SLICE_X148Y128       LUT3 (Prop_lut3_I2_O)        0.295     8.436 f  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/is_trigger_time1_carry__0_i_11/O
                         net (fo=1, routed)           0.670     9.106    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/is_trigger_time1_carry__0_i_11_n_0
    SLICE_X148Y128       LUT6 (Prop_lut6_I1_O)        0.124     9.230 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/is_trigger_time1_carry__0_i_4/O
                         net (fo=1, routed)           0.543     9.773    datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry__1_0[0]
    SLICE_X149Y126       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.299 r  datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.299    datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry__0_n_0
    SLICE_X149Y127       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.413 r  datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.413    datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry__1_n_0
    SLICE_X149Y128       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.527 f  datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry__2/CO[3]
                         net (fo=1, routed)           0.813    11.340    datapath/video_inst/Inst_vga/sig_gen/vertical_counter/dc_bias[2]_i_5__0[0]
    SLICE_X150Y129       LUT5 (Prop_lut5_I2_O)        0.124    11.464 f  datapath/video_inst/Inst_vga/sig_gen/vertical_counter/dc_bias[2]_i_11/O
                         net (fo=1, routed)           0.446    11.910    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_2__0_0
    SLICE_X152Y129       LUT5 (Prop_lut5_I1_O)        0.124    12.034 f  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_5__0/O
                         net (fo=4, routed)           0.753    12.787    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_5__0_n_0
    SLICE_X153Y132       LUT5 (Prop_lut5_I4_O)        0.118    12.905 f  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_8__0/O
                         net (fo=1, routed)           0.436    13.341    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_8__0_n_0
    SLICE_X153Y132       LUT6 (Prop_lut6_I5_O)        0.326    13.667 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_2__1/O
                         net (fo=10, routed)          1.246    14.913    datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]_1
    SLICE_X159Y132       LUT6 (Prop_lut6_I2_O)        0.124    15.037 r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[3]_i_2/O
                         net (fo=1, routed)           0.473    15.510    datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[3]_i_2_n_0
    SLICE_X159Y132       LUT6 (Prop_lut6_I0_O)        0.124    15.634 r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[3]_i_1/O
                         net (fo=1, routed)           0.000    15.634    datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[3]_i_1_n_0
    SLICE_X159Y132       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.972    41.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.703    41.703    datapath/video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X159Y132       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/C
                         clock pessimism              0.075    41.778    
                         clock uncertainty           -0.095    41.684    
    SLICE_X159Y132       FDRE (Setup_fdre_C_D)        0.031    41.715    datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]
  -------------------------------------------------------------------
                         required time                         41.715    
                         arrival time                         -15.634    
  -------------------------------------------------------------------
                         slack                                 26.081    

Slack (MET) :             26.084ns  (required time - arrival time)
  Source:                 datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.885ns  (logic 4.357ns (31.380%)  route 9.528ns (68.620%))
  Logic Levels:           18  (CARRY4=8 LUT1=1 LUT2=2 LUT3=1 LUT5=3 LUT6=3)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.704ns = ( 41.704 - 40.000 ) 
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.745     1.745    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/CLK
    SLICE_X150Y131       FDRE                                         r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y131       FDRE (Prop_fdre_C_Q)         0.518     2.263 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[3]/Q
                         net (fo=57, routed)          2.847     5.110    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/Q[3]
    SLICE_X150Y125       LUT2 (Prop_lut2_I0_O)        0.124     5.234 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/is_trigger_time5_carry_i_1/O
                         net (fo=1, routed)           0.000     5.234    datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry_i_4[3]
    SLICE_X150Y125       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.610 r  datapath/video_inst/Inst_vga/col_map/is_trigger_time5_carry/CO[3]
                         net (fo=1, routed)           0.000     5.610    datapath/video_inst/Inst_vga/col_map/is_trigger_time5_carry_n_0
    SLICE_X150Y126       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.829 f  datapath/video_inst/Inst_vga/col_map/is_trigger_time5_carry__0/O[0]
                         net (fo=3, routed)           0.837     6.666    datapath/video_inst/Inst_vga/col_map/is_trigger_time5[4]
    SLICE_X148Y125       LUT1 (Prop_lut1_I0_O)        0.295     6.961 r  datapath/video_inst/Inst_vga/col_map/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000     6.961    datapath/video_inst/Inst_vga/col_map/i__carry_i_2__0_n_0
    SLICE_X148Y125       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.337 r  datapath/video_inst/Inst_vga/col_map/_inferred__6/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.337    datapath/video_inst/Inst_vga/col_map/_inferred__6/i__carry_n_0
    SLICE_X148Y126       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.454 r  datapath/video_inst/Inst_vga/col_map/_inferred__6/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.454    datapath/video_inst/Inst_vga/col_map/_inferred__6/i__carry__0_n_0
    SLICE_X148Y127       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.673 f  datapath/video_inst/Inst_vga/col_map/_inferred__6/i__carry__1/O[0]
                         net (fo=2, routed)           0.467     8.141    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/is_trigger_time3[1]
    SLICE_X148Y128       LUT3 (Prop_lut3_I2_O)        0.295     8.436 f  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/is_trigger_time1_carry__0_i_11/O
                         net (fo=1, routed)           0.670     9.106    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/is_trigger_time1_carry__0_i_11_n_0
    SLICE_X148Y128       LUT6 (Prop_lut6_I1_O)        0.124     9.230 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/is_trigger_time1_carry__0_i_4/O
                         net (fo=1, routed)           0.543     9.773    datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry__1_0[0]
    SLICE_X149Y126       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.299 r  datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.299    datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry__0_n_0
    SLICE_X149Y127       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.413 r  datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.413    datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry__1_n_0
    SLICE_X149Y128       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.527 f  datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry__2/CO[3]
                         net (fo=1, routed)           0.813    11.340    datapath/video_inst/Inst_vga/sig_gen/vertical_counter/dc_bias[2]_i_5__0[0]
    SLICE_X150Y129       LUT5 (Prop_lut5_I2_O)        0.124    11.464 f  datapath/video_inst/Inst_vga/sig_gen/vertical_counter/dc_bias[2]_i_11/O
                         net (fo=1, routed)           0.446    11.910    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_2__0_0
    SLICE_X152Y129       LUT5 (Prop_lut5_I1_O)        0.124    12.034 f  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_5__0/O
                         net (fo=4, routed)           0.753    12.787    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_5__0_n_0
    SLICE_X153Y132       LUT5 (Prop_lut5_I4_O)        0.118    12.905 f  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_8__0/O
                         net (fo=1, routed)           0.436    13.341    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_8__0_n_0
    SLICE_X153Y132       LUT6 (Prop_lut6_I5_O)        0.326    13.667 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_2__1/O
                         net (fo=10, routed)          1.232    14.899    datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]_1
    SLICE_X160Y133       LUT2 (Prop_lut2_I1_O)        0.124    15.023 f  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[2]_i_3/O
                         net (fo=5, routed)           0.483    15.506    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/encoded_reg[9]_1
    SLICE_X159Y133       LUT6 (Prop_lut6_I0_O)        0.124    15.630 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/TDMS_encoder_blue/encoded[9]_i_1/O
                         net (fo=1, routed)           0.000    15.630    datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[9]_0
    SLICE_X159Y133       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.972    41.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.704    41.704    datapath/video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X159Y133       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[9]/C
                         clock pessimism              0.075    41.779    
                         clock uncertainty           -0.095    41.685    
    SLICE_X159Y133       FDRE (Setup_fdre_C_D)        0.029    41.714    datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[9]
  -------------------------------------------------------------------
                         required time                         41.714    
                         arrival time                         -15.630    
  -------------------------------------------------------------------
                         slack                                 26.084    

Slack (MET) :             26.112ns  (required time - arrival time)
  Source:                 datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.905ns  (logic 4.351ns (31.292%)  route 9.554ns (68.708%))
  Logic Levels:           18  (CARRY4=8 LUT1=1 LUT2=2 LUT3=1 LUT5=4 LUT6=2)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.706ns = ( 41.706 - 40.000 ) 
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.745     1.745    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/CLK
    SLICE_X150Y131       FDRE                                         r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y131       FDRE (Prop_fdre_C_Q)         0.518     2.263 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[3]/Q
                         net (fo=57, routed)          2.847     5.110    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/Q[3]
    SLICE_X150Y125       LUT2 (Prop_lut2_I0_O)        0.124     5.234 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/is_trigger_time5_carry_i_1/O
                         net (fo=1, routed)           0.000     5.234    datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry_i_4[3]
    SLICE_X150Y125       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.610 r  datapath/video_inst/Inst_vga/col_map/is_trigger_time5_carry/CO[3]
                         net (fo=1, routed)           0.000     5.610    datapath/video_inst/Inst_vga/col_map/is_trigger_time5_carry_n_0
    SLICE_X150Y126       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.829 f  datapath/video_inst/Inst_vga/col_map/is_trigger_time5_carry__0/O[0]
                         net (fo=3, routed)           0.837     6.666    datapath/video_inst/Inst_vga/col_map/is_trigger_time5[4]
    SLICE_X148Y125       LUT1 (Prop_lut1_I0_O)        0.295     6.961 r  datapath/video_inst/Inst_vga/col_map/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000     6.961    datapath/video_inst/Inst_vga/col_map/i__carry_i_2__0_n_0
    SLICE_X148Y125       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.337 r  datapath/video_inst/Inst_vga/col_map/_inferred__6/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.337    datapath/video_inst/Inst_vga/col_map/_inferred__6/i__carry_n_0
    SLICE_X148Y126       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.454 r  datapath/video_inst/Inst_vga/col_map/_inferred__6/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.454    datapath/video_inst/Inst_vga/col_map/_inferred__6/i__carry__0_n_0
    SLICE_X148Y127       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.673 f  datapath/video_inst/Inst_vga/col_map/_inferred__6/i__carry__1/O[0]
                         net (fo=2, routed)           0.467     8.141    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/is_trigger_time3[1]
    SLICE_X148Y128       LUT3 (Prop_lut3_I2_O)        0.295     8.436 f  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/is_trigger_time1_carry__0_i_11/O
                         net (fo=1, routed)           0.670     9.106    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/is_trigger_time1_carry__0_i_11_n_0
    SLICE_X148Y128       LUT6 (Prop_lut6_I1_O)        0.124     9.230 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/is_trigger_time1_carry__0_i_4/O
                         net (fo=1, routed)           0.543     9.773    datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry__1_0[0]
    SLICE_X149Y126       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.299 r  datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.299    datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry__0_n_0
    SLICE_X149Y127       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.413 r  datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.413    datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry__1_n_0
    SLICE_X149Y128       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.527 f  datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry__2/CO[3]
                         net (fo=1, routed)           0.813    11.340    datapath/video_inst/Inst_vga/sig_gen/vertical_counter/dc_bias[2]_i_5__0[0]
    SLICE_X150Y129       LUT5 (Prop_lut5_I2_O)        0.124    11.464 f  datapath/video_inst/Inst_vga/sig_gen/vertical_counter/dc_bias[2]_i_11/O
                         net (fo=1, routed)           0.446    11.910    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_2__0_0
    SLICE_X152Y129       LUT5 (Prop_lut5_I1_O)        0.124    12.034 f  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_5__0/O
                         net (fo=4, routed)           0.753    12.787    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_5__0_n_0
    SLICE_X153Y132       LUT5 (Prop_lut5_I4_O)        0.118    12.905 f  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_8__0/O
                         net (fo=1, routed)           0.436    13.341    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_8__0_n_0
    SLICE_X153Y132       LUT6 (Prop_lut6_I5_O)        0.326    13.667 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_2__1/O
                         net (fo=10, routed)          1.232    14.899    datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]_1
    SLICE_X160Y133       LUT2 (Prop_lut2_I1_O)        0.124    15.023 r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[2]_i_3/O
                         net (fo=5, routed)           0.509    15.532    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/encoded_reg[9]_1
    SLICE_X160Y133       LUT5 (Prop_lut5_I4_O)        0.118    15.650 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/encoded[2]_i_1/O
                         net (fo=1, routed)           0.000    15.650    datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[2]_0
    SLICE_X160Y133       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.972    41.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.706    41.706    datapath/video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X160Y133       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[2]/C
                         clock pessimism              0.075    41.781    
                         clock uncertainty           -0.095    41.687    
    SLICE_X160Y133       FDRE (Setup_fdre_C_D)        0.075    41.762    datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[2]
  -------------------------------------------------------------------
                         required time                         41.762    
                         arrival time                         -15.650    
  -------------------------------------------------------------------
                         slack                                 26.112    

Slack (MET) :             26.236ns  (required time - arrival time)
  Source:                 datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.733ns  (logic 4.357ns (31.727%)  route 9.376ns (68.273%))
  Logic Levels:           18  (CARRY4=8 LUT1=1 LUT2=1 LUT3=1 LUT5=3 LUT6=4)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.705ns = ( 41.705 - 40.000 ) 
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.745     1.745    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/CLK
    SLICE_X150Y131       FDRE                                         r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y131       FDRE (Prop_fdre_C_Q)         0.518     2.263 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[3]/Q
                         net (fo=57, routed)          2.847     5.110    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/Q[3]
    SLICE_X150Y125       LUT2 (Prop_lut2_I0_O)        0.124     5.234 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/is_trigger_time5_carry_i_1/O
                         net (fo=1, routed)           0.000     5.234    datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry_i_4[3]
    SLICE_X150Y125       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.610 r  datapath/video_inst/Inst_vga/col_map/is_trigger_time5_carry/CO[3]
                         net (fo=1, routed)           0.000     5.610    datapath/video_inst/Inst_vga/col_map/is_trigger_time5_carry_n_0
    SLICE_X150Y126       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.829 f  datapath/video_inst/Inst_vga/col_map/is_trigger_time5_carry__0/O[0]
                         net (fo=3, routed)           0.837     6.666    datapath/video_inst/Inst_vga/col_map/is_trigger_time5[4]
    SLICE_X148Y125       LUT1 (Prop_lut1_I0_O)        0.295     6.961 r  datapath/video_inst/Inst_vga/col_map/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000     6.961    datapath/video_inst/Inst_vga/col_map/i__carry_i_2__0_n_0
    SLICE_X148Y125       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.337 r  datapath/video_inst/Inst_vga/col_map/_inferred__6/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.337    datapath/video_inst/Inst_vga/col_map/_inferred__6/i__carry_n_0
    SLICE_X148Y126       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.454 r  datapath/video_inst/Inst_vga/col_map/_inferred__6/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.454    datapath/video_inst/Inst_vga/col_map/_inferred__6/i__carry__0_n_0
    SLICE_X148Y127       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.673 f  datapath/video_inst/Inst_vga/col_map/_inferred__6/i__carry__1/O[0]
                         net (fo=2, routed)           0.467     8.141    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/is_trigger_time3[1]
    SLICE_X148Y128       LUT3 (Prop_lut3_I2_O)        0.295     8.436 f  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/is_trigger_time1_carry__0_i_11/O
                         net (fo=1, routed)           0.670     9.106    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/is_trigger_time1_carry__0_i_11_n_0
    SLICE_X148Y128       LUT6 (Prop_lut6_I1_O)        0.124     9.230 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/is_trigger_time1_carry__0_i_4/O
                         net (fo=1, routed)           0.543     9.773    datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry__1_0[0]
    SLICE_X149Y126       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.299 r  datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.299    datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry__0_n_0
    SLICE_X149Y127       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.413 r  datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.413    datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry__1_n_0
    SLICE_X149Y128       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.527 f  datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry__2/CO[3]
                         net (fo=1, routed)           0.813    11.340    datapath/video_inst/Inst_vga/sig_gen/vertical_counter/dc_bias[2]_i_5__0[0]
    SLICE_X150Y129       LUT5 (Prop_lut5_I2_O)        0.124    11.464 f  datapath/video_inst/Inst_vga/sig_gen/vertical_counter/dc_bias[2]_i_11/O
                         net (fo=1, routed)           0.446    11.910    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_2__0_0
    SLICE_X152Y129       LUT5 (Prop_lut5_I1_O)        0.124    12.034 f  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_5__0/O
                         net (fo=4, routed)           0.753    12.787    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_5__0_n_0
    SLICE_X153Y132       LUT5 (Prop_lut5_I4_O)        0.118    12.905 f  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_8__0/O
                         net (fo=1, routed)           0.436    13.341    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_8__0_n_0
    SLICE_X153Y132       LUT6 (Prop_lut6_I5_O)        0.326    13.667 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_2__1/O
                         net (fo=10, routed)          0.889    14.556    datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]_1
    SLICE_X160Y132       LUT6 (Prop_lut6_I1_O)        0.124    14.680 r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[2]_i_2/O
                         net (fo=1, routed)           0.674    15.354    datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[2]_i_2_n_0
    SLICE_X160Y132       LUT6 (Prop_lut6_I0_O)        0.124    15.478 r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[2]_i_1/O
                         net (fo=1, routed)           0.000    15.478    datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[2]_i_1_n_0
    SLICE_X160Y132       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.972    41.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.705    41.705    datapath/video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X160Y132       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]/C
                         clock pessimism              0.075    41.780    
                         clock uncertainty           -0.095    41.686    
    SLICE_X160Y132       FDRE (Setup_fdre_C_D)        0.029    41.715    datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]
  -------------------------------------------------------------------
                         required time                         41.715    
                         arrival time                         -15.478    
  -------------------------------------------------------------------
                         slack                                 26.236    

Slack (MET) :             26.443ns  (required time - arrival time)
  Source:                 datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.576ns  (logic 4.362ns (32.131%)  route 9.214ns (67.869%))
  Logic Levels:           18  (CARRY4=8 LUT1=1 LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.704ns = ( 41.704 - 40.000 ) 
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.745     1.745    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/CLK
    SLICE_X150Y131       FDRE                                         r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y131       FDRE (Prop_fdre_C_Q)         0.518     2.263 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[3]/Q
                         net (fo=57, routed)          2.847     5.110    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/Q[3]
    SLICE_X150Y125       LUT2 (Prop_lut2_I0_O)        0.124     5.234 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/is_trigger_time5_carry_i_1/O
                         net (fo=1, routed)           0.000     5.234    datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry_i_4[3]
    SLICE_X150Y125       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.610 r  datapath/video_inst/Inst_vga/col_map/is_trigger_time5_carry/CO[3]
                         net (fo=1, routed)           0.000     5.610    datapath/video_inst/Inst_vga/col_map/is_trigger_time5_carry_n_0
    SLICE_X150Y126       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.829 f  datapath/video_inst/Inst_vga/col_map/is_trigger_time5_carry__0/O[0]
                         net (fo=3, routed)           0.837     6.666    datapath/video_inst/Inst_vga/col_map/is_trigger_time5[4]
    SLICE_X148Y125       LUT1 (Prop_lut1_I0_O)        0.295     6.961 r  datapath/video_inst/Inst_vga/col_map/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000     6.961    datapath/video_inst/Inst_vga/col_map/i__carry_i_2__0_n_0
    SLICE_X148Y125       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.337 r  datapath/video_inst/Inst_vga/col_map/_inferred__6/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.337    datapath/video_inst/Inst_vga/col_map/_inferred__6/i__carry_n_0
    SLICE_X148Y126       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.454 r  datapath/video_inst/Inst_vga/col_map/_inferred__6/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.454    datapath/video_inst/Inst_vga/col_map/_inferred__6/i__carry__0_n_0
    SLICE_X148Y127       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.673 f  datapath/video_inst/Inst_vga/col_map/_inferred__6/i__carry__1/O[0]
                         net (fo=2, routed)           0.467     8.141    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/is_trigger_time3[1]
    SLICE_X148Y128       LUT3 (Prop_lut3_I2_O)        0.295     8.436 f  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/is_trigger_time1_carry__0_i_11/O
                         net (fo=1, routed)           0.670     9.106    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/is_trigger_time1_carry__0_i_11_n_0
    SLICE_X148Y128       LUT6 (Prop_lut6_I1_O)        0.124     9.230 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/is_trigger_time1_carry__0_i_4/O
                         net (fo=1, routed)           0.543     9.773    datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry__1_0[0]
    SLICE_X149Y126       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.299 r  datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.299    datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry__0_n_0
    SLICE_X149Y127       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.413 r  datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.413    datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry__1_n_0
    SLICE_X149Y128       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.527 r  datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry__2/CO[3]
                         net (fo=1, routed)           0.813    11.340    datapath/video_inst/Inst_vga/sig_gen/vertical_counter/dc_bias[2]_i_5__0[0]
    SLICE_X150Y129       LUT5 (Prop_lut5_I2_O)        0.124    11.464 r  datapath/video_inst/Inst_vga/sig_gen/vertical_counter/dc_bias[2]_i_11/O
                         net (fo=1, routed)           0.446    11.910    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_2__0_0
    SLICE_X152Y129       LUT5 (Prop_lut5_I1_O)        0.124    12.034 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_5__0/O
                         net (fo=4, routed)           0.753    12.787    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_5__0_n_0
    SLICE_X153Y132       LUT5 (Prop_lut5_I3_O)        0.124    12.911 f  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_5__1/O
                         net (fo=12, routed)          0.580    13.491    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[9]_6
    SLICE_X153Y132       LUT6 (Prop_lut6_I5_O)        0.124    13.615 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_3__0/O
                         net (fo=3, routed)           0.669    14.284    datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]_0
    SLICE_X156Y132       LUT2 (Prop_lut2_I1_O)        0.117    14.401 r  datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias[3]_i_4__0/O
                         net (fo=4, routed)           0.589    14.989    datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias[3]_i_4__0_n_0
    SLICE_X158Y133       LUT4 (Prop_lut4_I0_O)        0.332    15.321 r  datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded[9]_i_1/O
                         net (fo=1, routed)           0.000    15.321    datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded[9]_i_1_n_0
    SLICE_X158Y133       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.972    41.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.704    41.704    datapath/video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X158Y133       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[9]/C
                         clock pessimism              0.075    41.779    
                         clock uncertainty           -0.095    41.685    
    SLICE_X158Y133       FDRE (Setup_fdre_C_D)        0.079    41.764    datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[9]
  -------------------------------------------------------------------
                         required time                         41.764    
                         arrival time                         -15.321    
  -------------------------------------------------------------------
                         slack                                 26.443    

Slack (MET) :             26.496ns  (required time - arrival time)
  Source:                 datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.472ns  (logic 4.362ns (32.378%)  route 9.110ns (67.622%))
  Logic Levels:           18  (CARRY4=8 LUT1=1 LUT2=2 LUT3=1 LUT5=3 LUT6=3)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.704ns = ( 41.704 - 40.000 ) 
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.745     1.745    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/CLK
    SLICE_X150Y131       FDRE                                         r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y131       FDRE (Prop_fdre_C_Q)         0.518     2.263 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[3]/Q
                         net (fo=57, routed)          2.847     5.110    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/Q[3]
    SLICE_X150Y125       LUT2 (Prop_lut2_I0_O)        0.124     5.234 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/is_trigger_time5_carry_i_1/O
                         net (fo=1, routed)           0.000     5.234    datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry_i_4[3]
    SLICE_X150Y125       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.610 r  datapath/video_inst/Inst_vga/col_map/is_trigger_time5_carry/CO[3]
                         net (fo=1, routed)           0.000     5.610    datapath/video_inst/Inst_vga/col_map/is_trigger_time5_carry_n_0
    SLICE_X150Y126       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.829 f  datapath/video_inst/Inst_vga/col_map/is_trigger_time5_carry__0/O[0]
                         net (fo=3, routed)           0.837     6.666    datapath/video_inst/Inst_vga/col_map/is_trigger_time5[4]
    SLICE_X148Y125       LUT1 (Prop_lut1_I0_O)        0.295     6.961 r  datapath/video_inst/Inst_vga/col_map/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000     6.961    datapath/video_inst/Inst_vga/col_map/i__carry_i_2__0_n_0
    SLICE_X148Y125       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.337 r  datapath/video_inst/Inst_vga/col_map/_inferred__6/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.337    datapath/video_inst/Inst_vga/col_map/_inferred__6/i__carry_n_0
    SLICE_X148Y126       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.454 r  datapath/video_inst/Inst_vga/col_map/_inferred__6/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.454    datapath/video_inst/Inst_vga/col_map/_inferred__6/i__carry__0_n_0
    SLICE_X148Y127       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.673 f  datapath/video_inst/Inst_vga/col_map/_inferred__6/i__carry__1/O[0]
                         net (fo=2, routed)           0.467     8.141    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/is_trigger_time3[1]
    SLICE_X148Y128       LUT3 (Prop_lut3_I2_O)        0.295     8.436 f  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/is_trigger_time1_carry__0_i_11/O
                         net (fo=1, routed)           0.670     9.106    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/is_trigger_time1_carry__0_i_11_n_0
    SLICE_X148Y128       LUT6 (Prop_lut6_I1_O)        0.124     9.230 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/is_trigger_time1_carry__0_i_4/O
                         net (fo=1, routed)           0.543     9.773    datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry__1_0[0]
    SLICE_X149Y126       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.299 r  datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.299    datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry__0_n_0
    SLICE_X149Y127       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.413 r  datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.413    datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry__1_n_0
    SLICE_X149Y128       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.527 r  datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry__2/CO[3]
                         net (fo=1, routed)           0.813    11.340    datapath/video_inst/Inst_vga/sig_gen/vertical_counter/dc_bias[2]_i_5__0[0]
    SLICE_X150Y129       LUT5 (Prop_lut5_I2_O)        0.124    11.464 r  datapath/video_inst/Inst_vga/sig_gen/vertical_counter/dc_bias[2]_i_11/O
                         net (fo=1, routed)           0.446    11.910    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_2__0_0
    SLICE_X152Y129       LUT5 (Prop_lut5_I1_O)        0.124    12.034 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_5__0/O
                         net (fo=4, routed)           0.753    12.787    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_5__0_n_0
    SLICE_X153Y132       LUT5 (Prop_lut5_I3_O)        0.124    12.911 f  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_5__1/O
                         net (fo=12, routed)          0.580    13.491    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[9]_6
    SLICE_X153Y132       LUT6 (Prop_lut6_I5_O)        0.124    13.615 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_3__0/O
                         net (fo=3, routed)           0.669    14.284    datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]_0
    SLICE_X156Y132       LUT2 (Prop_lut2_I1_O)        0.117    14.401 r  datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias[3]_i_4__0/O
                         net (fo=4, routed)           0.485    14.885    datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias[3]_i_4__0_n_0
    SLICE_X156Y133       LUT6 (Prop_lut6_I5_O)        0.332    15.217 r  datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias[0]_i_1/O
                         net (fo=1, routed)           0.000    15.217    datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias[0]_i_1_n_0
    SLICE_X156Y133       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.972    41.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.704    41.704    datapath/video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X156Y133       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[0]/C
                         clock pessimism              0.075    41.779    
                         clock uncertainty           -0.095    41.685    
    SLICE_X156Y133       FDRE (Setup_fdre_C_D)        0.029    41.714    datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[0]
  -------------------------------------------------------------------
                         required time                         41.714    
                         arrival time                         -15.217    
  -------------------------------------------------------------------
                         slack                                 26.496    

Slack (MET) :             26.501ns  (required time - arrival time)
  Source:                 datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.469ns  (logic 4.362ns (32.385%)  route 9.107ns (67.615%))
  Logic Levels:           18  (CARRY4=8 LUT1=1 LUT2=2 LUT3=1 LUT5=3 LUT6=3)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.704ns = ( 41.704 - 40.000 ) 
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.745     1.745    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/CLK
    SLICE_X150Y131       FDRE                                         r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y131       FDRE (Prop_fdre_C_Q)         0.518     2.263 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[3]/Q
                         net (fo=57, routed)          2.847     5.110    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/Q[3]
    SLICE_X150Y125       LUT2 (Prop_lut2_I0_O)        0.124     5.234 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/is_trigger_time5_carry_i_1/O
                         net (fo=1, routed)           0.000     5.234    datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry_i_4[3]
    SLICE_X150Y125       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.610 r  datapath/video_inst/Inst_vga/col_map/is_trigger_time5_carry/CO[3]
                         net (fo=1, routed)           0.000     5.610    datapath/video_inst/Inst_vga/col_map/is_trigger_time5_carry_n_0
    SLICE_X150Y126       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.829 f  datapath/video_inst/Inst_vga/col_map/is_trigger_time5_carry__0/O[0]
                         net (fo=3, routed)           0.837     6.666    datapath/video_inst/Inst_vga/col_map/is_trigger_time5[4]
    SLICE_X148Y125       LUT1 (Prop_lut1_I0_O)        0.295     6.961 r  datapath/video_inst/Inst_vga/col_map/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000     6.961    datapath/video_inst/Inst_vga/col_map/i__carry_i_2__0_n_0
    SLICE_X148Y125       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.337 r  datapath/video_inst/Inst_vga/col_map/_inferred__6/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.337    datapath/video_inst/Inst_vga/col_map/_inferred__6/i__carry_n_0
    SLICE_X148Y126       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.454 r  datapath/video_inst/Inst_vga/col_map/_inferred__6/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.454    datapath/video_inst/Inst_vga/col_map/_inferred__6/i__carry__0_n_0
    SLICE_X148Y127       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.673 f  datapath/video_inst/Inst_vga/col_map/_inferred__6/i__carry__1/O[0]
                         net (fo=2, routed)           0.467     8.141    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/is_trigger_time3[1]
    SLICE_X148Y128       LUT3 (Prop_lut3_I2_O)        0.295     8.436 f  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/is_trigger_time1_carry__0_i_11/O
                         net (fo=1, routed)           0.670     9.106    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/is_trigger_time1_carry__0_i_11_n_0
    SLICE_X148Y128       LUT6 (Prop_lut6_I1_O)        0.124     9.230 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/is_trigger_time1_carry__0_i_4/O
                         net (fo=1, routed)           0.543     9.773    datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry__1_0[0]
    SLICE_X149Y126       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.299 r  datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.299    datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry__0_n_0
    SLICE_X149Y127       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.413 r  datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.413    datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry__1_n_0
    SLICE_X149Y128       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.527 r  datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry__2/CO[3]
                         net (fo=1, routed)           0.813    11.340    datapath/video_inst/Inst_vga/sig_gen/vertical_counter/dc_bias[2]_i_5__0[0]
    SLICE_X150Y129       LUT5 (Prop_lut5_I2_O)        0.124    11.464 r  datapath/video_inst/Inst_vga/sig_gen/vertical_counter/dc_bias[2]_i_11/O
                         net (fo=1, routed)           0.446    11.910    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_2__0_0
    SLICE_X152Y129       LUT5 (Prop_lut5_I1_O)        0.124    12.034 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_5__0/O
                         net (fo=4, routed)           0.753    12.787    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_5__0_n_0
    SLICE_X153Y132       LUT5 (Prop_lut5_I3_O)        0.124    12.911 f  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_5__1/O
                         net (fo=12, routed)          0.580    13.491    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[9]_6
    SLICE_X153Y132       LUT6 (Prop_lut6_I5_O)        0.124    13.615 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_3__0/O
                         net (fo=3, routed)           0.669    14.284    datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]_0
    SLICE_X156Y132       LUT2 (Prop_lut2_I1_O)        0.117    14.401 r  datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias[3]_i_4__0/O
                         net (fo=4, routed)           0.482    14.882    datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias[3]_i_4__0_n_0
    SLICE_X156Y133       LUT6 (Prop_lut6_I2_O)        0.332    15.214 r  datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias[1]_i_1__0/O
                         net (fo=1, routed)           0.000    15.214    datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias[1]_i_1__0_n_0
    SLICE_X156Y133       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.972    41.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.704    41.704    datapath/video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X156Y133       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[1]/C
                         clock pessimism              0.075    41.779    
                         clock uncertainty           -0.095    41.685    
    SLICE_X156Y133       FDRE (Setup_fdre_C_D)        0.031    41.716    datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[1]
  -------------------------------------------------------------------
                         required time                         41.716    
                         arrival time                         -15.214    
  -------------------------------------------------------------------
                         slack                                 26.501    

Slack (MET) :             26.528ns  (required time - arrival time)
  Source:                 datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.441ns  (logic 4.362ns (32.452%)  route 9.079ns (67.548%))
  Logic Levels:           18  (CARRY4=8 LUT1=1 LUT2=2 LUT3=1 LUT5=3 LUT6=3)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.703ns = ( 41.703 - 40.000 ) 
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.745     1.745    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/CLK
    SLICE_X150Y131       FDRE                                         r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y131       FDRE (Prop_fdre_C_Q)         0.518     2.263 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[3]/Q
                         net (fo=57, routed)          2.847     5.110    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/Q[3]
    SLICE_X150Y125       LUT2 (Prop_lut2_I0_O)        0.124     5.234 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/is_trigger_time5_carry_i_1/O
                         net (fo=1, routed)           0.000     5.234    datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry_i_4[3]
    SLICE_X150Y125       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.610 r  datapath/video_inst/Inst_vga/col_map/is_trigger_time5_carry/CO[3]
                         net (fo=1, routed)           0.000     5.610    datapath/video_inst/Inst_vga/col_map/is_trigger_time5_carry_n_0
    SLICE_X150Y126       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.829 f  datapath/video_inst/Inst_vga/col_map/is_trigger_time5_carry__0/O[0]
                         net (fo=3, routed)           0.837     6.666    datapath/video_inst/Inst_vga/col_map/is_trigger_time5[4]
    SLICE_X148Y125       LUT1 (Prop_lut1_I0_O)        0.295     6.961 r  datapath/video_inst/Inst_vga/col_map/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000     6.961    datapath/video_inst/Inst_vga/col_map/i__carry_i_2__0_n_0
    SLICE_X148Y125       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.337 r  datapath/video_inst/Inst_vga/col_map/_inferred__6/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.337    datapath/video_inst/Inst_vga/col_map/_inferred__6/i__carry_n_0
    SLICE_X148Y126       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.454 r  datapath/video_inst/Inst_vga/col_map/_inferred__6/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.454    datapath/video_inst/Inst_vga/col_map/_inferred__6/i__carry__0_n_0
    SLICE_X148Y127       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.673 f  datapath/video_inst/Inst_vga/col_map/_inferred__6/i__carry__1/O[0]
                         net (fo=2, routed)           0.467     8.141    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/is_trigger_time3[1]
    SLICE_X148Y128       LUT3 (Prop_lut3_I2_O)        0.295     8.436 f  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/is_trigger_time1_carry__0_i_11/O
                         net (fo=1, routed)           0.670     9.106    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/is_trigger_time1_carry__0_i_11_n_0
    SLICE_X148Y128       LUT6 (Prop_lut6_I1_O)        0.124     9.230 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/is_trigger_time1_carry__0_i_4/O
                         net (fo=1, routed)           0.543     9.773    datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry__1_0[0]
    SLICE_X149Y126       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.299 r  datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.299    datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry__0_n_0
    SLICE_X149Y127       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.413 r  datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.413    datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry__1_n_0
    SLICE_X149Y128       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.527 r  datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry__2/CO[3]
                         net (fo=1, routed)           0.813    11.340    datapath/video_inst/Inst_vga/sig_gen/vertical_counter/dc_bias[2]_i_5__0[0]
    SLICE_X150Y129       LUT5 (Prop_lut5_I2_O)        0.124    11.464 r  datapath/video_inst/Inst_vga/sig_gen/vertical_counter/dc_bias[2]_i_11/O
                         net (fo=1, routed)           0.446    11.910    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_2__0_0
    SLICE_X152Y129       LUT5 (Prop_lut5_I1_O)        0.124    12.034 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_5__0/O
                         net (fo=4, routed)           0.753    12.787    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_5__0_n_0
    SLICE_X153Y132       LUT5 (Prop_lut5_I3_O)        0.124    12.911 f  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_5__1/O
                         net (fo=12, routed)          0.580    13.491    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[9]_6
    SLICE_X153Y132       LUT6 (Prop_lut6_I5_O)        0.124    13.615 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_3__0/O
                         net (fo=3, routed)           0.669    14.284    datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]_0
    SLICE_X156Y132       LUT2 (Prop_lut2_I1_O)        0.117    14.401 f  datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias[3]_i_4__0/O
                         net (fo=4, routed)           0.454    14.855    datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias[3]_i_4__0_n_0
    SLICE_X156Y132       LUT6 (Prop_lut6_I2_O)        0.332    15.187 r  datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias[3]_i_1__0/O
                         net (fo=1, routed)           0.000    15.187    datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias[3]_i_1__0_n_0
    SLICE_X156Y132       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.972    41.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.703    41.703    datapath/video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X156Y132       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]/C
                         clock pessimism              0.075    41.778    
                         clock uncertainty           -0.095    41.684    
    SLICE_X156Y132       FDRE (Setup_fdre_C_D)        0.031    41.715    datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]
  -------------------------------------------------------------------
                         required time                         41.715    
                         arrival time                         -15.187    
  -------------------------------------------------------------------
                         slack                                 26.528    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/latched_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.643     0.643    datapath/video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X156Y134       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y134       FDRE (Prop_fdre_C_Q)         0.141     0.784 r  datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[2]/Q
                         net (fo=1, routed)           0.058     0.841    datapath/video_inst/inst_dvid/TDMS_encoder_green_n_2
    SLICE_X156Y134       FDRE                                         r  datapath/video_inst/inst_dvid/latched_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.914     0.914    datapath/video_inst/inst_dvid/CLK
    SLICE_X156Y134       FDRE                                         r  datapath/video_inst/inst_dvid/latched_green_reg[2]/C
                         clock pessimism             -0.271     0.643    
    SLICE_X156Y134       FDRE (Hold_fdre_C_D)         0.071     0.714    datapath/video_inst/inst_dvid/latched_green_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.714    
                         arrival time                           0.841    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/latched_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.643     0.643    datapath/video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X156Y134       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y134       FDRE (Prop_fdre_C_Q)         0.141     0.784 r  datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[0]/Q
                         net (fo=1, routed)           0.065     0.849    datapath/video_inst/inst_dvid/TDMS_encoder_green_n_3
    SLICE_X156Y134       FDRE                                         r  datapath/video_inst/inst_dvid/latched_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.914     0.914    datapath/video_inst/inst_dvid/CLK
    SLICE_X156Y134       FDRE                                         r  datapath/video_inst/inst_dvid/latched_green_reg[0]/C
                         clock pessimism             -0.271     0.643    
    SLICE_X156Y134       FDRE (Hold_fdre_C_D)         0.075     0.718    datapath/video_inst/inst_dvid/latched_green_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.718    
                         arrival time                           0.849    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/latched_green_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.148ns (71.500%)  route 0.059ns (28.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.642     0.642    datapath/video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X158Y133       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y133       FDRE (Prop_fdre_C_Q)         0.148     0.790 r  datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[8]/Q
                         net (fo=1, routed)           0.059     0.849    datapath/video_inst/inst_dvid/TDMS_encoder_green_n_1
    SLICE_X159Y133       FDRE                                         r  datapath/video_inst/inst_dvid/latched_green_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.913     0.913    datapath/video_inst/inst_dvid/CLK
    SLICE_X159Y133       FDRE                                         r  datapath/video_inst/inst_dvid/latched_green_reg[8]/C
                         clock pessimism             -0.258     0.655    
    SLICE_X159Y133       FDRE (Hold_fdre_C_D)         0.017     0.672    datapath/video_inst/inst_dvid/latched_green_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.672    
                         arrival time                           0.849    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.189ns (57.886%)  route 0.138ns (42.114%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    0.613ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.613     0.613    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/CLK
    SLICE_X151Y131       FDRE                                         r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y131       FDRE (Prop_fdre_C_Q)         0.141     0.754 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[1]/Q
                         net (fo=30, routed)          0.138     0.891    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/Q[1]
    SLICE_X150Y131       LUT4 (Prop_lut4_I3_O)        0.048     0.939 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.939    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/plusOp[3]
    SLICE_X150Y131       FDRE                                         r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.883     0.883    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/CLK
    SLICE_X150Y131       FDRE                                         r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[3]/C
                         clock pessimism             -0.257     0.626    
    SLICE_X150Y131       FDRE (Hold_fdre_C_D)         0.133     0.759    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.759    
                         arrival time                           0.939    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/latched_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.643     0.643    datapath/video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X160Y133       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y133       FDRE (Prop_fdre_C_Q)         0.141     0.784 r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[1]/Q
                         net (fo=1, routed)           0.118     0.902    datapath/video_inst/inst_dvid/TDMS_encoder_blue_n_4
    SLICE_X160Y133       FDRE                                         r  datapath/video_inst/inst_dvid/latched_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.914     0.914    datapath/video_inst/inst_dvid/CLK
    SLICE_X160Y133       FDRE                                         r  datapath/video_inst/inst_dvid/latched_blue_reg[1]/C
                         clock pessimism             -0.271     0.643    
    SLICE_X160Y133       FDRE (Hold_fdre_C_D)         0.070     0.713    datapath/video_inst/inst_dvid/latched_blue_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.713    
                         arrival time                           0.902    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (49.950%)  route 0.186ns (50.050%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.641     0.641    datapath/video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X159Y132       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y132       FDRE (Prop_fdre_C_Q)         0.141     0.782 r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/Q
                         net (fo=10, routed)          0.186     0.968    datapath/video_inst/inst_dvid/TDMS_encoder_blue/Q[0]
    SLICE_X158Y132       LUT6 (Prop_lut6_I0_O)        0.045     1.013 r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[1]_i_1/O
                         net (fo=1, routed)           0.000     1.013    datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[1]_i_1_n_0
    SLICE_X158Y132       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.912     0.912    datapath/video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X158Y132       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]/C
                         clock pessimism             -0.258     0.654    
    SLICE_X158Y132       FDRE (Hold_fdre_C_D)         0.120     0.774    datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.774    
                         arrival time                           1.013    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/latched_red_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.148ns (56.607%)  route 0.113ns (43.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.644     0.644    datapath/video_inst/inst_dvid/TDMS_encoder_red/CLK
    SLICE_X162Y134       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y134       FDRE (Prop_fdre_C_Q)         0.148     0.792 r  datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[9]/Q
                         net (fo=1, routed)           0.113     0.905    datapath/video_inst/inst_dvid/TDMS_encoder_red_n_0
    SLICE_X162Y135       FDRE                                         r  datapath/video_inst/inst_dvid/latched_red_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.916     0.916    datapath/video_inst/inst_dvid/CLK
    SLICE_X162Y135       FDRE                                         r  datapath/video_inst/inst_dvid/latched_red_reg[9]/C
                         clock pessimism             -0.257     0.659    
    SLICE_X162Y135       FDRE (Hold_fdre_C_D)         0.007     0.666    datapath/video_inst/inst_dvid/latched_red_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.666    
                         arrival time                           0.905    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/latched_red_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.164ns (49.715%)  route 0.166ns (50.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.644     0.644    datapath/video_inst/inst_dvid/TDMS_encoder_red/CLK
    SLICE_X162Y134       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y134       FDRE (Prop_fdre_C_Q)         0.164     0.808 r  datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[8]/Q
                         net (fo=1, routed)           0.166     0.973    datapath/video_inst/inst_dvid/TDMS_encoder_red_n_1
    SLICE_X162Y135       FDRE                                         r  datapath/video_inst/inst_dvid/latched_red_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.916     0.916    datapath/video_inst/inst_dvid/CLK
    SLICE_X162Y135       FDRE                                         r  datapath/video_inst/inst_dvid/latched_red_reg[8]/C
                         clock pessimism             -0.257     0.659    
    SLICE_X162Y135       FDRE (Hold_fdre_C_D)         0.063     0.722    datapath/video_inst/inst_dvid/latched_red_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.722    
                         arrival time                           0.973    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.158%)  route 0.171ns (47.842%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.642     0.642    datapath/video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X156Y133       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y133       FDRE (Prop_fdre_C_Q)         0.141     0.783 r  datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[0]/Q
                         net (fo=9, routed)           0.171     0.953    datapath/video_inst/inst_dvid/TDMS_encoder_green/Q[0]
    SLICE_X156Y132       LUT6 (Prop_lut6_I2_O)        0.045     0.998 r  datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.998    datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias[2]_i_1__0_n_0
    SLICE_X156Y132       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.912     0.912    datapath/video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X156Y132       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]/C
                         clock pessimism             -0.257     0.655    
    SLICE_X156Y132       FDRE (Hold_fdre_C_D)         0.091     0.746    datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.746    
                         arrival time                           0.998    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.190ns (52.832%)  route 0.170ns (47.168%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.642     0.642    datapath/video_inst/inst_dvid/TDMS_encoder_red/CLK
    SLICE_X156Y133       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y133       FDRE (Prop_fdre_C_Q)         0.141     0.783 f  datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[0]/Q
                         net (fo=4, routed)           0.170     0.952    datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg_n_0_[0]
    SLICE_X156Y133       LUT5 (Prop_lut5_I3_O)        0.049     1.001 r  datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias[3]_i_1__1/O
                         net (fo=1, routed)           0.000     1.001    datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias[3]_i_1__1_n_0
    SLICE_X156Y133       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.913     0.913    datapath/video_inst/inst_dvid/TDMS_encoder_red/CLK
    SLICE_X156Y133       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[3]/C
                         clock pessimism             -0.271     0.642    
    SLICE_X156Y133       FDRE (Hold_fdre_C_D)         0.107     0.749    datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.749    
                         arrival time                           1.001    
  -------------------------------------------------------------------
                         slack                                  0.253    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y4    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X149Y131   datapath/video_inst/Inst_vga/sig_gen/vga_reg[blank]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X153Y129   datapath/video_inst/Inst_vga/sig_gen/vga_reg[hsync]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X154Y128   datapath/video_inst/Inst_vga/sig_gen/vga_reg[vsync]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X149Y132   datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X151Y131   datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X150Y131   datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X150Y131   datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X152Y129   datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X149Y131   datapath/video_inst/Inst_vga/sig_gen/vga_reg[blank]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X149Y131   datapath/video_inst/Inst_vga/sig_gen/vga_reg[blank]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X153Y129   datapath/video_inst/Inst_vga/sig_gen/vga_reg[hsync]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X153Y129   datapath/video_inst/Inst_vga/sig_gen/vga_reg[hsync]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X154Y128   datapath/video_inst/Inst_vga/sig_gen/vga_reg[vsync]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X154Y128   datapath/video_inst/Inst_vga/sig_gen/vga_reg[vsync]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X149Y132   datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X149Y132   datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X151Y131   datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X151Y131   datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X149Y131   datapath/video_inst/Inst_vga/sig_gen/vga_reg[blank]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X149Y131   datapath/video_inst/Inst_vga/sig_gen/vga_reg[blank]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X153Y129   datapath/video_inst/Inst_vga/sig_gen/vga_reg[hsync]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X153Y129   datapath/video_inst/Inst_vga/sig_gen/vga_reg[hsync]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X154Y128   datapath/video_inst/Inst_vga/sig_gen/vga_reg[vsync]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X154Y128   datapath/video_inst/Inst_vga/sig_gen/vga_reg[vsync]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X149Y132   datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X149Y132   datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X151Y131   datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X151Y131   datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.760ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.760ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_red_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.702ns  (logic 0.890ns (24.041%)  route 2.812ns (75.959%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns = ( 9.707 - 8.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833     1.833    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.518     2.351 r  datapath/video_inst/inst_dvid/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.678     3.030    datapath/video_inst/inst_dvid/shift_clock[0]
    SLICE_X163Y147       LUT6 (Prop_lut6_I5_O)        0.124     3.154 f  datapath/video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425     3.579    datapath/video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y147       LUT5 (Prop_lut5_I0_O)        0.124     3.703 f  datapath/video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          0.934     4.637    datapath/video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X163Y134       LUT2 (Prop_lut2_I1_O)        0.124     4.761 r  datapath/video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.774     5.535    datapath/video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X163Y134       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.707     9.707    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y134       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[0]/C
                         clock pessimism              0.089     9.796    
                         clock uncertainty           -0.072     9.724    
    SLICE_X163Y134       FDSE (Setup_fdse_C_S)       -0.429     9.295    datapath/video_inst/inst_dvid/shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                          9.295    
                         arrival time                          -5.535    
  -------------------------------------------------------------------
                         slack                                  3.760    

Slack (MET) :             3.760ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_red_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.702ns  (logic 0.890ns (24.041%)  route 2.812ns (75.959%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns = ( 9.707 - 8.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833     1.833    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.518     2.351 r  datapath/video_inst/inst_dvid/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.678     3.030    datapath/video_inst/inst_dvid/shift_clock[0]
    SLICE_X163Y147       LUT6 (Prop_lut6_I5_O)        0.124     3.154 f  datapath/video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425     3.579    datapath/video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y147       LUT5 (Prop_lut5_I0_O)        0.124     3.703 f  datapath/video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          0.934     4.637    datapath/video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X163Y134       LUT2 (Prop_lut2_I1_O)        0.124     4.761 r  datapath/video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.774     5.535    datapath/video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X163Y134       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.707     9.707    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y134       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[1]/C
                         clock pessimism              0.089     9.796    
                         clock uncertainty           -0.072     9.724    
    SLICE_X163Y134       FDSE (Setup_fdse_C_S)       -0.429     9.295    datapath/video_inst/inst_dvid/shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                          9.295    
                         arrival time                          -5.535    
  -------------------------------------------------------------------
                         slack                                  3.760    

Slack (MET) :             3.760ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_red_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.702ns  (logic 0.890ns (24.041%)  route 2.812ns (75.959%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns = ( 9.707 - 8.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833     1.833    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.518     2.351 r  datapath/video_inst/inst_dvid/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.678     3.030    datapath/video_inst/inst_dvid/shift_clock[0]
    SLICE_X163Y147       LUT6 (Prop_lut6_I5_O)        0.124     3.154 f  datapath/video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425     3.579    datapath/video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y147       LUT5 (Prop_lut5_I0_O)        0.124     3.703 f  datapath/video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          0.934     4.637    datapath/video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X163Y134       LUT2 (Prop_lut2_I1_O)        0.124     4.761 r  datapath/video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.774     5.535    datapath/video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X163Y134       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.707     9.707    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y134       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[3]/C
                         clock pessimism              0.089     9.796    
                         clock uncertainty           -0.072     9.724    
    SLICE_X163Y134       FDSE (Setup_fdse_C_S)       -0.429     9.295    datapath/video_inst/inst_dvid/shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                          9.295    
                         arrival time                          -5.535    
  -------------------------------------------------------------------
                         slack                                  3.760    

Slack (MET) :             3.760ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_red_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.702ns  (logic 0.890ns (24.041%)  route 2.812ns (75.959%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns = ( 9.707 - 8.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833     1.833    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.518     2.351 r  datapath/video_inst/inst_dvid/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.678     3.030    datapath/video_inst/inst_dvid/shift_clock[0]
    SLICE_X163Y147       LUT6 (Prop_lut6_I5_O)        0.124     3.154 f  datapath/video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425     3.579    datapath/video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y147       LUT5 (Prop_lut5_I0_O)        0.124     3.703 f  datapath/video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          0.934     4.637    datapath/video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X163Y134       LUT2 (Prop_lut2_I1_O)        0.124     4.761 r  datapath/video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.774     5.535    datapath/video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X163Y134       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.707     9.707    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y134       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[5]/C
                         clock pessimism              0.089     9.796    
                         clock uncertainty           -0.072     9.724    
    SLICE_X163Y134       FDSE (Setup_fdse_C_S)       -0.429     9.295    datapath/video_inst/inst_dvid/shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                          9.295    
                         arrival time                          -5.535    
  -------------------------------------------------------------------
                         slack                                  3.760    

Slack (MET) :             3.760ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_red_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.702ns  (logic 0.890ns (24.041%)  route 2.812ns (75.959%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns = ( 9.707 - 8.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833     1.833    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.518     2.351 r  datapath/video_inst/inst_dvid/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.678     3.030    datapath/video_inst/inst_dvid/shift_clock[0]
    SLICE_X163Y147       LUT6 (Prop_lut6_I5_O)        0.124     3.154 f  datapath/video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425     3.579    datapath/video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y147       LUT5 (Prop_lut5_I0_O)        0.124     3.703 f  datapath/video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          0.934     4.637    datapath/video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X163Y134       LUT2 (Prop_lut2_I1_O)        0.124     4.761 r  datapath/video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.774     5.535    datapath/video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X163Y134       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.707     9.707    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y134       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[7]/C
                         clock pessimism              0.089     9.796    
                         clock uncertainty           -0.072     9.724    
    SLICE_X163Y134       FDSE (Setup_fdse_C_S)       -0.429     9.295    datapath/video_inst/inst_dvid/shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                          9.295    
                         arrival time                          -5.535    
  -------------------------------------------------------------------
                         slack                                  3.760    

Slack (MET) :             4.424ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_blue_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.039ns  (logic 0.766ns (25.205%)  route 2.273ns (74.795%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns = ( 9.708 - 8.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833     1.833    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.518     2.351 f  datapath/video_inst/inst_dvid/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.678     3.030    datapath/video_inst/inst_dvid/shift_clock[0]
    SLICE_X163Y147       LUT6 (Prop_lut6_I5_O)        0.124     3.154 r  datapath/video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425     3.579    datapath/video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y147       LUT5 (Prop_lut5_I0_O)        0.124     3.703 r  datapath/video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          1.169     4.872    datapath/video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X161Y135       FDRE                                         r  datapath/video_inst/inst_dvid/shift_blue_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.708     9.708    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X161Y135       FDRE                                         r  datapath/video_inst/inst_dvid/shift_blue_reg[9]/C
                         clock pessimism              0.089     9.797    
                         clock uncertainty           -0.072     9.725    
    SLICE_X161Y135       FDRE (Setup_fdre_C_R)       -0.429     9.296    datapath/video_inst/inst_dvid/shift_blue_reg[9]
  -------------------------------------------------------------------
                         required time                          9.296    
                         arrival time                          -4.872    
  -------------------------------------------------------------------
                         slack                                  4.424    

Slack (MET) :             4.424ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_red_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.039ns  (logic 0.766ns (25.205%)  route 2.273ns (74.795%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns = ( 9.708 - 8.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833     1.833    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.518     2.351 f  datapath/video_inst/inst_dvid/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.678     3.030    datapath/video_inst/inst_dvid/shift_clock[0]
    SLICE_X163Y147       LUT6 (Prop_lut6_I5_O)        0.124     3.154 r  datapath/video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425     3.579    datapath/video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y147       LUT5 (Prop_lut5_I0_O)        0.124     3.703 r  datapath/video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          1.169     4.872    datapath/video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X161Y135       FDRE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.708     9.708    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X161Y135       FDRE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[8]/C
                         clock pessimism              0.089     9.797    
                         clock uncertainty           -0.072     9.725    
    SLICE_X161Y135       FDRE (Setup_fdre_C_R)       -0.429     9.296    datapath/video_inst/inst_dvid/shift_red_reg[8]
  -------------------------------------------------------------------
                         required time                          9.296    
                         arrival time                          -4.872    
  -------------------------------------------------------------------
                         slack                                  4.424    

Slack (MET) :             4.424ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_red_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.039ns  (logic 0.766ns (25.205%)  route 2.273ns (74.795%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns = ( 9.708 - 8.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833     1.833    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.518     2.351 f  datapath/video_inst/inst_dvid/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.678     3.030    datapath/video_inst/inst_dvid/shift_clock[0]
    SLICE_X163Y147       LUT6 (Prop_lut6_I5_O)        0.124     3.154 r  datapath/video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425     3.579    datapath/video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y147       LUT5 (Prop_lut5_I0_O)        0.124     3.703 r  datapath/video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          1.169     4.872    datapath/video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X161Y135       FDRE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.708     9.708    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X161Y135       FDRE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[9]/C
                         clock pessimism              0.089     9.797    
                         clock uncertainty           -0.072     9.725    
    SLICE_X161Y135       FDRE (Setup_fdre_C_R)       -0.429     9.296    datapath/video_inst/inst_dvid/shift_red_reg[9]
  -------------------------------------------------------------------
                         required time                          9.296    
                         arrival time                          -4.872    
  -------------------------------------------------------------------
                         slack                                  4.424    

Slack (MET) :             4.646ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.277ns  (logic 0.890ns (27.155%)  route 2.387ns (72.845%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns = ( 9.708 - 8.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833     1.833    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.518     2.351 f  datapath/video_inst/inst_dvid/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.678     3.030    datapath/video_inst/inst_dvid/shift_clock[0]
    SLICE_X163Y147       LUT6 (Prop_lut6_I5_O)        0.124     3.154 r  datapath/video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425     3.579    datapath/video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y147       LUT5 (Prop_lut5_I0_O)        0.124     3.703 r  datapath/video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          1.284     4.987    datapath/video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X160Y135       LUT3 (Prop_lut3_I1_O)        0.124     5.111 r  datapath/video_inst/inst_dvid/shift_green[3]_i_1/O
                         net (fo=1, routed)           0.000     5.111    datapath/video_inst/inst_dvid/shift_green[3]
    SLICE_X160Y135       FDRE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.708     9.708    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X160Y135       FDRE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[3]/C
                         clock pessimism              0.089     9.797    
                         clock uncertainty           -0.072     9.725    
    SLICE_X160Y135       FDRE (Setup_fdre_C_D)        0.031     9.756    datapath/video_inst/inst_dvid/shift_green_reg[3]
  -------------------------------------------------------------------
                         required time                          9.756    
                         arrival time                          -5.111    
  -------------------------------------------------------------------
                         slack                                  4.646    

Slack (MET) :             4.650ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_blue_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.797ns  (logic 0.766ns (27.382%)  route 2.031ns (72.618%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.706ns = ( 9.706 - 8.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833     1.833    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.518     2.351 f  datapath/video_inst/inst_dvid/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.678     3.030    datapath/video_inst/inst_dvid/shift_clock[0]
    SLICE_X163Y147       LUT6 (Prop_lut6_I5_O)        0.124     3.154 r  datapath/video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425     3.579    datapath/video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y147       LUT5 (Prop_lut5_I0_O)        0.124     3.703 r  datapath/video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          0.928     4.631    datapath/video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X159Y135       FDRE                                         r  datapath/video_inst/inst_dvid/shift_blue_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.706     9.706    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X159Y135       FDRE                                         r  datapath/video_inst/inst_dvid/shift_blue_reg[8]/C
                         clock pessimism              0.075     9.781    
                         clock uncertainty           -0.072     9.709    
    SLICE_X159Y135       FDRE (Setup_fdre_C_R)       -0.429     9.280    datapath/video_inst/inst_dvid/shift_blue_reg[8]
  -------------------------------------------------------------------
                         required time                          9.280    
                         arrival time                          -4.631    
  -------------------------------------------------------------------
                         slack                                  4.650    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/shift_clock_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_clock_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.649ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.649     0.649    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y147       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y147       FDRE (Prop_fdre_C_Q)         0.141     0.790 r  datapath/video_inst/inst_dvid/shift_clock_reg[4]/Q
                         net (fo=2, routed)           0.110     0.900    datapath/video_inst/inst_dvid/shift_clock__0[4]
    SLICE_X162Y147       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.922     0.922    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[2]/C
                         clock pessimism             -0.260     0.662    
    SLICE_X162Y147       FDRE (Hold_fdre_C_D)         0.063     0.725    datapath/video_inst/inst_dvid/shift_clock_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.725    
                         arrival time                           0.900    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/shift_clock_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_clock_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.232%)  route 0.128ns (43.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.649ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.649     0.649    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.164     0.813 r  datapath/video_inst/inst_dvid/shift_clock_reg[2]/Q
                         net (fo=2, routed)           0.128     0.940    datapath/video_inst/inst_dvid/shift_clock__0[2]
    SLICE_X162Y147       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.922     0.922    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[0]/C
                         clock pessimism             -0.273     0.649    
    SLICE_X162Y147       FDRE (Hold_fdre_C_D)         0.059     0.708    datapath/video_inst/inst_dvid/shift_clock_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.708    
                         arrival time                           0.940    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/shift_clock_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_clock_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.162%)  route 0.123ns (42.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.649ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.649     0.649    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.164     0.813 r  datapath/video_inst/inst_dvid/shift_clock_reg[3]/Q
                         net (fo=2, routed)           0.123     0.936    datapath/video_inst/inst_dvid/shift_clock__0[3]
    SLICE_X162Y147       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.922     0.922    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[1]/C
                         clock pessimism             -0.273     0.649    
    SLICE_X162Y147       FDRE (Hold_fdre_C_D)         0.052     0.701    datapath/video_inst/inst_dvid/shift_clock_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.701    
                         arrival time                           0.936    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/shift_blue_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.187ns (47.462%)  route 0.207ns (52.538%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.643     0.643    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X159Y135       FDRE                                         r  datapath/video_inst/inst_dvid/shift_blue_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y135       FDRE (Prop_fdre_C_Q)         0.141     0.784 r  datapath/video_inst/inst_dvid/shift_blue_reg[8]/Q
                         net (fo=1, routed)           0.207     0.991    datapath/video_inst/inst_dvid/shift_blue_reg_n_0_[8]
    SLICE_X160Y135       LUT3 (Prop_lut3_I0_O)        0.046     1.037 r  datapath/video_inst/inst_dvid/shift_blue[6]_i_1/O
                         net (fo=1, routed)           0.000     1.037    datapath/video_inst/inst_dvid/shift_blue[6]
    SLICE_X160Y135       FDRE                                         r  datapath/video_inst/inst_dvid/shift_blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.916     0.916    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X160Y135       FDRE                                         r  datapath/video_inst/inst_dvid/shift_blue_reg[6]/C
                         clock pessimism             -0.234     0.682    
    SLICE_X160Y135       FDRE (Hold_fdre_C_D)         0.107     0.789    datapath/video_inst/inst_dvid/shift_blue_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.789    
                         arrival time                           1.037    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/shift_red_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.794%)  route 0.203ns (52.206%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.644     0.644    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X161Y135       FDRE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y135       FDRE (Prop_fdre_C_Q)         0.141     0.785 r  datapath/video_inst/inst_dvid/shift_red_reg[8]/Q
                         net (fo=1, routed)           0.203     0.988    datapath/video_inst/inst_dvid/data1[6]
    SLICE_X163Y135       LUT3 (Prop_lut3_I0_O)        0.045     1.033 r  datapath/video_inst/inst_dvid/shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000     1.033    datapath/video_inst/inst_dvid/shift_red[6]
    SLICE_X163Y135       FDRE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.916     0.916    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y135       FDRE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[6]/C
                         clock pessimism             -0.257     0.659    
    SLICE_X163Y135       FDRE (Hold_fdre_C_D)         0.092     0.751    datapath/video_inst/inst_dvid/shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.751    
                         arrival time                           1.033    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/shift_green_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.232ns (59.374%)  route 0.159ns (40.626%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.644     0.644    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X160Y135       FDRE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y135       FDRE (Prop_fdre_C_Q)         0.128     0.772 r  datapath/video_inst/inst_dvid/shift_green_reg[7]/Q
                         net (fo=1, routed)           0.159     0.930    datapath/video_inst/inst_dvid/shift_green_reg_n_0_[7]
    SLICE_X160Y135       LUT3 (Prop_lut3_I0_O)        0.104     1.034 r  datapath/video_inst/inst_dvid/shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000     1.034    datapath/video_inst/inst_dvid/shift_green[5]
    SLICE_X160Y135       FDRE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.916     0.916    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X160Y135       FDRE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[5]/C
                         clock pessimism             -0.272     0.644    
    SLICE_X160Y135       FDRE (Hold_fdre_C_D)         0.107     0.751    datapath/video_inst/inst_dvid/shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.751    
                         arrival time                           1.034    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/shift_green_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.183ns (44.750%)  route 0.226ns (55.250%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.644     0.644    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X160Y135       FDRE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y135       FDRE (Prop_fdre_C_Q)         0.141     0.785 r  datapath/video_inst/inst_dvid/shift_green_reg[3]/Q
                         net (fo=1, routed)           0.226     1.011    datapath/video_inst/inst_dvid/shift_green_reg_n_0_[3]
    SLICE_X160Y136       LUT3 (Prop_lut3_I0_O)        0.042     1.053 r  datapath/video_inst/inst_dvid/shift_green[1]_i_1/O
                         net (fo=1, routed)           0.000     1.053    datapath/video_inst/inst_dvid/shift_green[1]
    SLICE_X160Y136       FDRE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.916     0.916    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X160Y136       FDRE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[1]/C
                         clock pessimism             -0.257     0.659    
    SLICE_X160Y136       FDRE (Hold_fdre_C_D)         0.107     0.766    datapath/video_inst/inst_dvid/shift_green_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.766    
                         arrival time                           1.053    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/shift_red_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_red_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.184ns (45.728%)  route 0.218ns (54.272%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.644     0.644    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y134       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y134       FDSE (Prop_fdse_C_Q)         0.141     0.785 r  datapath/video_inst/inst_dvid/shift_red_reg[7]/Q
                         net (fo=1, routed)           0.218     1.003    datapath/video_inst/inst_dvid/data1[5]
    SLICE_X163Y134       LUT2 (Prop_lut2_I1_O)        0.043     1.046 r  datapath/video_inst/inst_dvid/shift_red[5]_i_1/O
                         net (fo=1, routed)           0.000     1.046    datapath/video_inst/inst_dvid/shift_red[5]_i_1_n_0
    SLICE_X163Y134       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.915     0.915    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y134       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[5]/C
                         clock pessimism             -0.271     0.644    
    SLICE_X163Y134       FDSE (Hold_fdse_C_D)         0.107     0.751    datapath/video_inst/inst_dvid/shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.751    
                         arrival time                           1.046    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/shift_red_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_red_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.185ns (45.780%)  route 0.219ns (54.220%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.644     0.644    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y134       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y134       FDSE (Prop_fdse_C_Q)         0.141     0.785 r  datapath/video_inst/inst_dvid/shift_red_reg[3]/Q
                         net (fo=1, routed)           0.219     1.004    datapath/video_inst/inst_dvid/data1[1]
    SLICE_X163Y134       LUT2 (Prop_lut2_I1_O)        0.044     1.048 r  datapath/video_inst/inst_dvid/shift_red[1]_i_1/O
                         net (fo=1, routed)           0.000     1.048    datapath/video_inst/inst_dvid/shift_red[1]_i_1_n_0
    SLICE_X163Y134       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.915     0.915    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y134       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[1]/C
                         clock pessimism             -0.271     0.644    
    SLICE_X163Y134       FDSE (Hold_fdse_C_D)         0.107     0.751    datapath/video_inst/inst_dvid/shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.751    
                         arrival time                           1.048    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/shift_red_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.185ns (45.780%)  route 0.219ns (54.220%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.644     0.644    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y135       FDRE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y135       FDRE (Prop_fdre_C_Q)         0.141     0.785 r  datapath/video_inst/inst_dvid/shift_red_reg[6]/Q
                         net (fo=1, routed)           0.219     1.004    datapath/video_inst/inst_dvid/data1[4]
    SLICE_X163Y135       LUT3 (Prop_lut3_I0_O)        0.044     1.048 r  datapath/video_inst/inst_dvid/shift_red[4]_i_1/O
                         net (fo=1, routed)           0.000     1.048    datapath/video_inst/inst_dvid/shift_red[4]
    SLICE_X163Y135       FDRE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.916     0.916    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y135       FDRE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[4]/C
                         clock pessimism             -0.272     0.644    
    SLICE_X163Y135       FDRE (Hold_fdre_C_D)         0.107     0.751    datapath/video_inst/inst_dvid/shift_red_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.751    
                         arrival time                           1.048    
  -------------------------------------------------------------------
                         slack                                  0.297    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/I
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y140    datapath/video_inst/inst_dvid/ODDR2_blue/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y148    datapath/video_inst/inst_dvid/ODDR2_clock/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y136    datapath/video_inst/inst_dvid/ODDR2_green/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y134    datapath/video_inst/inst_dvid/ODDR2_red/C
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y0  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X162Y136   datapath/video_inst/inst_dvid/shift_blue_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X162Y136   datapath/video_inst/inst_dvid/shift_blue_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X162Y136   datapath/video_inst/inst_dvid/shift_blue_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X162Y136   datapath/video_inst/inst_dvid/shift_blue_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y0  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y136   datapath/video_inst/inst_dvid/shift_blue_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y136   datapath/video_inst/inst_dvid/shift_blue_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y136   datapath/video_inst/inst_dvid/shift_blue_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y136   datapath/video_inst/inst_dvid/shift_blue_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y136   datapath/video_inst/inst_dvid/shift_blue_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y136   datapath/video_inst/inst_dvid/shift_blue_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y136   datapath/video_inst/inst_dvid/shift_blue_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y136   datapath/video_inst/inst_dvid/shift_blue_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X160Y135   datapath/video_inst/inst_dvid/shift_blue_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X160Y135   datapath/video_inst/inst_dvid/shift_blue_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y136   datapath/video_inst/inst_dvid/shift_blue_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y136   datapath/video_inst/inst_dvid/shift_blue_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y136   datapath/video_inst/inst_dvid/shift_blue_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y136   datapath/video_inst/inst_dvid/shift_blue_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y136   datapath/video_inst/inst_dvid/shift_blue_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y136   datapath/video_inst/inst_dvid/shift_blue_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y136   datapath/video_inst/inst_dvid/shift_blue_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y136   datapath/video_inst/inst_dvid/shift_blue_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X160Y135   datapath/video_inst/inst_dvid/shift_blue_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X160Y135   datapath/video_inst/inst_dvid/shift_blue_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y6    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.329ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.329ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_red_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.782ns  (logic 0.642ns (23.075%)  route 2.140ns (76.925%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns = ( 9.707 - 8.000 ) 
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.824     1.824    datapath/video_inst/inst_dvid/CLK
    SLICE_X162Y133       FDRE                                         r  datapath/video_inst/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y133       FDRE (Prop_fdre_C_Q)         0.518     2.342 r  datapath/video_inst/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           1.366     3.709    datapath/video_inst/inst_dvid/latched_red[0]
    SLICE_X163Y134       LUT2 (Prop_lut2_I0_O)        0.124     3.833 r  datapath/video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.774     4.607    datapath/video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X163Y134       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.707     9.707    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y134       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[0]/C
                         clock pessimism             -0.128     9.579    
                         clock uncertainty           -0.215     9.365    
    SLICE_X163Y134       FDSE (Setup_fdse_C_S)       -0.429     8.936    datapath/video_inst/inst_dvid/shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                          8.936    
                         arrival time                          -4.607    
  -------------------------------------------------------------------
                         slack                                  4.329    

Slack (MET) :             4.329ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_red_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.782ns  (logic 0.642ns (23.075%)  route 2.140ns (76.925%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns = ( 9.707 - 8.000 ) 
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.824     1.824    datapath/video_inst/inst_dvid/CLK
    SLICE_X162Y133       FDRE                                         r  datapath/video_inst/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y133       FDRE (Prop_fdre_C_Q)         0.518     2.342 r  datapath/video_inst/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           1.366     3.709    datapath/video_inst/inst_dvid/latched_red[0]
    SLICE_X163Y134       LUT2 (Prop_lut2_I0_O)        0.124     3.833 r  datapath/video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.774     4.607    datapath/video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X163Y134       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.707     9.707    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y134       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[1]/C
                         clock pessimism             -0.128     9.579    
                         clock uncertainty           -0.215     9.365    
    SLICE_X163Y134       FDSE (Setup_fdse_C_S)       -0.429     8.936    datapath/video_inst/inst_dvid/shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                          8.936    
                         arrival time                          -4.607    
  -------------------------------------------------------------------
                         slack                                  4.329    

Slack (MET) :             4.329ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_red_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.782ns  (logic 0.642ns (23.075%)  route 2.140ns (76.925%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns = ( 9.707 - 8.000 ) 
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.824     1.824    datapath/video_inst/inst_dvid/CLK
    SLICE_X162Y133       FDRE                                         r  datapath/video_inst/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y133       FDRE (Prop_fdre_C_Q)         0.518     2.342 r  datapath/video_inst/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           1.366     3.709    datapath/video_inst/inst_dvid/latched_red[0]
    SLICE_X163Y134       LUT2 (Prop_lut2_I0_O)        0.124     3.833 r  datapath/video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.774     4.607    datapath/video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X163Y134       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.707     9.707    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y134       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[3]/C
                         clock pessimism             -0.128     9.579    
                         clock uncertainty           -0.215     9.365    
    SLICE_X163Y134       FDSE (Setup_fdse_C_S)       -0.429     8.936    datapath/video_inst/inst_dvid/shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                          8.936    
                         arrival time                          -4.607    
  -------------------------------------------------------------------
                         slack                                  4.329    

Slack (MET) :             4.329ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_red_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.782ns  (logic 0.642ns (23.075%)  route 2.140ns (76.925%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns = ( 9.707 - 8.000 ) 
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.824     1.824    datapath/video_inst/inst_dvid/CLK
    SLICE_X162Y133       FDRE                                         r  datapath/video_inst/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y133       FDRE (Prop_fdre_C_Q)         0.518     2.342 r  datapath/video_inst/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           1.366     3.709    datapath/video_inst/inst_dvid/latched_red[0]
    SLICE_X163Y134       LUT2 (Prop_lut2_I0_O)        0.124     3.833 r  datapath/video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.774     4.607    datapath/video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X163Y134       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.707     9.707    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y134       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[5]/C
                         clock pessimism             -0.128     9.579    
                         clock uncertainty           -0.215     9.365    
    SLICE_X163Y134       FDSE (Setup_fdse_C_S)       -0.429     8.936    datapath/video_inst/inst_dvid/shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                          8.936    
                         arrival time                          -4.607    
  -------------------------------------------------------------------
                         slack                                  4.329    

Slack (MET) :             4.329ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_red_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.782ns  (logic 0.642ns (23.075%)  route 2.140ns (76.925%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns = ( 9.707 - 8.000 ) 
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.824     1.824    datapath/video_inst/inst_dvid/CLK
    SLICE_X162Y133       FDRE                                         r  datapath/video_inst/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y133       FDRE (Prop_fdre_C_Q)         0.518     2.342 r  datapath/video_inst/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           1.366     3.709    datapath/video_inst/inst_dvid/latched_red[0]
    SLICE_X163Y134       LUT2 (Prop_lut2_I0_O)        0.124     3.833 r  datapath/video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.774     4.607    datapath/video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X163Y134       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.707     9.707    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y134       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[7]/C
                         clock pessimism             -0.128     9.579    
                         clock uncertainty           -0.215     9.365    
    SLICE_X163Y134       FDSE (Setup_fdse_C_S)       -0.429     8.936    datapath/video_inst/inst_dvid/shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                          8.936    
                         arrival time                          -4.607    
  -------------------------------------------------------------------
                         slack                                  4.329    

Slack (MET) :             5.053ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/latched_red_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.514ns  (logic 0.642ns (25.533%)  route 1.872ns (74.467%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns = ( 9.708 - 8.000 ) 
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.827     1.827    datapath/video_inst/inst_dvid/CLK
    SLICE_X162Y135       FDRE                                         r  datapath/video_inst/inst_dvid/latched_red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y135       FDRE (Prop_fdre_C_Q)         0.518     2.345 r  datapath/video_inst/inst_dvid/latched_red_reg[2]/Q
                         net (fo=3, routed)           1.872     4.218    datapath/video_inst/inst_dvid/latched_red[2]
    SLICE_X163Y135       LUT3 (Prop_lut3_I2_O)        0.124     4.342 r  datapath/video_inst/inst_dvid/shift_red[2]_i_1/O
                         net (fo=1, routed)           0.000     4.342    datapath/video_inst/inst_dvid/shift_red[2]
    SLICE_X163Y135       FDRE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.708     9.708    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y135       FDRE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[2]/C
                         clock pessimism             -0.128     9.580    
                         clock uncertainty           -0.215     9.366    
    SLICE_X163Y135       FDRE (Setup_fdre_C_D)        0.029     9.395    datapath/video_inst/inst_dvid/shift_red_reg[2]
  -------------------------------------------------------------------
                         required time                          9.395    
                         arrival time                          -4.342    
  -------------------------------------------------------------------
                         slack                                  5.053    

Slack (MET) :             5.071ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/latched_red_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.542ns  (logic 0.670ns (26.353%)  route 1.872ns (73.647%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns = ( 9.708 - 8.000 ) 
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.827     1.827    datapath/video_inst/inst_dvid/CLK
    SLICE_X162Y135       FDRE                                         r  datapath/video_inst/inst_dvid/latched_red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y135       FDRE (Prop_fdre_C_Q)         0.518     2.345 r  datapath/video_inst/inst_dvid/latched_red_reg[2]/Q
                         net (fo=3, routed)           1.872     4.218    datapath/video_inst/inst_dvid/latched_red[2]
    SLICE_X163Y135       LUT3 (Prop_lut3_I2_O)        0.152     4.370 r  datapath/video_inst/inst_dvid/shift_red[4]_i_1/O
                         net (fo=1, routed)           0.000     4.370    datapath/video_inst/inst_dvid/shift_red[4]
    SLICE_X163Y135       FDRE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.708     9.708    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y135       FDRE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[4]/C
                         clock pessimism             -0.128     9.580    
                         clock uncertainty           -0.215     9.366    
    SLICE_X163Y135       FDRE (Setup_fdre_C_D)        0.075     9.441    datapath/video_inst/inst_dvid/shift_red_reg[4]
  -------------------------------------------------------------------
                         required time                          9.441    
                         arrival time                          -4.370    
  -------------------------------------------------------------------
                         slack                                  5.071    

Slack (MET) :             5.155ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/latched_blue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.504ns  (logic 0.602ns (24.039%)  route 1.902ns (75.961%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns = ( 9.708 - 8.000 ) 
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.824     1.824    datapath/video_inst/inst_dvid/CLK
    SLICE_X160Y133       FDRE                                         r  datapath/video_inst/inst_dvid/latched_blue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y133       FDRE (Prop_fdre_C_Q)         0.456     2.280 r  datapath/video_inst/inst_dvid/latched_blue_reg[1]/Q
                         net (fo=4, routed)           1.902     4.183    datapath/video_inst/inst_dvid/latched_blue[1]
    SLICE_X162Y136       LUT3 (Prop_lut3_I2_O)        0.146     4.329 r  datapath/video_inst/inst_dvid/shift_blue[1]_i_1/O
                         net (fo=1, routed)           0.000     4.329    datapath/video_inst/inst_dvid/shift_blue[1]
    SLICE_X162Y136       FDRE                                         r  datapath/video_inst/inst_dvid/shift_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.708     9.708    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y136       FDRE                                         r  datapath/video_inst/inst_dvid/shift_blue_reg[1]/C
                         clock pessimism             -0.128     9.580    
                         clock uncertainty           -0.215     9.366    
    SLICE_X162Y136       FDRE (Setup_fdre_C_D)        0.118     9.484    datapath/video_inst/inst_dvid/shift_blue_reg[1]
  -------------------------------------------------------------------
                         required time                          9.484    
                         arrival time                          -4.329    
  -------------------------------------------------------------------
                         slack                                  5.155    

Slack (MET) :             5.203ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.370ns  (logic 0.718ns (30.299%)  route 1.652ns (69.701%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns = ( 9.708 - 8.000 ) 
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.823     1.823    datapath/video_inst/inst_dvid/CLK
    SLICE_X156Y134       FDRE                                         r  datapath/video_inst/inst_dvid/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y134       FDRE (Prop_fdre_C_Q)         0.419     2.242 r  datapath/video_inst/inst_dvid/latched_green_reg[0]/Q
                         net (fo=5, routed)           1.652     3.894    datapath/video_inst/inst_dvid/latched_green[0]
    SLICE_X160Y135       LUT3 (Prop_lut3_I2_O)        0.299     4.193 r  datapath/video_inst/inst_dvid/shift_green[3]_i_1/O
                         net (fo=1, routed)           0.000     4.193    datapath/video_inst/inst_dvid/shift_green[3]
    SLICE_X160Y135       FDRE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.708     9.708    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X160Y135       FDRE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[3]/C
                         clock pessimism             -0.128     9.580    
                         clock uncertainty           -0.215     9.366    
    SLICE_X160Y135       FDRE (Setup_fdre_C_D)        0.031     9.397    datapath/video_inst/inst_dvid/shift_green_reg[3]
  -------------------------------------------------------------------
                         required time                          9.397    
                         arrival time                          -4.193    
  -------------------------------------------------------------------
                         slack                                  5.203    

Slack (MET) :             5.212ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.405ns  (logic 0.743ns (30.889%)  route 1.662ns (69.111%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns = ( 9.708 - 8.000 ) 
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.823     1.823    datapath/video_inst/inst_dvid/CLK
    SLICE_X156Y134       FDRE                                         r  datapath/video_inst/inst_dvid/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y134       FDRE (Prop_fdre_C_Q)         0.419     2.242 r  datapath/video_inst/inst_dvid/latched_green_reg[0]/Q
                         net (fo=5, routed)           1.662     3.905    datapath/video_inst/inst_dvid/latched_green[0]
    SLICE_X160Y135       LUT3 (Prop_lut3_I2_O)        0.324     4.229 r  datapath/video_inst/inst_dvid/shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000     4.229    datapath/video_inst/inst_dvid/shift_green[7]
    SLICE_X160Y135       FDRE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.708     9.708    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X160Y135       FDRE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[7]/C
                         clock pessimism             -0.128     9.580    
                         clock uncertainty           -0.215     9.366    
    SLICE_X160Y135       FDRE (Setup_fdre_C_D)        0.075     9.441    datapath/video_inst/inst_dvid/shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                          9.441    
                         arrival time                          -4.229    
  -------------------------------------------------------------------
                         slack                                  5.212    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/latched_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.209ns (25.485%)  route 0.611ns (74.515%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.644     0.644    datapath/video_inst/inst_dvid/CLK
    SLICE_X162Y135       FDRE                                         r  datapath/video_inst/inst_dvid/latched_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y135       FDRE (Prop_fdre_C_Q)         0.164     0.808 r  datapath/video_inst/inst_dvid/latched_blue_reg[0]/Q
                         net (fo=1, routed)           0.611     1.419    datapath/video_inst/inst_dvid/latched_blue[0]
    SLICE_X162Y136       LUT3 (Prop_lut3_I2_O)        0.045     1.464 r  datapath/video_inst/inst_dvid/shift_blue[0]_i_1/O
                         net (fo=1, routed)           0.000     1.464    datapath/video_inst/inst_dvid/shift_blue[0]
    SLICE_X162Y136       FDRE                                         r  datapath/video_inst/inst_dvid/shift_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.916     0.916    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y136       FDRE                                         r  datapath/video_inst/inst_dvid/shift_blue_reg[0]/C
                         clock pessimism              0.080     0.996    
                         clock uncertainty            0.215     1.210    
    SLICE_X162Y136       FDRE (Hold_fdre_C_D)         0.120     1.330    datapath/video_inst/inst_dvid/shift_blue_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.330    
                         arrival time                           1.464    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/latched_blue_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.209ns (25.172%)  route 0.621ns (74.828%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.644     0.644    datapath/video_inst/inst_dvid/CLK
    SLICE_X162Y135       FDRE                                         r  datapath/video_inst/inst_dvid/latched_blue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y135       FDRE (Prop_fdre_C_Q)         0.164     0.808 r  datapath/video_inst/inst_dvid/latched_blue_reg[2]/Q
                         net (fo=1, routed)           0.621     1.429    datapath/video_inst/inst_dvid/latched_blue[2]
    SLICE_X162Y136       LUT3 (Prop_lut3_I2_O)        0.045     1.474 r  datapath/video_inst/inst_dvid/shift_blue[2]_i_1/O
                         net (fo=1, routed)           0.000     1.474    datapath/video_inst/inst_dvid/shift_blue[2]
    SLICE_X162Y136       FDRE                                         r  datapath/video_inst/inst_dvid/shift_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.916     0.916    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y136       FDRE                                         r  datapath/video_inst/inst_dvid/shift_blue_reg[2]/C
                         clock pessimism              0.080     0.996    
                         clock uncertainty            0.215     1.210    
    SLICE_X162Y136       FDRE (Hold_fdre_C_D)         0.121     1.331    datapath/video_inst/inst_dvid/shift_blue_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.331    
                         arrival time                           1.474    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/latched_blue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.851ns  (logic 0.188ns (22.097%)  route 0.663ns (77.903%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.643     0.643    datapath/video_inst/inst_dvid/CLK
    SLICE_X160Y133       FDRE                                         r  datapath/video_inst/inst_dvid/latched_blue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y133       FDRE (Prop_fdre_C_Q)         0.141     0.784 r  datapath/video_inst/inst_dvid/latched_blue_reg[1]/Q
                         net (fo=4, routed)           0.663     1.446    datapath/video_inst/inst_dvid/latched_blue[1]
    SLICE_X162Y136       LUT3 (Prop_lut3_I2_O)        0.047     1.493 r  datapath/video_inst/inst_dvid/shift_blue[3]_i_1/O
                         net (fo=1, routed)           0.000     1.493    datapath/video_inst/inst_dvid/shift_blue[3]
    SLICE_X162Y136       FDRE                                         r  datapath/video_inst/inst_dvid/shift_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.916     0.916    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y136       FDRE                                         r  datapath/video_inst/inst_dvid/shift_blue_reg[3]/C
                         clock pessimism              0.080     0.996    
                         clock uncertainty            0.215     1.210    
    SLICE_X162Y136       FDRE (Hold_fdre_C_D)         0.131     1.341    datapath/video_inst/inst_dvid/shift_blue_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.341    
                         arrival time                           1.493    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/latched_blue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.190ns (22.306%)  route 0.662ns (77.694%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.643     0.643    datapath/video_inst/inst_dvid/CLK
    SLICE_X160Y133       FDRE                                         r  datapath/video_inst/inst_dvid/latched_blue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y133       FDRE (Prop_fdre_C_Q)         0.141     0.784 r  datapath/video_inst/inst_dvid/latched_blue_reg[1]/Q
                         net (fo=4, routed)           0.662     1.445    datapath/video_inst/inst_dvid/latched_blue[1]
    SLICE_X162Y136       LUT3 (Prop_lut3_I2_O)        0.049     1.494 r  datapath/video_inst/inst_dvid/shift_blue[7]_i_1/O
                         net (fo=1, routed)           0.000     1.494    datapath/video_inst/inst_dvid/shift_blue[7]
    SLICE_X162Y136       FDRE                                         r  datapath/video_inst/inst_dvid/shift_blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.916     0.916    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y136       FDRE                                         r  datapath/video_inst/inst_dvid/shift_blue_reg[7]/C
                         clock pessimism              0.080     0.996    
                         clock uncertainty            0.215     1.210    
    SLICE_X162Y136       FDRE (Hold_fdre_C_D)         0.131     1.341    datapath/video_inst/inst_dvid/shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.341    
                         arrival time                           1.494    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/latched_blue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.848ns  (logic 0.186ns (21.939%)  route 0.662ns (78.061%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.643     0.643    datapath/video_inst/inst_dvid/CLK
    SLICE_X160Y133       FDRE                                         r  datapath/video_inst/inst_dvid/latched_blue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y133       FDRE (Prop_fdre_C_Q)         0.141     0.784 r  datapath/video_inst/inst_dvid/latched_blue_reg[1]/Q
                         net (fo=4, routed)           0.662     1.445    datapath/video_inst/inst_dvid/latched_blue[1]
    SLICE_X162Y136       LUT3 (Prop_lut3_I2_O)        0.045     1.490 r  datapath/video_inst/inst_dvid/shift_blue[5]_i_1/O
                         net (fo=1, routed)           0.000     1.490    datapath/video_inst/inst_dvid/shift_blue[5]
    SLICE_X162Y136       FDRE                                         r  datapath/video_inst/inst_dvid/shift_blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.916     0.916    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y136       FDRE                                         r  datapath/video_inst/inst_dvid/shift_blue_reg[5]/C
                         clock pessimism              0.080     0.996    
                         clock uncertainty            0.215     1.210    
    SLICE_X162Y136       FDRE (Hold_fdre_C_D)         0.121     1.331    datapath/video_inst/inst_dvid/shift_blue_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.331    
                         arrival time                           1.490    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/latched_red_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_red_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.148ns (19.218%)  route 0.622ns (80.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.644     0.644    datapath/video_inst/inst_dvid/CLK
    SLICE_X162Y135       FDRE                                         r  datapath/video_inst/inst_dvid/latched_red_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y135       FDRE (Prop_fdre_C_Q)         0.148     0.792 r  datapath/video_inst/inst_dvid/latched_red_reg[9]/Q
                         net (fo=1, routed)           0.622     1.414    datapath/video_inst/inst_dvid/latched_red[9]
    SLICE_X161Y135       FDRE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.916     0.916    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X161Y135       FDRE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[9]/C
                         clock pessimism              0.080     0.996    
                         clock uncertainty            0.215     1.210    
    SLICE_X161Y135       FDRE (Hold_fdre_C_D)         0.017     1.227    datapath/video_inst/inst_dvid/shift_red_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.414    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.230ns (26.703%)  route 0.631ns (73.297%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.643     0.643    datapath/video_inst/inst_dvid/CLK
    SLICE_X156Y134       FDRE                                         r  datapath/video_inst/inst_dvid/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y134       FDRE (Prop_fdre_C_Q)         0.128     0.771 r  datapath/video_inst/inst_dvid/latched_green_reg[0]/Q
                         net (fo=5, routed)           0.631     1.402    datapath/video_inst/inst_dvid/latched_green[0]
    SLICE_X160Y136       LUT3 (Prop_lut3_I2_O)        0.102     1.504 r  datapath/video_inst/inst_dvid/shift_green[1]_i_1/O
                         net (fo=1, routed)           0.000     1.504    datapath/video_inst/inst_dvid/shift_green[1]
    SLICE_X160Y136       FDRE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.916     0.916    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X160Y136       FDRE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[1]/C
                         clock pessimism              0.080     0.996    
                         clock uncertainty            0.215     1.210    
    SLICE_X160Y136       FDRE (Hold_fdre_C_D)         0.107     1.317    datapath/video_inst/inst_dvid/shift_green_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.317    
                         arrival time                           1.504    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.227ns (26.447%)  route 0.631ns (73.553%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.643     0.643    datapath/video_inst/inst_dvid/CLK
    SLICE_X156Y134       FDRE                                         r  datapath/video_inst/inst_dvid/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y134       FDRE (Prop_fdre_C_Q)         0.128     0.771 r  datapath/video_inst/inst_dvid/latched_green_reg[0]/Q
                         net (fo=5, routed)           0.631     1.402    datapath/video_inst/inst_dvid/latched_green[0]
    SLICE_X160Y136       LUT3 (Prop_lut3_I2_O)        0.099     1.501 r  datapath/video_inst/inst_dvid/shift_green[0]_i_1/O
                         net (fo=1, routed)           0.000     1.501    datapath/video_inst/inst_dvid/shift_green[0]
    SLICE_X160Y136       FDRE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.916     0.916    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X160Y136       FDRE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[0]/C
                         clock pessimism              0.080     0.996    
                         clock uncertainty            0.215     1.210    
    SLICE_X160Y136       FDRE (Hold_fdre_C_D)         0.091     1.301    datapath/video_inst/inst_dvid/shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.301    
                         arrival time                           1.501    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/latched_blue_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_blue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.128ns (16.286%)  route 0.658ns (83.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.642     0.642    datapath/video_inst/inst_dvid/CLK
    SLICE_X159Y133       FDRE                                         r  datapath/video_inst/inst_dvid/latched_blue_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y133       FDRE (Prop_fdre_C_Q)         0.128     0.770 r  datapath/video_inst/inst_dvid/latched_blue_reg[8]/Q
                         net (fo=1, routed)           0.658     1.428    datapath/video_inst/inst_dvid/latched_blue[8]
    SLICE_X159Y135       FDRE                                         r  datapath/video_inst/inst_dvid/shift_blue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.915     0.915    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X159Y135       FDRE                                         r  datapath/video_inst/inst_dvid/shift_blue_reg[8]/C
                         clock pessimism              0.080     0.995    
                         clock uncertainty            0.215     1.209    
    SLICE_X159Y135       FDRE (Hold_fdre_C_D)         0.016     1.225    datapath/video_inst/inst_dvid/shift_blue_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.428    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/latched_red_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.867ns  (logic 0.209ns (24.106%)  route 0.658ns (75.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.644     0.644    datapath/video_inst/inst_dvid/CLK
    SLICE_X162Y135       FDRE                                         r  datapath/video_inst/inst_dvid/latched_red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y135       FDRE (Prop_fdre_C_Q)         0.164     0.808 r  datapath/video_inst/inst_dvid/latched_red_reg[2]/Q
                         net (fo=3, routed)           0.658     1.466    datapath/video_inst/inst_dvid/latched_red[2]
    SLICE_X163Y135       LUT3 (Prop_lut3_I2_O)        0.045     1.511 r  datapath/video_inst/inst_dvid/shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000     1.511    datapath/video_inst/inst_dvid/shift_red[6]
    SLICE_X163Y135       FDRE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.916     0.916    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y135       FDRE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[6]/C
                         clock pessimism              0.080     0.996    
                         clock uncertainty            0.215     1.210    
    SLICE_X163Y135       FDRE (Hold_fdre_C_D)         0.092     1.302    datapath/video_inst/inst_dvid/shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.302    
                         arrival time                           1.511    
  -------------------------------------------------------------------
                         slack                                  0.208    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           533 Endpoints
Min Delay           533 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            datapath/row_stepper/process_q_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.595ns  (logic 1.317ns (10.460%)  route 11.277ns (89.540%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[0]_inst/O
                         net (fo=11, routed)         10.352    11.422    datapath/row_stepper/btn_IBUF[0]
    SLICE_X162Y126       LUT2 (Prop_lut2_I0_O)        0.124    11.546 r  datapath/row_stepper/process_q[6]_i_5/O
                         net (fo=5, routed)           0.925    12.471    datapath/row_stepper/process_q[6]_i_5_n_0
    SLICE_X163Y125       LUT6 (Prop_lut6_I4_O)        0.124    12.595 r  datapath/row_stepper/process_q[6]_i_1/O
                         net (fo=1, routed)           0.000    12.595    datapath/row_stepper/p_0_in[6]
    SLICE_X163Y125       FDRE                                         r  datapath/row_stepper/process_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            datapath/row_stepper/process_q_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.471ns  (logic 1.553ns (12.456%)  route 10.918ns (87.544%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[0]_inst/O
                         net (fo=11, routed)         10.249    11.319    datapath/row_stepper/btn_IBUF[0]
    SLICE_X163Y125       LUT3 (Prop_lut3_I2_O)        0.152    11.471 f  datapath/row_stepper/process_q[3]_i_3/O
                         net (fo=1, routed)           0.669    12.139    datapath/row_stepper/process_q[3]_i_3_n_0
    SLICE_X163Y125       LUT6 (Prop_lut6_I5_O)        0.332    12.471 r  datapath/row_stepper/process_q[3]_i_1/O
                         net (fo=1, routed)           0.000    12.471    datapath/row_stepper/p_0_in[3]
    SLICE_X163Y125       FDRE                                         r  datapath/row_stepper/process_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            datapath/row_stepper/process_q_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.385ns  (logic 1.317ns (10.637%)  route 11.067ns (89.363%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[0]_inst/O
                         net (fo=11, routed)         10.352    11.422    datapath/row_stepper/btn_IBUF[0]
    SLICE_X162Y126       LUT2 (Prop_lut2_I0_O)        0.124    11.546 r  datapath/row_stepper/process_q[6]_i_5/O
                         net (fo=5, routed)           0.715    12.261    datapath/row_stepper/process_q[6]_i_5_n_0
    SLICE_X162Y126       LUT6 (Prop_lut6_I0_O)        0.124    12.385 r  datapath/row_stepper/process_q[2]_i_1__0/O
                         net (fo=1, routed)           0.000    12.385    datapath/row_stepper/process_q[2]_i_1__0_n_0
    SLICE_X162Y126       FDRE                                         r  datapath/row_stepper/process_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            datapath/row_stepper/process_q_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.293ns  (logic 1.218ns (9.911%)  route 11.075ns (90.089%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[0]_inst/O
                         net (fo=11, routed)         10.352    11.422    datapath/row_stepper/btn_IBUF[0]
    SLICE_X162Y126       LUT5 (Prop_lut5_I3_O)        0.149    11.571 r  datapath/row_stepper/process_q[7]_i_1/O
                         net (fo=11, routed)          0.723    12.293    datapath/row_stepper/process_q[7]_i_1_n_0
    SLICE_X162Y126       FDRE                                         r  datapath/row_stepper/process_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            datapath/row_stepper/process_q_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.293ns  (logic 1.218ns (9.911%)  route 11.075ns (90.089%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[0]_inst/O
                         net (fo=11, routed)         10.352    11.422    datapath/row_stepper/btn_IBUF[0]
    SLICE_X162Y126       LUT5 (Prop_lut5_I3_O)        0.149    11.571 r  datapath/row_stepper/process_q[7]_i_1/O
                         net (fo=11, routed)          0.723    12.293    datapath/row_stepper/process_q[7]_i_1_n_0
    SLICE_X162Y126       FDRE                                         r  datapath/row_stepper/process_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            datapath/row_stepper/process_q_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.293ns  (logic 1.218ns (9.911%)  route 11.075ns (90.089%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[0]_inst/O
                         net (fo=11, routed)         10.352    11.422    datapath/row_stepper/btn_IBUF[0]
    SLICE_X162Y126       LUT5 (Prop_lut5_I3_O)        0.149    11.571 r  datapath/row_stepper/process_q[7]_i_1/O
                         net (fo=11, routed)          0.723    12.293    datapath/row_stepper/process_q[7]_i_1_n_0
    SLICE_X162Y126       FDRE                                         r  datapath/row_stepper/process_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            datapath/row_stepper/process_q_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.215ns  (logic 1.317ns (10.785%)  route 10.897ns (89.215%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[0]_inst/O
                         net (fo=11, routed)         10.352    11.422    datapath/row_stepper/btn_IBUF[0]
    SLICE_X162Y126       LUT2 (Prop_lut2_I0_O)        0.124    11.546 r  datapath/row_stepper/process_q[6]_i_5/O
                         net (fo=5, routed)           0.545    12.091    datapath/row_stepper/process_q[6]_i_5_n_0
    SLICE_X163Y126       LUT6 (Prop_lut6_I3_O)        0.124    12.215 r  datapath/row_stepper/process_q[9]_i_1__0/O
                         net (fo=1, routed)           0.000    12.215    datapath/row_stepper/process_q[9]_i_1__0_n_0
    SLICE_X163Y126       FDRE                                         r  datapath/row_stepper/process_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            datapath/row_stepper/process_q_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.210ns  (logic 1.317ns (10.790%)  route 10.892ns (89.210%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[0]_inst/O
                         net (fo=11, routed)         10.352    11.422    datapath/row_stepper/btn_IBUF[0]
    SLICE_X162Y126       LUT2 (Prop_lut2_I0_O)        0.124    11.546 r  datapath/row_stepper/process_q[6]_i_5/O
                         net (fo=5, routed)           0.540    12.086    datapath/row_stepper/process_q[6]_i_5_n_0
    SLICE_X163Y126       LUT6 (Prop_lut6_I3_O)        0.124    12.210 r  datapath/row_stepper/process_q[10]_i_2/O
                         net (fo=1, routed)           0.000    12.210    datapath/row_stepper/process_q[10]_i_2_n_0
    SLICE_X163Y126       FDRE                                         r  datapath/row_stepper/process_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            datapath/row_stepper/process_q_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.119ns  (logic 1.218ns (10.054%)  route 10.900ns (89.946%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[0]_inst/O
                         net (fo=11, routed)         10.352    11.422    datapath/row_stepper/btn_IBUF[0]
    SLICE_X162Y126       LUT5 (Prop_lut5_I3_O)        0.149    11.571 r  datapath/row_stepper/process_q[7]_i_1/O
                         net (fo=11, routed)          0.548    12.119    datapath/row_stepper/process_q[7]_i_1_n_0
    SLICE_X159Y125       FDRE                                         r  datapath/row_stepper/process_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            datapath/row_stepper/process_q_reg[7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.119ns  (logic 1.218ns (10.054%)  route 10.900ns (89.946%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[0]_inst/O
                         net (fo=11, routed)         10.352    11.422    datapath/row_stepper/btn_IBUF[0]
    SLICE_X162Y126       LUT5 (Prop_lut5_I3_O)        0.149    11.571 r  datapath/row_stepper/process_q[7]_i_1/O
                         net (fo=11, routed)          0.548    12.119    datapath/row_stepper/process_q[7]_i_1_n_0
    SLICE_X159Y125       FDRE                                         r  datapath/row_stepper/process_q_reg[7]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 datapath/Audio_Codec/audio_inout/Data_In_int_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath/Audio_Codec/audio_inout/D_L_O_int_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.128ns (48.613%)  route 0.135ns (51.387%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y121       FDRE                         0.000     0.000 r  datapath/Audio_Codec/audio_inout/Data_In_int_reg[26]/C
    SLICE_X156Y121       FDRE (Prop_fdre_C_Q)         0.128     0.128 r  datapath/Audio_Codec/audio_inout/Data_In_int_reg[26]/Q
                         net (fo=3, routed)           0.135     0.263    datapath/Audio_Codec/audio_inout/Data_In_int[26]
    SLICE_X156Y122       FDRE                                         r  datapath/Audio_Codec/audio_inout/D_L_O_int_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/Audio_Codec/audio_inout/Data_In_int_reg[25]/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath/Audio_Codec/audio_inout/D_L_O_int_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.141ns (52.316%)  route 0.129ns (47.684%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y121       FDRE                         0.000     0.000 r  datapath/Audio_Codec/audio_inout/Data_In_int_reg[25]/C
    SLICE_X156Y121       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  datapath/Audio_Codec/audio_inout/Data_In_int_reg[25]/Q
                         net (fo=3, routed)           0.129     0.270    datapath/Audio_Codec/audio_inout/Data_In_int[25]
    SLICE_X156Y122       FDRE                                         r  datapath/Audio_Codec/audio_inout/D_L_O_int_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/Audio_Codec/audio_inout/Data_In_int_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath/Audio_Codec/audio_inout/D_L_O_int_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.141ns (52.312%)  route 0.129ns (47.688%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y121       FDRE                         0.000     0.000 r  datapath/Audio_Codec/audio_inout/Data_In_int_reg[19]/C
    SLICE_X156Y121       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  datapath/Audio_Codec/audio_inout/Data_In_int_reg[19]/Q
                         net (fo=3, routed)           0.129     0.270    datapath/Audio_Codec/audio_inout/Data_In_int[19]
    SLICE_X156Y122       FDRE                                         r  datapath/Audio_Codec/audio_inout/D_L_O_int_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/Audio_Codec/audio_inout/D_L_O_int_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath/ch1_reg[incoming_sample][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.190ns (68.671%)  route 0.087ns (31.329%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y122       FDRE                         0.000     0.000 r  datapath/Audio_Codec/audio_inout/D_L_O_int_reg[10]/C
    SLICE_X156Y122       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  datapath/Audio_Codec/audio_inout/D_L_O_int_reg[10]/Q
                         net (fo=1, routed)           0.087     0.228    datapath/Audio_Codec/audio_inout/D_L_O_int[10]
    SLICE_X157Y122       LUT3 (Prop_lut3_I0_O)        0.049     0.277 r  datapath/Audio_Codec/audio_inout/ch1[incoming_sample][2]_i_1/O
                         net (fo=1, routed)           0.000     0.277    datapath/ch1[from_ac][4]
    SLICE_X157Y122       FDRE                                         r  datapath/ch1_reg[incoming_sample][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/Audio_Codec/audio_inout/Data_In_int_reg[27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath/Audio_Codec/audio_inout/D_L_O_int_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.282ns  (logic 0.128ns (45.338%)  route 0.154ns (54.662%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y121       FDRE                         0.000     0.000 r  datapath/Audio_Codec/audio_inout/Data_In_int_reg[27]/C
    SLICE_X156Y121       FDRE (Prop_fdre_C_Q)         0.128     0.128 r  datapath/Audio_Codec/audio_inout/Data_In_int_reg[27]/Q
                         net (fo=3, routed)           0.154     0.282    datapath/Audio_Codec/audio_inout/Data_In_int[27]
    SLICE_X156Y122       FDRE                                         r  datapath/Audio_Codec/audio_inout/D_L_O_int_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/Audio_Codec/audio_inout/Data_In_int_reg[27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath/Audio_Codec/audio_inout/Data_In_int_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.282ns  (logic 0.128ns (45.338%)  route 0.154ns (54.662%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y121       FDRE                         0.000     0.000 r  datapath/Audio_Codec/audio_inout/Data_In_int_reg[27]/C
    SLICE_X156Y121       FDRE (Prop_fdre_C_Q)         0.128     0.128 r  datapath/Audio_Codec/audio_inout/Data_In_int_reg[27]/Q
                         net (fo=3, routed)           0.154     0.282    datapath/Audio_Codec/audio_inout/Data_In_int[27]
    SLICE_X156Y121       FDRE                                         r  datapath/Audio_Codec/audio_inout/Data_In_int_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/Audio_Codec/audio_inout/Data_In_int_reg[25]/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath/Audio_Codec/audio_inout/Data_In_int_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.141ns (49.877%)  route 0.142ns (50.123%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y121       FDRE                         0.000     0.000 r  datapath/Audio_Codec/audio_inout/Data_In_int_reg[25]/C
    SLICE_X156Y121       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  datapath/Audio_Codec/audio_inout/Data_In_int_reg[25]/Q
                         net (fo=3, routed)           0.142     0.283    datapath/Audio_Codec/audio_inout/Data_In_int[25]
    SLICE_X156Y121       FDRE                                         r  datapath/Audio_Codec/audio_inout/Data_In_int_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/Audio_Codec/audio_inout/Data_In_int_reg[22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath/Audio_Codec/audio_inout/D_L_O_int_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.141ns (49.003%)  route 0.147ns (50.997%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y124       FDRE                         0.000     0.000 r  datapath/Audio_Codec/audio_inout/Data_In_int_reg[22]/C
    SLICE_X160Y124       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  datapath/Audio_Codec/audio_inout/Data_In_int_reg[22]/Q
                         net (fo=3, routed)           0.147     0.288    datapath/Audio_Codec/audio_inout/Data_In_int[22]
    SLICE_X156Y124       FDRE                                         r  datapath/Audio_Codec/audio_inout/D_L_O_int_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/Audio_Codec/audio_inout/Data_In_int_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath/Audio_Codec/audio_inout/D_R_O_int_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.164ns (56.209%)  route 0.128ns (43.791%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y124       FDRE                         0.000     0.000 r  datapath/Audio_Codec/audio_inout/Data_In_int_reg[16]/C
    SLICE_X152Y124       FDRE (Prop_fdre_C_Q)         0.164     0.164 r  datapath/Audio_Codec/audio_inout/Data_In_int_reg[16]/Q
                         net (fo=3, routed)           0.128     0.292    datapath/Audio_Codec/audio_inout/Data_In_int[16]
    SLICE_X154Y124       FDRE                                         r  datapath/Audio_Codec/audio_inout/D_R_O_int_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/Audio_Codec/audio_inout/Data_In_int_reg[30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath/Audio_Codec/audio_inout/D_R_O_int_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.128ns (42.405%)  route 0.174ns (57.595%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y124       FDRE                         0.000     0.000 r  datapath/Audio_Codec/audio_inout/Data_In_int_reg[30]/C
    SLICE_X160Y124       FDRE (Prop_fdre_C_Q)         0.128     0.128 r  datapath/Audio_Codec/audio_inout/Data_In_int_reg[30]/Q
                         net (fo=3, routed)           0.174     0.302    datapath/Audio_Codec/audio_inout/Data_In_int[30]
    SLICE_X157Y124       FDRE                                         r  datapath/Audio_Codec/audio_inout/D_R_O_int_reg[22]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[9]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.724ns  (logic 0.518ns (19.014%)  route 2.206ns (80.986%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.747     1.747    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/CLK
    SLICE_X150Y132       FDRE                                         r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y132       FDRE (Prop_fdre_C_Q)         0.518     2.265 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[5]/Q
                         net (fo=40, routed)          2.206     4.472    datapath/leftChannelMemory/Q[5]
    RAMB18_X8Y50         RAMB18E1                                     r  datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[9]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.724ns  (logic 0.518ns (19.014%)  route 2.206ns (80.986%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.747     1.747    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/CLK
    SLICE_X150Y132       FDRE                                         r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y132       FDRE (Prop_fdre_C_Q)         0.518     2.265 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[5]/Q
                         net (fo=40, routed)          2.206     4.472    datapath/rightChannelMemory/Q[5]
    RAMB18_X8Y51         RAMB18E1                                     r  datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[7]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.525ns  (logic 0.518ns (20.514%)  route 2.007ns (79.486%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.745     1.745    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/CLK
    SLICE_X150Y131       FDRE                                         r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y131       FDRE (Prop_fdre_C_Q)         0.518     2.263 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[3]/Q
                         net (fo=57, routed)          2.007     4.270    datapath/leftChannelMemory/Q[3]
    RAMB18_X8Y50         RAMB18E1                                     r  datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[7]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.525ns  (logic 0.518ns (20.514%)  route 2.007ns (79.486%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.745     1.745    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/CLK
    SLICE_X150Y131       FDRE                                         r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y131       FDRE (Prop_fdre_C_Q)         0.518     2.263 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[3]/Q
                         net (fo=57, routed)          2.007     4.270    datapath/rightChannelMemory/Q[3]
    RAMB18_X8Y51         RAMB18E1                                     r  datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[8]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.326ns  (logic 0.518ns (22.272%)  route 1.808ns (77.728%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.743     1.743    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/CLK
    SLICE_X152Y129       FDRE                                         r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y129       FDRE (Prop_fdre_C_Q)         0.518     2.261 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[4]/Q
                         net (fo=44, routed)          1.808     4.069    datapath/leftChannelMemory/Q[4]
    RAMB18_X8Y50         RAMB18E1                                     r  datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[8]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.326ns  (logic 0.518ns (22.272%)  route 1.808ns (77.728%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.743     1.743    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/CLK
    SLICE_X152Y129       FDRE                                         r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y129       FDRE (Prop_fdre_C_Q)         0.518     2.261 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[4]/Q
                         net (fo=44, routed)          1.808     4.069    datapath/rightChannelMemory/Q[4]
    RAMB18_X8Y51         RAMB18E1                                     r  datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[13]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.321ns  (logic 0.419ns (18.052%)  route 1.902ns (81.948%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.747     1.747    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/CLK
    SLICE_X149Y132       FDRE                                         r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y132       FDRE (Prop_fdre_C_Q)         0.419     2.166 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[9]/Q
                         net (fo=23, routed)          1.902     4.069    datapath/leftChannelMemory/Q[9]
    RAMB18_X8Y50         RAMB18E1                                     r  datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[13]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.321ns  (logic 0.419ns (18.052%)  route 1.902ns (81.948%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.747     1.747    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/CLK
    SLICE_X149Y132       FDRE                                         r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y132       FDRE (Prop_fdre_C_Q)         0.419     2.166 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[9]/Q
                         net (fo=23, routed)          1.902     4.069    datapath/rightChannelMemory/Q[9]
    RAMB18_X8Y51         RAMB18E1                                     r  datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[5]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.235ns  (logic 0.456ns (20.403%)  route 1.779ns (79.597%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.745     1.745    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/CLK
    SLICE_X151Y131       FDRE                                         r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y131       FDRE (Prop_fdre_C_Q)         0.456     2.201 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[1]/Q
                         net (fo=30, routed)          1.779     3.980    datapath/leftChannelMemory/Q[1]
    RAMB18_X8Y50         RAMB18E1                                     r  datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[5]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.235ns  (logic 0.456ns (20.403%)  route 1.779ns (79.597%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.745     1.745    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/CLK
    SLICE_X151Y131       FDRE                                         r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y131       FDRE (Prop_fdre_C_Q)         0.456     2.201 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[1]/Q
                         net (fo=30, routed)          1.779     3.980    datapath/rightChannelMemory/Q[1]
    RAMB18_X8Y51         RAMB18E1                                     r  datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[12]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.595ns  (logic 0.141ns (23.690%)  route 0.454ns (76.310%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.614     0.614    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/CLK
    SLICE_X149Y132       FDRE                                         r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y132       FDRE (Prop_fdre_C_Q)         0.141     0.755 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[8]/Q
                         net (fo=26, routed)          0.454     1.209    datapath/leftChannelMemory/Q[8]
    RAMB18_X8Y50         RAMB18E1                                     r  datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[12]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.595ns  (logic 0.141ns (23.690%)  route 0.454ns (76.310%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.614     0.614    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/CLK
    SLICE_X149Y132       FDRE                                         r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y132       FDRE (Prop_fdre_C_Q)         0.141     0.755 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[8]/Q
                         net (fo=26, routed)          0.454     1.209    datapath/rightChannelMemory/Q[8]
    RAMB18_X8Y51         RAMB18E1                                     r  datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[4]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.691ns  (logic 0.141ns (20.393%)  route 0.550ns (79.607%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.614     0.614    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/CLK
    SLICE_X149Y132       FDRE                                         r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y132       FDRE (Prop_fdre_C_Q)         0.141     0.755 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[0]/Q
                         net (fo=26, routed)          0.550     1.305    datapath/leftChannelMemory/Q[0]
    RAMB18_X8Y50         RAMB18E1                                     r  datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[4]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.691ns  (logic 0.141ns (20.393%)  route 0.550ns (79.607%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.614     0.614    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/CLK
    SLICE_X149Y132       FDRE                                         r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y132       FDRE (Prop_fdre_C_Q)         0.141     0.755 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[0]/Q
                         net (fo=26, routed)          0.550     1.305    datapath/rightChannelMemory/Q[0]
    RAMB18_X8Y51         RAMB18E1                                     r  datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[6]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.711ns  (logic 0.164ns (23.066%)  route 0.547ns (76.934%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.613     0.613    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/CLK
    SLICE_X150Y131       FDRE                                         r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y131       FDRE (Prop_fdre_C_Q)         0.164     0.777 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[2]/Q
                         net (fo=60, routed)          0.547     1.324    datapath/leftChannelMemory/Q[2]
    RAMB18_X8Y50         RAMB18E1                                     r  datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[6]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.711ns  (logic 0.164ns (23.066%)  route 0.547ns (76.934%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.613     0.613    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/CLK
    SLICE_X150Y131       FDRE                                         r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y131       FDRE (Prop_fdre_C_Q)         0.164     0.777 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[2]/Q
                         net (fo=60, routed)          0.547     1.324    datapath/rightChannelMemory/Q[2]
    RAMB18_X8Y51         RAMB18E1                                     r  datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[11]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.872ns  (logic 0.141ns (16.168%)  route 0.731ns (83.832%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.614     0.614    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/CLK
    SLICE_X149Y132       FDRE                                         r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y132       FDRE (Prop_fdre_C_Q)         0.141     0.755 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[7]/Q
                         net (fo=26, routed)          0.731     1.486    datapath/leftChannelMemory/Q[7]
    RAMB18_X8Y50         RAMB18E1                                     r  datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[11]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.872ns  (logic 0.141ns (16.168%)  route 0.731ns (83.832%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.614     0.614    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/CLK
    SLICE_X149Y132       FDRE                                         r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y132       FDRE (Prop_fdre_C_Q)         0.141     0.755 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[7]/Q
                         net (fo=26, routed)          0.731     1.486    datapath/rightChannelMemory/Q[7]
    RAMB18_X8Y51         RAMB18E1                                     r  datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[10]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.007ns  (logic 0.164ns (16.290%)  route 0.843ns (83.710%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.613     0.613    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/CLK
    SLICE_X152Y130       FDRE                                         r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y130       FDRE (Prop_fdre_C_Q)         0.164     0.777 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[6]/Q
                         net (fo=30, routed)          0.843     1.619    datapath/leftChannelMemory/Q[6]
    RAMB18_X8Y50         RAMB18E1                                     r  datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[10]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.007ns  (logic 0.164ns (16.290%)  route 0.843ns (83.710%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.613     0.613    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/CLK
    SLICE_X152Y130       FDRE                                         r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y130       FDRE (Prop_fdre_C_Q)         0.164     0.777 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[6]/Q
                         net (fo=30, routed)          0.843     1.619    datapath/rightChannelMemory/Q[6]
    RAMB18_X8Y51         RAMB18E1                                     r  datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_1'  {rise@0.000ns fall@40.688ns period=81.375ns})
  Destination:            ac_mclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.601ns  (logic 3.632ns (42.233%)  route 4.969ns (57.767%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 fall edge)
                                                     40.688    40.688 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.688 f  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.761    42.449    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701    38.748 f  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    40.591    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    40.687 f  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout1_buf/O
                         net (fo=1, routed)           3.125    43.813    ac_mclk_OBUF
    U6                   OBUF (Prop_obuf_I_O)         3.536    47.349 f  ac_mclk_OBUF_inst/O
                         net (fo=0)                   0.000    47.349    ac_mclk
    U6                                                                f  ac_mclk (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_1'  {rise@0.000ns fall@40.688ns period=81.375ns})
  Destination:            ac_mclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.605ns  (logic 1.263ns (48.503%)  route 1.341ns (51.497%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.610     0.610    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.571 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.026    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout1_buf/O
                         net (fo=1, routed)           0.796     0.796    ac_mclk_OBUF
    U6                   OBUF (Prop_obuf_I_O)         1.237     2.034 r  ac_mclk_OBUF_inst/O
                         net (fo=0)                   0.000     2.034    ac_mclk
    U6                                                                r  ac_mclk (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_0
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 datapath/video_inst/inst_dvid/ODDR2_red/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.370ns  (logic 2.369ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     4.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         2.106     6.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900     1.207 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697     3.904    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.000 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.831     5.831    datapath/video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y134        ODDR                                         f  datapath/video_inst/inst_dvid/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        ODDR (Prop_oddr_C_Q)         0.472     6.303 r  datapath/video_inst/inst_dvid/ODDR2_red/Q
                         net (fo=1, routed)           0.001     6.304    datapath/video_inst/red_s
    AB3                  OBUFDS (Prop_obufds_I_OB)    1.897     8.201 r  datapath/video_inst/OBUFDS_green/OB
                         net (fo=0)                   0.000     8.201    tmdsb[2]
    AB2                                                               r  tmdsb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/inst_dvid/ODDR2_green/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.369ns  (logic 2.368ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     4.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         2.106     6.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900     1.207 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697     3.904    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.000 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.832     5.832    datapath/video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y136        ODDR                                         f  datapath/video_inst/inst_dvid/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        ODDR (Prop_oddr_C_Q)         0.472     6.304 r  datapath/video_inst/inst_dvid/ODDR2_green/Q
                         net (fo=1, routed)           0.001     6.305    datapath/video_inst/green_s
    AA1                  OBUFDS (Prop_obufds_I_OB)    1.896     8.201 r  datapath/video_inst/OBUFDS_red/OB
                         net (fo=0)                   0.000     8.201    tmdsb[1]
    AB1                                                               r  tmdsb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/inst_dvid/ODDR2_red/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.369ns  (logic 2.368ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     4.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         2.106     6.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900     1.207 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697     3.904    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.000 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.831     5.831    datapath/video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y134        ODDR                                         f  datapath/video_inst/inst_dvid/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        ODDR (Prop_oddr_C_Q)         0.472     6.303 r  datapath/video_inst/inst_dvid/ODDR2_red/Q
                         net (fo=1, routed)           0.001     6.304    datapath/video_inst/red_s
    AB3                  OBUFDS (Prop_obufds_I_O)     1.896     8.200 r  datapath/video_inst/OBUFDS_green/O
                         net (fo=0)                   0.000     8.200    tmds[2]
    AB3                                                               r  tmds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/inst_dvid/ODDR2_green/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.368ns  (logic 2.367ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     4.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         2.106     6.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900     1.207 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697     3.904    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.000 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.832     5.832    datapath/video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y136        ODDR                                         f  datapath/video_inst/inst_dvid/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        ODDR (Prop_oddr_C_Q)         0.472     6.304 r  datapath/video_inst/inst_dvid/ODDR2_green/Q
                         net (fo=1, routed)           0.001     6.305    datapath/video_inst/green_s
    AA1                  OBUFDS (Prop_obufds_I_O)     1.895     8.200 r  datapath/video_inst/OBUFDS_red/O
                         net (fo=0)                   0.000     8.200    tmds[1]
    AA1                                                               r  tmds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/inst_dvid/ODDR2_blue/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.358ns  (logic 2.357ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     4.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         2.106     6.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900     1.207 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697     3.904    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.000 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.835     5.835    datapath/video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y140        ODDR                                         f  datapath/video_inst/inst_dvid/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        ODDR (Prop_oddr_C_Q)         0.472     6.307 r  datapath/video_inst/inst_dvid/ODDR2_blue/Q
                         net (fo=1, routed)           0.001     6.308    datapath/video_inst/blue_s
    W1                   OBUFDS (Prop_obufds_I_OB)    1.885     8.193 r  datapath/video_inst/OBUFDS_blue/OB
                         net (fo=0)                   0.000     8.193    tmdsb[0]
    Y1                                                                r  tmdsb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/inst_dvid/ODDR2_blue/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.357ns  (logic 2.356ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     4.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         2.106     6.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900     1.207 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697     3.904    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.000 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.835     5.835    datapath/video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y140        ODDR                                         f  datapath/video_inst/inst_dvid/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        ODDR (Prop_oddr_C_Q)         0.472     6.307 r  datapath/video_inst/inst_dvid/ODDR2_blue/Q
                         net (fo=1, routed)           0.001     6.308    datapath/video_inst/blue_s
    W1                   OBUFDS (Prop_obufds_I_O)     1.884     8.192 r  datapath/video_inst/OBUFDS_blue/O
                         net (fo=0)                   0.000     8.192    tmds[0]
    W1                                                                r  tmds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/inst_dvid/ODDR2_clock/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.341ns  (logic 2.340ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     4.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         2.106     6.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900     1.207 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697     3.904    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.000 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.838     5.838    datapath/video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y148        ODDR                                         f  datapath/video_inst/inst_dvid/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        ODDR (Prop_oddr_C_Q)         0.472     6.310 r  datapath/video_inst/inst_dvid/ODDR2_clock/Q
                         net (fo=1, routed)           0.001     6.311    datapath/video_inst/clock_s
    T1                   OBUFDS (Prop_obufds_I_OB)    1.868     8.179 r  datapath/video_inst/OBUFDS_clock/OB
                         net (fo=0)                   0.000     8.179    tmdsb[3]
    U1                                                                r  tmdsb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/inst_dvid/ODDR2_clock/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.340ns  (logic 2.339ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     4.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         2.106     6.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900     1.207 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697     3.904    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.000 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.838     5.838    datapath/video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y148        ODDR                                         f  datapath/video_inst/inst_dvid/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        ODDR (Prop_oddr_C_Q)         0.472     6.310 r  datapath/video_inst/inst_dvid/ODDR2_clock/Q
                         net (fo=1, routed)           0.001     6.311    datapath/video_inst/clock_s
    T1                   OBUFDS (Prop_obufds_I_O)     1.867     8.178 r  datapath/video_inst/OBUFDS_clock/O
                         net (fo=0)                   0.000     8.178    tmds[3]
    T1                                                                r  tmds[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 datapath/video_inst/inst_dvid/ODDR2_clock/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.994ns  (logic 0.993ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.640     0.640    datapath/video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y148        ODDR                                         r  datapath/video_inst/inst_dvid/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        ODDR (Prop_oddr_C_Q)         0.177     0.817 r  datapath/video_inst/inst_dvid/ODDR2_clock/Q
                         net (fo=1, routed)           0.001     0.818    datapath/video_inst/clock_s
    T1                   OBUFDS (Prop_obufds_I_O)     0.816     1.634 r  datapath/video_inst/OBUFDS_clock/O
                         net (fo=0)                   0.000     1.634    tmds[3]
    T1                                                                r  tmds[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/inst_dvid/ODDR2_clock/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.995ns  (logic 0.994ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.640     0.640    datapath/video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y148        ODDR                                         r  datapath/video_inst/inst_dvid/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        ODDR (Prop_oddr_C_Q)         0.177     0.817 r  datapath/video_inst/inst_dvid/ODDR2_clock/Q
                         net (fo=1, routed)           0.001     0.818    datapath/video_inst/clock_s
    T1                   OBUFDS (Prop_obufds_I_OB)    0.817     1.635 r  datapath/video_inst/OBUFDS_clock/OB
                         net (fo=0)                   0.000     1.635    tmdsb[3]
    U1                                                                r  tmdsb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/inst_dvid/ODDR2_blue/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.010ns  (logic 1.009ns (99.901%)  route 0.001ns (0.099%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.638     0.638    datapath/video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y140        ODDR                                         r  datapath/video_inst/inst_dvid/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        ODDR (Prop_oddr_C_Q)         0.177     0.815 r  datapath/video_inst/inst_dvid/ODDR2_blue/Q
                         net (fo=1, routed)           0.001     0.816    datapath/video_inst/blue_s
    W1                   OBUFDS (Prop_obufds_I_O)     0.832     1.648 r  datapath/video_inst/OBUFDS_blue/O
                         net (fo=0)                   0.000     1.648    tmds[0]
    W1                                                                r  tmds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/inst_dvid/ODDR2_blue/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.011ns  (logic 1.010ns (99.901%)  route 0.001ns (0.099%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.638     0.638    datapath/video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y140        ODDR                                         r  datapath/video_inst/inst_dvid/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        ODDR (Prop_oddr_C_Q)         0.177     0.815 r  datapath/video_inst/inst_dvid/ODDR2_blue/Q
                         net (fo=1, routed)           0.001     0.816    datapath/video_inst/blue_s
    W1                   OBUFDS (Prop_obufds_I_OB)    0.833     1.649 r  datapath/video_inst/OBUFDS_blue/OB
                         net (fo=0)                   0.000     1.649    tmdsb[0]
    Y1                                                                r  tmdsb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/inst_dvid/ODDR2_green/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.022ns  (logic 1.021ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.636     0.636    datapath/video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y136        ODDR                                         r  datapath/video_inst/inst_dvid/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        ODDR (Prop_oddr_C_Q)         0.177     0.813 r  datapath/video_inst/inst_dvid/ODDR2_green/Q
                         net (fo=1, routed)           0.001     0.814    datapath/video_inst/green_s
    AA1                  OBUFDS (Prop_obufds_I_O)     0.844     1.657 r  datapath/video_inst/OBUFDS_red/O
                         net (fo=0)                   0.000     1.657    tmds[1]
    AA1                                                               r  tmds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/inst_dvid/ODDR2_green/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.023ns  (logic 1.022ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.636     0.636    datapath/video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y136        ODDR                                         r  datapath/video_inst/inst_dvid/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        ODDR (Prop_oddr_C_Q)         0.177     0.813 r  datapath/video_inst/inst_dvid/ODDR2_green/Q
                         net (fo=1, routed)           0.001     0.814    datapath/video_inst/green_s
    AA1                  OBUFDS (Prop_obufds_I_OB)    0.845     1.658 r  datapath/video_inst/OBUFDS_red/OB
                         net (fo=0)                   0.000     1.658    tmdsb[1]
    AB1                                                               r  tmdsb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/inst_dvid/ODDR2_red/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.023ns  (logic 1.022ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.636     0.636    datapath/video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y134        ODDR                                         r  datapath/video_inst/inst_dvid/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        ODDR (Prop_oddr_C_Q)         0.177     0.813 r  datapath/video_inst/inst_dvid/ODDR2_red/Q
                         net (fo=1, routed)           0.001     0.814    datapath/video_inst/red_s
    AB3                  OBUFDS (Prop_obufds_I_O)     0.845     1.659 r  datapath/video_inst/OBUFDS_green/O
                         net (fo=0)                   0.000     1.659    tmds[2]
    AB3                                                               r  tmds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/inst_dvid/ODDR2_red/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.024ns  (logic 1.023ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.636     0.636    datapath/video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y134        ODDR                                         r  datapath/video_inst/inst_dvid/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        ODDR (Prop_oddr_C_Q)         0.177     0.813 r  datapath/video_inst/inst_dvid/ODDR2_red/Q
                         net (fo=1, routed)           0.001     0.814    datapath/video_inst/red_s
    AB3                  OBUFDS (Prop_obufds_I_OB)    0.846     1.660 r  datapath/video_inst/OBUFDS_green/OB
                         net (fo=0)                   0.000     1.660    tmdsb[2]
    AB2                                                               r  tmdsb[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_1
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/rSda_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sda
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.763ns  (logic 4.004ns (69.479%)  route 1.759ns (30.521%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.761     1.761    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.701    -1.939 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.843    -0.096    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.823     1.823    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X161Y117       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/rSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y117       FDRE (Prop_fdre_C_Q)         0.456     2.279 f  datapath/Audio_Codec/initialize_audio/twi_controller/rSda_reg/Q
                         net (fo=3, routed)           1.759     4.038    sda_IOBUF_inst/T
    V5                   OBUFT (TriStatE_obuft_T_O)
                                                      3.548     7.586 r  sda_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.586    sda
    V5                                                                r  sda (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/rScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scl
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.727ns  (logic 4.083ns (71.299%)  route 1.644ns (28.701%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.761     1.761    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.701    -1.939 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.843    -0.096    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.820     1.820    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X162Y119       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/rScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y119       FDRE (Prop_fdre_C_Q)         0.518     2.338 f  datapath/Audio_Codec/initialize_audio/twi_controller/rScl_reg/Q
                         net (fo=3, routed)           1.644     3.982    scl_IOBUF_inst/T
    W5                   OBUFT (TriStatE_obuft_T_O)
                                                      3.565     7.547 r  scl_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.547    scl
    W5                                                                r  scl (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/rScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scl
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.587ns  (logic 0.988ns (62.274%)  route 0.599ns (37.726%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.610     0.610    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.180    -0.571 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -0.026    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.640     0.640    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X162Y119       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/rScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y119       FDRE (Prop_fdre_C_Q)         0.164     0.804 r  datapath/Audio_Codec/initialize_audio/twi_controller/rScl_reg/Q
                         net (fo=3, routed)           0.599     1.402    scl_IOBUF_inst/T
    W5                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     2.226 r  scl_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     2.226    scl
    W5                                                                r  scl (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/rSda_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sda
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.612ns  (logic 0.965ns (59.871%)  route 0.647ns (40.129%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.610     0.610    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.180    -0.571 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -0.026    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.642     0.642    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X161Y117       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/rSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y117       FDRE (Prop_fdre_C_Q)         0.141     0.783 r  datapath/Audio_Codec/initialize_audio/twi_controller/rSda_reg/Q
                         net (fo=3, routed)           0.647     1.429    sda_IOBUF_inst/T
    V5                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     2.253 r  sda_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     2.253    sda
    V5                                                                r  sda (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.900ns  (logic 0.096ns (1.959%)  route 4.804ns (98.041%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     5.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         2.106     7.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -4.900     2.207 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.697     4.904    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     5.000 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkf_buf/O
                         net (fo=1, routed)           2.106     7.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.683ns  (logic 0.026ns (1.545%)  route 1.657ns (98.455%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkf_buf/O
                         net (fo=1, routed)           0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.701ns  (logic 0.096ns (2.594%)  route 3.605ns (97.406%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_1 fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     5.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.761     6.761    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.701     3.061 f  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.843     4.904    datapath/Audio_Codec/audiocodec_master_clock/inst/clkfbout_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     5.000 f  datapath/Audio_Codec/audiocodec_master_clock/inst/clkf_buf/O
                         net (fo=1, routed)           1.761     6.761    datapath/Audio_Codec/audiocodec_master_clock/inst/clkfbout_buf_clk_wiz_1
    MMCME2_ADV_X0Y2      MMCME2_ADV                                   f  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.180ns  (logic 0.026ns (2.202%)  route 1.155ns (97.798%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.610     0.610    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.180    -0.571 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.545    -0.026    datapath/Audio_Codec/audiocodec_master_clock/inst/clkfbout_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkf_buf/O
                         net (fo=1, routed)           0.610     0.610    datapath/Audio_Codec/audiocodec_master_clock/inst/clkfbout_buf_clk_wiz_1
    MMCME2_ADV_X0Y2      MMCME2_ADV                                   r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            43 Endpoints
Min Delay            43 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switch[0]
                            (input port)
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.767ns  (logic 2.015ns (15.783%)  route 10.752ns (84.217%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        1.703ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.703ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  switch[0] (IN)
                         net (fo=0)                   0.000     0.000    switch[0]
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 f  switch_IBUF[0]_inst/O
                         net (fo=3, routed)           7.883     8.963    datapath/video_inst/Inst_vga/sig_gen/vertical_counter/switch_IBUF[0]
    SLICE_X153Y132       LUT4 (Prop_lut4_I2_O)        0.119     9.082 r  datapath/video_inst/Inst_vga/sig_gen/vertical_counter/dc_bias[2]_i_6/O
                         net (fo=3, routed)           0.690     9.772    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/encoded_reg[8]
    SLICE_X152Y132       LUT6 (Prop_lut6_I4_O)        0.332    10.104 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[1]_i_2/O
                         net (fo=10, routed)          1.509    11.613    datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[0]_0
    SLICE_X160Y132       LUT5 (Prop_lut5_I3_O)        0.152    11.765 r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[3]_i_3/O
                         net (fo=1, routed)           0.670    12.435    datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[3]_i_3_n_0
    SLICE_X159Y132       LUT6 (Prop_lut6_I1_O)        0.332    12.767 r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[3]_i_1/O
                         net (fo=1, routed)           0.000    12.767    datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[3]_i_1_n_0
    SLICE_X159Y132       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.972     1.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    -2.665 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    -0.091    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.703     1.703    datapath/video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X159Y132       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/C

Slack:                    inf
  Source:                 datapath/column_counter/process_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.641ns  (logic 4.266ns (33.747%)  route 8.375ns (66.253%))
  Logic Levels:           17  (CARRY4=6 FDRE=1 LUT1=1 LUT2=2 LUT3=1 LUT5=4 LUT6=2)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y127       FDRE                         0.000     0.000 r  datapath/column_counter/process_q_reg[0]/C
    SLICE_X144Y127       FDRE (Prop_fdre_C_Q)         0.518     0.518 r  datapath/column_counter/process_q_reg[0]/Q
                         net (fo=5, routed)           1.287     1.805    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/is_trigger_time5_carry__1[0]
    SLICE_X150Y125       LUT2 (Prop_lut2_I1_O)        0.124     1.929 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/is_trigger_time5_carry_i_4/O
                         net (fo=1, routed)           0.000     1.929    datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry_i_4[0]
    SLICE_X150Y125       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     2.181 f  datapath/video_inst/Inst_vga/col_map/is_trigger_time5_carry/O[0]
                         net (fo=3, routed)           0.691     2.872    datapath/video_inst/Inst_vga/col_map/is_trigger_time5[0]
    SLICE_X151Y125       LUT1 (Prop_lut1_I0_O)        0.295     3.167 r  datapath/video_inst/Inst_vga/col_map/i__carry_i_1__0/O
                         net (fo=1, routed)           0.466     3.632    datapath/video_inst/Inst_vga/col_map/i__carry_i_1__0_n_0
    SLICE_X148Y125       CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.630     4.262 f  datapath/video_inst/Inst_vga/col_map/_inferred__6/i__carry/O[1]
                         net (fo=2, routed)           0.781     5.044    datapath/video_inst/Inst_vga/col_map/is_trigger_time3[1]
    SLICE_X151Y125       LUT3 (Prop_lut3_I2_O)        0.332     5.376 f  datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry_i_16/O
                         net (fo=1, routed)           0.499     5.875    datapath/video_inst/Inst_vga/sig_gen/vertical_counter/is_trigger_time1_carry_0
    SLICE_X151Y124       LUT5 (Prop_lut5_I4_O)        0.326     6.201 r  datapath/video_inst/Inst_vga/sig_gen/vertical_counter/is_trigger_time1_carry_i_3/O
                         net (fo=1, routed)           0.370     6.571    datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry__0_0[1]
    SLICE_X149Y125       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.078 r  datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.078    datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry_n_0
    SLICE_X149Y126       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.192 r  datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.192    datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry__0_n_0
    SLICE_X149Y127       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.306 r  datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.306    datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry__1_n_0
    SLICE_X149Y128       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.420 f  datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry__2/CO[3]
                         net (fo=1, routed)           0.813     8.233    datapath/video_inst/Inst_vga/sig_gen/vertical_counter/dc_bias[2]_i_5__0[0]
    SLICE_X150Y129       LUT5 (Prop_lut5_I2_O)        0.124     8.357 f  datapath/video_inst/Inst_vga/sig_gen/vertical_counter/dc_bias[2]_i_11/O
                         net (fo=1, routed)           0.446     8.804    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_2__0_0
    SLICE_X152Y129       LUT5 (Prop_lut5_I1_O)        0.124     8.928 f  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_5__0/O
                         net (fo=4, routed)           0.753     9.680    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_5__0_n_0
    SLICE_X153Y132       LUT5 (Prop_lut5_I4_O)        0.118     9.798 f  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_8__0/O
                         net (fo=1, routed)           0.436    10.235    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_8__0_n_0
    SLICE_X153Y132       LUT6 (Prop_lut6_I5_O)        0.326    10.561 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_2__1/O
                         net (fo=10, routed)          1.232    11.793    datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]_1
    SLICE_X160Y133       LUT2 (Prop_lut2_I1_O)        0.124    11.917 r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[2]_i_3/O
                         net (fo=5, routed)           0.600    12.517    datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]_0
    SLICE_X160Y132       LUT6 (Prop_lut6_I5_O)        0.124    12.641 r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[0]_i_1__1/O
                         net (fo=1, routed)           0.000    12.641    datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[0]_i_1__1_n_0
    SLICE_X160Y132       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.972     1.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    -2.665 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    -0.091    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.705     1.705    datapath/video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X160Y132       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[0]/C

Slack:                    inf
  Source:                 datapath/column_counter/process_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.550ns  (logic 4.266ns (33.993%)  route 8.284ns (66.007%))
  Logic Levels:           17  (CARRY4=6 FDRE=1 LUT1=1 LUT2=2 LUT3=1 LUT5=5 LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y127       FDRE                         0.000     0.000 r  datapath/column_counter/process_q_reg[0]/C
    SLICE_X144Y127       FDRE (Prop_fdre_C_Q)         0.518     0.518 r  datapath/column_counter/process_q_reg[0]/Q
                         net (fo=5, routed)           1.287     1.805    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/is_trigger_time5_carry__1[0]
    SLICE_X150Y125       LUT2 (Prop_lut2_I1_O)        0.124     1.929 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/is_trigger_time5_carry_i_4/O
                         net (fo=1, routed)           0.000     1.929    datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry_i_4[0]
    SLICE_X150Y125       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     2.181 f  datapath/video_inst/Inst_vga/col_map/is_trigger_time5_carry/O[0]
                         net (fo=3, routed)           0.691     2.872    datapath/video_inst/Inst_vga/col_map/is_trigger_time5[0]
    SLICE_X151Y125       LUT1 (Prop_lut1_I0_O)        0.295     3.167 r  datapath/video_inst/Inst_vga/col_map/i__carry_i_1__0/O
                         net (fo=1, routed)           0.466     3.632    datapath/video_inst/Inst_vga/col_map/i__carry_i_1__0_n_0
    SLICE_X148Y125       CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.630     4.262 f  datapath/video_inst/Inst_vga/col_map/_inferred__6/i__carry/O[1]
                         net (fo=2, routed)           0.781     5.044    datapath/video_inst/Inst_vga/col_map/is_trigger_time3[1]
    SLICE_X151Y125       LUT3 (Prop_lut3_I2_O)        0.332     5.376 f  datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry_i_16/O
                         net (fo=1, routed)           0.499     5.875    datapath/video_inst/Inst_vga/sig_gen/vertical_counter/is_trigger_time1_carry_0
    SLICE_X151Y124       LUT5 (Prop_lut5_I4_O)        0.326     6.201 r  datapath/video_inst/Inst_vga/sig_gen/vertical_counter/is_trigger_time1_carry_i_3/O
                         net (fo=1, routed)           0.370     6.571    datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry__0_0[1]
    SLICE_X149Y125       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.078 r  datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.078    datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry_n_0
    SLICE_X149Y126       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.192 r  datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.192    datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry__0_n_0
    SLICE_X149Y127       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.306 r  datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.306    datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry__1_n_0
    SLICE_X149Y128       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.420 f  datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry__2/CO[3]
                         net (fo=1, routed)           0.813     8.233    datapath/video_inst/Inst_vga/sig_gen/vertical_counter/dc_bias[2]_i_5__0[0]
    SLICE_X150Y129       LUT5 (Prop_lut5_I2_O)        0.124     8.357 f  datapath/video_inst/Inst_vga/sig_gen/vertical_counter/dc_bias[2]_i_11/O
                         net (fo=1, routed)           0.446     8.804    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_2__0_0
    SLICE_X152Y129       LUT5 (Prop_lut5_I1_O)        0.124     8.928 f  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_5__0/O
                         net (fo=4, routed)           0.753     9.680    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_5__0_n_0
    SLICE_X153Y132       LUT5 (Prop_lut5_I4_O)        0.118     9.798 f  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_8__0/O
                         net (fo=1, routed)           0.436    10.235    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_8__0_n_0
    SLICE_X153Y132       LUT6 (Prop_lut6_I5_O)        0.326    10.561 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_2__1/O
                         net (fo=10, routed)          1.232    11.793    datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]_1
    SLICE_X160Y133       LUT2 (Prop_lut2_I1_O)        0.124    11.917 r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[2]_i_3/O
                         net (fo=5, routed)           0.509    12.426    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/encoded_reg[9]_1
    SLICE_X160Y133       LUT5 (Prop_lut5_I4_O)        0.124    12.550 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/encoded[0]_i_1/O
                         net (fo=1, routed)           0.000    12.550    datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[0]_0
    SLICE_X160Y133       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.972     1.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    -2.665 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    -0.091    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.706     1.706    datapath/video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X160Y133       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[0]/C

Slack:                    inf
  Source:                 datapath/column_counter/process_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.544ns  (logic 4.260ns (33.962%)  route 8.284ns (66.038%))
  Logic Levels:           17  (CARRY4=6 FDRE=1 LUT1=1 LUT2=2 LUT3=1 LUT5=5 LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y127       FDRE                         0.000     0.000 r  datapath/column_counter/process_q_reg[0]/C
    SLICE_X144Y127       FDRE (Prop_fdre_C_Q)         0.518     0.518 r  datapath/column_counter/process_q_reg[0]/Q
                         net (fo=5, routed)           1.287     1.805    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/is_trigger_time5_carry__1[0]
    SLICE_X150Y125       LUT2 (Prop_lut2_I1_O)        0.124     1.929 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/is_trigger_time5_carry_i_4/O
                         net (fo=1, routed)           0.000     1.929    datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry_i_4[0]
    SLICE_X150Y125       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     2.181 f  datapath/video_inst/Inst_vga/col_map/is_trigger_time5_carry/O[0]
                         net (fo=3, routed)           0.691     2.872    datapath/video_inst/Inst_vga/col_map/is_trigger_time5[0]
    SLICE_X151Y125       LUT1 (Prop_lut1_I0_O)        0.295     3.167 r  datapath/video_inst/Inst_vga/col_map/i__carry_i_1__0/O
                         net (fo=1, routed)           0.466     3.632    datapath/video_inst/Inst_vga/col_map/i__carry_i_1__0_n_0
    SLICE_X148Y125       CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.630     4.262 f  datapath/video_inst/Inst_vga/col_map/_inferred__6/i__carry/O[1]
                         net (fo=2, routed)           0.781     5.044    datapath/video_inst/Inst_vga/col_map/is_trigger_time3[1]
    SLICE_X151Y125       LUT3 (Prop_lut3_I2_O)        0.332     5.376 f  datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry_i_16/O
                         net (fo=1, routed)           0.499     5.875    datapath/video_inst/Inst_vga/sig_gen/vertical_counter/is_trigger_time1_carry_0
    SLICE_X151Y124       LUT5 (Prop_lut5_I4_O)        0.326     6.201 r  datapath/video_inst/Inst_vga/sig_gen/vertical_counter/is_trigger_time1_carry_i_3/O
                         net (fo=1, routed)           0.370     6.571    datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry__0_0[1]
    SLICE_X149Y125       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.078 r  datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.078    datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry_n_0
    SLICE_X149Y126       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.192 r  datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.192    datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry__0_n_0
    SLICE_X149Y127       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.306 r  datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.306    datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry__1_n_0
    SLICE_X149Y128       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.420 f  datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry__2/CO[3]
                         net (fo=1, routed)           0.813     8.233    datapath/video_inst/Inst_vga/sig_gen/vertical_counter/dc_bias[2]_i_5__0[0]
    SLICE_X150Y129       LUT5 (Prop_lut5_I2_O)        0.124     8.357 f  datapath/video_inst/Inst_vga/sig_gen/vertical_counter/dc_bias[2]_i_11/O
                         net (fo=1, routed)           0.446     8.804    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_2__0_0
    SLICE_X152Y129       LUT5 (Prop_lut5_I1_O)        0.124     8.928 f  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_5__0/O
                         net (fo=4, routed)           0.753     9.680    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_5__0_n_0
    SLICE_X153Y132       LUT5 (Prop_lut5_I4_O)        0.118     9.798 f  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_8__0/O
                         net (fo=1, routed)           0.436    10.235    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_8__0_n_0
    SLICE_X153Y132       LUT6 (Prop_lut6_I5_O)        0.326    10.561 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_2__1/O
                         net (fo=10, routed)          1.232    11.793    datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]_1
    SLICE_X160Y133       LUT2 (Prop_lut2_I1_O)        0.124    11.917 r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[2]_i_3/O
                         net (fo=5, routed)           0.509    12.426    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/encoded_reg[9]_1
    SLICE_X160Y133       LUT5 (Prop_lut5_I4_O)        0.118    12.544 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/encoded[2]_i_1/O
                         net (fo=1, routed)           0.000    12.544    datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[2]_0
    SLICE_X160Y133       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.972     1.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    -2.665 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    -0.091    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.706     1.706    datapath/video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X160Y133       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[2]/C

Slack:                    inf
  Source:                 datapath/column_counter/process_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.524ns  (logic 4.266ns (34.064%)  route 8.258ns (65.936%))
  Logic Levels:           17  (CARRY4=6 FDRE=1 LUT1=1 LUT2=2 LUT3=1 LUT5=4 LUT6=2)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y127       FDRE                         0.000     0.000 r  datapath/column_counter/process_q_reg[0]/C
    SLICE_X144Y127       FDRE (Prop_fdre_C_Q)         0.518     0.518 r  datapath/column_counter/process_q_reg[0]/Q
                         net (fo=5, routed)           1.287     1.805    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/is_trigger_time5_carry__1[0]
    SLICE_X150Y125       LUT2 (Prop_lut2_I1_O)        0.124     1.929 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/is_trigger_time5_carry_i_4/O
                         net (fo=1, routed)           0.000     1.929    datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry_i_4[0]
    SLICE_X150Y125       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     2.181 f  datapath/video_inst/Inst_vga/col_map/is_trigger_time5_carry/O[0]
                         net (fo=3, routed)           0.691     2.872    datapath/video_inst/Inst_vga/col_map/is_trigger_time5[0]
    SLICE_X151Y125       LUT1 (Prop_lut1_I0_O)        0.295     3.167 r  datapath/video_inst/Inst_vga/col_map/i__carry_i_1__0/O
                         net (fo=1, routed)           0.466     3.632    datapath/video_inst/Inst_vga/col_map/i__carry_i_1__0_n_0
    SLICE_X148Y125       CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.630     4.262 f  datapath/video_inst/Inst_vga/col_map/_inferred__6/i__carry/O[1]
                         net (fo=2, routed)           0.781     5.044    datapath/video_inst/Inst_vga/col_map/is_trigger_time3[1]
    SLICE_X151Y125       LUT3 (Prop_lut3_I2_O)        0.332     5.376 f  datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry_i_16/O
                         net (fo=1, routed)           0.499     5.875    datapath/video_inst/Inst_vga/sig_gen/vertical_counter/is_trigger_time1_carry_0
    SLICE_X151Y124       LUT5 (Prop_lut5_I4_O)        0.326     6.201 r  datapath/video_inst/Inst_vga/sig_gen/vertical_counter/is_trigger_time1_carry_i_3/O
                         net (fo=1, routed)           0.370     6.571    datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry__0_0[1]
    SLICE_X149Y125       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.078 r  datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.078    datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry_n_0
    SLICE_X149Y126       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.192 r  datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.192    datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry__0_n_0
    SLICE_X149Y127       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.306 r  datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.306    datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry__1_n_0
    SLICE_X149Y128       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.420 f  datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry__2/CO[3]
                         net (fo=1, routed)           0.813     8.233    datapath/video_inst/Inst_vga/sig_gen/vertical_counter/dc_bias[2]_i_5__0[0]
    SLICE_X150Y129       LUT5 (Prop_lut5_I2_O)        0.124     8.357 f  datapath/video_inst/Inst_vga/sig_gen/vertical_counter/dc_bias[2]_i_11/O
                         net (fo=1, routed)           0.446     8.804    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_2__0_0
    SLICE_X152Y129       LUT5 (Prop_lut5_I1_O)        0.124     8.928 f  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_5__0/O
                         net (fo=4, routed)           0.753     9.680    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_5__0_n_0
    SLICE_X153Y132       LUT5 (Prop_lut5_I4_O)        0.118     9.798 f  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_8__0/O
                         net (fo=1, routed)           0.436    10.235    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_8__0_n_0
    SLICE_X153Y132       LUT6 (Prop_lut6_I5_O)        0.326    10.561 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_2__1/O
                         net (fo=10, routed)          1.232    11.793    datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]_1
    SLICE_X160Y133       LUT2 (Prop_lut2_I1_O)        0.124    11.917 f  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[2]_i_3/O
                         net (fo=5, routed)           0.483    12.400    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/encoded_reg[9]_1
    SLICE_X159Y133       LUT6 (Prop_lut6_I0_O)        0.124    12.524 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/TDMS_encoder_blue/encoded[9]_i_1/O
                         net (fo=1, routed)           0.000    12.524    datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[9]_0
    SLICE_X159Y133       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.972     1.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    -2.665 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    -0.091    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.704     1.704    datapath/video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X159Y133       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[9]/C

Slack:                    inf
  Source:                 datapath/column_counter/process_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.372ns  (logic 4.266ns (34.481%)  route 8.106ns (65.519%))
  Logic Levels:           17  (CARRY4=6 FDRE=1 LUT1=1 LUT2=1 LUT3=1 LUT5=4 LUT6=3)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y127       FDRE                         0.000     0.000 r  datapath/column_counter/process_q_reg[0]/C
    SLICE_X144Y127       FDRE (Prop_fdre_C_Q)         0.518     0.518 r  datapath/column_counter/process_q_reg[0]/Q
                         net (fo=5, routed)           1.287     1.805    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/is_trigger_time5_carry__1[0]
    SLICE_X150Y125       LUT2 (Prop_lut2_I1_O)        0.124     1.929 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/is_trigger_time5_carry_i_4/O
                         net (fo=1, routed)           0.000     1.929    datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry_i_4[0]
    SLICE_X150Y125       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     2.181 f  datapath/video_inst/Inst_vga/col_map/is_trigger_time5_carry/O[0]
                         net (fo=3, routed)           0.691     2.872    datapath/video_inst/Inst_vga/col_map/is_trigger_time5[0]
    SLICE_X151Y125       LUT1 (Prop_lut1_I0_O)        0.295     3.167 r  datapath/video_inst/Inst_vga/col_map/i__carry_i_1__0/O
                         net (fo=1, routed)           0.466     3.632    datapath/video_inst/Inst_vga/col_map/i__carry_i_1__0_n_0
    SLICE_X148Y125       CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.630     4.262 f  datapath/video_inst/Inst_vga/col_map/_inferred__6/i__carry/O[1]
                         net (fo=2, routed)           0.781     5.044    datapath/video_inst/Inst_vga/col_map/is_trigger_time3[1]
    SLICE_X151Y125       LUT3 (Prop_lut3_I2_O)        0.332     5.376 f  datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry_i_16/O
                         net (fo=1, routed)           0.499     5.875    datapath/video_inst/Inst_vga/sig_gen/vertical_counter/is_trigger_time1_carry_0
    SLICE_X151Y124       LUT5 (Prop_lut5_I4_O)        0.326     6.201 r  datapath/video_inst/Inst_vga/sig_gen/vertical_counter/is_trigger_time1_carry_i_3/O
                         net (fo=1, routed)           0.370     6.571    datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry__0_0[1]
    SLICE_X149Y125       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.078 r  datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.078    datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry_n_0
    SLICE_X149Y126       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.192 r  datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.192    datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry__0_n_0
    SLICE_X149Y127       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.306 r  datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.306    datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry__1_n_0
    SLICE_X149Y128       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.420 f  datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry__2/CO[3]
                         net (fo=1, routed)           0.813     8.233    datapath/video_inst/Inst_vga/sig_gen/vertical_counter/dc_bias[2]_i_5__0[0]
    SLICE_X150Y129       LUT5 (Prop_lut5_I2_O)        0.124     8.357 f  datapath/video_inst/Inst_vga/sig_gen/vertical_counter/dc_bias[2]_i_11/O
                         net (fo=1, routed)           0.446     8.804    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_2__0_0
    SLICE_X152Y129       LUT5 (Prop_lut5_I1_O)        0.124     8.928 f  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_5__0/O
                         net (fo=4, routed)           0.753     9.680    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_5__0_n_0
    SLICE_X153Y132       LUT5 (Prop_lut5_I4_O)        0.118     9.798 f  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_8__0/O
                         net (fo=1, routed)           0.436    10.235    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_8__0_n_0
    SLICE_X153Y132       LUT6 (Prop_lut6_I5_O)        0.326    10.561 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_2__1/O
                         net (fo=10, routed)          0.889    11.450    datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]_1
    SLICE_X160Y132       LUT6 (Prop_lut6_I1_O)        0.124    11.574 r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[2]_i_2/O
                         net (fo=1, routed)           0.674    12.248    datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[2]_i_2_n_0
    SLICE_X160Y132       LUT6 (Prop_lut6_I0_O)        0.124    12.372 r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[2]_i_1/O
                         net (fo=1, routed)           0.000    12.372    datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[2]_i_1_n_0
    SLICE_X160Y132       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.972     1.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    -2.665 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    -0.091    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.705     1.705    datapath/video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X160Y132       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]/C

Slack:                    inf
  Source:                 datapath/column_counter/process_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.215ns  (logic 4.271ns (34.966%)  route 7.944ns (65.034%))
  Logic Levels:           17  (CARRY4=6 FDRE=1 LUT1=1 LUT2=2 LUT3=1 LUT4=1 LUT5=4 LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y127       FDRE                         0.000     0.000 r  datapath/column_counter/process_q_reg[0]/C
    SLICE_X144Y127       FDRE (Prop_fdre_C_Q)         0.518     0.518 r  datapath/column_counter/process_q_reg[0]/Q
                         net (fo=5, routed)           1.287     1.805    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/is_trigger_time5_carry__1[0]
    SLICE_X150Y125       LUT2 (Prop_lut2_I1_O)        0.124     1.929 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/is_trigger_time5_carry_i_4/O
                         net (fo=1, routed)           0.000     1.929    datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry_i_4[0]
    SLICE_X150Y125       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     2.181 f  datapath/video_inst/Inst_vga/col_map/is_trigger_time5_carry/O[0]
                         net (fo=3, routed)           0.691     2.872    datapath/video_inst/Inst_vga/col_map/is_trigger_time5[0]
    SLICE_X151Y125       LUT1 (Prop_lut1_I0_O)        0.295     3.167 r  datapath/video_inst/Inst_vga/col_map/i__carry_i_1__0/O
                         net (fo=1, routed)           0.466     3.632    datapath/video_inst/Inst_vga/col_map/i__carry_i_1__0_n_0
    SLICE_X148Y125       CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.630     4.262 f  datapath/video_inst/Inst_vga/col_map/_inferred__6/i__carry/O[1]
                         net (fo=2, routed)           0.781     5.044    datapath/video_inst/Inst_vga/col_map/is_trigger_time3[1]
    SLICE_X151Y125       LUT3 (Prop_lut3_I2_O)        0.332     5.376 f  datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry_i_16/O
                         net (fo=1, routed)           0.499     5.875    datapath/video_inst/Inst_vga/sig_gen/vertical_counter/is_trigger_time1_carry_0
    SLICE_X151Y124       LUT5 (Prop_lut5_I4_O)        0.326     6.201 r  datapath/video_inst/Inst_vga/sig_gen/vertical_counter/is_trigger_time1_carry_i_3/O
                         net (fo=1, routed)           0.370     6.571    datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry__0_0[1]
    SLICE_X149Y125       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.078 r  datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.078    datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry_n_0
    SLICE_X149Y126       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.192 r  datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.192    datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry__0_n_0
    SLICE_X149Y127       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.306 r  datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.306    datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry__1_n_0
    SLICE_X149Y128       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.420 r  datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry__2/CO[3]
                         net (fo=1, routed)           0.813     8.233    datapath/video_inst/Inst_vga/sig_gen/vertical_counter/dc_bias[2]_i_5__0[0]
    SLICE_X150Y129       LUT5 (Prop_lut5_I2_O)        0.124     8.357 r  datapath/video_inst/Inst_vga/sig_gen/vertical_counter/dc_bias[2]_i_11/O
                         net (fo=1, routed)           0.446     8.804    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_2__0_0
    SLICE_X152Y129       LUT5 (Prop_lut5_I1_O)        0.124     8.928 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_5__0/O
                         net (fo=4, routed)           0.753     9.680    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_5__0_n_0
    SLICE_X153Y132       LUT5 (Prop_lut5_I3_O)        0.124     9.804 f  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_5__1/O
                         net (fo=12, routed)          0.580    10.384    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[9]_6
    SLICE_X153Y132       LUT6 (Prop_lut6_I5_O)        0.124    10.508 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_3__0/O
                         net (fo=3, routed)           0.669    11.177    datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]_0
    SLICE_X156Y132       LUT2 (Prop_lut2_I1_O)        0.117    11.294 r  datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias[3]_i_4__0/O
                         net (fo=4, routed)           0.589    11.883    datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias[3]_i_4__0_n_0
    SLICE_X158Y133       LUT4 (Prop_lut4_I0_O)        0.332    12.215 r  datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded[9]_i_1/O
                         net (fo=1, routed)           0.000    12.215    datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded[9]_i_1_n_0
    SLICE_X158Y133       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.972     1.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    -2.665 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    -0.091    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.704     1.704    datapath/video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X158Y133       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[9]/C

Slack:                    inf
  Source:                 datapath/column_counter/process_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.111ns  (logic 4.271ns (35.265%)  route 7.840ns (64.735%))
  Logic Levels:           17  (CARRY4=6 FDRE=1 LUT1=1 LUT2=2 LUT3=1 LUT5=4 LUT6=2)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y127       FDRE                         0.000     0.000 r  datapath/column_counter/process_q_reg[0]/C
    SLICE_X144Y127       FDRE (Prop_fdre_C_Q)         0.518     0.518 r  datapath/column_counter/process_q_reg[0]/Q
                         net (fo=5, routed)           1.287     1.805    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/is_trigger_time5_carry__1[0]
    SLICE_X150Y125       LUT2 (Prop_lut2_I1_O)        0.124     1.929 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/is_trigger_time5_carry_i_4/O
                         net (fo=1, routed)           0.000     1.929    datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry_i_4[0]
    SLICE_X150Y125       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     2.181 f  datapath/video_inst/Inst_vga/col_map/is_trigger_time5_carry/O[0]
                         net (fo=3, routed)           0.691     2.872    datapath/video_inst/Inst_vga/col_map/is_trigger_time5[0]
    SLICE_X151Y125       LUT1 (Prop_lut1_I0_O)        0.295     3.167 r  datapath/video_inst/Inst_vga/col_map/i__carry_i_1__0/O
                         net (fo=1, routed)           0.466     3.632    datapath/video_inst/Inst_vga/col_map/i__carry_i_1__0_n_0
    SLICE_X148Y125       CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.630     4.262 f  datapath/video_inst/Inst_vga/col_map/_inferred__6/i__carry/O[1]
                         net (fo=2, routed)           0.781     5.044    datapath/video_inst/Inst_vga/col_map/is_trigger_time3[1]
    SLICE_X151Y125       LUT3 (Prop_lut3_I2_O)        0.332     5.376 f  datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry_i_16/O
                         net (fo=1, routed)           0.499     5.875    datapath/video_inst/Inst_vga/sig_gen/vertical_counter/is_trigger_time1_carry_0
    SLICE_X151Y124       LUT5 (Prop_lut5_I4_O)        0.326     6.201 r  datapath/video_inst/Inst_vga/sig_gen/vertical_counter/is_trigger_time1_carry_i_3/O
                         net (fo=1, routed)           0.370     6.571    datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry__0_0[1]
    SLICE_X149Y125       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.078 r  datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.078    datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry_n_0
    SLICE_X149Y126       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.192 r  datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.192    datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry__0_n_0
    SLICE_X149Y127       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.306 r  datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.306    datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry__1_n_0
    SLICE_X149Y128       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.420 r  datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry__2/CO[3]
                         net (fo=1, routed)           0.813     8.233    datapath/video_inst/Inst_vga/sig_gen/vertical_counter/dc_bias[2]_i_5__0[0]
    SLICE_X150Y129       LUT5 (Prop_lut5_I2_O)        0.124     8.357 r  datapath/video_inst/Inst_vga/sig_gen/vertical_counter/dc_bias[2]_i_11/O
                         net (fo=1, routed)           0.446     8.804    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_2__0_0
    SLICE_X152Y129       LUT5 (Prop_lut5_I1_O)        0.124     8.928 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_5__0/O
                         net (fo=4, routed)           0.753     9.680    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_5__0_n_0
    SLICE_X153Y132       LUT5 (Prop_lut5_I3_O)        0.124     9.804 f  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_5__1/O
                         net (fo=12, routed)          0.580    10.384    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[9]_6
    SLICE_X153Y132       LUT6 (Prop_lut6_I5_O)        0.124    10.508 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_3__0/O
                         net (fo=3, routed)           0.669    11.177    datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]_0
    SLICE_X156Y132       LUT2 (Prop_lut2_I1_O)        0.117    11.294 r  datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias[3]_i_4__0/O
                         net (fo=4, routed)           0.485    11.779    datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias[3]_i_4__0_n_0
    SLICE_X156Y133       LUT6 (Prop_lut6_I5_O)        0.332    12.111 r  datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias[0]_i_1/O
                         net (fo=1, routed)           0.000    12.111    datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias[0]_i_1_n_0
    SLICE_X156Y133       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.972     1.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    -2.665 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    -0.091    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.704     1.704    datapath/video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X156Y133       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[0]/C

Slack:                    inf
  Source:                 datapath/column_counter/process_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.108ns  (logic 4.271ns (35.274%)  route 7.837ns (64.726%))
  Logic Levels:           17  (CARRY4=6 FDRE=1 LUT1=1 LUT2=2 LUT3=1 LUT5=4 LUT6=2)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y127       FDRE                         0.000     0.000 r  datapath/column_counter/process_q_reg[0]/C
    SLICE_X144Y127       FDRE (Prop_fdre_C_Q)         0.518     0.518 r  datapath/column_counter/process_q_reg[0]/Q
                         net (fo=5, routed)           1.287     1.805    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/is_trigger_time5_carry__1[0]
    SLICE_X150Y125       LUT2 (Prop_lut2_I1_O)        0.124     1.929 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/is_trigger_time5_carry_i_4/O
                         net (fo=1, routed)           0.000     1.929    datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry_i_4[0]
    SLICE_X150Y125       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     2.181 f  datapath/video_inst/Inst_vga/col_map/is_trigger_time5_carry/O[0]
                         net (fo=3, routed)           0.691     2.872    datapath/video_inst/Inst_vga/col_map/is_trigger_time5[0]
    SLICE_X151Y125       LUT1 (Prop_lut1_I0_O)        0.295     3.167 r  datapath/video_inst/Inst_vga/col_map/i__carry_i_1__0/O
                         net (fo=1, routed)           0.466     3.632    datapath/video_inst/Inst_vga/col_map/i__carry_i_1__0_n_0
    SLICE_X148Y125       CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.630     4.262 f  datapath/video_inst/Inst_vga/col_map/_inferred__6/i__carry/O[1]
                         net (fo=2, routed)           0.781     5.044    datapath/video_inst/Inst_vga/col_map/is_trigger_time3[1]
    SLICE_X151Y125       LUT3 (Prop_lut3_I2_O)        0.332     5.376 f  datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry_i_16/O
                         net (fo=1, routed)           0.499     5.875    datapath/video_inst/Inst_vga/sig_gen/vertical_counter/is_trigger_time1_carry_0
    SLICE_X151Y124       LUT5 (Prop_lut5_I4_O)        0.326     6.201 r  datapath/video_inst/Inst_vga/sig_gen/vertical_counter/is_trigger_time1_carry_i_3/O
                         net (fo=1, routed)           0.370     6.571    datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry__0_0[1]
    SLICE_X149Y125       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.078 r  datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.078    datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry_n_0
    SLICE_X149Y126       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.192 r  datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.192    datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry__0_n_0
    SLICE_X149Y127       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.306 r  datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.306    datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry__1_n_0
    SLICE_X149Y128       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.420 r  datapath/video_inst/Inst_vga/col_map/is_trigger_time1_carry__2/CO[3]
                         net (fo=1, routed)           0.813     8.233    datapath/video_inst/Inst_vga/sig_gen/vertical_counter/dc_bias[2]_i_5__0[0]
    SLICE_X150Y129       LUT5 (Prop_lut5_I2_O)        0.124     8.357 r  datapath/video_inst/Inst_vga/sig_gen/vertical_counter/dc_bias[2]_i_11/O
                         net (fo=1, routed)           0.446     8.804    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_2__0_0
    SLICE_X152Y129       LUT5 (Prop_lut5_I1_O)        0.124     8.928 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_5__0/O
                         net (fo=4, routed)           0.753     9.680    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_5__0_n_0
    SLICE_X153Y132       LUT5 (Prop_lut5_I3_O)        0.124     9.804 f  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_5__1/O
                         net (fo=12, routed)          0.580    10.384    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[9]_6
    SLICE_X153Y132       LUT6 (Prop_lut6_I5_O)        0.124    10.508 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_3__0/O
                         net (fo=3, routed)           0.669    11.177    datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]_0
    SLICE_X156Y132       LUT2 (Prop_lut2_I1_O)        0.117    11.294 r  datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias[3]_i_4__0/O
                         net (fo=4, routed)           0.482    11.776    datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias[3]_i_4__0_n_0
    SLICE_X156Y133       LUT6 (Prop_lut6_I2_O)        0.332    12.108 r  datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias[1]_i_1__0/O
                         net (fo=1, routed)           0.000    12.108    datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias[1]_i_1__0_n_0
    SLICE_X156Y133       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.972     1.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    -2.665 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    -0.091    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.704     1.704    datapath/video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X156Y133       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[1]/C

Slack:                    inf
  Source:                 switch[0]
                            (input port)
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.096ns  (logic 1.779ns (14.707%)  route 10.317ns (85.293%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        1.703ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.703ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  switch[0] (IN)
                         net (fo=0)                   0.000     0.000    switch[0]
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 r  switch_IBUF[0]_inst/O
                         net (fo=3, routed)           7.883     8.963    datapath/video_inst/Inst_vga/sig_gen/vertical_counter/switch_IBUF[0]
    SLICE_X153Y132       LUT4 (Prop_lut4_I2_O)        0.119     9.082 f  datapath/video_inst/Inst_vga/sig_gen/vertical_counter/dc_bias[2]_i_6/O
                         net (fo=3, routed)           0.688     9.770    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/encoded_reg[8]
    SLICE_X152Y132       LUT6 (Prop_lut6_I3_O)        0.332    10.102 f  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_2__0/O
                         net (fo=7, routed)           1.079    11.181    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[9]_0
    SLICE_X156Y132       LUT2 (Prop_lut2_I0_O)        0.124    11.305 f  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_5__0/O
                         net (fo=1, routed)           0.667    11.972    datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]_0
    SLICE_X156Y132       LUT6 (Prop_lut6_I3_O)        0.124    12.096 r  datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias[3]_i_1__0/O
                         net (fo=1, routed)           0.000    12.096    datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias[3]_i_1__0_n_0
    SLICE_X156Y132       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.972     1.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    -2.665 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    -0.091    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.703     1.703    datapath/video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X156Y132       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.915ns  (logic 0.880ns (45.947%)  route 1.035ns (54.053%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT6=3 RAMB18E1=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X8Y51         RAMB18E1                     0.000     0.000 r  datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
    RAMB18_X8Y51         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[15])
                                                      0.585     0.585 r  datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/DOADO[15]
                         net (fo=1, routed)           0.208     0.793    datapath/rightChannelMemory/ch2[from_bram][15]
    SLICE_X155Y128       LUT6 (Prop_lut6_I1_O)        0.045     0.838 r  datapath/rightChannelMemory/dc_bias[3]_i_24/O
                         net (fo=1, routed)           0.000     0.838    datapath/video_inst/Inst_vga/sig_gen/vertical_counter/dc_bias[2]_i_6_0[1]
    SLICE_X155Y128       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     0.953 r  datapath/video_inst/Inst_vga/sig_gen/vertical_counter/dc_bias_reg[3]_i_9/CO[3]
                         net (fo=2, routed)           0.390     1.343    datapath/video_inst/Inst_vga/sig_gen/vertical_counter/ch2[active]
    SLICE_X153Y132       LUT2 (Prop_lut2_I0_O)        0.045     1.388 f  datapath/video_inst/Inst_vga/sig_gen/vertical_counter/dc_bias[3]_i_3__1/O
                         net (fo=1, routed)           0.052     1.440    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/encoded_reg[8]_1
    SLICE_X153Y132       LUT6 (Prop_lut6_I0_O)        0.045     1.485 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_2__1/O
                         net (fo=10, routed)          0.385     1.870    datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]_1
    SLICE_X158Y132       LUT6 (Prop_lut6_I1_O)        0.045     1.915 r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[1]_i_1/O
                         net (fo=1, routed)           0.000     1.915    datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[1]_i_1_n_0
    SLICE_X158Y132       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.912     0.912    datapath/video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X158Y132       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]/C

Slack:                    inf
  Source:                 datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.956ns  (logic 0.880ns (44.988%)  route 1.076ns (55.012%))
  Logic Levels:           6  (CARRY4=1 LUT2=2 LUT6=2 RAMB18E1=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X8Y51         RAMB18E1                     0.000     0.000 r  datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
    RAMB18_X8Y51         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[15])
                                                      0.585     0.585 r  datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/DOADO[15]
                         net (fo=1, routed)           0.208     0.793    datapath/rightChannelMemory/ch2[from_bram][15]
    SLICE_X155Y128       LUT6 (Prop_lut6_I1_O)        0.045     0.838 r  datapath/rightChannelMemory/dc_bias[3]_i_24/O
                         net (fo=1, routed)           0.000     0.838    datapath/video_inst/Inst_vga/sig_gen/vertical_counter/dc_bias[2]_i_6_0[1]
    SLICE_X155Y128       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     0.953 r  datapath/video_inst/Inst_vga/sig_gen/vertical_counter/dc_bias_reg[3]_i_9/CO[3]
                         net (fo=2, routed)           0.390     1.343    datapath/video_inst/Inst_vga/sig_gen/vertical_counter/ch2[active]
    SLICE_X153Y132       LUT2 (Prop_lut2_I0_O)        0.045     1.388 f  datapath/video_inst/Inst_vga/sig_gen/vertical_counter/dc_bias[3]_i_3__1/O
                         net (fo=1, routed)           0.052     1.440    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/encoded_reg[8]_1
    SLICE_X153Y132       LUT6 (Prop_lut6_I0_O)        0.045     1.485 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_2__1/O
                         net (fo=10, routed)          0.426     1.911    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[2]_1
    SLICE_X162Y134       LUT2 (Prop_lut2_I1_O)        0.045     1.956 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/TDMS_encoder_red/encoded[8]_i_1/O
                         net (fo=1, routed)           0.000     1.956    datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[8]_0
    SLICE_X162Y134       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.915     0.915    datapath/video_inst/inst_dvid/TDMS_encoder_red/CLK
    SLICE_X162Y134       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[8]/C

Slack:                    inf
  Source:                 datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.959ns  (logic 0.883ns (45.072%)  route 1.076ns (54.928%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT3=1 LUT6=2 RAMB18E1=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X8Y51         RAMB18E1                     0.000     0.000 r  datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
    RAMB18_X8Y51         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[15])
                                                      0.585     0.585 r  datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/DOADO[15]
                         net (fo=1, routed)           0.208     0.793    datapath/rightChannelMemory/ch2[from_bram][15]
    SLICE_X155Y128       LUT6 (Prop_lut6_I1_O)        0.045     0.838 r  datapath/rightChannelMemory/dc_bias[3]_i_24/O
                         net (fo=1, routed)           0.000     0.838    datapath/video_inst/Inst_vga/sig_gen/vertical_counter/dc_bias[2]_i_6_0[1]
    SLICE_X155Y128       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     0.953 r  datapath/video_inst/Inst_vga/sig_gen/vertical_counter/dc_bias_reg[3]_i_9/CO[3]
                         net (fo=2, routed)           0.390     1.343    datapath/video_inst/Inst_vga/sig_gen/vertical_counter/ch2[active]
    SLICE_X153Y132       LUT2 (Prop_lut2_I0_O)        0.045     1.388 f  datapath/video_inst/Inst_vga/sig_gen/vertical_counter/dc_bias[3]_i_3__1/O
                         net (fo=1, routed)           0.052     1.440    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/encoded_reg[8]_1
    SLICE_X153Y132       LUT6 (Prop_lut6_I0_O)        0.045     1.485 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_2__1/O
                         net (fo=10, routed)          0.426     1.911    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[2]_1
    SLICE_X162Y134       LUT3 (Prop_lut3_I2_O)        0.048     1.959 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/TDMS_encoder_red/encoded[9]_i_1/O
                         net (fo=1, routed)           0.000     1.959    datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[9]_0
    SLICE_X162Y134       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.915     0.915    datapath/video_inst/inst_dvid/TDMS_encoder_red/CLK
    SLICE_X162Y134       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[9]/C

Slack:                    inf
  Source:                 datapath/row_stepper/process_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.970ns  (logic 0.765ns (38.831%)  route 1.205ns (61.169%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y125       FDRE                         0.000     0.000 r  datapath/row_stepper/process_q_reg[0]/C
    SLICE_X159Y125       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  datapath/row_stepper/process_q_reg[0]/Q
                         net (fo=5, routed)           0.079     0.220    datapath/video_inst/Inst_vga/sig_gen/vertical_counter/is_trigger_volt5_carry__1[0]
    SLICE_X158Y125       LUT2 (Prop_lut2_I1_O)        0.045     0.265 r  datapath/video_inst/Inst_vga/sig_gen/vertical_counter/is_trigger_volt5_carry_i_4/O
                         net (fo=1, routed)           0.000     0.265    datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry_i_4[0]
    SLICE_X158Y125       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.335 r  datapath/video_inst/Inst_vga/col_map/is_trigger_volt5_carry/O[0]
                         net (fo=3, routed)           0.159     0.495    datapath/video_inst/Inst_vga/col_map/is_trigger_volt5[0]
    SLICE_X159Y126       LUT6 (Prop_lut6_I4_O)        0.105     0.600 r  datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry_i_8/O
                         net (fo=1, routed)           0.000     0.600    datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry_i_8_n_0
    SLICE_X159Y126       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     0.752 r  datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.752    datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry_n_0
    SLICE_X159Y127       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.791 r  datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.791    datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry__0_n_0
    SLICE_X159Y128       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.830 r  datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.830    datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry__1_n_0
    SLICE_X159Y129       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.869 f  datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry__2/CO[3]
                         net (fo=1, routed)           0.368     1.237    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_2__0_1[0]
    SLICE_X152Y129       LUT5 (Prop_lut5_I4_O)        0.045     1.282 f  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_5__0/O
                         net (fo=4, routed)           0.271     1.553    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_5__0_n_0
    SLICE_X152Y132       LUT6 (Prop_lut6_I2_O)        0.045     1.598 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_2__0/O
                         net (fo=7, routed)           0.327     1.925    datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[0]_0
    SLICE_X156Y132       LUT6 (Prop_lut6_I0_O)        0.045     1.970 r  datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.970    datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias[2]_i_1__0_n_0
    SLICE_X156Y132       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.912     0.912    datapath/video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X156Y132       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]/C

Slack:                    inf
  Source:                 datapath/row_stepper/process_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.999ns  (logic 0.765ns (38.278%)  route 1.234ns (61.722%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y125       FDRE                         0.000     0.000 r  datapath/row_stepper/process_q_reg[0]/C
    SLICE_X159Y125       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  datapath/row_stepper/process_q_reg[0]/Q
                         net (fo=5, routed)           0.079     0.220    datapath/video_inst/Inst_vga/sig_gen/vertical_counter/is_trigger_volt5_carry__1[0]
    SLICE_X158Y125       LUT2 (Prop_lut2_I1_O)        0.045     0.265 r  datapath/video_inst/Inst_vga/sig_gen/vertical_counter/is_trigger_volt5_carry_i_4/O
                         net (fo=1, routed)           0.000     0.265    datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry_i_4[0]
    SLICE_X158Y125       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.335 r  datapath/video_inst/Inst_vga/col_map/is_trigger_volt5_carry/O[0]
                         net (fo=3, routed)           0.159     0.495    datapath/video_inst/Inst_vga/col_map/is_trigger_volt5[0]
    SLICE_X159Y126       LUT6 (Prop_lut6_I4_O)        0.105     0.600 r  datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry_i_8/O
                         net (fo=1, routed)           0.000     0.600    datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry_i_8_n_0
    SLICE_X159Y126       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     0.752 r  datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.752    datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry_n_0
    SLICE_X159Y127       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.791 r  datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.791    datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry__0_n_0
    SLICE_X159Y128       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.830 r  datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.830    datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry__1_n_0
    SLICE_X159Y129       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.869 f  datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry__2/CO[3]
                         net (fo=1, routed)           0.368     1.237    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_2__0_1[0]
    SLICE_X152Y129       LUT5 (Prop_lut5_I4_O)        0.045     1.282 f  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_5__0/O
                         net (fo=4, routed)           0.188     1.470    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_5__0_n_0
    SLICE_X152Y132       LUT6 (Prop_lut6_I5_O)        0.045     1.515 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[1]_i_2/O
                         net (fo=10, routed)          0.439     1.954    datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[0]_0
    SLICE_X160Y132       LUT6 (Prop_lut6_I4_O)        0.045     1.999 r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.999    datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[0]_i_1__1_n_0
    SLICE_X160Y132       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.913     0.913    datapath/video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X160Y132       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[0]/C

Slack:                    inf
  Source:                 datapath/row_stepper/process_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.029ns  (logic 0.765ns (37.704%)  route 1.264ns (62.296%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y125       FDRE                         0.000     0.000 r  datapath/row_stepper/process_q_reg[0]/C
    SLICE_X159Y125       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  datapath/row_stepper/process_q_reg[0]/Q
                         net (fo=5, routed)           0.079     0.220    datapath/video_inst/Inst_vga/sig_gen/vertical_counter/is_trigger_volt5_carry__1[0]
    SLICE_X158Y125       LUT2 (Prop_lut2_I1_O)        0.045     0.265 r  datapath/video_inst/Inst_vga/sig_gen/vertical_counter/is_trigger_volt5_carry_i_4/O
                         net (fo=1, routed)           0.000     0.265    datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry_i_4[0]
    SLICE_X158Y125       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.335 r  datapath/video_inst/Inst_vga/col_map/is_trigger_volt5_carry/O[0]
                         net (fo=3, routed)           0.159     0.495    datapath/video_inst/Inst_vga/col_map/is_trigger_volt5[0]
    SLICE_X159Y126       LUT6 (Prop_lut6_I4_O)        0.105     0.600 r  datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry_i_8/O
                         net (fo=1, routed)           0.000     0.600    datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry_i_8_n_0
    SLICE_X159Y126       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     0.752 r  datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.752    datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry_n_0
    SLICE_X159Y127       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.791 r  datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.791    datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry__0_n_0
    SLICE_X159Y128       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.830 r  datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.830    datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry__1_n_0
    SLICE_X159Y129       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.869 f  datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry__2/CO[3]
                         net (fo=1, routed)           0.368     1.237    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_2__0_1[0]
    SLICE_X152Y129       LUT5 (Prop_lut5_I4_O)        0.045     1.282 f  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_5__0/O
                         net (fo=4, routed)           0.271     1.553    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_5__0_n_0
    SLICE_X152Y132       LUT6 (Prop_lut6_I2_O)        0.045     1.598 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_2__0/O
                         net (fo=7, routed)           0.386     1.984    datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[0]_0
    SLICE_X156Y133       LUT6 (Prop_lut6_I4_O)        0.045     2.029 r  datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias[0]_i_1/O
                         net (fo=1, routed)           0.000     2.029    datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias[0]_i_1_n_0
    SLICE_X156Y133       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.913     0.913    datapath/video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X156Y133       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[0]/C

Slack:                    inf
  Source:                 datapath/row_stepper/process_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.030ns  (logic 0.765ns (37.685%)  route 1.265ns (62.315%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y125       FDRE                         0.000     0.000 r  datapath/row_stepper/process_q_reg[0]/C
    SLICE_X159Y125       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  datapath/row_stepper/process_q_reg[0]/Q
                         net (fo=5, routed)           0.079     0.220    datapath/video_inst/Inst_vga/sig_gen/vertical_counter/is_trigger_volt5_carry__1[0]
    SLICE_X158Y125       LUT2 (Prop_lut2_I1_O)        0.045     0.265 r  datapath/video_inst/Inst_vga/sig_gen/vertical_counter/is_trigger_volt5_carry_i_4/O
                         net (fo=1, routed)           0.000     0.265    datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry_i_4[0]
    SLICE_X158Y125       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.335 r  datapath/video_inst/Inst_vga/col_map/is_trigger_volt5_carry/O[0]
                         net (fo=3, routed)           0.159     0.495    datapath/video_inst/Inst_vga/col_map/is_trigger_volt5[0]
    SLICE_X159Y126       LUT6 (Prop_lut6_I4_O)        0.105     0.600 r  datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry_i_8/O
                         net (fo=1, routed)           0.000     0.600    datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry_i_8_n_0
    SLICE_X159Y126       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     0.752 r  datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.752    datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry_n_0
    SLICE_X159Y127       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.791 r  datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.791    datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry__0_n_0
    SLICE_X159Y128       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.830 r  datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.830    datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry__1_n_0
    SLICE_X159Y129       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.869 f  datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry__2/CO[3]
                         net (fo=1, routed)           0.368     1.237    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_2__0_1[0]
    SLICE_X152Y129       LUT5 (Prop_lut5_I4_O)        0.045     1.282 f  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_5__0/O
                         net (fo=4, routed)           0.271     1.553    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_5__0_n_0
    SLICE_X152Y132       LUT6 (Prop_lut6_I2_O)        0.045     1.598 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_2__0/O
                         net (fo=7, routed)           0.387     1.985    datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[0]_0
    SLICE_X156Y133       LUT6 (Prop_lut6_I4_O)        0.045     2.030 r  datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias[1]_i_1__0/O
                         net (fo=1, routed)           0.000     2.030    datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias[1]_i_1__0_n_0
    SLICE_X156Y133       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.913     0.913    datapath/video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X156Y133       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[1]/C

Slack:                    inf
  Source:                 datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.047ns  (logic 0.878ns (42.882%)  route 1.169ns (57.118%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT5=1 LUT6=2 RAMB18E1=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X8Y51         RAMB18E1                     0.000     0.000 r  datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
    RAMB18_X8Y51         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[15])
                                                      0.585     0.585 r  datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/DOADO[15]
                         net (fo=1, routed)           0.208     0.793    datapath/rightChannelMemory/ch2[from_bram][15]
    SLICE_X155Y128       LUT6 (Prop_lut6_I1_O)        0.045     0.838 r  datapath/rightChannelMemory/dc_bias[3]_i_24/O
                         net (fo=1, routed)           0.000     0.838    datapath/video_inst/Inst_vga/sig_gen/vertical_counter/dc_bias[2]_i_6_0[1]
    SLICE_X155Y128       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     0.953 f  datapath/video_inst/Inst_vga/sig_gen/vertical_counter/dc_bias_reg[3]_i_9/CO[3]
                         net (fo=2, routed)           0.390     1.343    datapath/video_inst/Inst_vga/sig_gen/vertical_counter/ch2[active]
    SLICE_X153Y132       LUT2 (Prop_lut2_I0_O)        0.045     1.388 r  datapath/video_inst/Inst_vga/sig_gen/vertical_counter/dc_bias[3]_i_3__1/O
                         net (fo=1, routed)           0.052     1.440    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/encoded_reg[8]_1
    SLICE_X153Y132       LUT6 (Prop_lut6_I0_O)        0.045     1.485 f  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_2__1/O
                         net (fo=10, routed)          0.519     2.004    datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[1]_0
    SLICE_X156Y133       LUT5 (Prop_lut5_I1_O)        0.043     2.047 r  datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias[3]_i_1__1/O
                         net (fo=1, routed)           0.000     2.047    datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias[3]_i_1__1_n_0
    SLICE_X156Y133       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.913     0.913    datapath/video_inst/inst_dvid/TDMS_encoder_red/CLK
    SLICE_X156Y133       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[3]/C

Slack:                    inf
  Source:                 datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.049ns  (logic 0.880ns (42.937%)  route 1.169ns (57.063%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT5=1 LUT6=2 RAMB18E1=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X8Y51         RAMB18E1                     0.000     0.000 r  datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
    RAMB18_X8Y51         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[15])
                                                      0.585     0.585 r  datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/DOADO[15]
                         net (fo=1, routed)           0.208     0.793    datapath/rightChannelMemory/ch2[from_bram][15]
    SLICE_X155Y128       LUT6 (Prop_lut6_I1_O)        0.045     0.838 r  datapath/rightChannelMemory/dc_bias[3]_i_24/O
                         net (fo=1, routed)           0.000     0.838    datapath/video_inst/Inst_vga/sig_gen/vertical_counter/dc_bias[2]_i_6_0[1]
    SLICE_X155Y128       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     0.953 r  datapath/video_inst/Inst_vga/sig_gen/vertical_counter/dc_bias_reg[3]_i_9/CO[3]
                         net (fo=2, routed)           0.390     1.343    datapath/video_inst/Inst_vga/sig_gen/vertical_counter/ch2[active]
    SLICE_X153Y132       LUT2 (Prop_lut2_I0_O)        0.045     1.388 f  datapath/video_inst/Inst_vga/sig_gen/vertical_counter/dc_bias[3]_i_3__1/O
                         net (fo=1, routed)           0.052     1.440    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/encoded_reg[8]_1
    SLICE_X153Y132       LUT6 (Prop_lut6_I0_O)        0.045     1.485 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_2__1/O
                         net (fo=10, routed)          0.519     2.004    datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[1]_0
    SLICE_X156Y133       LUT5 (Prop_lut5_I2_O)        0.045     2.049 r  datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias[2]_i_1__1/O
                         net (fo=1, routed)           0.000     2.049    datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias[2]_i_1__1_n_0
    SLICE_X156Y133       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.913     0.913    datapath/video_inst/inst_dvid/TDMS_encoder_red/CLK
    SLICE_X156Y133       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[2]/C

Slack:                    inf
  Source:                 datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.055ns  (logic 0.878ns (42.728%)  route 1.177ns (57.272%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT4=1 LUT6=2 RAMB18E1=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X8Y51         RAMB18E1                     0.000     0.000 r  datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
    RAMB18_X8Y51         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[15])
                                                      0.585     0.585 r  datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/DOADO[15]
                         net (fo=1, routed)           0.208     0.793    datapath/rightChannelMemory/ch2[from_bram][15]
    SLICE_X155Y128       LUT6 (Prop_lut6_I1_O)        0.045     0.838 r  datapath/rightChannelMemory/dc_bias[3]_i_24/O
                         net (fo=1, routed)           0.000     0.838    datapath/video_inst/Inst_vga/sig_gen/vertical_counter/dc_bias[2]_i_6_0[1]
    SLICE_X155Y128       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     0.953 r  datapath/video_inst/Inst_vga/sig_gen/vertical_counter/dc_bias_reg[3]_i_9/CO[3]
                         net (fo=2, routed)           0.390     1.343    datapath/video_inst/Inst_vga/sig_gen/vertical_counter/ch2[active]
    SLICE_X153Y132       LUT2 (Prop_lut2_I0_O)        0.045     1.388 f  datapath/video_inst/Inst_vga/sig_gen/vertical_counter/dc_bias[3]_i_3__1/O
                         net (fo=1, routed)           0.052     1.440    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/encoded_reg[8]_1
    SLICE_X153Y132       LUT6 (Prop_lut6_I0_O)        0.045     1.485 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_2__1/O
                         net (fo=10, routed)          0.527     2.012    datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[1]_0
    SLICE_X156Y133       LUT4 (Prop_lut4_I2_O)        0.043     2.055 r  datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias[1]_i_1__1/O
                         net (fo=1, routed)           0.000     2.055    datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias[1]_i_1__1_n_0
    SLICE_X156Y133       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.913     0.913    datapath/video_inst/inst_dvid/TDMS_encoder_red/CLK
    SLICE_X156Y133       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out2_clk_wiz_1

Max Delay            30 Endpoints
Min Delay            30 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/initA_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.555ns  (logic 1.210ns (14.141%)  route 7.345ns (85.859%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.696ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.696ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 f  reset_n_IBUF_inst/O
                         net (fo=61, routed)          5.098     6.160    datapath/Audio_Codec/audio_inout/reset_n_IBUF
    SLICE_X148Y121       LUT1 (Prop_lut1_I0_O)        0.148     6.308 r  datapath/Audio_Codec/audio_inout/process_q[10]_i_1__0/O
                         net (fo=99, routed)          2.248     8.555    datapath/Audio_Codec/initialize_audio/SR[0]
    SLICE_X161Y124       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initA_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.643     1.643    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.494    -1.851 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.091    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.696     1.696    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X161Y124       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initA_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/initA_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.555ns  (logic 1.210ns (14.141%)  route 7.345ns (85.859%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.696ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.696ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 f  reset_n_IBUF_inst/O
                         net (fo=61, routed)          5.098     6.160    datapath/Audio_Codec/audio_inout/reset_n_IBUF
    SLICE_X148Y121       LUT1 (Prop_lut1_I0_O)        0.148     6.308 r  datapath/Audio_Codec/audio_inout/process_q[10]_i_1__0/O
                         net (fo=99, routed)          2.248     8.555    datapath/Audio_Codec/initialize_audio/SR[0]
    SLICE_X161Y124       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initA_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.643     1.643    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.494    -1.851 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.091    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.696     1.696    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X161Y124       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initA_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.537ns  (logic 1.210ns (14.171%)  route 7.327ns (85.829%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.696ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.696ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 f  reset_n_IBUF_inst/O
                         net (fo=61, routed)          5.098     6.160    datapath/Audio_Codec/audio_inout/reset_n_IBUF
    SLICE_X148Y121       LUT1 (Prop_lut1_I0_O)        0.148     6.308 r  datapath/Audio_Codec/audio_inout/process_q[10]_i_1__0/O
                         net (fo=99, routed)          2.229     8.537    datapath/Audio_Codec/initialize_audio/SR[0]
    SLICE_X159Y123       FDRE                                         r  datapath/Audio_Codec/initialize_audio/state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.643     1.643    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.494    -1.851 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.091    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.696     1.696    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X159Y123       FDRE                                         r  datapath/Audio_Codec/initialize_audio/state_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/state_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.537ns  (logic 1.210ns (14.171%)  route 7.327ns (85.829%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.696ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.696ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 f  reset_n_IBUF_inst/O
                         net (fo=61, routed)          5.098     6.160    datapath/Audio_Codec/audio_inout/reset_n_IBUF
    SLICE_X148Y121       LUT1 (Prop_lut1_I0_O)        0.148     6.308 r  datapath/Audio_Codec/audio_inout/process_q[10]_i_1__0/O
                         net (fo=99, routed)          2.229     8.537    datapath/Audio_Codec/initialize_audio/SR[0]
    SLICE_X159Y123       FDSE                                         r  datapath/Audio_Codec/initialize_audio/state_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.643     1.643    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.494    -1.851 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.091    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.696     1.696    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X159Y123       FDSE                                         r  datapath/Audio_Codec/initialize_audio/state_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/state_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.537ns  (logic 1.210ns (14.171%)  route 7.327ns (85.829%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.696ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.696ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 f  reset_n_IBUF_inst/O
                         net (fo=61, routed)          5.098     6.160    datapath/Audio_Codec/audio_inout/reset_n_IBUF
    SLICE_X148Y121       LUT1 (Prop_lut1_I0_O)        0.148     6.308 r  datapath/Audio_Codec/audio_inout/process_q[10]_i_1__0/O
                         net (fo=99, routed)          2.229     8.537    datapath/Audio_Codec/initialize_audio/SR[0]
    SLICE_X159Y123       FDSE                                         r  datapath/Audio_Codec/initialize_audio/state_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.643     1.643    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.494    -1.851 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.091    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.696     1.696    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X159Y123       FDSE                                         r  datapath/Audio_Codec/initialize_audio/state_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/state_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.983ns  (logic 1.210ns (15.155%)  route 6.773ns (84.845%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.701ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.701ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 f  reset_n_IBUF_inst/O
                         net (fo=61, routed)          5.098     6.160    datapath/Audio_Codec/audio_inout/reset_n_IBUF
    SLICE_X148Y121       LUT1 (Prop_lut1_I0_O)        0.148     6.308 r  datapath/Audio_Codec/audio_inout/process_q[10]_i_1__0/O
                         net (fo=99, routed)          1.675     7.983    datapath/Audio_Codec/initialize_audio/SR[0]
    SLICE_X160Y121       FDRE                                         r  datapath/Audio_Codec/initialize_audio/state_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.643     1.643    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.494    -1.851 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.091    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.701     1.701    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X160Y121       FDRE                                         r  datapath/Audio_Codec/initialize_audio/state_reg[3]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.950ns  (logic 1.434ns (18.035%)  route 6.516ns (81.965%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        1.703ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.703ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 r  reset_n_IBUF_inst/O
                         net (fo=61, routed)          4.596     5.658    datapath/Audio_Codec/initialize_audio/twi_controller/reset_n_IBUF
    SLICE_X161Y118       LUT5 (Prop_lut5_I4_O)        0.124     5.782 f  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_10/O
                         net (fo=1, routed)           0.962     6.744    datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_10_n_0
    SLICE_X162Y118       LUT6 (Prop_lut6_I3_O)        0.124     6.868 r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_3/O
                         net (fo=1, routed)           0.567     7.435    datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_3_n_0
    SLICE_X160Y118       LUT6 (Prop_lut6_I0_O)        0.124     7.559 r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_1/O
                         net (fo=4, routed)           0.391     7.950    datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_1_n_0
    SLICE_X160Y118       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.643     1.643    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.494    -1.851 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.091    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.703     1.703    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X160Y118       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.950ns  (logic 1.434ns (18.035%)  route 6.516ns (81.965%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        1.703ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.703ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 r  reset_n_IBUF_inst/O
                         net (fo=61, routed)          4.596     5.658    datapath/Audio_Codec/initialize_audio/twi_controller/reset_n_IBUF
    SLICE_X161Y118       LUT5 (Prop_lut5_I4_O)        0.124     5.782 f  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_10/O
                         net (fo=1, routed)           0.962     6.744    datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_10_n_0
    SLICE_X162Y118       LUT6 (Prop_lut6_I3_O)        0.124     6.868 r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_3/O
                         net (fo=1, routed)           0.567     7.435    datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_3_n_0
    SLICE_X160Y118       LUT6 (Prop_lut6_I0_O)        0.124     7.559 r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_1/O
                         net (fo=4, routed)           0.391     7.950    datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_1_n_0
    SLICE_X160Y118       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.643     1.643    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.494    -1.851 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.091    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.703     1.703    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X160Y118       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[3]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.893ns  (logic 1.434ns (18.166%)  route 6.459ns (81.834%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        1.703ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.703ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 r  reset_n_IBUF_inst/O
                         net (fo=61, routed)          4.596     5.658    datapath/Audio_Codec/initialize_audio/twi_controller/reset_n_IBUF
    SLICE_X161Y118       LUT5 (Prop_lut5_I4_O)        0.124     5.782 f  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_10/O
                         net (fo=1, routed)           0.962     6.744    datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_10_n_0
    SLICE_X162Y118       LUT6 (Prop_lut6_I3_O)        0.124     6.868 r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_3/O
                         net (fo=1, routed)           0.567     7.435    datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_3_n_0
    SLICE_X160Y118       LUT6 (Prop_lut6_I0_O)        0.124     7.559 r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_1/O
                         net (fo=4, routed)           0.334     7.893    datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_1_n_0
    SLICE_X162Y118       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.643     1.643    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.494    -1.851 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.091    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.703     1.703    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X162Y118       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.893ns  (logic 1.434ns (18.166%)  route 6.459ns (81.834%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        1.703ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.703ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 r  reset_n_IBUF_inst/O
                         net (fo=61, routed)          4.596     5.658    datapath/Audio_Codec/initialize_audio/twi_controller/reset_n_IBUF
    SLICE_X161Y118       LUT5 (Prop_lut5_I4_O)        0.124     5.782 f  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_10/O
                         net (fo=1, routed)           0.962     6.744    datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_10_n_0
    SLICE_X162Y118       LUT6 (Prop_lut6_I3_O)        0.124     6.868 r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_3/O
                         net (fo=1, routed)           0.567     7.435    datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_3_n_0
    SLICE_X160Y118       LUT6 (Prop_lut6_I0_O)        0.124     7.559 r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_1/O
                         net (fo=4, routed)           0.334     7.893    datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_1_n_0
    SLICE_X162Y118       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.643     1.643    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.494    -1.851 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.091    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.703     1.703    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X162Y118       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sda
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/dSda_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.593ns  (logic 0.246ns (41.418%)  route 0.347ns (58.582%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.913ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V5                                                0.000     0.000 r  sda (INOUT)
                         net (fo=1, unset)            0.000     0.000    sda_IOBUF_inst/IO
    V5                   IBUF (Prop_ibuf_I_O)         0.246     0.246 r  sda_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.347     0.593    datapath/Audio_Codec/initialize_audio/twi_controller/sda_IBUF
    SLICE_X163Y117       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/dSda_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.879     0.879    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.502    -0.624 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -0.029    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.913     0.913    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X163Y117       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/dSda_reg/C

Slack:                    inf
  Source:                 scl
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/dScl_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.595ns  (logic 0.263ns (44.130%)  route 0.332ns (55.870%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.912ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W5                                                0.000     0.000 r  scl (INOUT)
                         net (fo=1, unset)            0.000     0.000    scl_IOBUF_inst/IO
    W5                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  scl_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.332     0.595    datapath/Audio_Codec/initialize_audio/twi_controller/scl_IBUF
    SLICE_X163Y118       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/dScl_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.879     0.879    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.502    -0.624 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -0.029    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.912     0.912    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X163Y118       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/dScl_reg/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/data_i_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.734ns  (logic 0.186ns (10.720%)  route 1.548ns (89.280%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.908ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 r  reset_n_IBUF_inst/O
                         net (fo=61, routed)          1.548     1.734    datapath/Audio_Codec/initialize_audio/reset_n_IBUF
    SLICE_X161Y122       FDRE                                         r  datapath/Audio_Codec/initialize_audio/data_i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.879     0.879    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.502    -0.624 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -0.029    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.908     0.908    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X161Y122       FDRE                                         r  datapath/Audio_Codec/initialize_audio/data_i_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/data_i_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.734ns  (logic 0.186ns (10.720%)  route 1.548ns (89.280%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.908ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 r  reset_n_IBUF_inst/O
                         net (fo=61, routed)          1.548     1.734    datapath/Audio_Codec/initialize_audio/reset_n_IBUF
    SLICE_X161Y122       FDRE                                         r  datapath/Audio_Codec/initialize_audio/data_i_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.879     0.879    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.502    -0.624 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -0.029    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.908     0.908    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X161Y122       FDRE                                         r  datapath/Audio_Codec/initialize_audio/data_i_reg[4]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/data_i_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.776ns  (logic 0.186ns (10.467%)  route 1.590ns (89.533%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.909ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 r  reset_n_IBUF_inst/O
                         net (fo=61, routed)          1.590     1.776    datapath/Audio_Codec/initialize_audio/reset_n_IBUF
    SLICE_X163Y121       FDRE                                         r  datapath/Audio_Codec/initialize_audio/data_i_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.879     0.879    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.502    -0.624 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -0.029    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.909     0.909    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X163Y121       FDRE                                         r  datapath/Audio_Codec/initialize_audio/data_i_reg[3]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/data_i_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.832ns  (logic 0.186ns (10.150%)  route 1.646ns (89.850%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.910ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 r  reset_n_IBUF_inst/O
                         net (fo=61, routed)          1.646     1.832    datapath/Audio_Codec/initialize_audio/reset_n_IBUF
    SLICE_X160Y120       FDRE                                         r  datapath/Audio_Codec/initialize_audio/data_i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.879     0.879    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.502    -0.624 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -0.029    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.910     0.910    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X160Y120       FDRE                                         r  datapath/Audio_Codec/initialize_audio/data_i_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/data_i_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.832ns  (logic 0.186ns (10.150%)  route 1.646ns (89.850%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.910ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 r  reset_n_IBUF_inst/O
                         net (fo=61, routed)          1.646     1.832    datapath/Audio_Codec/initialize_audio/reset_n_IBUF
    SLICE_X161Y120       FDRE                                         r  datapath/Audio_Codec/initialize_audio/data_i_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.879     0.879    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.502    -0.624 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -0.029    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.910     0.910    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X161Y120       FDRE                                         r  datapath/Audio_Codec/initialize_audio/data_i_reg[6]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/msg_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.832ns  (logic 0.186ns (10.150%)  route 1.646ns (89.850%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.910ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 r  reset_n_IBUF_inst/O
                         net (fo=61, routed)          1.646     1.832    datapath/Audio_Codec/initialize_audio/reset_n_IBUF
    SLICE_X161Y120       FDRE                                         r  datapath/Audio_Codec/initialize_audio/msg_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.879     0.879    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.502    -0.624 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -0.029    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.910     0.910    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X161Y120       FDRE                                         r  datapath/Audio_Codec/initialize_audio/msg_reg/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/data_i_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.942ns  (logic 0.186ns (9.572%)  route 1.756ns (90.428%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.909ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 r  reset_n_IBUF_inst/O
                         net (fo=61, routed)          1.756     1.942    datapath/Audio_Codec/initialize_audio/reset_n_IBUF
    SLICE_X162Y121       FDRE                                         r  datapath/Audio_Codec/initialize_audio/data_i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.879     0.879    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.502    -0.624 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -0.029    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.909     0.909    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X162Y121       FDRE                                         r  datapath/Audio_Codec/initialize_audio/data_i_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/data_i_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.942ns  (logic 0.186ns (9.572%)  route 1.756ns (90.428%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.909ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 r  reset_n_IBUF_inst/O
                         net (fo=61, routed)          1.756     1.942    datapath/Audio_Codec/initialize_audio/reset_n_IBUF
    SLICE_X162Y121       FDRE                                         r  datapath/Audio_Codec/initialize_audio/data_i_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.879     0.879    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.502    -0.624 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -0.029    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.909     0.909    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X162Y121       FDRE                                         r  datapath/Audio_Codec/initialize_audio/data_i_reg[5]/C





