
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001231                       # Number of seconds simulated
sim_ticks                                  1231036959                       # Number of ticks simulated
final_tick                               398814760104                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 176982                       # Simulator instruction rate (inst/s)
host_op_rate                                   233106                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  37571                       # Simulator tick rate (ticks/s)
host_mem_usage                               67379804                       # Number of bytes of host memory used
host_seconds                                 32765.86                       # Real time elapsed on the host
sim_insts                                  5798965213                       # Number of instructions simulated
sim_ops                                    7637913401                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        68352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         3584                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        12416                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        43136                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        16128                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data        12288                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         3200                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data        24448                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         3328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data        24192                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         2688                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data         7552                       # Number of bytes read from this memory
system.physmem.bytes_read::total               230144                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         3584                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         3200                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         2688                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           21632                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        94592                       # Number of bytes written to this memory
system.physmem.bytes_written::total             94592                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          534                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           28                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data           97                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          337                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          126                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data           96                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           25                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data          191                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           26                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data          189                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           21                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data           59                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1798                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             739                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  739                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1351706                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     55523922                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      2911367                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     10085806                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1559661                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     35040378                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1455683                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     13101150                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst      2807389                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data      9981829                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst      2599435                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     19859680                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst      2703412                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     19651725                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst      2183525                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data      6134666                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               186951333                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1351706                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      2911367                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1559661                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1455683                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst      2807389                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst      2599435                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst      2703412                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst      2183525                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           17572178                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          76839285                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               76839285                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          76839285                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1351706                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     55523922                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      2911367                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     10085806                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1559661                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     35040378                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1455683                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     13101150                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst      2807389                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data      9981829                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst      2599435                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     19859680                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst      2703412                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     19651725                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst      2183525                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data      6134666                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              263790618                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 2952128                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups          206475                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted       168498                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect        21734                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups        83228                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits           78736                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS           20607                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect          937                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      2003024                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts               1222091                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches             206475                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches        99343                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               250685                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles          68228                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        121664                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines           124954                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        21763                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      2421074                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.613628                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.974260                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         2170389     89.65%     89.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1           13173      0.54%     90.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2           20970      0.87%     91.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3           31902      1.32%     92.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4           13060      0.54%     92.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5           15434      0.64%     93.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           16155      0.67%     94.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           11449      0.47%     94.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8          128542      5.31%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      2421074                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.069941                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.413970                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         1976869                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       148483                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles           248961                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         1388                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles         45372                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved        33390                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          330                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts       1481847                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1099                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles         45372                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         1982021                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          51285                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        80422                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles           245316                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        16646                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts       1478862                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          798                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents          2585                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents         8164                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         2061                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands      2023978                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups      6892640                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups      6892640                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps      1668978                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps          354980                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts          324                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          171                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            45950                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads       149641                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores        82736                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         4145                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        15891                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded           1474137                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded          323                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued          1376702                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         2292                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       224281                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined       518077                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           19                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      2421074                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.568633                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.255243                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      1834444     75.77%     75.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1       238192      9.84%     85.61% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       131566      5.43%     91.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3        86079      3.56%     94.60% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        78722      3.25%     97.85% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5        24260      1.00%     98.85% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6        17735      0.73%     99.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7         6065      0.25%     99.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8         4011      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      2421074                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu            393     11.70%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          1391     41.41%     53.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         1575     46.89%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu      1133559     82.34%     82.34% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        25342      1.84%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          153      0.01%     84.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead       136485      9.91%     94.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite        81163      5.90%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total       1376702                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.466342                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt               3359                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002440                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads      5180128                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes      1698813                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses      1351327                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses       1380061                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         6334                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        31538                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           73                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         5431                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads         1093                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles         45372                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          38744                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         1695                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts      1474460                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts           41                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts       149641                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts        82736                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          171                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents           900                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           49                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           73                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        11975                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect        13325                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts        25300                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts      1356424                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts       128996                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        20277                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs              210025                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches          183853                       # Number of branches executed
system.switch_cpus0.iew.exec_stores             81029                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.459473                       # Inst execution rate
system.switch_cpus0.iew.wb_sent               1351433                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count              1351327                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers           799812                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers          2028705                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.457747                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.394248                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts      1000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps      1219330                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts       256184                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls          304                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts        22147                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      2375702                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.513250                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.361851                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      1881456     79.20%     79.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1       235314      9.91%     89.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2        97835      4.12%     93.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3        50019      2.11%     95.32% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4        37196      1.57%     96.89% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5        21427      0.90%     97.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6        13090      0.55%     98.34% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        11090      0.47%     98.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8        28275      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      2375702                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts      1000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps       1219330                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                195405                       # Number of memory references committed
system.switch_cpus0.commit.loads               118100                       # Number of loads committed
system.switch_cpus0.commit.membars                152                       # Number of memory barriers committed
system.switch_cpus0.commit.branches            169339                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          1102366                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls        23772                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events        28275                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads             3822941                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes            2996424                       # The number of ROB writes
system.switch_cpus0.timesIdled                  35616                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 531054                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts            1000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps              1219330                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total      1000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.952122                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.952122                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.338739                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.338739                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads         6156900                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes        1847043                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads        1403873                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes           304                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus1.numCycles                 2952128                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups          240530                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted       196685                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect        25115                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups        98701                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits           92513                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS           24333                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         1155                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      2307581                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts               1344772                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches             240530                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches       116846                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               279057                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles          69295                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles         63379                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           25                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines           142646                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        24988                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      2693910                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.613008                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.958420                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         2414853     89.64%     89.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1           12860      0.48%     90.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2           19937      0.74%     90.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3           27329      1.01%     91.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4           28688      1.06%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5           24226      0.90%     93.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           13245      0.49%     94.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           20860      0.77%     95.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8          131912      4.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      2693910                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.081477                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.455526                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         2283835                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles        87634                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles           278342                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles          436                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles         43658                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved        39507                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          211                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts       1647804                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1275                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles         43658                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         2290481                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          18903                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        54018                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles           272165                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        14680                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts       1646324                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            2                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents          2023                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents         6404                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands      2298026                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups      7654123                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups      7654123                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps      1963921                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps          334105                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts          395                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          201                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            45682                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads       154684                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        82742                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads          988                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores        18683                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded           1643245                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded          396                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued          1551548                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued          391                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined       197572                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined       478545                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      2693910                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.575946                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.268385                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2038958     75.69%     75.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1       267629      9.93%     85.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       136671      5.07%     90.70% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       104037      3.86%     94.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        81056      3.01%     97.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5        32688      1.21%     98.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6        20788      0.77%     99.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        10590      0.39%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8         1493      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      2693910                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu            339     12.55%     12.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead           966     35.76%     48.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         1396     51.68%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu      1305613     84.15%     84.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        23090      1.49%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc          193      0.01%     85.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead       140319      9.04%     94.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        82333      5.31%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total       1551548                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.525569                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt               2701                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001741                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads      5800098                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes      1841227                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses      1526470                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses       1554249                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads         3104                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        27041                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           15                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         1571                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles         43658                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          15288                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         1566                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts      1643648                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts           14                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts       154684                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        82742                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts          202                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          1334                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           15                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect        13802                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect        14543                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts        28345                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts      1528796                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts       132053                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        22752                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs              214359                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches          217000                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             82306                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.517862                       # Inst execution rate
system.switch_cpus1.iew.wb_sent               1526539                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count              1526470                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers           877456                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers          2363638                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.517074                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.371231                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      1144740                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps      1408644                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts       235004                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls          389                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts        25205                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      2650252                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.531513                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.379931                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2072772     78.21%     78.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1       286214     10.80%     89.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       108197      4.08%     93.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3        51189      1.93%     95.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4        43194      1.63%     96.65% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5        25193      0.95%     97.60% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6        22200      0.84%     98.44% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7         9816      0.37%     98.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8        31477      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      2650252                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      1144740                       # Number of instructions committed
system.switch_cpus1.commit.committedOps       1408644                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                208814                       # Number of memory references committed
system.switch_cpus1.commit.loads               127643                       # Number of loads committed
system.switch_cpus1.commit.membars                194                       # Number of memory barriers committed
system.switch_cpus1.commit.branches            203155                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts          1269144                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls        29002                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events        31477                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads             4262410                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes            3330963                       # The number of ROB writes
system.switch_cpus1.timesIdled                  36772                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 258218                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            1144740                       # Number of Instructions Simulated
system.switch_cpus1.committedOps              1408644                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      1144740                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.578863                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.578863                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.387768                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.387768                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads         6877886                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes        2127953                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads        1527343                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes           388                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 2952128                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups          219020                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted       197399                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect        13311                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups        81182                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits           76119                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS           11853                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect          607                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      2300898                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts               1375133                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches             219020                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches        87972                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles               270997                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles          42429                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        164713                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines           133834                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        13150                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      2765430                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.583931                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.905511                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         2494433     90.20%     90.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1            9482      0.34%     90.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2           19701      0.71%     91.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3            8087      0.29%     91.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4           44332      1.60%     93.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5           39992      1.45%     94.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6            7352      0.27%     94.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           16132      0.58%     95.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8          125919      4.55%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      2765430                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.074191                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.465811                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         2285974                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       180104                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles           269803                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles          932                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles         28614                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved        19224                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          208                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts       1611376                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1275                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles         28614                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         2289118                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         147998                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles        22992                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles           267757                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles         8948                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts       1609356                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           35                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents          3307                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents         3721                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents          620                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands      1895139                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups      7574365                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups      7574365                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps      1641215                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps          253773                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts          193                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts          102                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts            22910                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads       377814                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       189615                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         1738                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores         8340                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded           1604007                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded          194                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued          1528779                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         1209                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined       147070                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined       362330                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           10                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      2765430                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.552818                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.348984                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2220776     80.30%     80.30% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1       164104      5.93%     86.24% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2       134069      4.85%     91.09% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3        57557      2.08%     93.17% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4        73135      2.64%     95.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5        70539      2.55%     98.36% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6        40028      1.45%     99.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7         3313      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8         1909      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      2765430                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu           3806     11.02%     11.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         29830     86.39%     97.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite          894      2.59%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu       960995     62.86%     62.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        13268      0.87%     63.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     63.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     63.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     63.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     63.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     63.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     63.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     63.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     63.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     63.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     63.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     63.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     63.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     63.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     63.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     63.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     63.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     63.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc           91      0.01%     63.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     63.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead       365566     23.91%     87.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       188859     12.35%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total       1528779                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.517857                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt              34530                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.022587                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads      5858727                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes      1751318                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses      1513585                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses       1563309                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads         2656                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads        18729                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           48                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores         1862                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads          135                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles         28614                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         143335                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         2293                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts      1604201                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts           37                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts       377814                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       189615                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          102                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          1541                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           11                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           48                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect         6985                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect         8324                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts        15309                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts      1516547                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts       364222                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        12232                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs              553035                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches          198247                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            188813                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.513713                       # Inst execution rate
system.switch_cpus2.iew.wb_sent               1513705                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count              1513585                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers           819003                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers          1616596                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.512710                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.506622                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      1219963                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps      1433254                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts       171042                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls          184                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts        13365                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      2736816                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.523694                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.344162                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2216054     80.97%     80.97% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1       190735      6.97%     87.94% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2        89014      3.25%     91.19% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3        88299      3.23%     94.42% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4        23607      0.86%     95.28% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       102166      3.73%     99.02% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6         7848      0.29%     99.30% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7         5496      0.20%     99.50% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8        13597      0.50%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      2736816                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      1219963                       # Number of instructions committed
system.switch_cpus2.commit.committedOps       1433254                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                546817                       # Number of memory references committed
system.switch_cpus2.commit.loads               359073                       # Number of loads committed
system.switch_cpus2.commit.membars                 92                       # Number of memory barriers committed
system.switch_cpus2.commit.branches            189052                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts          1274544                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls        13806                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events        13597                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads             4327515                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes            3237325                       # The number of ROB writes
system.switch_cpus2.timesIdled                  51750                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 186698                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            1219963                       # Number of Instructions Simulated
system.switch_cpus2.committedOps              1433254                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      1219963                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.419850                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.419850                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.413249                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.413249                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads         7492874                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes        1760880                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads        1911610                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes           184                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 2952128                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups          233874                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted       191567                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect        24548                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups        94829                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits           89445                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS           23587                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         1079                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      2240150                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts               1335237                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches             233874                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches       113032                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               292446                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles          70466                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        112964                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines           139449                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        24376                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      2691010                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.607321                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.957391                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         2398564     89.13%     89.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1           31277      1.16%     90.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2           36281      1.35%     91.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3           19896      0.74%     92.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           22507      0.84%     93.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5           12941      0.48%     93.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6            8744      0.32%     94.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           22817      0.85%     94.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8          137983      5.13%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      2691010                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.079222                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.452296                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         2220258                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       133476                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles           289868                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         2330                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles         45074                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved        38000                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          376                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts       1629499                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         2057                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles         45074                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         2224193                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          21893                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       101228                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles           288246                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        10372                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts       1627603                       # Number of instructions processed by rename
system.switch_cpus3.rename.IQFullEvents          2222                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents         5016                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands      2264094                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups      7575870                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups      7575870                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps      1904219                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          359875                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts          422                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          236                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts            29842                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads       155758                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores        83737                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         1971                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        17760                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded           1623165                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded          421                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued          1525026                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         2093                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       219066                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined       512886                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           49                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      2691010                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.566711                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.259422                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2049490     76.16%     76.16% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1       257557      9.57%     85.73% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2       138808      5.16%     90.89% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3        95701      3.56%     94.45% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        83950      3.12%     97.57% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5        42986      1.60%     99.16% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6        10670      0.40%     99.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7         6784      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         5064      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      2691010                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu            394     11.53%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead          1544     45.20%     56.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         1478     43.27%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu      1277578     83.77%     83.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        23823      1.56%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc          186      0.01%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead       140410      9.21%     94.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        83029      5.44%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total       1525026                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.516585                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt               3416                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002240                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads      5746571                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes      1842683                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses      1498194                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses       1528442                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         3859                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        29758                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           14                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           31                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         2221                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads           93                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           87                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles         45074                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          16982                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         1300                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts      1623591                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts          320                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts       155758                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts        83737                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts          235                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents           858                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           31                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect        13521                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect        14249                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts        27770                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts      1501323                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts       131733                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        23703                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs              214728                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches          209324                       # Number of branches executed
system.switch_cpus3.iew.exec_stores             82995                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.508556                       # Inst execution rate
system.switch_cpus3.iew.wb_sent               1498272                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count              1498194                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers           891166                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers          2335550                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.507496                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.381566                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      1117831                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps      1371464                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts       252156                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls          372                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts        24534                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      2645936                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.518328                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.336625                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2085757     78.83%     78.83% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1       260039      9.83%     88.66% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       108865      4.11%     92.77% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3        65002      2.46%     95.23% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4        45142      1.71%     96.93% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5        29303      1.11%     98.04% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6        15462      0.58%     98.63% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        12094      0.46%     99.08% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8        24272      0.92%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      2645936                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      1117831                       # Number of instructions committed
system.switch_cpus3.commit.committedOps       1371464                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                207516                       # Number of memory references committed
system.switch_cpus3.commit.loads               126000                       # Number of loads committed
system.switch_cpus3.commit.membars                186                       # Number of memory barriers committed
system.switch_cpus3.commit.branches            196234                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts          1236515                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls        27923                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events        24272                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads             4245284                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes            3292316                       # The number of ROB writes
system.switch_cpus3.timesIdled                  36109                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 261118                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            1117831                       # Number of Instructions Simulated
system.switch_cpus3.committedOps              1371464                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      1117831                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.640943                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.640943                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.378653                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.378653                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads         6770274                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes        2082232                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads        1518605                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes           372                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus4.numCycles                 2952128                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups          240863                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted       196891                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect        25107                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups        98652                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits           92555                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS           24388                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect         1150                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles      2307591                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts               1347464                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches             240863                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches       116943                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles               279790                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles          69362                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles         67020                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.PendingTrapStallCycles           25                       # Number of stall cycles due to pending traps
system.switch_cpus4.fetch.CacheLines           142745                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes        24979                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples      2698364                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.613224                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.958613                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0         2418574     89.63%     89.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1           13040      0.48%     90.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2           20060      0.74%     90.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3           27288      1.01%     91.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4           28788      1.07%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5           24419      0.90%     93.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6           13292      0.49%     94.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7           20546      0.76%     95.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8          132357      4.91%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total      2698364                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.081590                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.456438                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles         2283692                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles        91432                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles           279068                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles          438                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles         43729                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved        39617                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          210                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts       1651145                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1267                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles         43729                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles         2290437                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles          19398                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles        57113                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles           272802                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles        14880                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts       1649592                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents          2043                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents         6492                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands      2302454                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups      7669335                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups      7669335                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps      1966927                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps          335519                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts          399                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts          203                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts            46212                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads       154957                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores        82881                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads          978                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores        34577                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded           1646396                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded          401                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued          1554099                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued          326                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined       198451                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined       480619                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples      2698364                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.575941                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.261923                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0      2030476     75.25%     75.25% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1       282795     10.48%     85.73% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2       141165      5.23%     90.96% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3        99302      3.68%     94.64% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4        78844      2.92%     97.56% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5        32652      1.21%     98.77% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6        20950      0.78%     99.55% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7        10708      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8         1472      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total      2698364                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu            353     12.87%     12.87% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     12.87% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     12.87% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     12.87% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     12.87% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     12.87% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     12.87% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     12.87% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     12.87% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     12.87% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     12.87% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     12.87% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     12.87% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     12.87% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     12.87% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     12.87% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     12.87% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     12.87% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     12.87% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     12.87% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     12.87% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     12.87% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     12.87% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     12.87% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     12.87% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     12.87% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     12.87% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.87% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     12.87% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead           980     35.73%     48.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite         1410     51.40%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu      1307780     84.15%     84.15% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult        23118      1.49%     85.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc          194      0.01%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead       140523      9.04%     94.69% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite        82484      5.31%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total       1554099                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.526433                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt               2743                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.001765                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads      5809631                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes      1845264                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses      1529253                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses       1556842                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads         3362                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads        27127                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           17                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores         1583                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles         43729                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles          15787                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles         1542                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts      1646804                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts           17                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts       154957                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts        82881                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts          205                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents          1306                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           17                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect        13693                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect        14681                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts        28374                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts      1531602                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts       132452                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts        22497                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs              214916                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches          217332                       # Number of branches executed
system.switch_cpus4.iew.exec_stores             82464                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.518813                       # Inst execution rate
system.switch_cpus4.iew.wb_sent               1529319                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count              1529253                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers           878914                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers          2367499                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.518017                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.371242                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts      1146538                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps      1410785                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts       236019                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls          393                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts        25201                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples      2654635                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.531442                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.364178                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0      2066076     77.83%     77.83% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1       296582     11.17%     89.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2       107286      4.04%     93.04% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3        51467      1.94%     94.98% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4        49519      1.87%     96.85% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5        25438      0.96%     97.81% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6        18142      0.68%     98.49% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7         9888      0.37%     98.86% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8        30237      1.14%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total      2654635                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts      1146538                       # Number of instructions committed
system.switch_cpus4.commit.committedOps       1410785                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs                209128                       # Number of memory references committed
system.switch_cpus4.commit.loads               127830                       # Number of loads committed
system.switch_cpus4.commit.membars                196                       # Number of memory barriers committed
system.switch_cpus4.commit.branches            203441                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts          1271110                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls        29050                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events        30237                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads             4271189                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes            3337352                       # The number of ROB writes
system.switch_cpus4.timesIdled                  36809                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                 253764                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts            1146538                       # Number of Instructions Simulated
system.switch_cpus4.committedOps              1410785                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total      1146538                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.574819                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.574819                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.388377                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.388377                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads         6891126                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes        2131598                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads        1530561                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes           392                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus5.numCycles                 2952128                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups          219154                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted       194183                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect        19511                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups       142633                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits          136190                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS           13567                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect          638                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles      2277854                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts               1244604                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches             219154                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches       149757                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles               275527                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles          64015                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles         47580                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines           139720                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes        18943                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples      2645348                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.530642                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.785274                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0         2369821     89.58%     89.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1           40608      1.54%     91.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2           21852      0.83%     91.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3           39851      1.51%     93.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4           13192      0.50%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5           36850      1.39%     95.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6            6066      0.23%     95.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7           10410      0.39%     95.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8          106698      4.03%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total      2645348                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.074236                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.421596                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles         2260393                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles        65903                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles           274748                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles          339                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles         43962                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved        21539                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          425                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts       1398565                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1725                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles         43962                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles         2262828                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles          39091                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles        19952                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles           272393                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles         7119                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts       1395307                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents          1245                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents         5071                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands      1836205                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups      6334626                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups      6334626                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps      1449117                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps          387075                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts          195                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts          104                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts            19045                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads       246281                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores        41968                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads          405                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores         9323                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded           1385374                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded          197                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued          1283158                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued         1374                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined       275476                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined       586770                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples      2645348                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.485062                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.105002                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0      2086337     78.87%     78.87% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1       177672      6.72%     85.58% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2       182865      6.91%     92.50% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3       106861      4.04%     96.54% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4        58072      2.20%     98.73% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5        15476      0.59%     99.32% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6        17295      0.65%     99.97% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7          425      0.02%     99.99% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8          345      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total      2645348                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu           2373     58.58%     58.58% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     58.58% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     58.58% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     58.58% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     58.58% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     58.58% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     58.58% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     58.58% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     58.58% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     58.58% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     58.58% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     58.58% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     58.58% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     58.58% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     58.58% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     58.58% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     58.58% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     58.58% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     58.58% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     58.58% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     58.58% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     58.58% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     58.58% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     58.58% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     58.58% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     58.58% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     58.58% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.58% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     58.58% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead           935     23.08%     81.66% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite          743     18.34%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu      1009298     78.66%     78.66% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult        10294      0.80%     79.46% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     79.46% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     79.46% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     79.46% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     79.46% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     79.46% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     79.46% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     79.46% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     79.46% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     79.46% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     79.46% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     79.46% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     79.46% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     79.46% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     79.46% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     79.46% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     79.46% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.46% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     79.46% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.46% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.46% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.46% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.46% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.46% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc           92      0.01%     79.47% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     79.47% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.47% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.47% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead       222190     17.32%     96.78% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite        41284      3.22%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total       1283158                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.434655                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt               4051                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.003157                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads      5217089                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes      1661064                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses      1247195                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses       1287209                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads         1129                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads        55199                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           19                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores         1739                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles         43962                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles          32090                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles          927                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts      1385576                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts          220                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts       246281                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts        41968                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts          103                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents           512                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents           16                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           19                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect        11842                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect         8798                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts        20640                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts      1264376                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts       218295                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts        18782                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs              259549                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches          190954                       # Number of branches executed
system.switch_cpus5.iew.exec_stores             41254                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.428293                       # Inst execution rate
system.switch_cpus5.iew.wb_sent               1247887                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count              1247195                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers           753494                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers          1669048                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.422473                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.451451                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts       979137                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps      1106886                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts       278735                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls          189                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts        19191                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples      2601386                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.425499                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.288929                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0      2186274     84.04%     84.04% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1       164836      6.34%     90.38% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2       103839      3.99%     94.37% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3        33365      1.28%     95.65% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4        54123      2.08%     97.73% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5        11074      0.43%     98.16% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6         7118      0.27%     98.43% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7         6349      0.24%     98.68% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8        34408      1.32%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total      2601386                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts       979137                       # Number of instructions committed
system.switch_cpus5.commit.committedOps       1106886                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs                231309                       # Number of memory references committed
system.switch_cpus5.commit.loads               191080                       # Number of loads committed
system.switch_cpus5.commit.membars                 94                       # Number of memory barriers committed
system.switch_cpus5.commit.branches            169364                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts           968794                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls        14300                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events        34408                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads             3952586                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes            2815247                       # The number of ROB writes
system.switch_cpus5.timesIdled                  52618                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                 306780                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts             979137                       # Number of Instructions Simulated
system.switch_cpus5.committedOps              1106886                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total       979137                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      3.015031                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                3.015031                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.331672                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.331672                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads         5865697                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes        1632265                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads        1471494                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes           188                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus6.numCycles                 2952128                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups          218806                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted       193847                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect        19480                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups       142392                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits          136159                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS           13455                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect          604                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles      2273803                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts               1241925                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches             218806                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches       149614                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles               274977                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles          63795                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles         50728                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines           139507                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes        18925                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples      2643706                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.529663                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.783576                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0         2368729     89.60%     89.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1           40614      1.54%     91.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2           21784      0.82%     91.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3           39809      1.51%     93.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4           13198      0.50%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5           36748      1.39%     95.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6            5973      0.23%     95.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7           10514      0.40%     95.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8          106337      4.02%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total      2643706                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.074118                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.420688                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles         2256065                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles        69324                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles           274212                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles          330                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles         43772                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved        21610                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          426                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts       1395158                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1733                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles         43772                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles         2258480                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles          42465                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles        20048                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles           271897                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles         7041                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts       1392148                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents            2                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents          1241                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents         4992                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands      1832457                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups      6319127                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups      6319127                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps      1447798                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps          384635                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts          194                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts          103                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts            18567                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads       245532                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores        41930                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads          344                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores         9333                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded           1382436                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded          196                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued          1280754                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued         1365                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined       273570                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined       581733                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples      2643706                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.484454                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.103967                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0      2085406     78.88%     78.88% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1       177592      6.72%     85.60% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2       182724      6.91%     92.51% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3       106577      4.03%     96.54% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4        58115      2.20%     98.74% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5        15354      0.58%     99.32% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6        17162      0.65%     99.97% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7          427      0.02%     99.99% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8          349      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total      2643706                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu           2380     58.59%     58.59% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     58.59% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     58.59% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     58.59% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     58.59% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     58.59% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     58.59% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     58.59% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     58.59% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     58.59% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     58.59% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     58.59% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     58.59% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     58.59% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     58.59% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     58.59% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     58.59% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     58.59% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     58.59% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     58.59% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     58.59% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     58.59% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     58.59% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     58.59% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     58.59% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     58.59% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     58.59% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.59% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     58.59% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead           938     23.09%     81.68% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite          744     18.32%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu      1007776     78.69%     78.69% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult        10282      0.80%     79.49% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     79.49% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     79.49% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     79.49% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     79.49% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     79.49% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     79.49% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     79.49% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     79.49% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     79.49% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     79.49% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     79.49% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     79.49% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     79.49% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     79.49% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     79.49% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     79.49% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.49% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     79.49% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.49% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.49% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.49% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.49% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.49% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc           92      0.01%     79.50% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     79.50% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.50% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.50% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead       221352     17.28%     96.78% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite        41252      3.22%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total       1280754                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.433841                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt               4062                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.003172                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads      5210641                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes      1656220                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses      1245329                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses       1284816                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads         1154                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads        54778                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           20                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores         1701                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles         43772                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles          35550                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles          882                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts      1382637                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts          185                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts       245532                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts        41930                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts          102                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents           465                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents           24                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           20                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect        11780                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect         8777                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts        20557                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts      1262237                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts       217652                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts        18517                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs              258882                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches          190819                       # Number of branches executed
system.switch_cpus6.iew.exec_stores             41230                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.427569                       # Inst execution rate
system.switch_cpus6.iew.wb_sent               1245917                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count              1245329                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers           752045                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers          1664071                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.421841                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.451931                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts       978024                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps      1105773                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts       276911                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls          189                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts        19159                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples      2599934                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.425308                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.288922                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0      2185348     84.05%     84.05% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1       164612      6.33%     90.39% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2       103710      3.99%     94.37% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3        33248      1.28%     95.65% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4        54140      2.08%     97.74% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5        10987      0.42%     98.16% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6         7134      0.27%     98.43% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7         6342      0.24%     98.68% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8        34413      1.32%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total      2599934                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts       978024                       # Number of instructions committed
system.switch_cpus6.commit.committedOps       1105773                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs                230978                       # Number of memory references committed
system.switch_cpus6.commit.loads               190749                       # Number of loads committed
system.switch_cpus6.commit.membars                 94                       # Number of memory barriers committed
system.switch_cpus6.commit.branches            169178                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts           967867                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls        14300                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events        34413                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads             3948192                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes            2809190                       # The number of ROB writes
system.switch_cpus6.timesIdled                  52495                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                 308422                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts             978024                       # Number of Instructions Simulated
system.switch_cpus6.committedOps              1105773                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total       978024                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      3.018462                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                3.018462                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.331295                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.331295                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads         5854975                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes        1629987                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads        1468427                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes           188                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus7.numCycles                 2952128                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups          266608                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted       221955                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect        25633                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups       102061                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits           95170                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS           28342                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect         1172                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles      2310239                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts               1462267                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches             266608                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches       123512                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles               303829                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles          72109                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles         94640                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines           144779                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes        24465                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples      2754942                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.652663                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     2.029231                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0         2451113     88.97%     88.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1           18387      0.67%     89.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2           23259      0.84%     90.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3           37103      1.35%     91.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4           15174      0.55%     92.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5           20027      0.73%     93.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6           23554      0.85%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7           10920      0.40%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8          155405      5.64%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total      2754942                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.090310                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.495326                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles         2296773                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles       109621                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles           302372                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles          154                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles         46018                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved        40442                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          217                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts       1786457                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1280                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles         46018                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles         2299532                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles           6283                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles        96487                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles           299750                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles         6868                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts       1774765                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents           875                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents         4827                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands      2480025                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups      8249156                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups      8249156                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps      2047651                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps          432358                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts          422                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts          220                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts            25255                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads       167295                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores        86092                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads         1037                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores        19393                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded           1731289                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded          424                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued          1652437                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued         2015                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined       226488                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined       472571                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples      2754942                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.599808                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.322710                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0      2056219     74.64%     74.64% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1       317582     11.53%     86.17% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2       130715      4.74%     90.91% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3        72958      2.65%     93.56% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4        99034      3.59%     97.15% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5        30857      1.12%     98.27% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6        30206      1.10%     99.37% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7        16074      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8         1297      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total      2754942                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu          11540     79.12%     79.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead          1571     10.77%     89.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite         1475     10.11%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu      1392015     84.24%     84.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult        22435      1.36%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc          202      0.01%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead       152060      9.20%     94.81% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite        85725      5.19%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total       1652437                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.559744                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt              14586                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.008827                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads      6076414                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes      1958221                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses      1607206                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses       1667023                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads         1206                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads        34266                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores         1663                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles         46018                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles           4755                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles          566                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts      1731713                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts         1238                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts       167295                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts        86092                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts          220                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents           471                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect        14436                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect        14811                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts        29247                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts      1622192                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts       148982                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts        30242                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs              234680                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches          228951                       # Number of branches executed
system.switch_cpus7.iew.exec_stores             85698                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.549499                       # Inst execution rate
system.switch_cpus7.iew.wb_sent               1607248                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count              1607206                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers           962907                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers          2587059                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.544423                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.372201                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts      1191211                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps      1467692                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts       264019                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls          409                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts        25645                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples      2708924                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.541799                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.361154                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0      2087034     77.04%     77.04% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1       315654     11.65%     88.70% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2       114299      4.22%     92.91% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3        56989      2.10%     95.02% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4        51947      1.92%     96.94% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5        21976      0.81%     97.75% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6        21572      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7        10251      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8        29202      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total      2708924                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts      1191211                       # Number of instructions committed
system.switch_cpus7.commit.committedOps       1467692                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs                217455                       # Number of memory references committed
system.switch_cpus7.commit.loads               133026                       # Number of loads committed
system.switch_cpus7.commit.membars                204                       # Number of memory barriers committed
system.switch_cpus7.commit.branches            212809                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts          1321273                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls        30278                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events        29202                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads             4411420                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes            3509458                       # The number of ROB writes
system.switch_cpus7.timesIdled                  36198                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                 197186                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts            1191211                       # Number of Instructions Simulated
system.switch_cpus7.committedOps              1467692                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total      1191211                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.478258                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.478258                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.403509                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.403509                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads         7296428                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes        2248089                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads        1650834                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes           408                       # number of misc regfile writes
system.l20.replacements                           549                       # number of replacements
system.l20.tagsinuse                      4090.789193                       # Cycle average of tags in use
system.l20.total_refs                          317526                       # Total number of references to valid blocks.
system.l20.sampled_refs                          4641                       # Sample count of references to valid blocks.
system.l20.avg_refs                         68.417582                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          287.161899                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    12.763089                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   234.476391                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          3556.387814                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.070108                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.003116                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.057245                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.868259                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.998728                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data          555                       # number of ReadReq hits
system.l20.ReadReq_hits::total                    555                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             546                       # number of Writeback hits
system.l20.Writeback_hits::total                  546                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data          555                       # number of demand (read+write) hits
system.l20.demand_hits::total                     555                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data          555                       # number of overall hits
system.l20.overall_hits::total                    555                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data          477                       # number of ReadReq misses
system.l20.ReadReq_misses::total                  490                       # number of ReadReq misses
system.l20.ReadExReq_misses::switch_cpus0.data           57                       # number of ReadExReq misses
system.l20.ReadExReq_misses::total                 57                       # number of ReadExReq misses
system.l20.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data          534                       # number of demand (read+write) misses
system.l20.demand_misses::total                   547                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data          534                       # number of overall misses
system.l20.overall_misses::total                  547                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      7218262                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    258387265                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      265605527                       # number of ReadReq miss cycles
system.l20.ReadExReq_miss_latency::switch_cpus0.data     25927091                       # number of ReadExReq miss cycles
system.l20.ReadExReq_miss_latency::total     25927091                       # number of ReadExReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      7218262                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    284314356                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       291532618                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      7218262                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    284314356                       # number of overall miss cycles
system.l20.overall_miss_latency::total      291532618                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         1032                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               1045                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          546                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              546                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           57                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               57                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         1089                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                1102                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         1089                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               1102                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.462209                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.468900                       # miss rate for ReadReq accesses
system.l20.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l20.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.490358                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.496370                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.490358                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.496370                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 555250.923077                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 541692.379455                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 542052.095918                       # average ReadReq miss latency
system.l20.ReadExReq_avg_miss_latency::switch_cpus0.data 454861.245614                       # average ReadExReq miss latency
system.l20.ReadExReq_avg_miss_latency::total 454861.245614                       # average ReadExReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 555250.923077                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 532423.887640                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 532966.394881                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 555250.923077                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 532423.887640                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 532966.394881                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 314                       # number of writebacks
system.l20.writebacks::total                      314                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data          477                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total             490                       # number of ReadReq MSHR misses
system.l20.ReadExReq_mshr_misses::switch_cpus0.data           57                       # number of ReadExReq MSHR misses
system.l20.ReadExReq_mshr_misses::total            57                       # number of ReadExReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data          534                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total              547                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data          534                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total             547                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      6284248                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    224125260                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    230409508                       # number of ReadReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::switch_cpus0.data     21834031                       # number of ReadExReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::total     21834031                       # number of ReadExReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      6284248                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    245959291                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    252243539                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      6284248                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    245959291                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    252243539                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.462209                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.468900                       # mshr miss rate for ReadReq accesses
system.l20.ReadExReq_mshr_miss_rate::switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.l20.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.490358                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.496370                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.490358                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.496370                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 483403.692308                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 469864.276730                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 470223.485714                       # average ReadReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 383053.175439                       # average ReadExReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::total 383053.175439                       # average ReadExReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 483403.692308                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 460597.923221                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 461139.925046                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 483403.692308                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 460597.923221                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 461139.925046                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                           125                       # number of replacements
system.l21.tagsinuse                      4094.837008                       # Cycle average of tags in use
system.l21.total_refs                          192869                       # Total number of references to valid blocks.
system.l21.sampled_refs                          4221                       # Sample count of references to valid blocks.
system.l21.avg_refs                         45.692727                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           91.111537                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    23.937505                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data    54.194704                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3925.593263                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.022244                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.005844                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.013231                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.958397                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999716                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data          397                       # number of ReadReq hits
system.l21.ReadReq_hits::total                    398                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks             120                       # number of Writeback hits
system.l21.Writeback_hits::total                  120                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data            3                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data          400                       # number of demand (read+write) hits
system.l21.demand_hits::total                     401                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data          400                       # number of overall hits
system.l21.overall_hits::total                    401                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           28                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data           97                       # number of ReadReq misses
system.l21.ReadReq_misses::total                  125                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           28                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data           97                       # number of demand (read+write) misses
system.l21.demand_misses::total                   125                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           28                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data           97                       # number of overall misses
system.l21.overall_misses::total                  125                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     28541000                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data     52376310                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total       80917310                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     28541000                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data     52376310                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total        80917310                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     28541000                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data     52376310                       # number of overall miss cycles
system.l21.overall_miss_latency::total       80917310                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           29                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data          494                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total                523                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks          120                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total              120                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data            3                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           29                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data          497                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                 526                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           29                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data          497                       # number of overall (read+write) accesses
system.l21.overall_accesses::total                526                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.965517                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.196356                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.239006                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.965517                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.195171                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.237643                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.965517                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.195171                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.237643                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 1019321.428571                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 539961.958763                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 647338.480000                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 1019321.428571                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 539961.958763                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 647338.480000                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 1019321.428571                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 539961.958763                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 647338.480000                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                  74                       # number of writebacks
system.l21.writebacks::total                       74                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           28                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data           97                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total             125                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           28                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data           97                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total              125                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           28                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data           97                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total             125                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     26520100                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data     45369734                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total     71889834                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     26520100                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data     45369734                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total     71889834                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     26520100                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data     45369734                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total     71889834                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.965517                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.196356                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.239006                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.965517                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.195171                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.237643                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.965517                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.195171                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.237643                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 947146.428571                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 467729.216495                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 575118.672000                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 947146.428571                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 467729.216495                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 575118.672000                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 947146.428571                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 467729.216495                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 575118.672000                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                           352                       # number of replacements
system.l22.tagsinuse                             4096                       # Cycle average of tags in use
system.l22.total_refs                          223845                       # Total number of references to valid blocks.
system.l22.sampled_refs                          4448                       # Sample count of references to valid blocks.
system.l22.avg_refs                         50.324865                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks                  11                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    14.588432                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   167.440413                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          3902.971154                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.002686                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.003562                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.040879                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.952874                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data          547                       # number of ReadReq hits
system.l22.ReadReq_hits::total                    547                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks             230                       # number of Writeback hits
system.l22.Writeback_hits::total                  230                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data          547                       # number of demand (read+write) hits
system.l22.demand_hits::total                     547                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data          547                       # number of overall hits
system.l22.overall_hits::total                    547                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           15                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data          337                       # number of ReadReq misses
system.l22.ReadReq_misses::total                  352                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           15                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data          337                       # number of demand (read+write) misses
system.l22.demand_misses::total                   352                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           15                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data          337                       # number of overall misses
system.l22.overall_misses::total                  352                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      8305394                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    170758693                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      179064087                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      8305394                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    170758693                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       179064087                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      8305394                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    170758693                       # number of overall miss cycles
system.l22.overall_miss_latency::total      179064087                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           15                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data          884                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total                899                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks          230                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total              230                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           15                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data          884                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                 899                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           15                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data          884                       # number of overall (read+write) accesses
system.l22.overall_accesses::total                899                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.381222                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.391546                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.381222                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.391546                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.381222                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.391546                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 553692.933333                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 506702.353116                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 508704.792614                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 553692.933333                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 506702.353116                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 508704.792614                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 553692.933333                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 506702.353116                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 508704.792614                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                  77                       # number of writebacks
system.l22.writebacks::total                       77                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           15                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data          337                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total             352                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           15                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data          337                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total              352                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           15                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data          337                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total             352                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      7228394                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    146562093                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    153790487                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      7228394                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    146562093                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    153790487                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      7228394                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    146562093                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    153790487                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.381222                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.391546                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.381222                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.391546                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.381222                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.391546                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 481892.933333                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 434902.353116                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 436904.792614                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 481892.933333                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 434902.353116                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 436904.792614                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 481892.933333                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 434902.353116                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 436904.792614                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                           141                       # number of replacements
system.l23.tagsinuse                      4095.631757                       # Cycle average of tags in use
system.l23.total_refs                          259815                       # Total number of references to valid blocks.
system.l23.sampled_refs                          4237                       # Sample count of references to valid blocks.
system.l23.avg_refs                         61.320510                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks          257.379139                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    13.845686                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data    67.427403                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          3756.979529                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.062837                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.003380                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.016462                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.917231                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999910                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data          437                       # number of ReadReq hits
system.l23.ReadReq_hits::total                    437                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks             243                       # number of Writeback hits
system.l23.Writeback_hits::total                  243                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data          437                       # number of demand (read+write) hits
system.l23.demand_hits::total                     437                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data          437                       # number of overall hits
system.l23.overall_hits::total                    437                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           14                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data          126                       # number of ReadReq misses
system.l23.ReadReq_misses::total                  140                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           14                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data          126                       # number of demand (read+write) misses
system.l23.demand_misses::total                   140                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           14                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data          126                       # number of overall misses
system.l23.overall_misses::total                  140                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      6806740                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data     65694287                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total       72501027                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      6806740                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data     65694287                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total        72501027                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      6806740                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data     65694287                       # number of overall miss cycles
system.l23.overall_miss_latency::total       72501027                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           14                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data          563                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total                577                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks          243                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total              243                       # number of Writeback accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           14                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data          563                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                 577                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           14                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data          563                       # number of overall (read+write) accesses
system.l23.overall_accesses::total                577                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.223801                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.242634                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.223801                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.242634                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.223801                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.242634                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 486195.714286                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 521383.230159                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 517864.478571                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 486195.714286                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 521383.230159                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 517864.478571                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 486195.714286                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 521383.230159                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 517864.478571                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                  96                       # number of writebacks
system.l23.writebacks::total                       96                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data          126                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total             140                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data          126                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total              140                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data          126                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total             140                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      5801540                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data     56641760                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total     62443300                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      5801540                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data     56641760                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total     62443300                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      5801540                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data     56641760                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total     62443300                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.223801                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.242634                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.223801                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.242634                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.223801                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.242634                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 414395.714286                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 449537.777778                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 446023.571429                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 414395.714286                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 449537.777778                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 446023.571429                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 414395.714286                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 449537.777778                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 446023.571429                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                           123                       # number of replacements
system.l24.tagsinuse                      4094.821212                       # Cycle average of tags in use
system.l24.total_refs                          192869                       # Total number of references to valid blocks.
system.l24.sampled_refs                          4219                       # Sample count of references to valid blocks.
system.l24.avg_refs                         45.714387                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks           91.095012                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst    23.219137                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data    52.771619                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          3927.735444                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.022240                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.005669                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.012884                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.958920                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999712                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l24.ReadReq_hits::switch_cpus4.data          397                       # number of ReadReq hits
system.l24.ReadReq_hits::total                    398                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks             120                       # number of Writeback hits
system.l24.Writeback_hits::total                  120                       # number of Writeback hits
system.l24.ReadExReq_hits::switch_cpus4.data            3                       # number of ReadExReq hits
system.l24.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l24.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l24.demand_hits::switch_cpus4.data          400                       # number of demand (read+write) hits
system.l24.demand_hits::total                     401                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l24.overall_hits::switch_cpus4.data          400                       # number of overall hits
system.l24.overall_hits::total                    401                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           27                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data           96                       # number of ReadReq misses
system.l24.ReadReq_misses::total                  123                       # number of ReadReq misses
system.l24.demand_misses::switch_cpus4.inst           27                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data           96                       # number of demand (read+write) misses
system.l24.demand_misses::total                   123                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           27                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data           96                       # number of overall misses
system.l24.overall_misses::total                  123                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst     24590135                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data     41312004                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total       65902139                       # number of ReadReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst     24590135                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data     41312004                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total        65902139                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst     24590135                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data     41312004                       # number of overall miss cycles
system.l24.overall_miss_latency::total       65902139                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           28                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data          493                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total                521                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks          120                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total              120                       # number of Writeback accesses(hits+misses)
system.l24.ReadExReq_accesses::switch_cpus4.data            3                       # number of ReadExReq accesses(hits+misses)
system.l24.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           28                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data          496                       # number of demand (read+write) accesses
system.l24.demand_accesses::total                 524                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           28                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data          496                       # number of overall (read+write) accesses
system.l24.overall_accesses::total                524                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst     0.964286                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.194726                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.236084                       # miss rate for ReadReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst     0.964286                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.193548                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.234733                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst     0.964286                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.193548                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.234733                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 910745.740741                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 430333.375000                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 535789.747967                       # average ReadReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 910745.740741                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 430333.375000                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 535789.747967                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 910745.740741                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 430333.375000                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 535789.747967                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                  73                       # number of writebacks
system.l24.writebacks::total                       73                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           27                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data           96                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total             123                       # number of ReadReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           27                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data           96                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total              123                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           27                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data           96                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total             123                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst     22650364                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data     34416334                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total     57066698                       # number of ReadReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst     22650364                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data     34416334                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total     57066698                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst     22650364                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data     34416334                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total     57066698                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.964286                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.194726                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.236084                       # mshr miss rate for ReadReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst     0.964286                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.193548                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.234733                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst     0.964286                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.193548                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.234733                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 838902.370370                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 358503.479167                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 463956.894309                       # average ReadReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 838902.370370                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 358503.479167                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 463956.894309                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 838902.370370                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 358503.479167                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 463956.894309                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                           216                       # number of replacements
system.l25.tagsinuse                      4095.369869                       # Cycle average of tags in use
system.l25.total_refs                           73915                       # Total number of references to valid blocks.
system.l25.sampled_refs                          4312                       # Sample count of references to valid blocks.
system.l25.avg_refs                         17.141698                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks           78.286859                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst    22.813403                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data   104.168462                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          3890.101145                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.019113                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.005570                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.025432                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.949732                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.999846                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l25.ReadReq_hits::switch_cpus5.data          432                       # number of ReadReq hits
system.l25.ReadReq_hits::total                    433                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks              73                       # number of Writeback hits
system.l25.Writeback_hits::total                   73                       # number of Writeback hits
system.l25.ReadExReq_hits::switch_cpus5.data            3                       # number of ReadExReq hits
system.l25.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l25.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l25.demand_hits::switch_cpus5.data          435                       # number of demand (read+write) hits
system.l25.demand_hits::total                     436                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l25.overall_hits::switch_cpus5.data          435                       # number of overall hits
system.l25.overall_hits::total                    436                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           25                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data          191                       # number of ReadReq misses
system.l25.ReadReq_misses::total                  216                       # number of ReadReq misses
system.l25.demand_misses::switch_cpus5.inst           25                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data          191                       # number of demand (read+write) misses
system.l25.demand_misses::total                   216                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           25                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data          191                       # number of overall misses
system.l25.overall_misses::total                  216                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst     24846921                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data     87965256                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total      112812177                       # number of ReadReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst     24846921                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data     87965256                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total       112812177                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst     24846921                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data     87965256                       # number of overall miss cycles
system.l25.overall_miss_latency::total      112812177                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           26                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data          623                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total                649                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks           73                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total               73                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data            3                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           26                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data          626                       # number of demand (read+write) accesses
system.l25.demand_accesses::total                 652                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           26                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data          626                       # number of overall (read+write) accesses
system.l25.overall_accesses::total                652                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst     0.961538                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.306581                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.332820                       # miss rate for ReadReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst     0.961538                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.305112                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.331288                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst     0.961538                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.305112                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.331288                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 993876.840000                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 460551.078534                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 522278.597222                       # average ReadReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 993876.840000                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 460551.078534                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 522278.597222                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 993876.840000                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 460551.078534                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 522278.597222                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                  30                       # number of writebacks
system.l25.writebacks::total                       30                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           25                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data          191                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total             216                       # number of ReadReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           25                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data          191                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total              216                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           25                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data          191                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total             216                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst     23051077                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data     74249465                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total     97300542                       # number of ReadReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst     23051077                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data     74249465                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total     97300542                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst     23051077                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data     74249465                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total     97300542                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.961538                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.306581                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.332820                       # mshr miss rate for ReadReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst     0.961538                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.305112                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.331288                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst     0.961538                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.305112                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.331288                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 922043.080000                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 388740.654450                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 450465.472222                       # average ReadReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 922043.080000                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 388740.654450                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 450465.472222                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 922043.080000                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 388740.654450                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 450465.472222                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                           215                       # number of replacements
system.l26.tagsinuse                      4095.339528                       # Cycle average of tags in use
system.l26.total_refs                           73912                       # Total number of references to valid blocks.
system.l26.sampled_refs                          4311                       # Sample count of references to valid blocks.
system.l26.avg_refs                         17.144978                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks           78.257329                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst    24.780207                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data   101.701131                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          3890.600861                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.019106                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.006050                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.024829                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.949854                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999839                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l26.ReadReq_hits::switch_cpus6.data          429                       # number of ReadReq hits
system.l26.ReadReq_hits::total                    430                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks              73                       # number of Writeback hits
system.l26.Writeback_hits::total                   73                       # number of Writeback hits
system.l26.ReadExReq_hits::switch_cpus6.data            3                       # number of ReadExReq hits
system.l26.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l26.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l26.demand_hits::switch_cpus6.data          432                       # number of demand (read+write) hits
system.l26.demand_hits::total                     433                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l26.overall_hits::switch_cpus6.data          432                       # number of overall hits
system.l26.overall_hits::total                    433                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           26                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data          189                       # number of ReadReq misses
system.l26.ReadReq_misses::total                  215                       # number of ReadReq misses
system.l26.demand_misses::switch_cpus6.inst           26                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data          189                       # number of demand (read+write) misses
system.l26.demand_misses::total                   215                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           26                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data          189                       # number of overall misses
system.l26.overall_misses::total                  215                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst     19510210                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data     88701586                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total      108211796                       # number of ReadReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst     19510210                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data     88701586                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total       108211796                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst     19510210                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data     88701586                       # number of overall miss cycles
system.l26.overall_miss_latency::total      108211796                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           27                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data          618                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total                645                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks           73                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total               73                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data            3                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           27                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data          621                       # number of demand (read+write) accesses
system.l26.demand_accesses::total                 648                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           27                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data          621                       # number of overall (read+write) accesses
system.l26.overall_accesses::total                648                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst     0.962963                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.305825                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.333333                       # miss rate for ReadReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst     0.962963                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.304348                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.331790                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst     0.962963                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.304348                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.331790                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 750392.692308                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 469320.560847                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 503310.679070                       # average ReadReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 750392.692308                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 469320.560847                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 503310.679070                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 750392.692308                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 469320.560847                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 503310.679070                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                  30                       # number of writebacks
system.l26.writebacks::total                       30                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           26                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data          189                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total             215                       # number of ReadReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           26                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data          189                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total              215                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           26                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data          189                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total             215                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst     17643035                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data     75118119                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total     92761154                       # number of ReadReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst     17643035                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data     75118119                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total     92761154                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst     17643035                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data     75118119                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total     92761154                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.962963                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.305825                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for ReadReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst     0.962963                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.304348                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.331790                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst     0.962963                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.304348                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.331790                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 678578.269231                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 397450.365079                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 431447.227907                       # average ReadReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 678578.269231                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 397450.365079                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 431447.227907                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 678578.269231                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 397450.365079                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 431447.227907                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                            80                       # number of replacements
system.l27.tagsinuse                      4095.181759                       # Cycle average of tags in use
system.l27.total_refs                          180613                       # Total number of references to valid blocks.
system.l27.sampled_refs                          4173                       # Sample count of references to valid blocks.
system.l27.avg_refs                         43.281332                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks          136.181759                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst    12.720080                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data    27.102033                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          3919.177886                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.033247                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.003105                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.006617                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.956831                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999800                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.inst            2                       # number of ReadReq hits
system.l27.ReadReq_hits::switch_cpus7.data          325                       # number of ReadReq hits
system.l27.ReadReq_hits::total                    327                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks             103                       # number of Writeback hits
system.l27.Writeback_hits::total                  103                       # number of Writeback hits
system.l27.ReadExReq_hits::switch_cpus7.data            3                       # number of ReadExReq hits
system.l27.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l27.demand_hits::switch_cpus7.inst            2                       # number of demand (read+write) hits
system.l27.demand_hits::switch_cpus7.data          328                       # number of demand (read+write) hits
system.l27.demand_hits::total                     330                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.inst            2                       # number of overall hits
system.l27.overall_hits::switch_cpus7.data          328                       # number of overall hits
system.l27.overall_hits::total                    330                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           21                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data           59                       # number of ReadReq misses
system.l27.ReadReq_misses::total                   80                       # number of ReadReq misses
system.l27.demand_misses::switch_cpus7.inst           21                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data           59                       # number of demand (read+write) misses
system.l27.demand_misses::total                    80                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           21                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data           59                       # number of overall misses
system.l27.overall_misses::total                   80                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst     24386910                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data     27087828                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total       51474738                       # number of ReadReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst     24386910                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data     27087828                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total        51474738                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst     24386910                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data     27087828                       # number of overall miss cycles
system.l27.overall_miss_latency::total       51474738                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           23                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data          384                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total                407                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks          103                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total              103                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data            3                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           23                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data          387                       # number of demand (read+write) accesses
system.l27.demand_accesses::total                 410                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           23                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data          387                       # number of overall (read+write) accesses
system.l27.overall_accesses::total                410                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst     0.913043                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.153646                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.196560                       # miss rate for ReadReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst     0.913043                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.152455                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.195122                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst     0.913043                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.152455                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.195122                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 1161281.428571                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 459115.728814                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 643434.225000                       # average ReadReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 1161281.428571                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 459115.728814                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 643434.225000                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 1161281.428571                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 459115.728814                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 643434.225000                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                  45                       # number of writebacks
system.l27.writebacks::total                       45                       # number of writebacks
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           21                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data           59                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total              80                       # number of ReadReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           21                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data           59                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total               80                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           21                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data           59                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total              80                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst     22877361                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data     22848005                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total     45725366                       # number of ReadReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst     22877361                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data     22848005                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total     45725366                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst     22877361                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data     22848005                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total     45725366                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.913043                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.153646                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.196560                       # mshr miss rate for ReadReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst     0.913043                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.152455                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.195122                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst     0.913043                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.152455                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.195122                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 1089398.142857                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 387254.322034                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 571567.075000                       # average ReadReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 1089398.142857                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 387254.322034                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 571567.075000                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 1089398.142857                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 387254.322034                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 571567.075000                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               501.762330                       # Cycle average of tags in use
system.cpu0.icache.total_refs               750132866                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   502                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1494288.577689                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.762330                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          489                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020452                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.783654                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.804106                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       124936                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         124936                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       124936                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          124936                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       124936                       # number of overall hits
system.cpu0.icache.overall_hits::total         124936                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           18                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           18                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           18                       # number of overall misses
system.cpu0.icache.overall_misses::total           18                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      9071776                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      9071776                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      9071776                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      9071776                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      9071776                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      9071776                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       124954                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       124954                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       124954                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       124954                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       124954                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       124954                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000144                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000144                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000144                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000144                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000144                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000144                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 503987.555556                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 503987.555556                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 503987.555556                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 503987.555556                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 503987.555556                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 503987.555556                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            5                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            5                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            5                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      7327078                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      7327078                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      7327078                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      7327078                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      7327078                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      7327078                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000104                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000104                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000104                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000104                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000104                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000104                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 563621.384615                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 563621.384615                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 563621.384615                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 563621.384615                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 563621.384615                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 563621.384615                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  1089                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               125036244                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  1345                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              92963.750186                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   190.055843                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    65.944157                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.742406                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.257594                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        94901                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          94901                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        76403                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         76403                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          156                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          156                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          152                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          152                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       171304                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          171304                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       171304                       # number of overall hits
system.cpu0.dcache.overall_hits::total         171304                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         2505                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         2505                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          494                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          494                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         2999                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          2999                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         2999                       # number of overall misses
system.cpu0.dcache.overall_misses::total         2999                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    794532804                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    794532804                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data    226140228                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    226140228                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1020673032                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1020673032                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1020673032                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1020673032                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        97406                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        97406                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        76897                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        76897                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          156                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          156                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          152                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          152                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       174303                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       174303                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       174303                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       174303                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.025717                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.025717                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.006424                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.006424                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.017206                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.017206                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.017206                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.017206                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 317178.764072                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 317178.764072                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 457773.740891                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 457773.740891                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 340337.789930                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 340337.789930                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 340337.789930                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 340337.789930                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          546                       # number of writebacks
system.cpu0.dcache.writebacks::total              546                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         1473                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         1473                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          437                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          437                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         1910                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         1910                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         1910                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         1910                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         1032                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         1032                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           57                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           57                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         1089                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         1089                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         1089                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         1089                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    299525590                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    299525590                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data     26400191                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     26400191                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    325925781                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    325925781                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    325925781                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    325925781                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.010595                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.010595                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000741                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000741                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.006248                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.006248                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.006248                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.006248                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 290237.974806                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 290237.974806                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 463161.245614                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 463161.245614                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 299289.055096                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 299289.055096                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 299289.055096                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 299289.055096                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               499.668286                       # Cycle average of tags in use
system.cpu1.icache.total_refs               746422285                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   504                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1480996.597222                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    24.668286                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          475                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.039533                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.761218                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.800750                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       142609                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         142609                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       142609                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          142609                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       142609                       # number of overall hits
system.cpu1.icache.overall_hits::total         142609                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           37                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           37                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           37                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            37                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           37                       # number of overall misses
system.cpu1.icache.overall_misses::total           37                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     33718276                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     33718276                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     33718276                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     33718276                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     33718276                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     33718276                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       142646                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       142646                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       142646                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       142646                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       142646                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       142646                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000259                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000259                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000259                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000259                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000259                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000259                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 911304.756757                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 911304.756757                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 911304.756757                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 911304.756757                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 911304.756757                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 911304.756757                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            8                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            8                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            8                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           29                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           29                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           29                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     28865879                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     28865879                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     28865879                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     28865879                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     28865879                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     28865879                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000203                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000203                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000203                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000203                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000203                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000203                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 995375.137931                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 995375.137931                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 995375.137931                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 995375.137931                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 995375.137931                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 995375.137931                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                   497                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               112779391                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                   753                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              149773.427623                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   163.993328                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    92.006672                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.640599                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.359401                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        96665                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          96665                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        80776                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         80776                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          195                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          195                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          194                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          194                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       177441                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          177441                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       177441                       # number of overall hits
system.cpu1.dcache.overall_hits::total         177441                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         1591                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         1591                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           14                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           14                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         1605                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          1605                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         1605                       # number of overall misses
system.cpu1.dcache.overall_misses::total         1605                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    280364448                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    280364448                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      1161506                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      1161506                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    281525954                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    281525954                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    281525954                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    281525954                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        98256                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        98256                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        80790                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        80790                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          195                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          195                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          194                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          194                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       179046                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       179046                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       179046                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       179046                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.016192                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.016192                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000173                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000173                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008964                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008964                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008964                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008964                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 176219.011942                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 176219.011942                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 82964.714286                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 82964.714286                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 175405.578816                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 175405.578816                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 175405.578816                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 175405.578816                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          120                       # number of writebacks
system.cpu1.dcache.writebacks::total              120                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         1097                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         1097                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           11                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           11                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         1108                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         1108                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         1108                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         1108                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data          494                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          494                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data          497                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          497                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data          497                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          497                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     78957961                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     78957961                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     79150261                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     79150261                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     79150261                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     79150261                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.005028                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005028                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000037                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000037                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002776                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002776                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002776                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002776                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 159833.929150                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 159833.929150                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data        64100                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 159256.058350                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 159256.058350                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 159256.058350                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 159256.058350                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               557.587558                       # Cycle average of tags in use
system.cpu2.icache.total_refs               765414714                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   558                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1371710.956989                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    14.587558                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          543                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.023377                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.870192                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.893570                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       133816                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         133816                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       133816                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          133816                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       133816                       # number of overall hits
system.cpu2.icache.overall_hits::total         133816                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           18                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           18                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           18                       # number of overall misses
system.cpu2.icache.overall_misses::total           18                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      9380962                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      9380962                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      9380962                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      9380962                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      9380962                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      9380962                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       133834                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       133834                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       133834                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       133834                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       133834                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       133834                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000134                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000134                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000134                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000134                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000134                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000134                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 521164.555556                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 521164.555556                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 521164.555556                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 521164.555556                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 521164.555556                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 521164.555556                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           15                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           15                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           15                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      8437292                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      8437292                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      8437292                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      8437292                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      8437292                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      8437292                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000112                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000112                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000112                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000112                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000112                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000112                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 562486.133333                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 562486.133333                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 562486.133333                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 562486.133333                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 562486.133333                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 562486.133333                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                   884                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               287924217                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  1140                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              252565.102632                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   101.951488                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data   154.048512                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.398248                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.601752                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       343935                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         343935                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       187560                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        187560                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data           93                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total           93                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data           92                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total           92                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       531495                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          531495                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       531495                       # number of overall hits
system.cpu2.dcache.overall_hits::total         531495                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         3225                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         3225                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         3225                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          3225                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         3225                       # number of overall misses
system.cpu2.dcache.overall_misses::total         3225                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    838662719                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    838662719                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    838662719                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    838662719                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    838662719                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    838662719                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       347160                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       347160                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       187560                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       187560                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data           93                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total           93                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data           92                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total           92                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       534720                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       534720                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       534720                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       534720                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009290                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009290                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.006031                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.006031                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.006031                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.006031                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 260050.455504                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 260050.455504                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 260050.455504                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 260050.455504                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 260050.455504                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 260050.455504                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          230                       # number of writebacks
system.cpu2.dcache.writebacks::total              230                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         2341                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         2341                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         2341                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         2341                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         2341                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         2341                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data          884                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          884                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data          884                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          884                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data          884                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          884                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    210984507                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    210984507                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    210984507                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    210984507                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    210984507                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    210984507                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.002546                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002546                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001653                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001653                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001653                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001653                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 238670.256787                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 238670.256787                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 238670.256787                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 238670.256787                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 238670.256787                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 238670.256787                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.844870                       # Cycle average of tags in use
system.cpu3.icache.total_refs               746984040                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1506016.209677                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    13.844870                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          482                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.022187                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.772436                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794623                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       139428                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         139428                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       139428                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          139428                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       139428                       # number of overall hits
system.cpu3.icache.overall_hits::total         139428                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           21                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           21                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           21                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            21                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           21                       # number of overall misses
system.cpu3.icache.overall_misses::total           21                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     10589607                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     10589607                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     10589607                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     10589607                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     10589607                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     10589607                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       139449                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       139449                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       139449                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       139449                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       139449                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       139449                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000151                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000151                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000151                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000151                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000151                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000151                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst       504267                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total       504267                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst       504267                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total       504267                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst       504267                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total       504267                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            7                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            7                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            7                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      6923633                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      6923633                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      6923633                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      6923633                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      6923633                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      6923633                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000100                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000100                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000100                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000100                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000100                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000100                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 494545.214286                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 494545.214286                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 494545.214286                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 494545.214286                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 494545.214286                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 494545.214286                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                   563                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               117730535                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                   819                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              143749.126984                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   171.432295                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    84.567705                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.669657                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.330343                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        96310                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          96310                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        80976                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         80976                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          193                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          193                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          186                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          186                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       177286                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          177286                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       177286                       # number of overall hits
system.cpu3.dcache.overall_hits::total         177286                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         1952                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         1952                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          148                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          148                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         2100                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          2100                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         2100                       # number of overall misses
system.cpu3.dcache.overall_misses::total         2100                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    432772257                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    432772257                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     61898253                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     61898253                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    494670510                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    494670510                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    494670510                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    494670510                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        98262                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        98262                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        81124                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        81124                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          193                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          193                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          186                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          186                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       179386                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       179386                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       179386                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       179386                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.019865                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.019865                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.001824                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.001824                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.011707                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.011707                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.011707                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.011707                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 221707.098873                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 221707.098873                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 418231.439189                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 418231.439189                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 235557.385714                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 235557.385714                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 235557.385714                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 235557.385714                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      1016596                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              5                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 203319.200000                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          243                       # number of writebacks
system.cpu3.dcache.writebacks::total              243                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         1389                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         1389                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          148                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          148                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         1537                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         1537                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         1537                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         1537                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data          563                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          563                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data          563                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          563                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data          563                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          563                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     95402758                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     95402758                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     95402758                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     95402758                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     95402758                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     95402758                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005730                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005730                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003138                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003138                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003138                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003138                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 169454.277087                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 169454.277087                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 169454.277087                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 169454.277087                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 169454.277087                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 169454.277087                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               498.950591                       # Cycle average of tags in use
system.cpu4.icache.total_refs               746422384                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   503                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1483941.121272                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    23.950591                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          475                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.038382                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.761218                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.799600                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       142708                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         142708                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       142708                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          142708                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       142708                       # number of overall hits
system.cpu4.icache.overall_hits::total         142708                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           37                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           37                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           37                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            37                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           37                       # number of overall misses
system.cpu4.icache.overall_misses::total           37                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst     28881642                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     28881642                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst     28881642                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     28881642                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst     28881642                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     28881642                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       142745                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       142745                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       142745                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       142745                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       142745                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       142745                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000259                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000259                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000259                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000259                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000259                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000259                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 780584.918919                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 780584.918919                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 780584.918919                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 780584.918919                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 780584.918919                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 780584.918919                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            9                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            9                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            9                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           28                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           28                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           28                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst     24889741                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     24889741                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst     24889741                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     24889741                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst     24889741                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     24889741                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000196                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000196                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000196                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000196                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000196                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000196                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 888919.321429                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 888919.321429                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 888919.321429                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 888919.321429                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 888919.321429                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 888919.321429                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                   496                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               112779640                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                   752                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              149972.925532                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   163.818432                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    92.181568                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.639916                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.360084                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data        96785                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total          96785                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data        80901                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total         80901                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data          197                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          197                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data          196                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          196                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data       177686                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          177686                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data       177686                       # number of overall hits
system.cpu4.dcache.overall_hits::total         177686                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         1598                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         1598                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data           14                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           14                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         1612                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          1612                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         1612                       # number of overall misses
system.cpu4.dcache.overall_misses::total         1612                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data    261710287                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total    261710287                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data      1154215                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      1154215                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data    262864502                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total    262864502                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data    262864502                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total    262864502                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data        98383                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total        98383                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data        80915                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total        80915                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data          197                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          197                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data          196                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          196                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data       179298                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       179298                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data       179298                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       179298                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.016243                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.016243                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000173                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000173                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.008991                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.008991                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.008991                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.008991                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 163773.646433                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 163773.646433                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 82443.928571                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 82443.928571                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 163067.308933                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 163067.308933                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 163067.308933                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 163067.308933                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks          120                       # number of writebacks
system.cpu4.dcache.writebacks::total              120                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data         1105                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total         1105                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data           11                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           11                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data         1116                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total         1116                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data         1116                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total         1116                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data          493                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total          493                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data            3                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data          496                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total          496                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data          496                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total          496                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data     67883619                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total     67883619                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data     68075919                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total     68075919                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data     68075919                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total     68075919                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.005011                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.005011                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000037                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000037                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002766                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002766                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002766                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002766                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 137694.967546                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 137694.967546                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data        64100                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 137249.836694                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 137249.836694                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 137249.836694                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 137249.836694                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     1                       # number of replacements
system.cpu5.icache.tagsinuse               548.856343                       # Cycle average of tags in use
system.cpu5.icache.total_refs               643079906                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   552                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1164999.829710                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    23.764380                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst   525.091963                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.038084                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.841494                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.879577                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       139684                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         139684                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       139684                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          139684                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       139684                       # number of overall hits
system.cpu5.icache.overall_hits::total         139684                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           36                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           36                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           36                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            36                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           36                       # number of overall misses
system.cpu5.icache.overall_misses::total           36                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst     33225438                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     33225438                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst     33225438                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     33225438                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst     33225438                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     33225438                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       139720                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       139720                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       139720                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       139720                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       139720                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       139720                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000258                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000258                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000258                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000258                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000258                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000258                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 922928.833333                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 922928.833333                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 922928.833333                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 922928.833333                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 922928.833333                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 922928.833333                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           10                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           10                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           10                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           26                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           26                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           26                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           26                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           26                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           26                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst     25119614                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     25119614                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst     25119614                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     25119614                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst     25119614                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     25119614                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000186                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000186                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000186                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000186                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000186                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000186                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst       966139                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total       966139                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst       966139                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total       966139                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst       966139                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total       966139                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                   626                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               150623426                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                   882                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              170774.859410                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   159.089095                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    96.910905                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.621442                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.378558                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data       198262                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         198262                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data        40017                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total         40017                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data           95                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total           95                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data           94                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total           94                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data       238279                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          238279                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data       238279                       # number of overall hits
system.cpu5.dcache.overall_hits::total         238279                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         2160                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         2160                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data           15                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           15                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         2175                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          2175                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         2175                       # number of overall misses
system.cpu5.dcache.overall_misses::total         2175                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data    515939096                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total    515939096                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data      1281981                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      1281981                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data    517221077                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total    517221077                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data    517221077                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total    517221077                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data       200422                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total       200422                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data        40032                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total        40032                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data           95                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total           95                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data           94                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total           94                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data       240454                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total       240454                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data       240454                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total       240454                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.010777                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.010777                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000375                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000375                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.009045                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.009045                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.009045                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.009045                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 238860.692593                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 238860.692593                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 85465.400000                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 85465.400000                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 237802.794023                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 237802.794023                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 237802.794023                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 237802.794023                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks           73                       # number of writebacks
system.cpu5.dcache.writebacks::total               73                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data         1537                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total         1537                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data           12                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data         1549                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total         1549                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data         1549                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total         1549                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data          623                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total          623                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data            3                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data          626                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total          626                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data          626                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total          626                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data    117795150                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    117795150                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data    117987450                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    117987450                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data    117987450                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    117987450                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.003108                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.003108                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000075                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000075                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002603                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002603                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002603                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002603                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 189077.287319                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 189077.287319                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data        64100                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 188478.354633                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 188478.354633                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 188478.354633                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 188478.354633                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     1                       # number of replacements
system.cpu6.icache.tagsinuse               550.823096                       # Cycle average of tags in use
system.cpu6.icache.total_refs               643079692                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   553                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1162892.752260                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    25.731606                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst   525.091489                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.041237                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.841493                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.882729                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       139470                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         139470                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       139470                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          139470                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       139470                       # number of overall hits
system.cpu6.icache.overall_hits::total         139470                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           37                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           37                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           37                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            37                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           37                       # number of overall misses
system.cpu6.icache.overall_misses::total           37                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     24920103                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     24920103                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     24920103                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     24920103                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     24920103                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     24920103                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       139507                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       139507                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       139507                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       139507                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       139507                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       139507                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000265                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000265                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000265                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000265                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000265                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000265                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 673516.297297                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 673516.297297                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 673516.297297                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 673516.297297                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 673516.297297                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 673516.297297                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           10                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           10                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           10                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           27                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           27                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           27                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           27                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           27                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           27                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst     19791329                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     19791329                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst     19791329                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     19791329                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst     19791329                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     19791329                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000194                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000194                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000194                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000194                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000194                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000194                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 733012.185185                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 733012.185185                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 733012.185185                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 733012.185185                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 733012.185185                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 733012.185185                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                   621                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               150622872                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                   877                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              171747.858609                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   158.368956                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    97.631044                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.618629                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.381371                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data       197708                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total         197708                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data        40017                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total         40017                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data           95                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total           95                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data           94                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total           94                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data       237725                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          237725                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data       237725                       # number of overall hits
system.cpu6.dcache.overall_hits::total         237725                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         2156                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         2156                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data           15                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           15                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data         2171                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          2171                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data         2171                       # number of overall misses
system.cpu6.dcache.overall_misses::total         2171                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data    531601764                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total    531601764                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data      1284382                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      1284382                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data    532886146                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total    532886146                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data    532886146                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total    532886146                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data       199864                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total       199864                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data        40032                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total        40032                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data           95                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total           95                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data           94                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total           94                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data       239896                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       239896                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data       239896                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       239896                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.010787                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.010787                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000375                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000375                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.009050                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.009050                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.009050                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.009050                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 246568.536178                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 246568.536178                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 85625.466667                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 85625.466667                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 245456.538922                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 245456.538922                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 245456.538922                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 245456.538922                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks           73                       # number of writebacks
system.cpu6.dcache.writebacks::total               73                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data         1538                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total         1538                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data           12                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data         1550                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total         1550                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data         1550                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total         1550                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data          618                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total          618                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data            3                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data          621                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total          621                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data          621                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total          621                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data    118277857                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total    118277857                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data    118470157                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total    118470157                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data    118470157                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total    118470157                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.003092                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.003092                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000075                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000075                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002589                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002589                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002589                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002589                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 191388.118123                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 191388.118123                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data        64100                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 190773.199678                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 190773.199678                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 190773.199678                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 190773.199678                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               468.262401                       # Cycle average of tags in use
system.cpu7.icache.total_refs               749871223                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   478                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1568768.248954                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    13.262401                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          455                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.021254                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.729167                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.750421                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst       144748                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total         144748                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst       144748                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total          144748                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst       144748                       # number of overall hits
system.cpu7.icache.overall_hits::total         144748                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           31                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           31                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           31                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            31                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           31                       # number of overall misses
system.cpu7.icache.overall_misses::total           31                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst     37978751                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     37978751                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst     37978751                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     37978751                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst     37978751                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     37978751                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst       144779                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total       144779                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst       144779                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total       144779                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst       144779                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total       144779                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000214                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000214                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000214                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000214                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000214                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000214                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst      1225121                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total      1225121                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst      1225121                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total      1225121                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst      1225121                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total      1225121                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst            8                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst            8                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst            8                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           23                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           23                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           23                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           23                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           23                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           23                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst     24691008                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     24691008                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst     24691008                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     24691008                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst     24691008                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     24691008                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000159                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000159                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000159                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000159                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000159                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000159                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 1073522.086957                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 1073522.086957                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 1073522.086957                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 1073522.086957                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 1073522.086957                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 1073522.086957                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                   387                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               108881750                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                   643                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              169333.981337                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   125.003724                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data   130.996276                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.488296                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.511704                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data       114372                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         114372                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data        84002                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total         84002                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data          210                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          210                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data          204                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          204                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data       198374                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          198374                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data       198374                       # number of overall hits
system.cpu7.dcache.overall_hits::total         198374                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data          990                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total          990                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           12                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           12                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data         1002                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total          1002                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data         1002                       # number of overall misses
system.cpu7.dcache.overall_misses::total         1002                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data    126070564                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total    126070564                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data      1077203                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      1077203                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data    127147767                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total    127147767                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data    127147767                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total    127147767                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data       115362                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total       115362                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data        84014                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total        84014                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data          210                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          210                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data          204                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          204                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data       199376                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total       199376                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data       199376                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total       199376                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.008582                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.008582                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000143                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000143                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.005026                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.005026                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.005026                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.005026                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 127344.004040                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 127344.004040                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 89766.916667                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 89766.916667                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 126893.979042                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 126893.979042                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 126893.979042                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 126893.979042                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          103                       # number of writebacks
system.cpu7.dcache.writebacks::total              103                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data          606                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total          606                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data            9                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total            9                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data          615                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total          615                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data          615                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total          615                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data          384                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          384                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data            3                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data          387                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          387                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data          387                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          387                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data     48712687                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total     48712687                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data       208337                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total       208337                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data     48921024                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total     48921024                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data     48921024                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total     48921024                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.003329                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.003329                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000036                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000036                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.001941                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.001941                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.001941                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.001941                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 126855.955729                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 126855.955729                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 69445.666667                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 69445.666667                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 126410.914729                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 126410.914729                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 126410.914729                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 126410.914729                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
