// Seed: 647988462
module module_0 (
    input supply1 id_0,
    output supply1 id_1,
    input tri0 id_2,
    input supply0 id_3,
    input supply0 id_4,
    input supply0 id_5,
    output wor id_6,
    input tri id_7,
    input tri1 id_8,
    output wor id_9,
    output supply0 id_10,
    output supply0 id_11,
    input wire id_12,
    input wor id_13,
    input supply1 id_14,
    input tri id_15,
    output tri1 id_16,
    input wor id_17,
    input tri id_18
);
  initial id_1 = id_18;
endmodule
module module_1 (
    input uwire id_0,
    input wire id_1,
    output uwire id_2,
    input tri id_3,
    output tri id_4,
    input tri0 id_5,
    input tri1 id_6,
    output supply1 id_7,
    output supply1 id_8,
    input supply0 id_9,
    input supply0 id_10,
    input wor id_11,
    input wire id_12,
    output supply1 id_13,
    input wor id_14
);
  wire id_16;
  id_17(
      id_1 < id_4++, id_17++
  );
  assign id_2 = 1;
  tri0 id_18 = 1;
  always @(negedge id_10) begin
    id_4 = id_18;
  end
  wire id_19;
  module_0(
      id_0,
      id_13,
      id_6,
      id_5,
      id_1,
      id_3,
      id_4,
      id_9,
      id_9,
      id_2,
      id_8,
      id_18,
      id_10,
      id_6,
      id_11,
      id_10,
      id_4,
      id_12,
      id_11
  );
endmodule
