\doxysection{D\+:/\+Projects/\+Raspberrypi\+\_\+pico/pico\+\_\+freertos\+\_\+final/freertos\+\_\+pico2/pico\+\_\+freertos/\+Free\+RTOS-\/\+Kernel/portable/\+GCC/\+ARM\+\_\+\+CA53\+\_\+64\+\_\+\+BIT\+\_\+\+SRE Directory Reference}
\hypertarget{dir_0c08314dd05da2884bdbc2b2d7968d16}{}\label{dir_0c08314dd05da2884bdbc2b2d7968d16}\index{D:/Projects/Raspberrypi\_pico/pico\_freertos\_final/freertos\_pico2/pico\_freertos/FreeRTOS-\/Kernel/portable/GCC/ARM\_CA53\_64\_BIT\_SRE Directory Reference@{D:/Projects/Raspberrypi\_pico/pico\_freertos\_final/freertos\_pico2/pico\_freertos/FreeRTOS-\/Kernel/portable/GCC/ARM\_CA53\_64\_BIT\_SRE Directory Reference}}
Directory dependency graph for ARM\+\_\+\+CA53\+\_\+64\+\_\+\+BIT\+\_\+\+SRE\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=244pt]{dir_0c08314dd05da2884bdbc2b2d7968d16_dep}
\end{center}
\end{figure}


\doxysubsection{Detailed Description}
\hypertarget{README.md_autotoc_md23}{}\doxysubsection{\texorpdfstring{ARM\+\_\+\+CA53\+\_\+64\+\_\+\+BIT\+\_\+\+SRE port}{ARM\+\_\+\+CA53\+\_\+64\+\_\+\+BIT\+\_\+\+SRE port}}\label{README.md_autotoc_md23}
Initial port to support Armv8-\/A architecture in Free\+RTOS kernel was written for Arm Cortex-\/\+A53 processor.


\begin{DoxyItemize}
\item ARM\+\_\+\+CA53\+\_\+64\+\_\+\+BIT\+\_\+\+SRE
\begin{DoxyItemize}
\item System Register interface to access Arm GIC registers
\end{DoxyItemize}
\end{DoxyItemize}

This port is generic and can be used as a starting point for other Armv8-\/A application processors. Therefore, the port {\ttfamily ARM\+\_\+\+AARCH64\+\_\+\+SRE} is renamed as {\ttfamily ARM\+\_\+\+AARCH64\+\_\+\+SRE}. The existing projects that use old port {\ttfamily ARM\+\_\+\+AARCH64\+\_\+\+SRE}, should migrate to renamed port {\ttfamily ARM\+\_\+\+AARCH64\+\_\+\+SRE}.

{\bfseries{NOTE}}

This port uses System Register interface to access Arm GIC registers. 