<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › ia64 › include › asm › kregs.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>kregs.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cp">#ifndef _ASM_IA64_KREGS_H</span>
<span class="cp">#define _ASM_IA64_KREGS_H</span>

<span class="cm">/*</span>
<span class="cm"> * Copyright (C) 2001-2002 Hewlett-Packard Co</span>
<span class="cm"> *	David Mosberger-Tang &lt;davidm@hpl.hp.com&gt;</span>
<span class="cm"> */</span>
<span class="cm">/*</span>
<span class="cm"> * This file defines the kernel register usage convention used by Linux/ia64.</span>
<span class="cm"> */</span>

<span class="cm">/*</span>
<span class="cm"> * Kernel registers:</span>
<span class="cm"> */</span>
<span class="cp">#define IA64_KR_IO_BASE		0	</span><span class="cm">/* ar.k0: legacy I/O base address */</span><span class="cp"></span>
<span class="cp">#define IA64_KR_TSSD		1	</span><span class="cm">/* ar.k1: IVE uses this as the TSSD */</span><span class="cp"></span>
<span class="cp">#define IA64_KR_PER_CPU_DATA	3	</span><span class="cm">/* ar.k3: physical per-CPU base */</span><span class="cp"></span>
<span class="cp">#define IA64_KR_CURRENT_STACK	4	</span><span class="cm">/* ar.k4: what&#39;s mapped in IA64_TR_CURRENT_STACK */</span><span class="cp"></span>
<span class="cp">#define IA64_KR_FPU_OWNER	5	</span><span class="cm">/* ar.k5: fpu-owner (UP only, at the moment) */</span><span class="cp"></span>
<span class="cp">#define IA64_KR_CURRENT		6	</span><span class="cm">/* ar.k6: &quot;current&quot; task pointer */</span><span class="cp"></span>
<span class="cp">#define IA64_KR_PT_BASE		7	</span><span class="cm">/* ar.k7: page table base address (physical) */</span><span class="cp"></span>

<span class="cp">#define _IA64_KR_PASTE(x,y)	x##y</span>
<span class="cp">#define _IA64_KR_PREFIX(n)	_IA64_KR_PASTE(ar.k, n)</span>
<span class="cp">#define IA64_KR(n)		_IA64_KR_PREFIX(IA64_KR_##n)</span>

<span class="cm">/*</span>
<span class="cm"> * Translation registers:</span>
<span class="cm"> */</span>
<span class="cp">#define IA64_TR_KERNEL		0	</span><span class="cm">/* itr0, dtr0: maps kernel image (code &amp; data) */</span><span class="cp"></span>
<span class="cp">#define IA64_TR_PALCODE		1	</span><span class="cm">/* itr1: maps PALcode as required by EFI */</span><span class="cp"></span>
<span class="cp">#define IA64_TR_CURRENT_STACK	1	</span><span class="cm">/* dtr1: maps kernel&#39;s memory- &amp; register-stacks */</span><span class="cp"></span>

<span class="cp">#define IA64_TR_ALLOC_BASE	2 	</span><span class="cm">/* itr&amp;dtr: Base of dynamic TR resource*/</span><span class="cp"></span>
<span class="cp">#define IA64_TR_ALLOC_MAX	64 	</span><span class="cm">/* Max number for dynamic use*/</span><span class="cp"></span>

<span class="cm">/* Processor status register bits: */</span>
<span class="cp">#define IA64_PSR_BE_BIT		1</span>
<span class="cp">#define IA64_PSR_UP_BIT		2</span>
<span class="cp">#define IA64_PSR_AC_BIT		3</span>
<span class="cp">#define IA64_PSR_MFL_BIT	4</span>
<span class="cp">#define IA64_PSR_MFH_BIT	5</span>
<span class="cp">#define IA64_PSR_IC_BIT		13</span>
<span class="cp">#define IA64_PSR_I_BIT		14</span>
<span class="cp">#define IA64_PSR_PK_BIT		15</span>
<span class="cp">#define IA64_PSR_DT_BIT		17</span>
<span class="cp">#define IA64_PSR_DFL_BIT	18</span>
<span class="cp">#define IA64_PSR_DFH_BIT	19</span>
<span class="cp">#define IA64_PSR_SP_BIT		20</span>
<span class="cp">#define IA64_PSR_PP_BIT		21</span>
<span class="cp">#define IA64_PSR_DI_BIT		22</span>
<span class="cp">#define IA64_PSR_SI_BIT		23</span>
<span class="cp">#define IA64_PSR_DB_BIT		24</span>
<span class="cp">#define IA64_PSR_LP_BIT		25</span>
<span class="cp">#define IA64_PSR_TB_BIT		26</span>
<span class="cp">#define IA64_PSR_RT_BIT		27</span>
<span class="cm">/* The following are not affected by save_flags()/restore_flags(): */</span>
<span class="cp">#define IA64_PSR_CPL0_BIT	32</span>
<span class="cp">#define IA64_PSR_CPL1_BIT	33</span>
<span class="cp">#define IA64_PSR_IS_BIT		34</span>
<span class="cp">#define IA64_PSR_MC_BIT		35</span>
<span class="cp">#define IA64_PSR_IT_BIT		36</span>
<span class="cp">#define IA64_PSR_ID_BIT		37</span>
<span class="cp">#define IA64_PSR_DA_BIT		38</span>
<span class="cp">#define IA64_PSR_DD_BIT		39</span>
<span class="cp">#define IA64_PSR_SS_BIT		40</span>
<span class="cp">#define IA64_PSR_RI_BIT		41</span>
<span class="cp">#define IA64_PSR_ED_BIT		43</span>
<span class="cp">#define IA64_PSR_BN_BIT		44</span>
<span class="cp">#define IA64_PSR_IA_BIT		45</span>

<span class="cm">/* A mask of PSR bits that we generally don&#39;t want to inherit across a clone2() or an</span>
<span class="cm">   execve().  Only list flags here that need to be cleared/set for BOTH clone2() and</span>
<span class="cm">   execve().  */</span>
<span class="cp">#define IA64_PSR_BITS_TO_CLEAR	(IA64_PSR_MFL | IA64_PSR_MFH | IA64_PSR_DB | IA64_PSR_LP | \</span>
<span class="cp">				 IA64_PSR_TB  | IA64_PSR_ID  | IA64_PSR_DA | IA64_PSR_DD | \</span>
<span class="cp">				 IA64_PSR_SS  | IA64_PSR_ED  | IA64_PSR_IA)</span>
<span class="cp">#define IA64_PSR_BITS_TO_SET	(IA64_PSR_DFH | IA64_PSR_SP)</span>

<span class="cp">#define IA64_PSR_BE	(__IA64_UL(1) &lt;&lt; IA64_PSR_BE_BIT)</span>
<span class="cp">#define IA64_PSR_UP	(__IA64_UL(1) &lt;&lt; IA64_PSR_UP_BIT)</span>
<span class="cp">#define IA64_PSR_AC	(__IA64_UL(1) &lt;&lt; IA64_PSR_AC_BIT)</span>
<span class="cp">#define IA64_PSR_MFL	(__IA64_UL(1) &lt;&lt; IA64_PSR_MFL_BIT)</span>
<span class="cp">#define IA64_PSR_MFH	(__IA64_UL(1) &lt;&lt; IA64_PSR_MFH_BIT)</span>
<span class="cp">#define IA64_PSR_IC	(__IA64_UL(1) &lt;&lt; IA64_PSR_IC_BIT)</span>
<span class="cp">#define IA64_PSR_I	(__IA64_UL(1) &lt;&lt; IA64_PSR_I_BIT)</span>
<span class="cp">#define IA64_PSR_PK	(__IA64_UL(1) &lt;&lt; IA64_PSR_PK_BIT)</span>
<span class="cp">#define IA64_PSR_DT	(__IA64_UL(1) &lt;&lt; IA64_PSR_DT_BIT)</span>
<span class="cp">#define IA64_PSR_DFL	(__IA64_UL(1) &lt;&lt; IA64_PSR_DFL_BIT)</span>
<span class="cp">#define IA64_PSR_DFH	(__IA64_UL(1) &lt;&lt; IA64_PSR_DFH_BIT)</span>
<span class="cp">#define IA64_PSR_SP	(__IA64_UL(1) &lt;&lt; IA64_PSR_SP_BIT)</span>
<span class="cp">#define IA64_PSR_PP	(__IA64_UL(1) &lt;&lt; IA64_PSR_PP_BIT)</span>
<span class="cp">#define IA64_PSR_DI	(__IA64_UL(1) &lt;&lt; IA64_PSR_DI_BIT)</span>
<span class="cp">#define IA64_PSR_SI	(__IA64_UL(1) &lt;&lt; IA64_PSR_SI_BIT)</span>
<span class="cp">#define IA64_PSR_DB	(__IA64_UL(1) &lt;&lt; IA64_PSR_DB_BIT)</span>
<span class="cp">#define IA64_PSR_LP	(__IA64_UL(1) &lt;&lt; IA64_PSR_LP_BIT)</span>
<span class="cp">#define IA64_PSR_TB	(__IA64_UL(1) &lt;&lt; IA64_PSR_TB_BIT)</span>
<span class="cp">#define IA64_PSR_RT	(__IA64_UL(1) &lt;&lt; IA64_PSR_RT_BIT)</span>
<span class="cm">/* The following are not affected by save_flags()/restore_flags(): */</span>
<span class="cp">#define IA64_PSR_CPL	(__IA64_UL(3) &lt;&lt; IA64_PSR_CPL0_BIT)</span>
<span class="cp">#define IA64_PSR_IS	(__IA64_UL(1) &lt;&lt; IA64_PSR_IS_BIT)</span>
<span class="cp">#define IA64_PSR_MC	(__IA64_UL(1) &lt;&lt; IA64_PSR_MC_BIT)</span>
<span class="cp">#define IA64_PSR_IT	(__IA64_UL(1) &lt;&lt; IA64_PSR_IT_BIT)</span>
<span class="cp">#define IA64_PSR_ID	(__IA64_UL(1) &lt;&lt; IA64_PSR_ID_BIT)</span>
<span class="cp">#define IA64_PSR_DA	(__IA64_UL(1) &lt;&lt; IA64_PSR_DA_BIT)</span>
<span class="cp">#define IA64_PSR_DD	(__IA64_UL(1) &lt;&lt; IA64_PSR_DD_BIT)</span>
<span class="cp">#define IA64_PSR_SS	(__IA64_UL(1) &lt;&lt; IA64_PSR_SS_BIT)</span>
<span class="cp">#define IA64_PSR_RI	(__IA64_UL(3) &lt;&lt; IA64_PSR_RI_BIT)</span>
<span class="cp">#define IA64_PSR_ED	(__IA64_UL(1) &lt;&lt; IA64_PSR_ED_BIT)</span>
<span class="cp">#define IA64_PSR_BN	(__IA64_UL(1) &lt;&lt; IA64_PSR_BN_BIT)</span>
<span class="cp">#define IA64_PSR_IA	(__IA64_UL(1) &lt;&lt; IA64_PSR_IA_BIT)</span>

<span class="cm">/* User mask bits: */</span>
<span class="cp">#define IA64_PSR_UM	(IA64_PSR_BE | IA64_PSR_UP | IA64_PSR_AC | IA64_PSR_MFL | IA64_PSR_MFH)</span>

<span class="cm">/* Default Control Register */</span>
<span class="cp">#define IA64_DCR_PP_BIT		 0	</span><span class="cm">/* privileged performance monitor default */</span><span class="cp"></span>
<span class="cp">#define IA64_DCR_BE_BIT		 1	</span><span class="cm">/* big-endian default */</span><span class="cp"></span>
<span class="cp">#define IA64_DCR_LC_BIT		 2	</span><span class="cm">/* ia32 lock-check enable */</span><span class="cp"></span>
<span class="cp">#define IA64_DCR_DM_BIT		 8	</span><span class="cm">/* defer TLB miss faults */</span><span class="cp"></span>
<span class="cp">#define IA64_DCR_DP_BIT		 9	</span><span class="cm">/* defer page-not-present faults */</span><span class="cp"></span>
<span class="cp">#define IA64_DCR_DK_BIT		10	</span><span class="cm">/* defer key miss faults */</span><span class="cp"></span>
<span class="cp">#define IA64_DCR_DX_BIT		11	</span><span class="cm">/* defer key permission faults */</span><span class="cp"></span>
<span class="cp">#define IA64_DCR_DR_BIT		12	</span><span class="cm">/* defer access right faults */</span><span class="cp"></span>
<span class="cp">#define IA64_DCR_DA_BIT		13	</span><span class="cm">/* defer access bit faults */</span><span class="cp"></span>
<span class="cp">#define IA64_DCR_DD_BIT		14	</span><span class="cm">/* defer debug faults */</span><span class="cp"></span>

<span class="cp">#define IA64_DCR_PP	(__IA64_UL(1) &lt;&lt; IA64_DCR_PP_BIT)</span>
<span class="cp">#define IA64_DCR_BE	(__IA64_UL(1) &lt;&lt; IA64_DCR_BE_BIT)</span>
<span class="cp">#define IA64_DCR_LC	(__IA64_UL(1) &lt;&lt; IA64_DCR_LC_BIT)</span>
<span class="cp">#define IA64_DCR_DM	(__IA64_UL(1) &lt;&lt; IA64_DCR_DM_BIT)</span>
<span class="cp">#define IA64_DCR_DP	(__IA64_UL(1) &lt;&lt; IA64_DCR_DP_BIT)</span>
<span class="cp">#define IA64_DCR_DK	(__IA64_UL(1) &lt;&lt; IA64_DCR_DK_BIT)</span>
<span class="cp">#define IA64_DCR_DX	(__IA64_UL(1) &lt;&lt; IA64_DCR_DX_BIT)</span>
<span class="cp">#define IA64_DCR_DR	(__IA64_UL(1) &lt;&lt; IA64_DCR_DR_BIT)</span>
<span class="cp">#define IA64_DCR_DA	(__IA64_UL(1) &lt;&lt; IA64_DCR_DA_BIT)</span>
<span class="cp">#define IA64_DCR_DD	(__IA64_UL(1) &lt;&lt; IA64_DCR_DD_BIT)</span>

<span class="cm">/* Interrupt Status Register */</span>
<span class="cp">#define IA64_ISR_X_BIT		32	</span><span class="cm">/* execute access */</span><span class="cp"></span>
<span class="cp">#define IA64_ISR_W_BIT		33	</span><span class="cm">/* write access */</span><span class="cp"></span>
<span class="cp">#define IA64_ISR_R_BIT		34	</span><span class="cm">/* read access */</span><span class="cp"></span>
<span class="cp">#define IA64_ISR_NA_BIT		35	</span><span class="cm">/* non-access */</span><span class="cp"></span>
<span class="cp">#define IA64_ISR_SP_BIT		36	</span><span class="cm">/* speculative load exception */</span><span class="cp"></span>
<span class="cp">#define IA64_ISR_RS_BIT		37	</span><span class="cm">/* mandatory register-stack exception */</span><span class="cp"></span>
<span class="cp">#define IA64_ISR_IR_BIT		38	</span><span class="cm">/* invalid register frame exception */</span><span class="cp"></span>
<span class="cp">#define IA64_ISR_CODE_MASK	0xf</span>

<span class="cp">#define IA64_ISR_X	(__IA64_UL(1) &lt;&lt; IA64_ISR_X_BIT)</span>
<span class="cp">#define IA64_ISR_W	(__IA64_UL(1) &lt;&lt; IA64_ISR_W_BIT)</span>
<span class="cp">#define IA64_ISR_R	(__IA64_UL(1) &lt;&lt; IA64_ISR_R_BIT)</span>
<span class="cp">#define IA64_ISR_NA	(__IA64_UL(1) &lt;&lt; IA64_ISR_NA_BIT)</span>
<span class="cp">#define IA64_ISR_SP	(__IA64_UL(1) &lt;&lt; IA64_ISR_SP_BIT)</span>
<span class="cp">#define IA64_ISR_RS	(__IA64_UL(1) &lt;&lt; IA64_ISR_RS_BIT)</span>
<span class="cp">#define IA64_ISR_IR	(__IA64_UL(1) &lt;&lt; IA64_ISR_IR_BIT)</span>

<span class="cm">/* ISR code field for non-access instructions */</span>
<span class="cp">#define IA64_ISR_CODE_TPA	0</span>
<span class="cp">#define IA64_ISR_CODE_FC	1</span>
<span class="cp">#define IA64_ISR_CODE_PROBE	2</span>
<span class="cp">#define IA64_ISR_CODE_TAK	3</span>
<span class="cp">#define IA64_ISR_CODE_LFETCH	4</span>
<span class="cp">#define IA64_ISR_CODE_PROBEF	5</span>

<span class="cp">#endif </span><span class="cm">/* _ASM_IA64_kREGS_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
