Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.42 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.42 secs
 
--> Reading design: CPU.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "CPU.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "CPU"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : CPU
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "shifter.v" in library work
Compiling verilog file "forwarder.v" in library work
Module <shifter> compiled
Compiling verilog file "decoder.v" in library work
Module <forwarder> compiled
Compiling verilog file "btb.v" in library work
Module <Decoder> compiled
Compiling verilog file "alu32.v" in library work
Module <cam> compiled
Compiling verilog file "stage4.v" in library work
Module <ALU32> compiled
Compiling verilog file "stage3.v" in library work
Module <stage4> compiled
Compiling verilog file "stage2.v" in library work
Module <stage3> compiled
Compiling verilog file "stage1.v" in library work
Module <stage2> compiled
Compiling verilog file "registerFile.v" in library work
Module <stage1> compiled
Compiling verilog file "CPU3.v" in library work
Module <RF> compiled
Module <CPU> compiled
No errors in compilation
Analysis of file <"CPU.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <CPU> in library <work>.

Analyzing hierarchy for module <stage1> in library <work>.

Analyzing hierarchy for module <stage2> in library <work>.

Analyzing hierarchy for module <RF> in library <work>.

Analyzing hierarchy for module <stage3> in library <work>.

Analyzing hierarchy for module <stage4> in library <work>.

Analyzing hierarchy for module <cam> in library <work> with parameters.
	ADDR_WIDTH = "00000000000000000000000000000011"
	LENGTH = "00000000000000000000000000001000"

Analyzing hierarchy for module <Decoder> in library <work>.

Analyzing hierarchy for module <ALU32> in library <work>.

Analyzing hierarchy for module <forwarder> in library <work>.

Analyzing hierarchy for module <shifter> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <CPU>.
Module <CPU> is correct for synthesis.
 
Analyzing module <stage1> in library <work>.
Module <stage1> is correct for synthesis.
 
Analyzing module <cam> in library <work>.
	ADDR_WIDTH = 32'sb00000000000000000000000000000011
	LENGTH = 32'sb00000000000000000000000000001000
INFO:Xst:2546 - "btb.v" line 30: reading initialization file "cam_key.txt".
INFO:Xst:2546 - "btb.v" line 31: reading initialization file "cam_val.txt".
WARNING:Xst:905 - "btb.v" line 36: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <is_valid>, <cam_key>, <cam_val>
Module <cam> is correct for synthesis.
 
Analyzing module <stage2> in library <work>.
Module <stage2> is correct for synthesis.
 
Analyzing module <Decoder> in library <work>.
Module <Decoder> is correct for synthesis.
 
Analyzing module <RF> in library <work>.
Module <RF> is correct for synthesis.
 
Analyzing module <stage3> in library <work>.
Module <stage3> is correct for synthesis.
 
Analyzing module <ALU32> in library <work>.
Module <ALU32> is correct for synthesis.
 
Analyzing module <forwarder> in library <work>.
Module <forwarder> is correct for synthesis.
 
Analyzing module <stage4> in library <work>.
Module <stage4> is correct for synthesis.
 
Analyzing module <shifter> in library <work>.
Module <shifter> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <i> in unit <cam> has a constant value of 1000 during circuit operation. The register is replaced by logic.

Synthesizing Unit <RF>.
    Related source file is "registerFile.v".
    Found 32-bit 32-to-1 multiplexer for signal <rv1>.
    Found 32-bit 32-to-1 multiplexer for signal <rv2>.
    Found 1024-bit register for signal <rf_mem>.
INFO:Xst:738 - HDL ADVISOR - 1024 flip-flops were inferred for signal <rf_mem>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred 1024 D-type flip-flop(s).
	inferred  64 Multiplexer(s).
Unit <RF> synthesized.


Synthesizing Unit <cam>.
    Related source file is "btb.v".
    Found 32-bit 1-of-9 priority encoder for signal <rvalue>.
    Found 256-bit register for signal <cam_key>.
    Found 256-bit register for signal <cam_val>.
    Found 32-bit comparator equal for signal <instr_found$cmp_eq0000> created at line 40.
    Found 32-bit comparator equal for signal <instr_found$cmp_eq0001> created at line 40.
    Found 32-bit comparator equal for signal <instr_found$cmp_eq0002> created at line 40.
    Found 32-bit comparator equal for signal <instr_found$cmp_eq0003> created at line 40.
    Found 32-bit comparator equal for signal <instr_found$cmp_eq0004> created at line 40.
    Found 32-bit comparator equal for signal <instr_found$cmp_eq0005> created at line 40.
    Found 32-bit comparator equal for signal <instr_found$cmp_eq0006> created at line 40.
    Found 32-bit comparator equal for signal <instr_found$cmp_eq0007> created at line 40.
    Found 32-bit comparator equal for signal <instr_found_w$cmp_eq0000> created at line 49.
    Found 32-bit comparator equal for signal <instr_found_w$cmp_eq0001> created at line 49.
    Found 32-bit comparator equal for signal <instr_found_w$cmp_eq0002> created at line 49.
    Found 32-bit comparator equal for signal <instr_found_w$cmp_eq0003> created at line 49.
    Found 32-bit comparator equal for signal <instr_found_w$cmp_eq0004> created at line 49.
    Found 32-bit comparator equal for signal <instr_found_w$cmp_eq0005> created at line 49.
    Found 32-bit comparator equal for signal <instr_found_w$cmp_eq0006> created at line 49.
    Found 32-bit comparator equal for signal <instr_found_w$cmp_eq0007> created at line 49.
    Found 8-bit register for signal <is_valid>.
    Found 3-bit up counter for signal <write_ptr>.
INFO:Xst:738 - HDL ADVISOR - 256 flip-flops were inferred for signal <cam_key>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
INFO:Xst:738 - HDL ADVISOR - 256 flip-flops were inferred for signal <cam_val>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred   1 Counter(s).
	inferred 520 D-type flip-flop(s).
	inferred  16 Comparator(s).
	inferred  32 Priority encoder(s).
Unit <cam> synthesized.


Synthesizing Unit <Decoder>.
    Related source file is "decoder.v".
    Found 16x6-bit ROM for signal <op$mux0000>.
    Summary:
	inferred   1 ROM(s).
Unit <Decoder> synthesized.


Synthesizing Unit <ALU32>.
    Related source file is "alu32.v".
    Found 32-bit addsub for signal <out$addsub0000>.
    Found 32-bit comparator equal for signal <out$cmp_eq0011> created at line 20.
    Found 32-bit comparator greatequal for signal <out$cmp_ge0000> created at line 22.
    Found 32-bit comparator greatequal for signal <out$cmp_ge0001> created at line 23.
    Found 32-bit comparator less for signal <out$cmp_lt0000> created at line 18.
    Found 32-bit comparator less for signal <out$cmp_lt0001> created at line 19.
    Found 32-bit comparator not equal for signal <out$cmp_ne0000> created at line 21.
    Found 32-bit shifter logical left for signal <out$shift0000> created at line 15.
    Found 32-bit shifter logical right for signal <out$shift0001> created at line 16.
    Found 32-bit shifter arithmetic right for signal <out$shift0002> created at line 17.
    Found 32-bit xor2 for signal <out$xor0000> created at line 14.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   6 Comparator(s).
	inferred   3 Combinational logic shifter(s).
Unit <ALU32> synthesized.


Synthesizing Unit <forwarder>.
    Related source file is "forwarder.v".
    Found 5-bit comparator equal for signal <rv1_sel$cmp_eq0000> created at line 12.
    Found 5-bit comparator equal for signal <rv1_sel$cmp_eq0001> created at line 15.
    Found 5-bit comparator equal for signal <rv2_sel$cmp_eq0000> created at line 22.
    Found 5-bit comparator equal for signal <rv2_sel$cmp_eq0001> created at line 24.
    Summary:
	inferred   4 Comparator(s).
Unit <forwarder> synthesized.


Synthesizing Unit <shifter>.
    Related source file is "shifter.v".
WARNING:Xst:647 - Input <daddr<31:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <shifter> synthesized.


Synthesizing Unit <stage1>.
    Related source file is "stage1.v".
    Found 32-bit register for signal <pc>.
    Found 32-bit adder for signal <address_predicted$addsub0000> created at line 29.
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <stage1> synthesized.


Synthesizing Unit <stage2>.
    Related source file is "stage2.v".
    Found 5-bit comparator equal for signal <COND_4$cmp_eq0001> created at line 41.
    Found 5-bit comparator equal for signal <COND_4$cmp_eq0002> created at line 41.
    Summary:
	inferred   2 Comparator(s).
Unit <stage2> synthesized.


Synthesizing Unit <stage3>.
    Related source file is "stage3.v".
    Found 32-bit 4-to-1 multiplexer for signal <frv2>.
    Found 32-bit 4-to-1 multiplexer for signal <branch_address>.
    Found 32-bit comparator not equal for signal <branch_taken$cmp_ne0001> created at line 88.
    Found 32-bit 4-to-1 multiplexer for signal <frv1>.
    Found 32-bit adder for signal <rwdata$add0000> created at line 69.
    Found 32-bit adder for signal <rwdata$add0001> created at line 70.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred  96 Multiplexer(s).
Unit <stage3> synthesized.


Synthesizing Unit <stage4>.
    Related source file is "stage4.v".
Unit <stage4> synthesized.


Synthesizing Unit <CPU>.
    Related source file is "CPU3.v".
    Found 96-bit register for signal <buf1>.
    Found 193-bit register for signal <buf2>.
    Found 110-bit register for signal <buf3>.
    Found 38-bit register for signal <buf4>.
    Summary:
	inferred 437 D-type flip-flop(s).
Unit <CPU> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x6-bit ROM                                          : 1
# Adders/Subtractors                                   : 4
 32-bit adder                                          : 3
 32-bit addsub                                         : 1
# Counters                                             : 1
 3-bit up counter                                      : 1
# Registers                                            : 61
 1-bit register                                        : 8
 110-bit register                                      : 1
 193-bit register                                      : 1
 32-bit register                                       : 49
 38-bit register                                       : 1
 96-bit register                                       : 1
# Comparators                                          : 29
 32-bit comparator equal                               : 17
 32-bit comparator greatequal                          : 2
 32-bit comparator less                                : 2
 32-bit comparator not equal                           : 2
 5-bit comparator equal                                : 6
# Multiplexers                                         : 5
 32-bit 32-to-1 multiplexer                            : 2
 32-bit 4-to-1 multiplexer                             : 3
# Logic shifters                                       : 3
 32-bit shifter arithmetic right                       : 1
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 1
# Priority Encoders                                    : 1
 32-bit 1-of-9 priority encoder                        : 1
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x6-bit ROM                                          : 1
# Adders/Subtractors                                   : 4
 32-bit adder                                          : 3
 32-bit addsub                                         : 1
# Counters                                             : 1
 3-bit up counter                                      : 1
# Registers                                            : 2013
 Flip-Flops                                            : 2013
# Comparators                                          : 29
 32-bit comparator equal                               : 17
 32-bit comparator greatequal                          : 2
 32-bit comparator less                                : 2
 32-bit comparator not equal                           : 2
 5-bit comparator equal                                : 6
# Multiplexers                                         : 67
 1-bit 32-to-1 multiplexer                             : 64
 32-bit 4-to-1 multiplexer                             : 3
# Logic shifters                                       : 3
 32-bit shifter arithmetic right                       : 1
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 1
# Priority Encoders                                    : 1
 32-bit 1-of-9 priority encoder                        : 1
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <CPU> ...

Optimizing unit <RF> ...

Optimizing unit <cam> ...

Optimizing unit <Decoder> ...

Optimizing unit <ALU32> ...

Optimizing unit <stage1> ...

Optimizing unit <stage2> ...

Optimizing unit <stage3> ...
WARNING:Xst:1710 - FF/Latch <buf2_5> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <buf2_6> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block CPU, actual ratio is 52.
FlipFlop buf3_1 has been replicated 2 time(s)
FlipFlop buf3_2 has been replicated 2 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 2018
 Flip-Flops                                            : 2018

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : CPU.ngr
Top Level Output File Name         : CPU
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 231

Cell Usage :
# BELS                             : 5229
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 29
#      LUT2                        : 225
#      LUT2_D                      : 4
#      LUT2_L                      : 5
#      LUT3                        : 1567
#      LUT3_D                      : 59
#      LUT3_L                      : 58
#      LUT4                        : 1239
#      LUT4_D                      : 64
#      LUT4_L                      : 153
#      MUXCY                       : 473
#      MUXF5                       : 776
#      MUXF6                       : 256
#      MUXF7                       : 128
#      MUXF8                       : 64
#      VCC                         : 1
#      XORCY                       : 125
# FlipFlops/Latches                : 2018
#      FD                          : 8
#      FDE                         : 1539
#      FDR                         : 356
#      FDRE                        : 96
#      FDRS                        : 19
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 230
#      IBUF                        : 66
#      OBUF                        : 164
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                     2544  out of   4656    54%  
 Number of Slice Flip Flops:           2018  out of   9312    21%  
 Number of 4 input LUTs:               3405  out of   9312    36%  
 Number of IOs:                         231
 Number of bonded IOBs:                 231  out of    232    99%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 2018  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 23.868ns (Maximum Frequency: 41.897MHz)
   Minimum input arrival time before clock: 12.684ns
   Maximum output required time after clock: 9.086ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 23.868ns (frequency: 41.897MHz)
  Total number of paths / destination ports: 524225281 / 3640
-------------------------------------------------------------------------
Delay:               23.868ns (Levels of Logic = 32)
  Source:            buf3_3 (FF)
  Destination:       I1/pc_24 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: buf3_3 to I1/pc_24
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             12   0.591   0.996  buf3_3 (buf3_3)
     LUT4_D:I2->O          1   0.704   0.499  I3/alu_f1/rv2_sel_and000067 (I3/alu_f1/rv2_sel_and000067)
     LUT3_D:I1->O          4   0.704   0.622  I3/alu_f1/rv2_sel_and000082_1 (I3/alu_f1/rv2_sel_and000082)
     LUT3_D:I2->LO         1   0.704   0.104  I3/Mmux_frv23_SW0 (N2102)
     LUT4:I3->O            3   0.704   0.566  I3/in2<0>1_F (N1522)
     LUT3:I2->O           16   0.704   1.038  I3/in2<0>11_1 (I3/in2<0>11)
     LUT4:I3->O            5   0.704   0.637  I3/a1/Sh10121 (I3/a1/N50)
     LUT4:I3->O            1   0.704   0.424  I3/a1/out<0>93 (I3/a1/out<0>93)
     LUT4:I3->O            1   0.704   0.424  I3/a1/out<0>124 (I3/a1/out<0>124)
     LUT4_L:I3->LO         1   0.704   0.104  I3/a1/out<0>163 (I3/a1/out<0>163)
     LUT4:I3->O           14   0.704   1.035  I3/a1/out<0>186 (I3/a1/out<0>186)
     LUT3:I2->O           10   0.704   0.917  I3/a1/out<0>326_1 (I3/a1/out<0>326)
     LUT3:I2->O            1   0.704   0.000  I3/Mmux_branch_address_310 (I3/Mmux_branch_address_310)
     MUXF5:I1->O          10   0.321   0.886  I3/Mmux_branch_address_2_f5_9 (wire3<112>)
     LUT4:I3->O            1   0.704   0.000  I3/Mcompar_branch_taken_cmp_ne0001_lut<0> (I3/Mcompar_branch_taken_cmp_ne0001_lut<0>)
     MUXCY:S->O            1   0.464   0.000  I3/Mcompar_branch_taken_cmp_ne0001_cy<0> (I3/Mcompar_branch_taken_cmp_ne0001_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  I3/Mcompar_branch_taken_cmp_ne0001_cy<1> (I3/Mcompar_branch_taken_cmp_ne0001_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  I3/Mcompar_branch_taken_cmp_ne0001_cy<2> (I3/Mcompar_branch_taken_cmp_ne0001_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  I3/Mcompar_branch_taken_cmp_ne0001_cy<3> (I3/Mcompar_branch_taken_cmp_ne0001_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  I3/Mcompar_branch_taken_cmp_ne0001_cy<4> (I3/Mcompar_branch_taken_cmp_ne0001_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  I3/Mcompar_branch_taken_cmp_ne0001_cy<5> (I3/Mcompar_branch_taken_cmp_ne0001_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  I3/Mcompar_branch_taken_cmp_ne0001_cy<6> (I3/Mcompar_branch_taken_cmp_ne0001_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  I3/Mcompar_branch_taken_cmp_ne0001_cy<7> (I3/Mcompar_branch_taken_cmp_ne0001_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  I3/Mcompar_branch_taken_cmp_ne0001_cy<8> (I3/Mcompar_branch_taken_cmp_ne0001_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  I3/Mcompar_branch_taken_cmp_ne0001_cy<9> (I3/Mcompar_branch_taken_cmp_ne0001_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  I3/Mcompar_branch_taken_cmp_ne0001_cy<10> (I3/Mcompar_branch_taken_cmp_ne0001_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  I3/Mcompar_branch_taken_cmp_ne0001_cy<11> (I3/Mcompar_branch_taken_cmp_ne0001_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  I3/Mcompar_branch_taken_cmp_ne0001_cy<12> (I3/Mcompar_branch_taken_cmp_ne0001_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  I3/Mcompar_branch_taken_cmp_ne0001_cy<13> (I3/Mcompar_branch_taken_cmp_ne0001_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  I3/Mcompar_branch_taken_cmp_ne0001_cy<14> (I3/Mcompar_branch_taken_cmp_ne0001_cy<14>)
     MUXCY:CI->O          13   0.459   1.018  I3/Mcompar_branch_taken_cmp_ne0001_cy<15> (I3/Mcompar_branch_taken_cmp_ne0001_cy<15>)
     LUT3:I2->O           16   0.704   1.034  I3/branch_taken1_1 (I3/branch_taken1)
     MUXF5:S->O            1   0.739   0.000  I1/pc_mux0000<0> (I1/pc_mux0000<0>)
     FDR:D                     0.308          I1/pc_0
    ----------------------------------------
    Total                     23.868ns (13.564ns logic, 10.304ns route)
                                       (56.8% logic, 43.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 21240 / 2144
-------------------------------------------------------------------------
Offset:              12.684ns (Levels of Logic = 35)
  Source:            idata<0> (PAD)
  Destination:       I1/pc_31 (FF)
  Destination Clock: clk rising

  Data Path: idata<0> to I1/pc_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.218   0.706  idata_0_IBUF (idata_0_IBUF)
     LUT4:I0->O            1   0.704   0.000  I1/imm<10>21 (I1/imm<10>2)
     MUXF5:I1->O          19   0.321   1.120  I1/imm<10>2_f5 (I1/N14)
     LUT4:I2->O            1   0.704   0.499  I1/imm<5>1 (I1/imm<5>)
     LUT2:I1->O            1   0.704   0.000  I1/Madd_address_predicted_addsub0000_lut<5> (I1/Madd_address_predicted_addsub0000_lut<5>)
     MUXCY:S->O            1   0.464   0.000  I1/Madd_address_predicted_addsub0000_cy<5> (I1/Madd_address_predicted_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  I1/Madd_address_predicted_addsub0000_cy<6> (I1/Madd_address_predicted_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  I1/Madd_address_predicted_addsub0000_cy<7> (I1/Madd_address_predicted_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  I1/Madd_address_predicted_addsub0000_cy<8> (I1/Madd_address_predicted_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  I1/Madd_address_predicted_addsub0000_cy<9> (I1/Madd_address_predicted_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  I1/Madd_address_predicted_addsub0000_cy<10> (I1/Madd_address_predicted_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  I1/Madd_address_predicted_addsub0000_cy<11> (I1/Madd_address_predicted_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  I1/Madd_address_predicted_addsub0000_cy<12> (I1/Madd_address_predicted_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  I1/Madd_address_predicted_addsub0000_cy<13> (I1/Madd_address_predicted_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  I1/Madd_address_predicted_addsub0000_cy<14> (I1/Madd_address_predicted_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  I1/Madd_address_predicted_addsub0000_cy<15> (I1/Madd_address_predicted_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  I1/Madd_address_predicted_addsub0000_cy<16> (I1/Madd_address_predicted_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  I1/Madd_address_predicted_addsub0000_cy<17> (I1/Madd_address_predicted_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  I1/Madd_address_predicted_addsub0000_cy<18> (I1/Madd_address_predicted_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  I1/Madd_address_predicted_addsub0000_cy<19> (I1/Madd_address_predicted_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  I1/Madd_address_predicted_addsub0000_cy<20> (I1/Madd_address_predicted_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  I1/Madd_address_predicted_addsub0000_cy<21> (I1/Madd_address_predicted_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  I1/Madd_address_predicted_addsub0000_cy<22> (I1/Madd_address_predicted_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  I1/Madd_address_predicted_addsub0000_cy<23> (I1/Madd_address_predicted_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  I1/Madd_address_predicted_addsub0000_cy<24> (I1/Madd_address_predicted_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  I1/Madd_address_predicted_addsub0000_cy<25> (I1/Madd_address_predicted_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  I1/Madd_address_predicted_addsub0000_cy<26> (I1/Madd_address_predicted_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  I1/Madd_address_predicted_addsub0000_cy<27> (I1/Madd_address_predicted_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  I1/Madd_address_predicted_addsub0000_cy<28> (I1/Madd_address_predicted_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  I1/Madd_address_predicted_addsub0000_cy<29> (I1/Madd_address_predicted_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  I1/Madd_address_predicted_addsub0000_cy<30> (I1/Madd_address_predicted_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.424  I1/Madd_address_predicted_addsub0000_xor<31> (I1/address_predicted_addsub0000<31>)
     LUT4:I3->O            2   0.704   0.526  I1/address_predicted<31>209 (wire1<95>)
     LUT3:I1->O            1   0.704   0.595  I1/pc_mux0000<31>_SW0 (N597)
     LUT3:I0->O            1   0.704   0.000  I1/pc_mux0000<31> (I1/pc_mux0000<31>)
     FDR:D                     0.308          I1/pc_31
    ----------------------------------------
    Total                     12.684ns (8.814ns logic, 3.870ns route)
                                       (69.5% logic, 30.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 416 / 164
-------------------------------------------------------------------------
Offset:              9.086ns (Levels of Logic = 4)
  Source:            buf3_72 (FF)
  Destination:       dwdata<31> (PAD)
  Source Clock:      clk rising

  Data Path: buf3_72 to dwdata<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             19   0.591   1.260  buf3_72 (buf3_72)
     LUT4:I0->O            8   0.704   0.836  I4/s1/dwdata_31_cmp_eq00031 (I4/s1/dwdata_31_cmp_eq0003)
     LUT4:I1->O            1   0.704   0.595  I4/s1/dwdata_31_mux0000_SW0 (N01)
     LUT3:I0->O            1   0.704   0.420  I4/s1/dwdata_31_mux0000 (dwdata_31_OBUF)
     OBUF:I->O                 3.272          dwdata_31_OBUF (dwdata<31>)
    ----------------------------------------
    Total                      9.086ns (5.975ns logic, 3.111ns route)
                                       (65.8% logic, 34.2% route)

=========================================================================


Total REAL time to Xst completion: 56.00 secs
Total CPU time to Xst completion: 56.41 secs
 
--> 

Total memory usage is 4649460 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    4 (   0 filtered)
Number of infos    :    7 (   0 filtered)

