# Thu Dec 14 08:39:53 2023


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: C:\lscc\diamond\3.11_x64\synpbase
OS: Windows 6.2

Hostname: PAPRATT

Implementation : impl1
Synopsys Lattice Technology Mapper, Version maplat2018q2p1, Build 055R, Built Apr  3 2019 09:51:54


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF284 |Setting synthesis effort to medium for the design
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 112MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 114MB)

@N: MF284 |Setting synthesis effort to medium for the design


Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     2.38ns		   9 /        32

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  

Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 141MB)

Writing Analyst data base C:\DL-labosi\lab4\impl1\synwork\lab4_impl1_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)

Writing EDIF Netlist and constraint files
@N: FX1056 |Writing EDF file: C:\DL-labosi\lab4\impl1\lab4_impl1.edi
N-2018.03L-SP1-1
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 143MB peak: 145MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 144MB peak: 145MB)

@W: MT420 |Found inferred clock count|clk_25m with period 5.00ns. Please declare a user-defined clock on port clk_25m.


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Dec 14 08:39:55 2023
#


Top view:               count
Requested Frequency:    200.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 1.526

                   Requested     Estimated     Requested     Estimated               Clock        Clock              
Starting Clock     Frequency     Frequency     Period        Period        Slack     Type         Group              
---------------------------------------------------------------------------------------------------------------------
count|clk_25m      200.0 MHz     287.9 MHz     5.000         3.474         1.526     inferred     Inferred_clkgroup_0
=====================================================================================================================





Clock Relationships
*******************

Clocks                        |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------
Starting       Ending         |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------
count|clk_25m  count|clk_25m  |  5.000       1.526  |  No paths    -      |  No paths    -      |  No paths    -    
====================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: count|clk_25m
====================================



Starting Points with Worst Slack
********************************

             Starting                                       Arrival          
Instance     Reference         Type        Pin     Net      Time        Slack
             Clock                                                           
-----------------------------------------------------------------------------
R[0]         count|clk_25m     FD1S3AX     Q       r        0.907       1.526
R[1]         count|clk_25m     FD1S3AX     Q       R[1]     0.853       1.641
R[2]         count|clk_25m     FD1S3AX     Q       R[2]     0.853       1.641
R[3]         count|clk_25m     FD1S3AX     Q       R[3]     0.853       1.702
R[4]         count|clk_25m     FD1S3AX     Q       R[4]     0.853       1.702
R[5]         count|clk_25m     FD1S3AX     Q       R[5]     0.853       1.764
R[6]         count|clk_25m     FD1S3AX     Q       R[6]     0.853       1.764
R[7]         count|clk_25m     FD1S3AX     Q       R[7]     0.853       1.825
R[8]         count|clk_25m     FD1S3AX     Q       R[8]     0.853       1.825
R[9]         count|clk_25m     FD1S3AX     Q       R[9]     0.853       1.885
=============================================================================


Ending Points with Worst Slack
******************************

             Starting                                        Required          
Instance     Reference         Type        Pin     Net       Time         Slack
             Clock                                                             
-------------------------------------------------------------------------------
R[31]        count|clk_25m     FD1S3AX     D       r[31]     4.946        1.526
R[29]        count|clk_25m     FD1S3AX     D       r[29]     4.946        1.587
R[30]        count|clk_25m     FD1S3AX     D       r[30]     4.946        1.587
R[27]        count|clk_25m     FD1S3AX     D       r[27]     4.946        1.649
R[28]        count|clk_25m     FD1S3AX     D       r[28]     4.946        1.649
R[25]        count|clk_25m     FD1S3AX     D       r[25]     4.946        1.710
R[26]        count|clk_25m     FD1S3AX     D       r[26]     4.946        1.710
R[23]        count|clk_25m     FD1S3AX     D       r[23]     4.946        1.770
R[24]        count|clk_25m     FD1S3AX     D       r[24]     4.946        1.770
R[21]        count|clk_25m     FD1S3AX     D       r[21]     4.946        1.831
===============================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.946

    - Propagation time:                      3.420
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     1.526

    Number of logic level(s):                17
    Starting point:                          R[0] / Q
    Ending point:                            R[31] / D
    The start point is clocked by            count|clk_25m [rising] on pin CK
    The end   point is clocked by            count|clk_25m [rising] on pin CK

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
R[0]               FD1S3AX     Q        Out     0.907     0.907       -         
r                  Net         -        -       -         -           2         
r_cry_0_0          CCU2C       A1       In      0.000     0.907       -         
r_cry_0_0          CCU2C       COUT     Out     0.900     1.807       -         
r_cry_0            Net         -        -       -         -           1         
r_cry_1_0          CCU2C       CIN      In      0.000     1.807       -         
r_cry_1_0          CCU2C       COUT     Out     0.061     1.868       -         
r_cry_2            Net         -        -       -         -           1         
r_cry_3_0          CCU2C       CIN      In      0.000     1.868       -         
r_cry_3_0          CCU2C       COUT     Out     0.061     1.929       -         
r_cry_4            Net         -        -       -         -           1         
r_cry_5_0          CCU2C       CIN      In      0.000     1.929       -         
r_cry_5_0          CCU2C       COUT     Out     0.061     1.990       -         
r_cry_6            Net         -        -       -         -           1         
r_cry_7_0          CCU2C       CIN      In      0.000     1.990       -         
r_cry_7_0          CCU2C       COUT     Out     0.061     2.051       -         
r_cry_8            Net         -        -       -         -           1         
r_cry_9_0          CCU2C       CIN      In      0.000     2.051       -         
r_cry_9_0          CCU2C       COUT     Out     0.061     2.112       -         
r_cry_10           Net         -        -       -         -           1         
r_cry_11_0         CCU2C       CIN      In      0.000     2.112       -         
r_cry_11_0         CCU2C       COUT     Out     0.061     2.173       -         
r_cry_12           Net         -        -       -         -           1         
r_cry_13_0         CCU2C       CIN      In      0.000     2.173       -         
r_cry_13_0         CCU2C       COUT     Out     0.061     2.234       -         
r_cry_14           Net         -        -       -         -           1         
r_cry_15_0         CCU2C       CIN      In      0.000     2.234       -         
r_cry_15_0         CCU2C       COUT     Out     0.061     2.295       -         
r_cry_16           Net         -        -       -         -           1         
r_cry_17_0         CCU2C       CIN      In      0.000     2.295       -         
r_cry_17_0         CCU2C       COUT     Out     0.061     2.356       -         
r_cry_18           Net         -        -       -         -           1         
r_cry_19_0         CCU2C       CIN      In      0.000     2.356       -         
r_cry_19_0         CCU2C       COUT     Out     0.061     2.417       -         
r_cry_20           Net         -        -       -         -           1         
r_cry_21_0         CCU2C       CIN      In      0.000     2.417       -         
r_cry_21_0         CCU2C       COUT     Out     0.061     2.478       -         
r_cry_22           Net         -        -       -         -           1         
r_cry_23_0         CCU2C       CIN      In      0.000     2.478       -         
r_cry_23_0         CCU2C       COUT     Out     0.061     2.539       -         
r_cry_24           Net         -        -       -         -           1         
r_cry_25_0         CCU2C       CIN      In      0.000     2.539       -         
r_cry_25_0         CCU2C       COUT     Out     0.061     2.600       -         
r_cry_26           Net         -        -       -         -           1         
r_cry_27_0         CCU2C       CIN      In      0.000     2.600       -         
r_cry_27_0         CCU2C       COUT     Out     0.061     2.661       -         
r_cry_28           Net         -        -       -         -           1         
r_cry_29_0         CCU2C       CIN      In      0.000     2.661       -         
r_cry_29_0         CCU2C       COUT     Out     0.061     2.722       -         
r_cry_30           Net         -        -       -         -           1         
r_s_31_0           CCU2C       CIN      In      0.000     2.722       -         
r_s_31_0           CCU2C       S0       Out     0.698     3.420       -         
r[31]              Net         -        -       -         -           1         
R[31]              FD1S3AX     D        In      0.000     3.420       -         
================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 145MB peak: 145MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 145MB peak: 145MB)

---------------------------------------
Resource Usage Report
Part: lfe5u_12f-6

Register bits: 32 of 12096 (0%)
PIC Latch:       0
I/O cells:       14


Details:
CCU2C:          17
FD1S3AX:        32
GSR:            1
IB:             6
OB:             8
ORCALUT4:       9
PUR:            1
VHI:            1
VLO:            1
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 31MB peak: 145MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Dec 14 08:39:55 2023

###########################################################]
