\t (00:00:00) allegro 16.6 P004 (v16-6-112G) Windows 32
\t (00:00:00)     Journal start - Tue Sep 02 16:57:09 2014
\t (00:00:00)         Host=SHANG-X201 User=shang Pid=1620 CPUs=4
\t (00:00:00) 
\t (00:00:02) Opening existing design...
\d (00:00:02) Database opened: D:/Dropbox/Design/allegroProject/designOnGIt/modificationForLC4500/standard/allegro/STANDARD.brd
\t (00:00:02) Grids are drawn 0.1016, 0.1016 apart for enhanced viewability.
\i (00:00:02) trapsize 357
\i (00:00:02) trapsize 351
\i (00:00:02) trapsize 358
\i (00:00:02) trapsize 367
\i (00:00:02) trapsize 367
\i (00:00:03) generaledit 
\i (00:00:04) zoom out 1 
\i (00:00:04) setwindow pcb
\i (00:00:04) zoom out -68.7074 2.2713
\i (00:00:04) trapsize 733
\i (00:00:04) zoom out 1 
\i (00:00:04) setwindow pcb
\i (00:00:04) zoom out -68.7074 2.2714
\t (00:00:04) Grids are drawn 0.4064, 0.4064 apart for enhanced viewability.
\i (00:00:04) trapsize 1467
\i (00:00:05) drc update 
\t (00:00:05) Performing DRC...
\t (00:00:05) Multithreaded DRC update (4 threads).
\t (00:00:06) No DRC errors detected.
\i (00:00:06) generaledit 
\i (00:00:07) reports 
\i (00:00:11) reports "Design Rules Check (DRC) Report"
\i (00:04:00) generaledit 
\i (00:04:01) exit 
\e (00:04:01) Do you want to save the changes you made to STANDARD.brd?
\i (00:04:02) fillin no 
\i (00:04:02) setwindow text
\i (00:04:02) close 
\t (00:04:02)     Journal end - Tue Sep 02 17:01:11 2014
