library IEEE;
use IEEE.STD_LOGIC_1164.all;

entity Mux2_1 is
	port(in0 : in std_logic_vector(1 downto 0);
		out0 : in std_logic);
end Mux2_1;

architecture Behavorial of Mux2_1 is
	begin