
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000360                       # Number of seconds simulated
sim_ticks                                   359918000                       # Number of ticks simulated
final_tick                               2267537399000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              190355952                       # Simulator instruction rate (inst/s)
host_op_rate                                190350333                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              367995328                       # Simulator tick rate (ticks/s)
host_mem_usage                                 834972                       # Number of bytes of host memory used
host_seconds                                     0.98                       # Real time elapsed on the host
sim_insts                                   186167284                       # Number of instructions simulated
sim_ops                                     186167284                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.bytes_read::switch_cpus04.inst       109440                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus04.data        86656                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus05.inst        34176                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus05.data        10432                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus06.inst       106880                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus06.data       393664                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total            741248                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus04.inst       109440                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus05.inst        34176                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus06.inst       106880                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total       250496                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::writebacks       170432                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total         170432                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::switch_cpus04.inst         1710                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus04.data         1354                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus05.inst          534                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus05.data          163                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus06.inst         1670                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus06.data         6151                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total              11582                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::writebacks         2663                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total              2663                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::switch_cpus04.inst    304069260                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus04.data    240765952                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus05.inst     94954962                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus05.data     28984380                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus06.inst    296956529                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus06.data   1093760245                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total           2059491329                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus04.inst    304069260                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus05.inst     94954962                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus06.inst    296956529                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total       695980751                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::writebacks      473530082                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total           473530082                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::writebacks      473530082                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus04.inst    304069260                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus04.data    240765952                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus05.inst     94954962                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus05.data     28984380                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus06.inst    296956529                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus06.data   1093760245                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total          2533021410                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                            0                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                          nan                       # Average gap between requests
system.mem_ctrls0.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.bytes_read::switch_cpus04.inst        14272                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus04.data       119488                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus05.inst          704                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus05.data        69440                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus06.inst          960                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus06.data       199680                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus15.data           64                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total            404608                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus04.inst        14272                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus05.inst          704                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus06.inst          960                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total        15936                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::writebacks       401728                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total         401728                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::switch_cpus04.inst          223                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus04.data         1867                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus05.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus05.data         1085                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus06.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus06.data         3120                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus15.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total               6322                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::writebacks         6277                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total              6277                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::switch_cpus04.inst     39653477                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus04.data    331986730                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus05.inst      1956001                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus05.data    192932835                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus06.inst      2667274                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus06.data    554793036                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus15.data       177818                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total           1124167171                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus04.inst     39653477                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus05.inst      1956001                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus06.inst      2667274                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total        44276752                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::writebacks     1116165349                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total          1116165349                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::writebacks     1116165349                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus04.inst     39653477                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus04.data    331986730                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus05.inst      1956001                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus05.data    192932835                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus06.inst      2667274                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus06.data    554793036                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus15.data       177818                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total          2240332520                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                            0                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                          nan                       # Average gap between requests
system.mem_ctrls1.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.data_hits                          0                       # DTB hits
system.cpu00.dtb.data_misses                        0                       # DTB misses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_accesses                      0                       # DTB accesses
system.cpu00.itb.fetch_hits                         0                       # ITB hits
system.cpu00.itb.fetch_misses                       0                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses                     0                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.numCycles                              0                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu00.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu00.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu00.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu00.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_ticks::0              362811000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::total          362975500                       # number of cycles we spent at this ipl
system.cpu00.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu00.kern.callpal::total                    1                       # number of callpals executed
system.cpu00.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu00.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu00.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu00.kern.mode_good::kernel                 0                      
system.cpu00.kern.mode_good::user                   0                      
system.cpu00.kern.mode_good::idle                   0                      
system.cpu00.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu00.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu00.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu00.committedInsts                         0                       # Number of instructions committed
system.cpu00.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu00.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu00.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu00.num_func_calls                         0                       # number of times a function call or return occured
system.cpu00.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu00.num_int_insts                          0                       # number of integer instructions
system.cpu00.num_fp_insts                           0                       # number of float instructions
system.cpu00.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu00.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu00.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu00.num_mem_refs                           0                       # number of memory refs
system.cpu00.num_load_insts                         0                       # Number of load instructions
system.cpu00.num_store_insts                        0                       # Number of store instructions
system.cpu00.num_idle_cycles                        0                       # Number of idle cycles
system.cpu00.num_busy_cycles                        0                       # Number of busy cycles
system.cpu00.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu00.idle_fraction                          1                       # Percentage of idle cycles
system.cpu00.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu00.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu00.op_class::IntMult                      0                       # Class of executed instruction
system.cpu00.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu00.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu00.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu00.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu00.op_class::MemRead                      0                       # Class of executed instruction
system.cpu00.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu00.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu00.op_class::total                        0                       # Class of executed instruction
system.cpu00.dcache.tags.replacements               2                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         436.855710                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs                 1                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs               2                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs            0.500000                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data   436.280511                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_blocks::switch_cpus00.data     0.575199                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.852110                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::switch_cpus00.data     0.001123                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.853234                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024          436                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::3          402                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::4           11                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024     0.851562                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::switch_cpus00.data           75                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::switch_cpus00.data           54                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::switch_cpus00.data            3                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::switch_cpus00.data            2                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::switch_cpus00.data          129                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::switch_cpus00.data          129                       # number of overall hits
system.cpu00.dcache.overall_hits::total           129                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::switch_cpus00.data            3                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu00.dcache.LoadLockedReq_misses::switch_cpus00.data            1                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::switch_cpus00.data            2                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::switch_cpus00.data            3                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::switch_cpus00.data            3                       # number of overall misses
system.cpu00.dcache.overall_misses::total            3                       # number of overall misses
system.cpu00.dcache.ReadReq_accesses::switch_cpus00.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::switch_cpus00.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::switch_cpus00.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::switch_cpus00.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::switch_cpus00.data          132                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::switch_cpus00.data          132                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::switch_cpus00.data     0.038462                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::switch_cpus00.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::switch_cpus00.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::switch_cpus00.data     0.022727                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::switch_cpus00.data     0.022727                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu00.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements               0                       # number of replacements
system.cpu00.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst          512                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst            1                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::2           35                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3          476                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::switch_cpus00.inst          370                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu00.icache.demand_hits::switch_cpus00.inst          370                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::switch_cpus00.inst          370                       # number of overall hits
system.cpu00.icache.overall_hits::total           370                       # number of overall hits
system.cpu00.icache.ReadReq_accesses::switch_cpus00.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::switch_cpus00.inst          370                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::switch_cpus00.inst          370                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu00.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.data_hits                          0                       # DTB hits
system.cpu01.dtb.data_misses                        0                       # DTB misses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_accesses                      0                       # DTB accesses
system.cpu01.itb.fetch_hits                         0                       # ITB hits
system.cpu01.itb.fetch_misses                       0                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses                     0                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                              0                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu01.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu01.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu01.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu01.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_ticks::0              362811000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::total          362975500                       # number of cycles we spent at this ipl
system.cpu01.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu01.kern.callpal::total                    1                       # number of callpals executed
system.cpu01.kern.mode_switch::kernel               0                       # number of protection mode switches
system.cpu01.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu01.kern.mode_switch::idle                 1                       # number of protection mode switches
system.cpu01.kern.mode_good::kernel                 0                      
system.cpu01.kern.mode_good::user                   0                      
system.cpu01.kern.mode_good::idle                   0                      
system.cpu01.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::idle            0                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu01.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu01.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu01.committedInsts                         0                       # Number of instructions committed
system.cpu01.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu01.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu01.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu01.num_func_calls                         0                       # number of times a function call or return occured
system.cpu01.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu01.num_int_insts                          0                       # number of integer instructions
system.cpu01.num_fp_insts                           0                       # number of float instructions
system.cpu01.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu01.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu01.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_mem_refs                           0                       # number of memory refs
system.cpu01.num_load_insts                         0                       # Number of load instructions
system.cpu01.num_store_insts                        0                       # Number of store instructions
system.cpu01.num_idle_cycles                        0                       # Number of idle cycles
system.cpu01.num_busy_cycles                        0                       # Number of busy cycles
system.cpu01.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu01.idle_fraction                          1                       # Percentage of idle cycles
system.cpu01.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu01.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu01.op_class::IntMult                      0                       # Class of executed instruction
system.cpu01.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu01.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu01.op_class::MemRead                      0                       # Class of executed instruction
system.cpu01.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu01.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu01.op_class::total                        0                       # Class of executed instruction
system.cpu01.dcache.tags.replacements               1                       # number of replacements
system.cpu01.dcache.tags.tagsinuse         312.428074                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs                 1                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs                   1                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data   311.853229                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_blocks::switch_cpus01.data     0.574845                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.609088                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::switch_cpus01.data     0.001123                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.610211                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024          312                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::4          290                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.609375                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::switch_cpus01.data           75                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::switch_cpus01.data           54                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::switch_cpus01.data            3                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::switch_cpus01.data            2                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::switch_cpus01.data          129                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::switch_cpus01.data          129                       # number of overall hits
system.cpu01.dcache.overall_hits::total           129                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::switch_cpus01.data            3                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu01.dcache.LoadLockedReq_misses::switch_cpus01.data            1                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::switch_cpus01.data            2                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::switch_cpus01.data            3                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::switch_cpus01.data            3                       # number of overall misses
system.cpu01.dcache.overall_misses::total            3                       # number of overall misses
system.cpu01.dcache.ReadReq_accesses::switch_cpus01.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::switch_cpus01.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::switch_cpus01.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::switch_cpus01.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::switch_cpus01.data          132                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::switch_cpus01.data          132                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::switch_cpus01.data     0.038462                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::switch_cpus01.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::switch_cpus01.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::switch_cpus01.data     0.022727                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::switch_cpus01.data     0.022727                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu01.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements               0                       # number of replacements
system.cpu01.icache.tags.tagsinuse                497                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst          497                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.970703                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.970703                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          497                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::4          476                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.970703                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::switch_cpus01.inst          370                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu01.icache.demand_hits::switch_cpus01.inst          370                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::switch_cpus01.inst          370                       # number of overall hits
system.cpu01.icache.overall_hits::total           370                       # number of overall hits
system.cpu01.icache.ReadReq_accesses::switch_cpus01.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::switch_cpus01.inst          370                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::switch_cpus01.inst          370                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.data_hits                          0                       # DTB hits
system.cpu02.dtb.data_misses                        0                       # DTB misses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_accesses                      0                       # DTB accesses
system.cpu02.itb.fetch_hits                         0                       # ITB hits
system.cpu02.itb.fetch_misses                       0                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses                     0                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                              0                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu02.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu02.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu02.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu02.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_ticks::0              362811000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::total          362975500                       # number of cycles we spent at this ipl
system.cpu02.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu02.kern.callpal::total                    1                       # number of callpals executed
system.cpu02.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu02.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu02.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu02.kern.mode_good::kernel                 0                      
system.cpu02.kern.mode_good::user                   0                      
system.cpu02.kern.mode_good::idle                   0                      
system.cpu02.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu02.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu02.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu02.committedInsts                         0                       # Number of instructions committed
system.cpu02.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu02.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu02.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu02.num_func_calls                         0                       # number of times a function call or return occured
system.cpu02.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu02.num_int_insts                          0                       # number of integer instructions
system.cpu02.num_fp_insts                           0                       # number of float instructions
system.cpu02.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu02.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu02.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_mem_refs                           0                       # number of memory refs
system.cpu02.num_load_insts                         0                       # Number of load instructions
system.cpu02.num_store_insts                        0                       # Number of store instructions
system.cpu02.num_idle_cycles                        0                       # Number of idle cycles
system.cpu02.num_busy_cycles                        0                       # Number of busy cycles
system.cpu02.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu02.idle_fraction                          1                       # Percentage of idle cycles
system.cpu02.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu02.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu02.op_class::IntMult                      0                       # Class of executed instruction
system.cpu02.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu02.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu02.op_class::MemRead                      0                       # Class of executed instruction
system.cpu02.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu02.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu02.op_class::total                        0                       # Class of executed instruction
system.cpu02.dcache.tags.replacements               1                       # number of replacements
system.cpu02.dcache.tags.tagsinuse         233.521299                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs                 7                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs                   7                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data   232.946808                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_blocks::switch_cpus02.data     0.574491                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.454974                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::switch_cpus02.data     0.001122                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.456096                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024          151                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2          151                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.294922                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::switch_cpus02.data           75                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::switch_cpus02.data           54                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::switch_cpus02.data            3                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::switch_cpus02.data            2                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::switch_cpus02.data          129                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::switch_cpus02.data          129                       # number of overall hits
system.cpu02.dcache.overall_hits::total           129                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::switch_cpus02.data            3                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu02.dcache.LoadLockedReq_misses::switch_cpus02.data            1                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::switch_cpus02.data            2                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::switch_cpus02.data            3                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::switch_cpus02.data            3                       # number of overall misses
system.cpu02.dcache.overall_misses::total            3                       # number of overall misses
system.cpu02.dcache.ReadReq_accesses::switch_cpus02.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::switch_cpus02.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::switch_cpus02.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::switch_cpus02.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::switch_cpus02.data          132                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::switch_cpus02.data          132                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::switch_cpus02.data     0.038462                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::switch_cpus02.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::switch_cpus02.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::switch_cpus02.data     0.022727                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::switch_cpus02.data     0.022727                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu02.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu02.dcache.writebacks::total               1                       # number of writebacks
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements               0                       # number of replacements
system.cpu02.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::cpu02.inst          512                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::cpu02.inst            1                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::switch_cpus02.inst          370                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu02.icache.demand_hits::switch_cpus02.inst          370                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::switch_cpus02.inst          370                       # number of overall hits
system.cpu02.icache.overall_hits::total           370                       # number of overall hits
system.cpu02.icache.ReadReq_accesses::switch_cpus02.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::switch_cpus02.inst          370                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::switch_cpus02.inst          370                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.data_hits                          0                       # DTB hits
system.cpu03.dtb.data_misses                        0                       # DTB misses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_accesses                      0                       # DTB accesses
system.cpu03.itb.fetch_hits                         0                       # ITB hits
system.cpu03.itb.fetch_misses                       0                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses                     0                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                              0                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu03.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu03.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu03.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu03.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_ticks::0              362757000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::total          362921500                       # number of cycles we spent at this ipl
system.cpu03.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu03.kern.callpal::total                    1                       # number of callpals executed
system.cpu03.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu03.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu03.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu03.kern.mode_good::kernel                 0                      
system.cpu03.kern.mode_good::user                   0                      
system.cpu03.kern.mode_good::idle                   0                      
system.cpu03.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu03.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu03.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu03.committedInsts                         0                       # Number of instructions committed
system.cpu03.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu03.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu03.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu03.num_func_calls                         0                       # number of times a function call or return occured
system.cpu03.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu03.num_int_insts                          0                       # number of integer instructions
system.cpu03.num_fp_insts                           0                       # number of float instructions
system.cpu03.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu03.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu03.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_mem_refs                           0                       # number of memory refs
system.cpu03.num_load_insts                         0                       # Number of load instructions
system.cpu03.num_store_insts                        0                       # Number of store instructions
system.cpu03.num_idle_cycles                        0                       # Number of idle cycles
system.cpu03.num_busy_cycles                        0                       # Number of busy cycles
system.cpu03.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu03.idle_fraction                          1                       # Percentage of idle cycles
system.cpu03.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu03.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu03.op_class::IntMult                      0                       # Class of executed instruction
system.cpu03.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu03.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu03.op_class::MemRead                      0                       # Class of executed instruction
system.cpu03.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu03.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu03.op_class::total                        0                       # Class of executed instruction
system.cpu03.dcache.tags.replacements               2                       # number of replacements
system.cpu03.dcache.tags.tagsinuse         451.730575                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs                14                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs               2                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs                   7                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data   451.156438                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_blocks::switch_cpus03.data     0.574136                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.881165                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::switch_cpus03.data     0.001121                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.882286                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024          448                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2          441                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::switch_cpus03.data           75                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::switch_cpus03.data           54                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::switch_cpus03.data            3                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::switch_cpus03.data            2                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::switch_cpus03.data          129                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::switch_cpus03.data          129                       # number of overall hits
system.cpu03.dcache.overall_hits::total           129                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::switch_cpus03.data            3                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu03.dcache.LoadLockedReq_misses::switch_cpus03.data            1                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::switch_cpus03.data            2                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::switch_cpus03.data            3                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::switch_cpus03.data            3                       # number of overall misses
system.cpu03.dcache.overall_misses::total            3                       # number of overall misses
system.cpu03.dcache.ReadReq_accesses::switch_cpus03.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::switch_cpus03.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::switch_cpus03.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::switch_cpus03.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::switch_cpus03.data          132                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::switch_cpus03.data          132                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::switch_cpus03.data     0.038462                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::switch_cpus03.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::switch_cpus03.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::switch_cpus03.data     0.022727                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::switch_cpus03.data     0.022727                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu03.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu03.dcache.writebacks::total               1                       # number of writebacks
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements               0                       # number of replacements
system.cpu03.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst          512                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst            1                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::2          399                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::3          103                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::switch_cpus03.inst          370                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu03.icache.demand_hits::switch_cpus03.inst          370                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::switch_cpus03.inst          370                       # number of overall hits
system.cpu03.icache.overall_hits::total           370                       # number of overall hits
system.cpu03.icache.ReadReq_accesses::switch_cpus03.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::switch_cpus03.inst          370                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::switch_cpus03.inst          370                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.data_hits                          0                       # DTB hits
system.cpu04.dtb.data_misses                        0                       # DTB misses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_accesses                      0                       # DTB accesses
system.cpu04.itb.fetch_hits                         0                       # ITB hits
system.cpu04.itb.fetch_misses                       0                       # ITB misses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_accesses                     0                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                              0                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu04.kern.inst.quiesce                      2                       # number of quiesce instructions executed
system.cpu04.kern.inst.hwrei                      570                       # number of hwrei instructions executed
system.cpu04.kern.ipl_count::0                    162     47.65%     47.65% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::30                     1      0.29%     47.94% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::31                   177     52.06%    100.00% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::total                340                       # number of times we switched to this ipl
system.cpu04.kern.ipl_good::0                     162     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::30                      1      0.31%     50.31% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::31                    161     49.69%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::total                 324                       # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_ticks::0              141302000     91.48%     91.48% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::30                164500      0.11%     91.59% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::31              12994000      8.41%    100.00% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::total          154460500                       # number of cycles we spent at this ipl
system.cpu04.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::31               0.909605                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::total            0.952941                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.syscall::2                        1     33.33%     33.33% # number of syscalls executed
system.cpu04.kern.syscall::3                        1     33.33%     66.67% # number of syscalls executed
system.cpu04.kern.syscall::19                       1     33.33%    100.00% # number of syscalls executed
system.cpu04.kern.syscall::total                    3                       # number of syscalls executed
system.cpu04.kern.callpal::wripir                   1      0.28%      0.28% # number of callpals executed
system.cpu04.kern.callpal::swpctx                  12      3.31%      3.58% # number of callpals executed
system.cpu04.kern.callpal::tbi                      1      0.28%      3.86% # number of callpals executed
system.cpu04.kern.callpal::swpipl                 321     88.43%     92.29% # number of callpals executed
system.cpu04.kern.callpal::rdusp                    1      0.28%     92.56% # number of callpals executed
system.cpu04.kern.callpal::rti                     18      4.96%     97.52% # number of callpals executed
system.cpu04.kern.callpal::callsys                  9      2.48%    100.00% # number of callpals executed
system.cpu04.kern.callpal::total                  363                       # number of callpals executed
system.cpu04.kern.mode_switch::kernel              31                       # number of protection mode switches
system.cpu04.kern.mode_switch::user                17                       # number of protection mode switches
system.cpu04.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu04.kern.mode_good::kernel                18                      
system.cpu04.kern.mode_good::user                  17                      
system.cpu04.kern.mode_good::idle                   0                      
system.cpu04.kern.mode_switch_good::kernel     0.580645                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::total     0.729167                       # fraction of useful protection mode switches
system.cpu04.kern.mode_ticks::kernel         62961500     75.80%     75.80% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::user           20102000     24.20%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.swap_context                     12                       # number of times the context was actually changed
system.cpu04.committedInsts                         0                       # Number of instructions committed
system.cpu04.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu04.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu04.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu04.num_func_calls                         0                       # number of times a function call or return occured
system.cpu04.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu04.num_int_insts                          0                       # number of integer instructions
system.cpu04.num_fp_insts                           0                       # number of float instructions
system.cpu04.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu04.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu04.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_mem_refs                           0                       # number of memory refs
system.cpu04.num_load_insts                         0                       # Number of load instructions
system.cpu04.num_store_insts                        0                       # Number of store instructions
system.cpu04.num_idle_cycles                        0                       # Number of idle cycles
system.cpu04.num_busy_cycles                        0                       # Number of busy cycles
system.cpu04.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu04.idle_fraction                          0                       # Percentage of idle cycles
system.cpu04.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu04.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu04.op_class::IntMult                      0                       # Class of executed instruction
system.cpu04.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu04.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu04.op_class::MemRead                      0                       # Class of executed instruction
system.cpu04.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu04.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu04.op_class::total                        0                       # Class of executed instruction
system.cpu04.dcache.tags.replacements            4895                       # number of replacements
system.cpu04.dcache.tags.tagsinuse         466.303465                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs             67515                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs            4895                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs           13.792646                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::cpu04.data    24.045434                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_blocks::switch_cpus04.data   442.258031                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::cpu04.data     0.046964                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::switch_cpus04.data     0.863785                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.910749                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024          420                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2          420                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.820312                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses          131523                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses         131523                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::switch_cpus04.data        31321                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total         31321                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::switch_cpus04.data        25782                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total        25782                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::switch_cpus04.data          506                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total          506                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::switch_cpus04.data          585                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total          585                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::switch_cpus04.data        57103                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total          57103                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::switch_cpus04.data        57103                       # number of overall hits
system.cpu04.dcache.overall_hits::total         57103                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::switch_cpus04.data         2860                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total         2860                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::switch_cpus04.data         2126                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total         2126                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::switch_cpus04.data          101                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total          101                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::switch_cpus04.data           21                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total           21                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::switch_cpus04.data         4986                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total         4986                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::switch_cpus04.data         4986                       # number of overall misses
system.cpu04.dcache.overall_misses::total         4986                       # number of overall misses
system.cpu04.dcache.ReadReq_accesses::switch_cpus04.data        34181                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total        34181                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::switch_cpus04.data        27908                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total        27908                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::switch_cpus04.data          607                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total          607                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::switch_cpus04.data          606                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total          606                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::switch_cpus04.data        62089                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total        62089                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::switch_cpus04.data        62089                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total        62089                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::switch_cpus04.data     0.083672                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.083672                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::switch_cpus04.data     0.076179                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.076179                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::switch_cpus04.data     0.166392                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.166392                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::switch_cpus04.data     0.034653                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.034653                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::switch_cpus04.data     0.080304                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.080304                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::switch_cpus04.data     0.080304                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.080304                       # miss rate for overall accesses
system.cpu04.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks         2982                       # number of writebacks
system.cpu04.dcache.writebacks::total            2982                       # number of writebacks
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements            2441                       # number of replacements
system.cpu04.icache.tags.tagsinuse         511.999373                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs            270043                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs            2441                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs          110.628021                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst    26.400812                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_blocks::switch_cpus04.inst   485.598561                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.051564                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::switch_cpus04.inst     0.948435                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses          343902                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses         343902                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::switch_cpus04.inst       168288                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total        168288                       # number of ReadReq hits
system.cpu04.icache.demand_hits::switch_cpus04.inst       168288                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total         168288                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::switch_cpus04.inst       168288                       # number of overall hits
system.cpu04.icache.overall_hits::total        168288                       # number of overall hits
system.cpu04.icache.ReadReq_misses::switch_cpus04.inst         2442                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total         2442                       # number of ReadReq misses
system.cpu04.icache.demand_misses::switch_cpus04.inst         2442                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total         2442                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::switch_cpus04.inst         2442                       # number of overall misses
system.cpu04.icache.overall_misses::total         2442                       # number of overall misses
system.cpu04.icache.ReadReq_accesses::switch_cpus04.inst       170730                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total       170730                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::switch_cpus04.inst       170730                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total       170730                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::switch_cpus04.inst       170730                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total       170730                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::switch_cpus04.inst     0.014303                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.014303                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::switch_cpus04.inst     0.014303                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.014303                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::switch_cpus04.inst     0.014303                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.014303                       # miss rate for overall accesses
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.writebacks::writebacks         2441                       # number of writebacks
system.cpu04.icache.writebacks::total            2441                       # number of writebacks
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.data_hits                          0                       # DTB hits
system.cpu05.dtb.data_misses                        0                       # DTB misses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_accesses                      0                       # DTB accesses
system.cpu05.itb.fetch_hits                         0                       # ITB hits
system.cpu05.itb.fetch_misses                       0                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses                     0                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                              0                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu05.kern.inst.quiesce                      2                       # number of quiesce instructions executed
system.cpu05.kern.inst.hwrei                      790                       # number of hwrei instructions executed
system.cpu05.kern.ipl_count::0                     98     47.57%     47.57% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::30                     2      0.97%     48.54% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::31                   106     51.46%    100.00% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::total                206                       # number of times we switched to this ipl
system.cpu05.kern.ipl_good::0                      98     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::30                      2      1.02%     51.02% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::31                     96     48.98%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::total                 196                       # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_ticks::0              356017000     98.06%     98.06% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::30                330500      0.09%     98.15% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::31               6724500      1.85%    100.00% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::total          363072000                       # number of cycles we spent at this ipl
system.cpu05.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::31               0.905660                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::total            0.951456                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.syscall::6                        1     33.33%     33.33% # number of syscalls executed
system.cpu05.kern.syscall::48                       1     33.33%     66.67% # number of syscalls executed
system.cpu05.kern.syscall::59                       1     33.33%    100.00% # number of syscalls executed
system.cpu05.kern.syscall::total                    3                       # number of syscalls executed
system.cpu05.kern.callpal::wripir                   1      0.36%      0.36% # number of callpals executed
system.cpu05.kern.callpal::swpctx                  58     20.86%     21.22% # number of callpals executed
system.cpu05.kern.callpal::tbi                      4      1.44%     22.66% # number of callpals executed
system.cpu05.kern.callpal::swpipl                 135     48.56%     71.22% # number of callpals executed
system.cpu05.kern.callpal::rdps                     1      0.36%     71.58% # number of callpals executed
system.cpu05.kern.callpal::rti                     69     24.82%     96.40% # number of callpals executed
system.cpu05.kern.callpal::callsys                  9      3.24%     99.64% # number of callpals executed
system.cpu05.kern.callpal::imb                      1      0.36%    100.00% # number of callpals executed
system.cpu05.kern.callpal::total                  278                       # number of callpals executed
system.cpu05.kern.mode_switch::kernel             127                       # number of protection mode switches
system.cpu05.kern.mode_switch::user                67                       # number of protection mode switches
system.cpu05.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu05.kern.mode_good::kernel                67                      
system.cpu05.kern.mode_good::user                  67                      
system.cpu05.kern.mode_good::idle                   0                      
system.cpu05.kern.mode_switch_good::kernel     0.527559                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::total     0.690722                       # fraction of useful protection mode switches
system.cpu05.kern.mode_ticks::kernel       1921456000     99.58%     99.58% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::user            8186500      0.42%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.swap_context                     58                       # number of times the context was actually changed
system.cpu05.committedInsts                         0                       # Number of instructions committed
system.cpu05.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu05.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu05.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu05.num_func_calls                         0                       # number of times a function call or return occured
system.cpu05.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu05.num_int_insts                          0                       # number of integer instructions
system.cpu05.num_fp_insts                           0                       # number of float instructions
system.cpu05.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu05.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu05.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_mem_refs                           0                       # number of memory refs
system.cpu05.num_load_insts                         0                       # Number of load instructions
system.cpu05.num_store_insts                        0                       # Number of store instructions
system.cpu05.num_idle_cycles                        0                       # Number of idle cycles
system.cpu05.num_busy_cycles                        0                       # Number of busy cycles
system.cpu05.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu05.idle_fraction                          1                       # Percentage of idle cycles
system.cpu05.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu05.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu05.op_class::IntMult                      0                       # Class of executed instruction
system.cpu05.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu05.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu05.op_class::MemRead                      0                       # Class of executed instruction
system.cpu05.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu05.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu05.op_class::total                        0                       # Class of executed instruction
system.cpu05.dcache.tags.replacements            1868                       # number of replacements
system.cpu05.dcache.tags.tagsinuse         424.542795                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs             39795                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs            1868                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs           21.303533                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::cpu05.data    64.939390                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_blocks::switch_cpus05.data   359.603404                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::cpu05.data     0.126835                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::switch_cpus05.data     0.702350                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.829185                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024          456                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2          456                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses           81939                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses          81939                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::switch_cpus05.data        23770                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total         23770                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::switch_cpus05.data        12960                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total        12960                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::switch_cpus05.data          443                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total          443                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::switch_cpus05.data          455                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total          455                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::switch_cpus05.data        36730                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total          36730                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::switch_cpus05.data        36730                       # number of overall hits
system.cpu05.dcache.overall_hits::total         36730                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::switch_cpus05.data         1547                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total         1547                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::switch_cpus05.data          644                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total          644                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::switch_cpus05.data           33                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total           33                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::switch_cpus05.data           20                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total           20                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::switch_cpus05.data         2191                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total         2191                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::switch_cpus05.data         2191                       # number of overall misses
system.cpu05.dcache.overall_misses::total         2191                       # number of overall misses
system.cpu05.dcache.ReadReq_accesses::switch_cpus05.data        25317                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total        25317                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::switch_cpus05.data        13604                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total        13604                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::switch_cpus05.data          476                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total          476                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::switch_cpus05.data          475                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total          475                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::switch_cpus05.data        38921                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total        38921                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::switch_cpus05.data        38921                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total        38921                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::switch_cpus05.data     0.061105                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.061105                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::switch_cpus05.data     0.047339                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.047339                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::switch_cpus05.data     0.069328                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.069328                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::switch_cpus05.data     0.042105                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.042105                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::switch_cpus05.data     0.056294                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.056294                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::switch_cpus05.data     0.056294                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.056294                       # miss rate for overall accesses
system.cpu05.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks          811                       # number of writebacks
system.cpu05.dcache.writebacks::total             811                       # number of writebacks
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements            1283                       # number of replacements
system.cpu05.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs            109532                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs            1283                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs           85.371785                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst   196.161605                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_blocks::switch_cpus05.inst   315.838395                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.383128                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::switch_cpus05.inst     0.616872                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::2          425                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::3           87                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses          286325                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses         286325                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::switch_cpus05.inst       141238                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total        141238                       # number of ReadReq hits
system.cpu05.icache.demand_hits::switch_cpus05.inst       141238                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total         141238                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::switch_cpus05.inst       141238                       # number of overall hits
system.cpu05.icache.overall_hits::total        141238                       # number of overall hits
system.cpu05.icache.ReadReq_misses::switch_cpus05.inst         1283                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total         1283                       # number of ReadReq misses
system.cpu05.icache.demand_misses::switch_cpus05.inst         1283                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total         1283                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::switch_cpus05.inst         1283                       # number of overall misses
system.cpu05.icache.overall_misses::total         1283                       # number of overall misses
system.cpu05.icache.ReadReq_accesses::switch_cpus05.inst       142521                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total       142521                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::switch_cpus05.inst       142521                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total       142521                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::switch_cpus05.inst       142521                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total       142521                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::switch_cpus05.inst     0.009002                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.009002                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::switch_cpus05.inst     0.009002                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.009002                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::switch_cpus05.inst     0.009002                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.009002                       # miss rate for overall accesses
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.writebacks::writebacks         1283                       # number of writebacks
system.cpu05.icache.writebacks::total            1283                       # number of writebacks
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.data_hits                          0                       # DTB hits
system.cpu06.dtb.data_misses                        0                       # DTB misses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_accesses                      0                       # DTB accesses
system.cpu06.itb.fetch_hits                         0                       # ITB hits
system.cpu06.itb.fetch_misses                       0                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses                     0                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                              0                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu06.kern.inst.quiesce                      0                       # number of quiesce instructions executed
system.cpu06.kern.inst.hwrei                     1220                       # number of hwrei instructions executed
system.cpu06.kern.ipl_count::0                    250     50.20%     50.20% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::30                     1      0.20%     50.40% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::31                   247     49.60%    100.00% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::total                498                       # number of times we switched to this ipl
system.cpu06.kern.ipl_good::0                     248     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::30                      1      0.20%     50.20% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::31                    247     49.80%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::total                 496                       # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_ticks::0              558715000     98.28%     98.28% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::30                112000      0.02%     98.30% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::31               9664000      1.70%    100.00% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::total          568491000                       # number of cycles we spent at this ipl
system.cpu06.kern.ipl_used::0                0.992000                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::31                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::total            0.995984                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.syscall::3                        1      8.33%      8.33% # number of syscalls executed
system.cpu06.kern.syscall::6                        1      8.33%     16.67% # number of syscalls executed
system.cpu06.kern.syscall::17                       1      8.33%     25.00% # number of syscalls executed
system.cpu06.kern.syscall::33                       1      8.33%     33.33% # number of syscalls executed
system.cpu06.kern.syscall::45                       3     25.00%     58.33% # number of syscalls executed
system.cpu06.kern.syscall::71                       4     33.33%     91.67% # number of syscalls executed
system.cpu06.kern.syscall::74                       1      8.33%    100.00% # number of syscalls executed
system.cpu06.kern.syscall::total                   12                       # number of syscalls executed
system.cpu06.kern.callpal::wripir                  15      2.57%      2.57% # number of callpals executed
system.cpu06.kern.callpal::swpctx                  53      9.08%     11.64% # number of callpals executed
system.cpu06.kern.callpal::swpipl                 397     67.98%     79.62% # number of callpals executed
system.cpu06.kern.callpal::rdps                     1      0.17%     79.79% # number of callpals executed
system.cpu06.kern.callpal::wrusp                    1      0.17%     79.97% # number of callpals executed
system.cpu06.kern.callpal::rti                    100     17.12%     97.09% # number of callpals executed
system.cpu06.kern.callpal::callsys                 15      2.57%     99.66% # number of callpals executed
system.cpu06.kern.callpal::imb                      2      0.34%    100.00% # number of callpals executed
system.cpu06.kern.callpal::total                  584                       # number of callpals executed
system.cpu06.kern.mode_switch::kernel             152                       # number of protection mode switches
system.cpu06.kern.mode_switch::user                97                       # number of protection mode switches
system.cpu06.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu06.kern.mode_good::kernel                96                      
system.cpu06.kern.mode_good::user                  97                      
system.cpu06.kern.mode_good::idle                   0                      
system.cpu06.kern.mode_switch_good::kernel     0.631579                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::total     0.775100                       # fraction of useful protection mode switches
system.cpu06.kern.mode_ticks::kernel       1709248500     95.77%     95.77% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::user           75503500      4.23%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.swap_context                     53                       # number of times the context was actually changed
system.cpu06.committedInsts                         0                       # Number of instructions committed
system.cpu06.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu06.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu06.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu06.num_func_calls                         0                       # number of times a function call or return occured
system.cpu06.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu06.num_int_insts                          0                       # number of integer instructions
system.cpu06.num_fp_insts                           0                       # number of float instructions
system.cpu06.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu06.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu06.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_mem_refs                           0                       # number of memory refs
system.cpu06.num_load_insts                         0                       # Number of load instructions
system.cpu06.num_store_insts                        0                       # Number of store instructions
system.cpu06.num_idle_cycles                        0                       # Number of idle cycles
system.cpu06.num_busy_cycles                        0                       # Number of busy cycles
system.cpu06.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu06.idle_fraction                          1                       # Percentage of idle cycles
system.cpu06.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu06.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu06.op_class::IntMult                      0                       # Class of executed instruction
system.cpu06.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu06.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu06.op_class::MemRead                      0                       # Class of executed instruction
system.cpu06.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu06.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu06.op_class::total                        0                       # Class of executed instruction
system.cpu06.dcache.tags.replacements           12293                       # number of replacements
system.cpu06.dcache.tags.tagsinuse         425.833357                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs            155493                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs           12293                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs           12.648906                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::cpu06.data   107.591851                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_blocks::switch_cpus06.data   318.241506                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::cpu06.data     0.210140                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::switch_cpus06.data     0.621565                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.831706                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::0          456                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::1           54                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses          357105                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses         357105                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::switch_cpus06.data        77163                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total         77163                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::switch_cpus06.data        80074                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total        80074                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::switch_cpus06.data         1158                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total         1158                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::switch_cpus06.data         1250                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total         1250                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::switch_cpus06.data       157237                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total         157237                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::switch_cpus06.data       157237                       # number of overall hits
system.cpu06.dcache.overall_hits::total        157237                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::switch_cpus06.data         5613                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total         5613                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::switch_cpus06.data         6858                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total         6858                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::switch_cpus06.data          127                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total          127                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::switch_cpus06.data           29                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total           29                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::switch_cpus06.data        12471                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total        12471                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::switch_cpus06.data        12471                       # number of overall misses
system.cpu06.dcache.overall_misses::total        12471                       # number of overall misses
system.cpu06.dcache.ReadReq_accesses::switch_cpus06.data        82776                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total        82776                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::switch_cpus06.data        86932                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total        86932                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::switch_cpus06.data         1285                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total         1285                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::switch_cpus06.data         1279                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total         1279                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::switch_cpus06.data       169708                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total       169708                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::switch_cpus06.data       169708                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total       169708                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::switch_cpus06.data     0.067810                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.067810                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::switch_cpus06.data     0.078889                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.078889                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::switch_cpus06.data     0.098833                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.098833                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::switch_cpus06.data     0.022674                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.022674                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::switch_cpus06.data     0.073485                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.073485                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::switch_cpus06.data     0.073485                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.073485                       # miss rate for overall accesses
system.cpu06.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks         8093                       # number of writebacks
system.cpu06.dcache.writebacks::total            8093                       # number of writebacks
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements            4455                       # number of replacements
system.cpu06.icache.tags.tagsinuse         511.875820                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs            347891                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs            4455                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs           78.090011                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::cpu06.inst   206.354113                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_blocks::switch_cpus06.inst   305.521707                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::cpu06.inst     0.403035                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::switch_cpus06.inst     0.596722                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total     0.999757                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::1          131                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::2          324                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses          917209                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses         917209                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::switch_cpus06.inst       451919                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total        451919                       # number of ReadReq hits
system.cpu06.icache.demand_hits::switch_cpus06.inst       451919                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total         451919                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::switch_cpus06.inst       451919                       # number of overall hits
system.cpu06.icache.overall_hits::total        451919                       # number of overall hits
system.cpu06.icache.ReadReq_misses::switch_cpus06.inst         4457                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total         4457                       # number of ReadReq misses
system.cpu06.icache.demand_misses::switch_cpus06.inst         4457                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total         4457                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::switch_cpus06.inst         4457                       # number of overall misses
system.cpu06.icache.overall_misses::total         4457                       # number of overall misses
system.cpu06.icache.ReadReq_accesses::switch_cpus06.inst       456376                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total       456376                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::switch_cpus06.inst       456376                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total       456376                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::switch_cpus06.inst       456376                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total       456376                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::switch_cpus06.inst     0.009766                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.009766                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::switch_cpus06.inst     0.009766                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.009766                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::switch_cpus06.inst     0.009766                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.009766                       # miss rate for overall accesses
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.writebacks::writebacks         4455                       # number of writebacks
system.cpu06.icache.writebacks::total            4455                       # number of writebacks
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.data_hits                          0                       # DTB hits
system.cpu07.dtb.data_misses                        0                       # DTB misses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_accesses                      0                       # DTB accesses
system.cpu07.itb.fetch_hits                         0                       # ITB hits
system.cpu07.itb.fetch_misses                       0                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses                     0                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                              0                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu07.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu07.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu07.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu07.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_ticks::0              362811000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::total          362975500                       # number of cycles we spent at this ipl
system.cpu07.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu07.kern.callpal::total                    1                       # number of callpals executed
system.cpu07.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu07.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu07.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu07.kern.mode_good::kernel                 0                      
system.cpu07.kern.mode_good::user                   0                      
system.cpu07.kern.mode_good::idle                   0                      
system.cpu07.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu07.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu07.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu07.committedInsts                         0                       # Number of instructions committed
system.cpu07.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu07.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu07.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu07.num_func_calls                         0                       # number of times a function call or return occured
system.cpu07.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu07.num_int_insts                          0                       # number of integer instructions
system.cpu07.num_fp_insts                           0                       # number of float instructions
system.cpu07.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu07.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu07.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_mem_refs                           0                       # number of memory refs
system.cpu07.num_load_insts                         0                       # Number of load instructions
system.cpu07.num_store_insts                        0                       # Number of store instructions
system.cpu07.num_idle_cycles                        0                       # Number of idle cycles
system.cpu07.num_busy_cycles                        0                       # Number of busy cycles
system.cpu07.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu07.idle_fraction                          1                       # Percentage of idle cycles
system.cpu07.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu07.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu07.op_class::IntMult                      0                       # Class of executed instruction
system.cpu07.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu07.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu07.op_class::MemRead                      0                       # Class of executed instruction
system.cpu07.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu07.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu07.op_class::total                        0                       # Class of executed instruction
system.cpu07.dcache.tags.replacements               0                       # number of replacements
system.cpu07.dcache.tags.tagsinuse         352.189136                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::cpu07.data   351.044292                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_blocks::switch_cpus07.data     1.144844                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::cpu07.data     0.685633                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::switch_cpus07.data     0.002236                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.687869                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024          351                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2           55                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::3          294                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.685547                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::switch_cpus07.data           75                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::switch_cpus07.data           52                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total           52                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::switch_cpus07.data            3                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::switch_cpus07.data            1                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::switch_cpus07.data          127                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total            127                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::switch_cpus07.data          127                       # number of overall hits
system.cpu07.dcache.overall_hits::total           127                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::switch_cpus07.data            3                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::switch_cpus07.data            2                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total            2                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::switch_cpus07.data            1                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::switch_cpus07.data            3                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::switch_cpus07.data            5                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total            5                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::switch_cpus07.data            5                       # number of overall misses
system.cpu07.dcache.overall_misses::total            5                       # number of overall misses
system.cpu07.dcache.ReadReq_accesses::switch_cpus07.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::switch_cpus07.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::switch_cpus07.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::switch_cpus07.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::switch_cpus07.data          132                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::switch_cpus07.data          132                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::switch_cpus07.data     0.038462                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::switch_cpus07.data     0.037037                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.037037                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::switch_cpus07.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::switch_cpus07.data     0.750000                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.750000                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::switch_cpus07.data     0.037879                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.037879                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::switch_cpus07.data     0.037879                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.037879                       # miss rate for overall accesses
system.cpu07.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements               0                       # number of replacements
system.cpu07.icache.tags.tagsinuse                506                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst          506                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.988281                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.988281                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          506                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::2          117                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::3          351                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::4           38                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024     0.988281                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::switch_cpus07.inst          370                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu07.icache.demand_hits::switch_cpus07.inst          370                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::switch_cpus07.inst          370                       # number of overall hits
system.cpu07.icache.overall_hits::total           370                       # number of overall hits
system.cpu07.icache.ReadReq_accesses::switch_cpus07.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::switch_cpus07.inst          370                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::switch_cpus07.inst          370                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.data_hits                          0                       # DTB hits
system.cpu08.dtb.data_misses                        0                       # DTB misses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_accesses                      0                       # DTB accesses
system.cpu08.itb.fetch_hits                         0                       # ITB hits
system.cpu08.itb.fetch_misses                       0                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses                     0                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                              0                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu08.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu08.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu08.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu08.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_ticks::0              362811000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::total          362975500                       # number of cycles we spent at this ipl
system.cpu08.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu08.kern.callpal::total                    1                       # number of callpals executed
system.cpu08.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu08.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu08.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu08.kern.mode_good::kernel                 0                      
system.cpu08.kern.mode_good::user                   0                      
system.cpu08.kern.mode_good::idle                   0                      
system.cpu08.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu08.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu08.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu08.committedInsts                         0                       # Number of instructions committed
system.cpu08.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu08.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu08.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu08.num_func_calls                         0                       # number of times a function call or return occured
system.cpu08.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu08.num_int_insts                          0                       # number of integer instructions
system.cpu08.num_fp_insts                           0                       # number of float instructions
system.cpu08.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu08.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu08.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_mem_refs                           0                       # number of memory refs
system.cpu08.num_load_insts                         0                       # Number of load instructions
system.cpu08.num_store_insts                        0                       # Number of store instructions
system.cpu08.num_idle_cycles                        0                       # Number of idle cycles
system.cpu08.num_busy_cycles                        0                       # Number of busy cycles
system.cpu08.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu08.idle_fraction                          1                       # Percentage of idle cycles
system.cpu08.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu08.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu08.op_class::IntMult                      0                       # Class of executed instruction
system.cpu08.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu08.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu08.op_class::MemRead                      0                       # Class of executed instruction
system.cpu08.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu08.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu08.op_class::total                        0                       # Class of executed instruction
system.cpu08.dcache.tags.replacements               2                       # number of replacements
system.cpu08.dcache.tags.tagsinuse         363.455704                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs                 1                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs               2                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs            0.500000                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::cpu08.data   362.311128                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_blocks::switch_cpus08.data     1.144576                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::cpu08.data     0.707639                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::switch_cpus08.data     0.002235                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.709874                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024          269                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2           53                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::3          216                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.525391                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::switch_cpus08.data           75                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::switch_cpus08.data           54                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::switch_cpus08.data            3                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::switch_cpus08.data            2                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::switch_cpus08.data          129                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::switch_cpus08.data          129                       # number of overall hits
system.cpu08.dcache.overall_hits::total           129                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::switch_cpus08.data            3                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu08.dcache.LoadLockedReq_misses::switch_cpus08.data            1                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::switch_cpus08.data            2                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::switch_cpus08.data            3                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::switch_cpus08.data            3                       # number of overall misses
system.cpu08.dcache.overall_misses::total            3                       # number of overall misses
system.cpu08.dcache.ReadReq_accesses::switch_cpus08.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::switch_cpus08.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::switch_cpus08.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::switch_cpus08.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::switch_cpus08.data          132                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::switch_cpus08.data          132                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::switch_cpus08.data     0.038462                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::switch_cpus08.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::switch_cpus08.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::switch_cpus08.data     0.022727                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::switch_cpus08.data     0.022727                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu08.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements               0                       # number of replacements
system.cpu08.icache.tags.tagsinuse                511                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::cpu08.inst          511                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::cpu08.inst     0.998047                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total     0.998047                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::2          123                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::3          388                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::switch_cpus08.inst          370                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu08.icache.demand_hits::switch_cpus08.inst          370                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::switch_cpus08.inst          370                       # number of overall hits
system.cpu08.icache.overall_hits::total           370                       # number of overall hits
system.cpu08.icache.ReadReq_accesses::switch_cpus08.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::switch_cpus08.inst          370                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::switch_cpus08.inst          370                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.data_hits                          0                       # DTB hits
system.cpu09.dtb.data_misses                        0                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                      0                       # DTB accesses
system.cpu09.itb.fetch_hits                         0                       # ITB hits
system.cpu09.itb.fetch_misses                       0                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses                     0                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                              0                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu09.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu09.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu09.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu09.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_ticks::0              362811000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::total          362975500                       # number of cycles we spent at this ipl
system.cpu09.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu09.kern.callpal::total                    1                       # number of callpals executed
system.cpu09.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu09.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu09.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu09.kern.mode_good::kernel                 0                      
system.cpu09.kern.mode_good::user                   0                      
system.cpu09.kern.mode_good::idle                   0                      
system.cpu09.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu09.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu09.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu09.committedInsts                         0                       # Number of instructions committed
system.cpu09.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu09.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu09.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu09.num_func_calls                         0                       # number of times a function call or return occured
system.cpu09.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu09.num_int_insts                          0                       # number of integer instructions
system.cpu09.num_fp_insts                           0                       # number of float instructions
system.cpu09.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu09.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu09.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_mem_refs                           0                       # number of memory refs
system.cpu09.num_load_insts                         0                       # Number of load instructions
system.cpu09.num_store_insts                        0                       # Number of store instructions
system.cpu09.num_idle_cycles                        0                       # Number of idle cycles
system.cpu09.num_busy_cycles                        0                       # Number of busy cycles
system.cpu09.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu09.idle_fraction                          1                       # Percentage of idle cycles
system.cpu09.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu09.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu09.op_class::IntMult                      0                       # Class of executed instruction
system.cpu09.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu09.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu09.op_class::MemRead                      0                       # Class of executed instruction
system.cpu09.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu09.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu09.op_class::total                        0                       # Class of executed instruction
system.cpu09.dcache.tags.replacements               1                       # number of replacements
system.cpu09.dcache.tags.tagsinuse         406.267083                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs                 7                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs                   7                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::cpu09.data   405.122861                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_blocks::switch_cpus09.data     1.144222                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::cpu09.data     0.791256                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::switch_cpus09.data     0.002235                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.793490                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024          405                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2          404                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.791016                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::switch_cpus09.data           75                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::switch_cpus09.data           54                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::switch_cpus09.data            3                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::switch_cpus09.data            2                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::switch_cpus09.data          129                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::switch_cpus09.data          129                       # number of overall hits
system.cpu09.dcache.overall_hits::total           129                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::switch_cpus09.data            3                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu09.dcache.LoadLockedReq_misses::switch_cpus09.data            1                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::switch_cpus09.data            2                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::switch_cpus09.data            3                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::switch_cpus09.data            3                       # number of overall misses
system.cpu09.dcache.overall_misses::total            3                       # number of overall misses
system.cpu09.dcache.ReadReq_accesses::switch_cpus09.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::switch_cpus09.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::switch_cpus09.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::switch_cpus09.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::switch_cpus09.data          132                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::switch_cpus09.data          132                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::switch_cpus09.data     0.038462                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::switch_cpus09.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::switch_cpus09.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::switch_cpus09.data     0.022727                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::switch_cpus09.data     0.022727                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu09.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu09.dcache.writebacks::total               1                       # number of writebacks
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements               0                       # number of replacements
system.cpu09.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst          512                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst            1                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::2          511                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::switch_cpus09.inst          370                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu09.icache.demand_hits::switch_cpus09.inst          370                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::switch_cpus09.inst          370                       # number of overall hits
system.cpu09.icache.overall_hits::total           370                       # number of overall hits
system.cpu09.icache.ReadReq_accesses::switch_cpus09.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::switch_cpus09.inst          370                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::switch_cpus09.inst          370                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.data_hits                          0                       # DTB hits
system.cpu10.dtb.data_misses                        0                       # DTB misses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_accesses                      0                       # DTB accesses
system.cpu10.itb.fetch_hits                         0                       # ITB hits
system.cpu10.itb.fetch_misses                       0                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses                     0                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                              0                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu10.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu10.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu10.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu10.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_ticks::0              362811000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::total          362975500                       # number of cycles we spent at this ipl
system.cpu10.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu10.kern.callpal::total                    1                       # number of callpals executed
system.cpu10.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu10.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu10.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu10.kern.mode_good::kernel                 0                      
system.cpu10.kern.mode_good::user                   0                      
system.cpu10.kern.mode_good::idle                   0                      
system.cpu10.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu10.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu10.committedInsts                         0                       # Number of instructions committed
system.cpu10.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu10.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu10.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu10.num_func_calls                         0                       # number of times a function call or return occured
system.cpu10.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu10.num_int_insts                          0                       # number of integer instructions
system.cpu10.num_fp_insts                           0                       # number of float instructions
system.cpu10.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu10.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu10.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_mem_refs                           0                       # number of memory refs
system.cpu10.num_load_insts                         0                       # Number of load instructions
system.cpu10.num_store_insts                        0                       # Number of store instructions
system.cpu10.num_idle_cycles                        0                       # Number of idle cycles
system.cpu10.num_busy_cycles                        0                       # Number of busy cycles
system.cpu10.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu10.idle_fraction                          1                       # Percentage of idle cycles
system.cpu10.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu10.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu10.op_class::IntMult                      0                       # Class of executed instruction
system.cpu10.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu10.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu10.op_class::MemRead                      0                       # Class of executed instruction
system.cpu10.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu10.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu10.op_class::total                        0                       # Class of executed instruction
system.cpu10.dcache.tags.replacements               1                       # number of replacements
system.cpu10.dcache.tags.tagsinuse         398.091977                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs                 2                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs                   2                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data   396.948109                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_blocks::switch_cpus10.data     1.143867                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.775289                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::switch_cpus10.data     0.002234                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.777523                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024          397                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::4          374                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.775391                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::switch_cpus10.data           75                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::switch_cpus10.data           54                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::switch_cpus10.data            3                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::switch_cpus10.data            2                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::switch_cpus10.data          129                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::switch_cpus10.data          129                       # number of overall hits
system.cpu10.dcache.overall_hits::total           129                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::switch_cpus10.data            3                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu10.dcache.LoadLockedReq_misses::switch_cpus10.data            1                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::switch_cpus10.data            2                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::switch_cpus10.data            3                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::switch_cpus10.data            3                       # number of overall misses
system.cpu10.dcache.overall_misses::total            3                       # number of overall misses
system.cpu10.dcache.ReadReq_accesses::switch_cpus10.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::switch_cpus10.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::switch_cpus10.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::switch_cpus10.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::switch_cpus10.data          132                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::switch_cpus10.data          132                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::switch_cpus10.data     0.038462                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::switch_cpus10.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::switch_cpus10.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::switch_cpus10.data     0.022727                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::switch_cpus10.data     0.022727                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements               0                       # number of replacements
system.cpu10.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst          425                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.830078                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::4          405                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::switch_cpus10.inst          370                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu10.icache.demand_hits::switch_cpus10.inst          370                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::switch_cpus10.inst          370                       # number of overall hits
system.cpu10.icache.overall_hits::total           370                       # number of overall hits
system.cpu10.icache.ReadReq_accesses::switch_cpus10.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::switch_cpus10.inst          370                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::switch_cpus10.inst          370                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.data_hits                          0                       # DTB hits
system.cpu11.dtb.data_misses                        0                       # DTB misses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_accesses                      0                       # DTB accesses
system.cpu11.itb.fetch_hits                         0                       # ITB hits
system.cpu11.itb.fetch_misses                       0                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses                     0                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                              0                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu11.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu11.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu11.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu11.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_ticks::0              362811000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::total          362975500                       # number of cycles we spent at this ipl
system.cpu11.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu11.kern.callpal::total                    1                       # number of callpals executed
system.cpu11.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu11.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu11.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu11.kern.mode_good::kernel                 0                      
system.cpu11.kern.mode_good::user                   0                      
system.cpu11.kern.mode_good::idle                   0                      
system.cpu11.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu11.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu11.committedInsts                         0                       # Number of instructions committed
system.cpu11.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu11.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu11.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu11.num_func_calls                         0                       # number of times a function call or return occured
system.cpu11.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu11.num_int_insts                          0                       # number of integer instructions
system.cpu11.num_fp_insts                           0                       # number of float instructions
system.cpu11.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu11.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu11.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_mem_refs                           0                       # number of memory refs
system.cpu11.num_load_insts                         0                       # Number of load instructions
system.cpu11.num_store_insts                        0                       # Number of store instructions
system.cpu11.num_idle_cycles                        0                       # Number of idle cycles
system.cpu11.num_busy_cycles                        0                       # Number of busy cycles
system.cpu11.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu11.idle_fraction                          1                       # Percentage of idle cycles
system.cpu11.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu11.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu11.op_class::IntMult                      0                       # Class of executed instruction
system.cpu11.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu11.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu11.op_class::MemRead                      0                       # Class of executed instruction
system.cpu11.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu11.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu11.op_class::total                        0                       # Class of executed instruction
system.cpu11.dcache.tags.replacements               1                       # number of replacements
system.cpu11.dcache.tags.tagsinuse         392.998789                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs                 2                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs                   2                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data   391.855275                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_blocks::switch_cpus11.data     1.143513                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.765342                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::switch_cpus11.data     0.002233                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.767576                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024          393                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::4          368                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.767578                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::switch_cpus11.data           75                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::switch_cpus11.data           54                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::switch_cpus11.data            3                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::switch_cpus11.data            2                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::switch_cpus11.data          129                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::switch_cpus11.data          129                       # number of overall hits
system.cpu11.dcache.overall_hits::total           129                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::switch_cpus11.data            3                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu11.dcache.LoadLockedReq_misses::switch_cpus11.data            1                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::switch_cpus11.data            2                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::switch_cpus11.data            3                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::switch_cpus11.data            3                       # number of overall misses
system.cpu11.dcache.overall_misses::total            3                       # number of overall misses
system.cpu11.dcache.ReadReq_accesses::switch_cpus11.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::switch_cpus11.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::switch_cpus11.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::switch_cpus11.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::switch_cpus11.data          132                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::switch_cpus11.data          132                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::switch_cpus11.data     0.038462                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::switch_cpus11.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::switch_cpus11.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::switch_cpus11.data     0.022727                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::switch_cpus11.data     0.022727                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements               0                       # number of replacements
system.cpu11.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst          425                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.830078                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::4          406                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::switch_cpus11.inst          370                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu11.icache.demand_hits::switch_cpus11.inst          370                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::switch_cpus11.inst          370                       # number of overall hits
system.cpu11.icache.overall_hits::total           370                       # number of overall hits
system.cpu11.icache.ReadReq_accesses::switch_cpus11.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::switch_cpus11.inst          370                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::switch_cpus11.inst          370                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.data_hits                          0                       # DTB hits
system.cpu12.dtb.data_misses                        0                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                      0                       # DTB accesses
system.cpu12.itb.fetch_hits                         0                       # ITB hits
system.cpu12.itb.fetch_misses                       0                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses                     0                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                              0                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu12.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu12.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu12.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu12.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_ticks::0              362811000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::total          362975500                       # number of cycles we spent at this ipl
system.cpu12.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu12.kern.callpal::total                    1                       # number of callpals executed
system.cpu12.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu12.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu12.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu12.kern.mode_good::kernel                 0                      
system.cpu12.kern.mode_good::user                   0                      
system.cpu12.kern.mode_good::idle                   0                      
system.cpu12.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu12.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu12.committedInsts                         0                       # Number of instructions committed
system.cpu12.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu12.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu12.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu12.num_func_calls                         0                       # number of times a function call or return occured
system.cpu12.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu12.num_int_insts                          0                       # number of integer instructions
system.cpu12.num_fp_insts                           0                       # number of float instructions
system.cpu12.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu12.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu12.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_mem_refs                           0                       # number of memory refs
system.cpu12.num_load_insts                         0                       # Number of load instructions
system.cpu12.num_store_insts                        0                       # Number of store instructions
system.cpu12.num_idle_cycles                        0                       # Number of idle cycles
system.cpu12.num_busy_cycles                        0                       # Number of busy cycles
system.cpu12.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu12.idle_fraction                          1                       # Percentage of idle cycles
system.cpu12.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu12.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu12.op_class::IntMult                      0                       # Class of executed instruction
system.cpu12.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu12.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu12.op_class::MemRead                      0                       # Class of executed instruction
system.cpu12.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu12.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu12.op_class::total                        0                       # Class of executed instruction
system.cpu12.dcache.tags.replacements               1                       # number of replacements
system.cpu12.dcache.tags.tagsinuse         398.998658                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs                   0                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data   397.855499                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_blocks::switch_cpus12.data     1.143159                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.777062                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::switch_cpus12.data     0.002233                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.779294                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024          399                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::4          371                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.779297                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::switch_cpus12.data           75                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::switch_cpus12.data           54                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::switch_cpus12.data            3                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::switch_cpus12.data            2                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::switch_cpus12.data          129                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::switch_cpus12.data          129                       # number of overall hits
system.cpu12.dcache.overall_hits::total           129                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::switch_cpus12.data            3                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu12.dcache.LoadLockedReq_misses::switch_cpus12.data            1                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::switch_cpus12.data            2                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::switch_cpus12.data            3                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::switch_cpus12.data            3                       # number of overall misses
system.cpu12.dcache.overall_misses::total            3                       # number of overall misses
system.cpu12.dcache.ReadReq_accesses::switch_cpus12.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::switch_cpus12.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::switch_cpus12.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::switch_cpus12.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::switch_cpus12.data          132                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::switch_cpus12.data          132                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::switch_cpus12.data     0.038462                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::switch_cpus12.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::switch_cpus12.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::switch_cpus12.data     0.022727                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::switch_cpus12.data     0.022727                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements               0                       # number of replacements
system.cpu12.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst          425                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.830078                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::4          406                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::switch_cpus12.inst          370                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu12.icache.demand_hits::switch_cpus12.inst          370                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::switch_cpus12.inst          370                       # number of overall hits
system.cpu12.icache.overall_hits::total           370                       # number of overall hits
system.cpu12.icache.ReadReq_accesses::switch_cpus12.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::switch_cpus12.inst          370                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::switch_cpus12.inst          370                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.data_hits                          0                       # DTB hits
system.cpu13.dtb.data_misses                        0                       # DTB misses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_accesses                      0                       # DTB accesses
system.cpu13.itb.fetch_hits                         0                       # ITB hits
system.cpu13.itb.fetch_misses                       0                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses                     0                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                              0                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu13.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu13.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu13.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu13.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_ticks::0              362811000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::total          362975500                       # number of cycles we spent at this ipl
system.cpu13.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu13.kern.callpal::total                    1                       # number of callpals executed
system.cpu13.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu13.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu13.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu13.kern.mode_good::kernel                 0                      
system.cpu13.kern.mode_good::user                   0                      
system.cpu13.kern.mode_good::idle                   0                      
system.cpu13.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu13.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu13.committedInsts                         0                       # Number of instructions committed
system.cpu13.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu13.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu13.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu13.num_func_calls                         0                       # number of times a function call or return occured
system.cpu13.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu13.num_int_insts                          0                       # number of integer instructions
system.cpu13.num_fp_insts                           0                       # number of float instructions
system.cpu13.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu13.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu13.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_mem_refs                           0                       # number of memory refs
system.cpu13.num_load_insts                         0                       # Number of load instructions
system.cpu13.num_store_insts                        0                       # Number of store instructions
system.cpu13.num_idle_cycles                        0                       # Number of idle cycles
system.cpu13.num_busy_cycles                        0                       # Number of busy cycles
system.cpu13.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu13.idle_fraction                          1                       # Percentage of idle cycles
system.cpu13.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu13.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu13.op_class::IntMult                      0                       # Class of executed instruction
system.cpu13.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu13.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu13.op_class::MemRead                      0                       # Class of executed instruction
system.cpu13.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu13.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu13.op_class::total                        0                       # Class of executed instruction
system.cpu13.dcache.tags.replacements               1                       # number of replacements
system.cpu13.dcache.tags.tagsinuse         408.998527                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs                 2                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs                   2                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data   407.855723                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_blocks::switch_cpus13.data     1.142805                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.796593                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::switch_cpus13.data     0.002232                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.798825                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024          409                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::4          382                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.798828                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::switch_cpus13.data           75                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::switch_cpus13.data           52                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total           52                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::switch_cpus13.data            3                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::switch_cpus13.data            1                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::switch_cpus13.data          127                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total            127                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::switch_cpus13.data          127                       # number of overall hits
system.cpu13.dcache.overall_hits::total           127                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::switch_cpus13.data            3                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::switch_cpus13.data            2                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total            2                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::switch_cpus13.data            1                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::switch_cpus13.data            3                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::switch_cpus13.data            5                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total            5                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::switch_cpus13.data            5                       # number of overall misses
system.cpu13.dcache.overall_misses::total            5                       # number of overall misses
system.cpu13.dcache.ReadReq_accesses::switch_cpus13.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::switch_cpus13.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::switch_cpus13.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::switch_cpus13.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::switch_cpus13.data          132                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::switch_cpus13.data          132                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::switch_cpus13.data     0.038462                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::switch_cpus13.data     0.037037                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.037037                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::switch_cpus13.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::switch_cpus13.data     0.750000                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.750000                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::switch_cpus13.data     0.037879                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.037879                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::switch_cpus13.data     0.037879                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.037879                       # miss rate for overall accesses
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements               0                       # number of replacements
system.cpu13.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst          425                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.830078                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::4          406                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::switch_cpus13.inst          370                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu13.icache.demand_hits::switch_cpus13.inst          370                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::switch_cpus13.inst          370                       # number of overall hits
system.cpu13.icache.overall_hits::total           370                       # number of overall hits
system.cpu13.icache.ReadReq_accesses::switch_cpus13.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::switch_cpus13.inst          370                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::switch_cpus13.inst          370                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.data_hits                          0                       # DTB hits
system.cpu14.dtb.data_misses                        0                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                      0                       # DTB accesses
system.cpu14.itb.fetch_hits                         0                       # ITB hits
system.cpu14.itb.fetch_misses                       0                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses                     0                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                              0                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu14.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu14.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu14.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu14.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_ticks::0              362811000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::total          362975500                       # number of cycles we spent at this ipl
system.cpu14.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu14.kern.callpal::total                    1                       # number of callpals executed
system.cpu14.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu14.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu14.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu14.kern.mode_good::kernel                 0                      
system.cpu14.kern.mode_good::user                   0                      
system.cpu14.kern.mode_good::idle                   0                      
system.cpu14.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu14.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu14.committedInsts                         0                       # Number of instructions committed
system.cpu14.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu14.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu14.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu14.num_func_calls                         0                       # number of times a function call or return occured
system.cpu14.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu14.num_int_insts                          0                       # number of integer instructions
system.cpu14.num_fp_insts                           0                       # number of float instructions
system.cpu14.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu14.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu14.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_mem_refs                           0                       # number of memory refs
system.cpu14.num_load_insts                         0                       # Number of load instructions
system.cpu14.num_store_insts                        0                       # Number of store instructions
system.cpu14.num_idle_cycles                        0                       # Number of idle cycles
system.cpu14.num_busy_cycles                        0                       # Number of busy cycles
system.cpu14.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu14.idle_fraction                          1                       # Percentage of idle cycles
system.cpu14.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu14.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu14.op_class::IntMult                      0                       # Class of executed instruction
system.cpu14.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu14.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu14.op_class::MemRead                      0                       # Class of executed instruction
system.cpu14.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu14.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu14.op_class::total                        0                       # Class of executed instruction
system.cpu14.dcache.tags.replacements               1                       # number of replacements
system.cpu14.dcache.tags.tagsinuse         403.998397                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs                 2                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs                   2                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data   402.855946                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_blocks::switch_cpus14.data     1.142451                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.786828                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::switch_cpus14.data     0.002231                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.789059                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024          404                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::4          376                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.789062                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::switch_cpus14.data           75                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::switch_cpus14.data           53                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total           53                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::switch_cpus14.data            3                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::switch_cpus14.data            1                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::switch_cpus14.data          128                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total            128                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::switch_cpus14.data          128                       # number of overall hits
system.cpu14.dcache.overall_hits::total           128                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::switch_cpus14.data            3                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::switch_cpus14.data            1                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total            1                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::switch_cpus14.data            1                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::switch_cpus14.data            3                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::switch_cpus14.data            4                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total            4                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::switch_cpus14.data            4                       # number of overall misses
system.cpu14.dcache.overall_misses::total            4                       # number of overall misses
system.cpu14.dcache.ReadReq_accesses::switch_cpus14.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::switch_cpus14.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::switch_cpus14.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::switch_cpus14.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::switch_cpus14.data          132                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::switch_cpus14.data          132                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::switch_cpus14.data     0.038462                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::switch_cpus14.data     0.018519                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.018519                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::switch_cpus14.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::switch_cpus14.data     0.750000                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.750000                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::switch_cpus14.data     0.030303                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.030303                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::switch_cpus14.data     0.030303                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.030303                       # miss rate for overall accesses
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements               0                       # number of replacements
system.cpu14.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst          425                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.830078                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::4          406                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::switch_cpus14.inst          370                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu14.icache.demand_hits::switch_cpus14.inst          370                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::switch_cpus14.inst          370                       # number of overall hits
system.cpu14.icache.overall_hits::total           370                       # number of overall hits
system.cpu14.icache.ReadReq_accesses::switch_cpus14.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::switch_cpus14.inst          370                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::switch_cpus14.inst          370                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.data_hits                          0                       # DTB hits
system.cpu15.dtb.data_misses                        0                       # DTB misses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_accesses                      0                       # DTB accesses
system.cpu15.itb.fetch_hits                         0                       # ITB hits
system.cpu15.itb.fetch_misses                       0                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses                     0                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                              0                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu15.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu15.kern.inst.hwrei                        4                       # number of hwrei instructions executed
system.cpu15.kern.ipl_count::0                      1     25.00%     25.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::30                     2     50.00%     75.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::31                     1     25.00%    100.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::total                  4                       # number of times we switched to this ipl
system.cpu15.kern.ipl_good::0                       1     25.00%     25.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::30                      2     50.00%     75.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::31                      1     25.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::total                   4                       # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_ticks::0              362766000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::30                195000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::31                 14500      0.00%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::total          362975500                       # number of cycles we spent at this ipl
system.cpu15.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::31                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.callpal::swpipl                   2     66.67%     66.67% # number of callpals executed
system.cpu15.kern.callpal::rti                      1     33.33%    100.00% # number of callpals executed
system.cpu15.kern.callpal::total                    3                       # number of callpals executed
system.cpu15.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu15.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu15.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu15.kern.mode_good::kernel                 0                      
system.cpu15.kern.mode_good::user                   0                      
system.cpu15.kern.mode_good::idle                   0                      
system.cpu15.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu15.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu15.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu15.committedInsts                         0                       # Number of instructions committed
system.cpu15.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu15.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu15.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu15.num_func_calls                         0                       # number of times a function call or return occured
system.cpu15.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu15.num_int_insts                          0                       # number of integer instructions
system.cpu15.num_fp_insts                           0                       # number of float instructions
system.cpu15.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu15.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu15.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_mem_refs                           0                       # number of memory refs
system.cpu15.num_load_insts                         0                       # Number of load instructions
system.cpu15.num_store_insts                        0                       # Number of store instructions
system.cpu15.num_idle_cycles                        0                       # Number of idle cycles
system.cpu15.num_busy_cycles                        0                       # Number of busy cycles
system.cpu15.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu15.idle_fraction                          1                       # Percentage of idle cycles
system.cpu15.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu15.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu15.op_class::IntMult                      0                       # Class of executed instruction
system.cpu15.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu15.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu15.op_class::MemRead                      0                       # Class of executed instruction
system.cpu15.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu15.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu15.op_class::total                        0                       # Class of executed instruction
system.cpu15.dcache.tags.replacements               1                       # number of replacements
system.cpu15.dcache.tags.tagsinuse         460.132102                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs                 2                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs                   2                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data   456.706996                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_blocks::switch_cpus15.data     3.425107                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.892006                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::switch_cpus15.data     0.006690                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.898696                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024          461                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::3           27                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::4          408                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.900391                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses             342                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses            342                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::switch_cpus15.data           89                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total            89                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::switch_cpus15.data           59                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total           59                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::switch_cpus15.data            3                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::switch_cpus15.data            1                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::switch_cpus15.data          148                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total            148                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::switch_cpus15.data          148                       # number of overall hits
system.cpu15.dcache.overall_hits::total           148                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::switch_cpus15.data            3                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::switch_cpus15.data            7                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total            7                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::switch_cpus15.data            2                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::switch_cpus15.data            4                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::switch_cpus15.data           10                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total           10                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::switch_cpus15.data           10                       # number of overall misses
system.cpu15.dcache.overall_misses::total           10                       # number of overall misses
system.cpu15.dcache.ReadReq_accesses::switch_cpus15.data           92                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total           92                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::switch_cpus15.data           66                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total           66                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::switch_cpus15.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::switch_cpus15.data            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::switch_cpus15.data          158                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total          158                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::switch_cpus15.data          158                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total          158                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::switch_cpus15.data     0.032609                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.032609                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::switch_cpus15.data     0.106061                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.106061                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::switch_cpus15.data     0.400000                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.400000                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::switch_cpus15.data     0.800000                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.800000                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::switch_cpus15.data     0.063291                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.063291                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::switch_cpus15.data     0.063291                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.063291                       # miss rate for overall accesses
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements               0                       # number of replacements
system.cpu15.icache.tags.tagsinuse                431                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst          431                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.841797                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.841797                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          431                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::4          404                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.841797                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses             920                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses            920                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::switch_cpus15.inst          460                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total           460                       # number of ReadReq hits
system.cpu15.icache.demand_hits::switch_cpus15.inst          460                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total            460                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::switch_cpus15.inst          460                       # number of overall hits
system.cpu15.icache.overall_hits::total           460                       # number of overall hits
system.cpu15.icache.ReadReq_accesses::switch_cpus15.inst          460                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total          460                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::switch_cpus15.inst          460                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total          460                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::switch_cpus15.inst          460                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total          460                       # number of overall (read+write) accesses
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                  34                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 34                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           68                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total           68                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                      68                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          272                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          272                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      272                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2bus0.snoop_filter.tot_requests         55435                       # Total number of requests made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_requests        24439                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_requests         8733                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.snoop_filter.tot_snoops            8792                       # Total number of snoops made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_snoops         6845                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_snoops         1947                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.trans_dist::ReadResp              18483                       # Transaction distribution
system.l2bus0.trans_dist::WriteReq                 26                       # Transaction distribution
system.l2bus0.trans_dist::WriteResp                26                       # Transaction distribution
system.l2bus0.trans_dist::WritebackDirty        11888                       # Transaction distribution
system.l2bus0.trans_dist::WritebackClean         5063                       # Transaction distribution
system.l2bus0.trans_dist::CleanEvict             5321                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeReq              236                       # Transaction distribution
system.l2bus0.trans_dist::SCUpgradeReq             81                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeResp             317                       # Transaction distribution
system.l2bus0.trans_dist::ReadExReq              9394                       # Transaction distribution
system.l2bus0.trans_dist::ReadExResp             9394                       # Transaction distribution
system.l2bus0.trans_dist::ReadCleanReq           8182                       # Transaction distribution
system.l2bus0.trans_dist::ReadSharedReq         10301                       # Transaction distribution
system.l2bus0.pkt_count_system.cpu00.dcache.mem_side::system.l2cache0.cpu_side           16                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu01.dcache.mem_side::system.l2cache0.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu02.dcache.mem_side::system.l2cache0.cpu_side           15                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu03.dcache.mem_side::system.l2cache0.cpu_side           16                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu04.icache.mem_side::system.l2cache0.cpu_side         6508                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu04.dcache.mem_side::system.l2cache0.cpu_side        14532                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu05.icache.mem_side::system.l2cache0.cpu_side         3121                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu05.dcache.mem_side::system.l2cache0.cpu_side         5890                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu06.icache.mem_side::system.l2cache0.cpu_side        11798                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu06.dcache.mem_side::system.l2cache0.cpu_side        36782                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu07.dcache.mem_side::system.l2cache0.cpu_side           20                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count::total                  78712                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu00.dcache.mem_side::system.l2cache0.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu01.dcache.mem_side::system.l2cache0.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu02.dcache.mem_side::system.l2cache0.cpu_side          328                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu03.dcache.mem_side::system.l2cache0.cpu_side          328                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu04.icache.mem_side::system.l2cache0.cpu_side       260224                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu04.dcache.mem_side::system.l2cache0.cpu_side       505680                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu05.icache.mem_side::system.l2cache0.cpu_side       117632                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu05.dcache.mem_side::system.l2cache0.cpu_side       192408                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu06.icache.mem_side::system.l2cache0.cpu_side       469824                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu06.dcache.mem_side::system.l2cache0.cpu_side      1321984                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu07.dcache.mem_side::system.l2cache0.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size::total                 2869200                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.snoops                            37563                       # Total snoops (count)
system.l2bus0.snoop_fanout::samples             93000                       # Request fanout histogram
system.l2bus0.snoop_fanout::mean             0.484860                       # Request fanout histogram
system.l2bus0.snoop_fanout::stdev            1.281751                       # Request fanout histogram
system.l2bus0.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus0.snoop_fanout::0                   73347     78.87%     78.87% # Request fanout histogram
system.l2bus0.snoop_fanout::1                   10699     11.50%     90.37% # Request fanout histogram
system.l2bus0.snoop_fanout::2                    3146      3.38%     93.75% # Request fanout histogram
system.l2bus0.snoop_fanout::3                    1824      1.96%     95.72% # Request fanout histogram
system.l2bus0.snoop_fanout::4                    1082      1.16%     96.88% # Request fanout histogram
system.l2bus0.snoop_fanout::5                     754      0.81%     97.69% # Request fanout histogram
system.l2bus0.snoop_fanout::6                     556      0.60%     98.29% # Request fanout histogram
system.l2bus0.snoop_fanout::7                    1541      1.66%     99.95% # Request fanout histogram
system.l2bus0.snoop_fanout::8                      51      0.05%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::9                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::10                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::11                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::12                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::13                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::14                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::15                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::16                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus0.snoop_fanout::max_value               8                       # Request fanout histogram
system.l2bus0.snoop_fanout::total               93000                       # Request fanout histogram
system.l2bus1.snoop_filter.tot_requests            72                       # Total number of requests made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_requests           34                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_requests           24                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.snoop_filter.tot_snoops            1369                       # Total number of snoops made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_snoops          858                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_snoops          511                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.trans_dist::ReadResp                 33                       # Transaction distribution
system.l2bus1.trans_dist::WriteReq                  8                       # Transaction distribution
system.l2bus1.trans_dist::WriteResp                 8                       # Transaction distribution
system.l2bus1.trans_dist::WritebackDirty            1                       # Transaction distribution
system.l2bus1.trans_dist::CleanEvict                3                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeReq                9                       # Transaction distribution
system.l2bus1.trans_dist::SCUpgradeReq             20                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeResp              29                       # Transaction distribution
system.l2bus1.trans_dist::ReadExReq                 1                       # Transaction distribution
system.l2bus1.trans_dist::ReadExResp                1                       # Transaction distribution
system.l2bus1.trans_dist::ReadSharedReq            33                       # Transaction distribution
system.l2bus1.pkt_count_system.cpu08.dcache.mem_side::system.l2cache1.cpu_side           16                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu09.dcache.mem_side::system.l2cache1.cpu_side           15                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu10.dcache.mem_side::system.l2cache1.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu11.dcache.mem_side::system.l2cache1.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu12.dcache.mem_side::system.l2cache1.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu13.dcache.mem_side::system.l2cache1.cpu_side           20                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu14.dcache.mem_side::system.l2cache1.cpu_side           19                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu15.dcache.mem_side::system.l2cache1.cpu_side           34                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count::total                    146                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu08.dcache.mem_side::system.l2cache1.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu09.dcache.mem_side::system.l2cache1.cpu_side          328                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu10.dcache.mem_side::system.l2cache1.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu11.dcache.mem_side::system.l2cache1.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu12.dcache.mem_side::system.l2cache1.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu13.dcache.mem_side::system.l2cache1.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu14.dcache.mem_side::system.l2cache1.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu15.dcache.mem_side::system.l2cache1.cpu_side          392                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size::total                    2304                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.snoops                            34836                       # Total snoops (count)
system.l2bus1.snoop_fanout::samples             34803                       # Request fanout histogram
system.l2bus1.snoop_fanout::mean             0.123150                       # Request fanout histogram
system.l2bus1.snoop_fanout::stdev            0.839279                       # Request fanout histogram
system.l2bus1.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus1.snoop_fanout::0                   33401     95.97%     95.97% # Request fanout histogram
system.l2bus1.snoop_fanout::1                     876      2.52%     98.49% # Request fanout histogram
system.l2bus1.snoop_fanout::2                      49      0.14%     98.63% # Request fanout histogram
system.l2bus1.snoop_fanout::3                      21      0.06%     98.69% # Request fanout histogram
system.l2bus1.snoop_fanout::4                      34      0.10%     98.79% # Request fanout histogram
system.l2bus1.snoop_fanout::5                       3      0.01%     98.80% # Request fanout histogram
system.l2bus1.snoop_fanout::6                      78      0.22%     99.02% # Request fanout histogram
system.l2bus1.snoop_fanout::7                      98      0.28%     99.30% # Request fanout histogram
system.l2bus1.snoop_fanout::8                     243      0.70%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::9                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::10                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::11                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::12                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::13                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::14                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::15                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::16                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus1.snoop_fanout::max_value               8                       # Request fanout histogram
system.l2bus1.snoop_fanout::total               34803                       # Request fanout histogram
system.l2cache0.tags.replacements               18816                       # number of replacements
system.l2cache0.tags.tagsinuse            4007.802945                       # Cycle average of tags in use
system.l2cache0.tags.total_refs                 21364                       # Total number of references to valid blocks.
system.l2cache0.tags.sampled_refs               18816                       # Sample count of references to valid blocks.
system.l2cache0.tags.avg_refs                1.135417                       # Average number of references to valid blocks.
system.l2cache0.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache0.tags.occ_blocks::writebacks  1727.954737                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu02.inst     1.318481                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu02.data     1.604511                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu03.inst     0.886949                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu04.inst    17.758084                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu04.data    37.992808                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu06.inst     1.064334                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu06.data     2.497277                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu07.inst     0.010370                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu07.data     1.003190                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus04.inst   398.987247                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus04.data   337.059722                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus05.inst   131.257682                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus05.data   148.299033                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus06.inst   438.241722                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus06.data   761.866797                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_percent::writebacks     0.421864                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu02.inst     0.000322                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu02.data     0.000392                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu03.inst     0.000217                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu04.inst     0.004335                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu04.data     0.009276                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu06.inst     0.000260                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu06.data     0.000610                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu07.inst     0.000003                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu07.data     0.000245                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus04.inst     0.097409                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus04.data     0.082290                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus05.inst     0.032045                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus05.data     0.036206                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus06.inst     0.106993                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus06.data     0.186003                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::total      0.978468                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_task_id_blocks::1024         4040                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::0         1008                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::1         2941                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::2           88                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.l2cache0.tags.occ_task_id_percent::1024     0.986328                       # Percentage of cache occupancy per task id
system.l2cache0.tags.tag_accesses              424966                       # Number of tag accesses
system.l2cache0.tags.data_accesses             424966                       # Number of data accesses
system.l2cache0.WritebackDirty_hits::writebacks        11888                       # number of WritebackDirty hits
system.l2cache0.WritebackDirty_hits::total        11888                       # number of WritebackDirty hits
system.l2cache0.WritebackClean_hits::writebacks         5063                       # number of WritebackClean hits
system.l2cache0.WritebackClean_hits::total         5063                       # number of WritebackClean hits
system.l2cache0.UpgradeReq_hits::switch_cpus04.data          104                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus05.data            3                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus06.data            3                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::total            110                       # number of UpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus06.data            1                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::total            1                       # number of SCUpgradeReq hits
system.l2cache0.ReadExReq_hits::switch_cpus04.data          222                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus05.data           70                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus06.data          501                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::total             793                       # number of ReadExReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus04.inst          509                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus05.inst          736                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus06.inst         2772                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::total         4017                       # number of ReadCleanReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus00.data            1                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus04.data         1066                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus05.data          721                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus06.data         2436                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus07.data            1                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::total         4225                       # number of ReadSharedReq hits
system.l2cache0.demand_hits::switch_cpus00.data            1                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus04.inst          509                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus04.data         1288                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus05.inst          736                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus05.data          791                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus06.inst         2772                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus06.data         2937                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus07.data            1                       # number of demand (read+write) hits
system.l2cache0.demand_hits::total               9035                       # number of demand (read+write) hits
system.l2cache0.overall_hits::switch_cpus00.data            1                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus04.inst          509                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus04.data         1288                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus05.inst          736                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus05.data          791                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus06.inst         2772                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus06.data         2937                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus07.data            1                       # number of overall hits
system.l2cache0.overall_hits::total              9035                       # number of overall hits
system.l2cache0.UpgradeReq_misses::switch_cpus04.data            5                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus05.data            5                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus06.data            3                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus07.data            2                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::total           15                       # number of UpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus04.data            3                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus06.data           10                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus07.data            1                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::total           14                       # number of SCUpgradeReq misses
system.l2cache0.ReadExReq_misses::switch_cpus04.data         1711                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus05.data          542                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus06.data         6167                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::total          8420                       # number of ReadExReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus04.inst         1933                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus05.inst          547                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus06.inst         1685                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::total         4165                       # number of ReadCleanReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus04.data         1604                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus05.data          754                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus06.data         3202                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::total         5560                       # number of ReadSharedReq misses
system.l2cache0.demand_misses::switch_cpus04.inst         1933                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus04.data         3315                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus05.inst          547                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus05.data         1296                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus06.inst         1685                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus06.data         9369                       # number of demand (read+write) misses
system.l2cache0.demand_misses::total            18145                       # number of demand (read+write) misses
system.l2cache0.overall_misses::switch_cpus04.inst         1933                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus04.data         3315                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus05.inst          547                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus05.data         1296                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus06.inst         1685                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus06.data         9369                       # number of overall misses
system.l2cache0.overall_misses::total           18145                       # number of overall misses
system.l2cache0.WritebackDirty_accesses::writebacks        11888                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackDirty_accesses::total        11888                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::writebacks         5063                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::total         5063                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus04.data          109                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus05.data            8                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus06.data            6                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus07.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::total          125                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus04.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus06.data           11                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus07.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::total           15                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus04.data         1933                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus05.data          612                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus06.data         6668                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::total         9213                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus04.inst         2442                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus05.inst         1283                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus06.inst         4457                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::total         8182                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus00.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus04.data         2670                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus05.data         1475                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus06.data         5638                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus07.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::total         9785                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.demand_accesses::switch_cpus00.data            1                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus04.inst         2442                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus04.data         4603                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus05.inst         1283                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus05.data         2087                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus06.inst         4457                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus06.data        12306                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus07.data            1                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::total          27180                       # number of demand (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus00.data            1                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus04.inst         2442                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus04.data         4603                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus05.inst         1283                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus05.data         2087                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus06.inst         4457                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus06.data        12306                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus07.data            1                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::total         27180                       # number of overall (read+write) accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus04.data     0.045872                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus05.data     0.625000                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus06.data     0.500000                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::total     0.120000                       # miss rate for UpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus06.data     0.909091                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::total     0.933333                       # miss rate for SCUpgradeReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus04.data     0.885153                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus05.data     0.885621                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus06.data     0.924865                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::total     0.913926                       # miss rate for ReadExReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus04.inst     0.791564                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus05.inst     0.426345                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus06.inst     0.378057                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::total     0.509044                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus04.data     0.600749                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus05.data     0.511186                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus06.data     0.567932                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::total     0.568217                       # miss rate for ReadSharedReq accesses
system.l2cache0.demand_miss_rate::switch_cpus04.inst     0.791564                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus04.data     0.720182                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus05.inst     0.426345                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus05.data     0.620987                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus06.inst     0.378057                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus06.data     0.761336                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::total      0.667586                       # miss rate for demand accesses
system.l2cache0.overall_miss_rate::switch_cpus04.inst     0.791564                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus04.data     0.720182                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus05.inst     0.426345                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus05.data     0.620987                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus06.inst     0.378057                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus06.data     0.761336                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::total     0.667586                       # miss rate for overall accesses
system.l2cache0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache0.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache0.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache0.fast_writes                         0                       # number of fast writes performed
system.l2cache0.cache_copies                        0                       # number of cache copies performed
system.l2cache0.writebacks::writebacks           8951                       # number of writebacks
system.l2cache0.writebacks::total                8951                       # number of writebacks
system.l2cache0.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache1.tags.replacements                   2                       # number of replacements
system.l2cache1.tags.tagsinuse            3721.633747                       # Cycle average of tags in use
system.l2cache1.tags.total_refs                     4                       # Total number of references to valid blocks.
system.l2cache1.tags.sampled_refs                   2                       # Sample count of references to valid blocks.
system.l2cache1.tags.avg_refs                       2                       # Average number of references to valid blocks.
system.l2cache1.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache1.tags.occ_blocks::writebacks   649.258063                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu08.inst           29                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu08.data           28                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu09.inst  1969.428450                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu09.data  1039.803704                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu10.data            1                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu14.data            1                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu15.inst            1                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu15.data            2                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus08.data     0.572665                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus09.data     0.000003                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus10.data     0.000003                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus11.data     0.000003                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus12.data     0.000003                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus13.data     0.000003                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus14.data     0.000003                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus15.data     0.570848                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_percent::writebacks     0.158510                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu08.inst     0.007080                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu08.data     0.006836                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu09.inst     0.480817                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu09.data     0.253858                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu10.data     0.000244                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu14.data     0.000244                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu15.inst     0.000244                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu15.data     0.000488                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus08.data     0.000140                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus09.data     0.000000                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus10.data     0.000000                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus11.data     0.000000                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus12.data     0.000000                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus13.data     0.000000                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus14.data     0.000000                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus15.data     0.000139                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::total      0.908602                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_task_id_blocks::1024         3719                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::2         3095                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::3          620                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.l2cache1.tags.occ_task_id_percent::1024     0.907959                       # Percentage of cache occupancy per task id
system.l2cache1.tags.tag_accesses                 439                       # Number of tag accesses
system.l2cache1.tags.data_accesses                439                       # Number of data accesses
system.l2cache1.WritebackDirty_hits::writebacks            1                       # number of WritebackDirty hits
system.l2cache1.WritebackDirty_hits::total            1                       # number of WritebackDirty hits
system.l2cache1.ReadSharedReq_hits::switch_cpus09.data            2                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus10.data            2                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus11.data            2                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus12.data            2                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus13.data            2                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus14.data            2                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus15.data            1                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::total           13                       # number of ReadSharedReq hits
system.l2cache1.demand_hits::switch_cpus09.data            2                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus10.data            2                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus11.data            2                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus12.data            2                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus13.data            2                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus14.data            2                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus15.data            1                       # number of demand (read+write) hits
system.l2cache1.demand_hits::total                 13                       # number of demand (read+write) hits
system.l2cache1.overall_hits::switch_cpus09.data            2                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus10.data            2                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus11.data            2                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus12.data            2                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus13.data            2                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus14.data            2                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus15.data            1                       # number of overall hits
system.l2cache1.overall_hits::total                13                       # number of overall hits
system.l2cache1.UpgradeReq_misses::switch_cpus13.data            2                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus14.data            1                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus15.data            6                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::total            9                       # number of UpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus08.data            2                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus09.data            1                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus10.data            1                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus11.data            1                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus12.data            1                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus13.data            2                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus14.data            2                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus15.data            3                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::total           13                       # number of SCUpgradeReq misses
system.l2cache1.ReadExReq_misses::switch_cpus15.data            1                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::total             1                       # number of ReadExReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus08.data            4                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus09.data            1                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus10.data            1                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus11.data            1                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus12.data            1                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus13.data            1                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus14.data            1                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus15.data            3                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::total           13                       # number of ReadSharedReq misses
system.l2cache1.demand_misses::switch_cpus08.data            4                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus09.data            1                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus10.data            1                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus11.data            1                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus12.data            1                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus13.data            1                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus14.data            1                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus15.data            4                       # number of demand (read+write) misses
system.l2cache1.demand_misses::total               14                       # number of demand (read+write) misses
system.l2cache1.overall_misses::switch_cpus08.data            4                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus09.data            1                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus10.data            1                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus11.data            1                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus12.data            1                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus13.data            1                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus14.data            1                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus15.data            4                       # number of overall misses
system.l2cache1.overall_misses::total              14                       # number of overall misses
system.l2cache1.WritebackDirty_accesses::writebacks            1                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackDirty_accesses::total            1                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus13.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus14.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus15.data            6                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::total            9                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus08.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus09.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus10.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus11.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus12.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus13.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus14.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus15.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::total           13                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus15.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::total            1                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus08.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus09.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus10.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus11.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus12.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus13.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus14.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus15.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::total           26                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.demand_accesses::switch_cpus08.data            4                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus09.data            3                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus10.data            3                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus11.data            3                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus12.data            3                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus13.data            3                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus14.data            3                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus15.data            5                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::total             27                       # number of demand (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus08.data            4                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus09.data            3                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus10.data            3                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus11.data            3                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus12.data            3                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus13.data            3                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus14.data            3                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus15.data            5                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::total            27                       # number of overall (read+write) accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus15.data            1                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus08.data            1                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus09.data     0.333333                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus10.data     0.333333                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus11.data     0.333333                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus12.data     0.333333                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus13.data     0.333333                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus14.data     0.333333                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus15.data     0.750000                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::total     0.500000                       # miss rate for ReadSharedReq accesses
system.l2cache1.demand_miss_rate::switch_cpus08.data            1                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus09.data     0.333333                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus10.data     0.333333                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus11.data     0.333333                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus12.data     0.333333                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus13.data     0.333333                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus14.data     0.333333                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus15.data     0.800000                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::total      0.518519                       # miss rate for demand accesses
system.l2cache1.overall_miss_rate::switch_cpus08.data            1                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus09.data     0.333333                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus10.data     0.333333                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus11.data     0.333333                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus12.data     0.333333                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus13.data     0.333333                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus14.data     0.333333                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus15.data     0.800000                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::total     0.518519                       # miss rate for overall accesses
system.l2cache1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache1.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache1.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache1.fast_writes                         0                       # number of fast writes performed
system.l2cache1.cache_copies                        0                       # number of cache copies performed
system.l2cache1.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.membus0.trans_dist::ReadResp              9735                       # Transaction distribution
system.membus0.trans_dist::WriteReq                34                       # Transaction distribution
system.membus0.trans_dist::WriteResp               34                       # Transaction distribution
system.membus0.trans_dist::WritebackDirty         8951                       # Transaction distribution
system.membus0.trans_dist::CleanEvict            6318                       # Transaction distribution
system.membus0.trans_dist::UpgradeReq             132                       # Transaction distribution
system.membus0.trans_dist::SCUpgradeReq            89                       # Transaction distribution
system.membus0.trans_dist::UpgradeResp             44                       # Transaction distribution
system.membus0.trans_dist::ReadExReq             8596                       # Transaction distribution
system.membus0.trans_dist::ReadExResp            8415                       # Transaction distribution
system.membus0.trans_dist::ReadSharedReq         9735                       # Transaction distribution
system.membus0.pkt_count_system.l2cache0.mem_side::system.mem_ctrls0.port        30187                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side        21786                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.bridge.slave           52                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::total        52025                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port           42                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.bridge.slave           16                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::total           58                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count::total                 52083                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.mem_ctrls0.port       918080                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side       815744                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.bridge.slave          208                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::total      1734032                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port          640                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.bridge.slave           64                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::total          704                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size::total                1734736                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.snoops                           18695                       # Total snoops (count)
system.membus0.snoop_fanout::samples            53466                       # Request fanout histogram
system.membus0.snoop_fanout::mean            2.349587                       # Request fanout histogram
system.membus0.snoop_fanout::stdev           0.476844                       # Request fanout histogram
system.membus0.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::2                  34775     65.04%     65.04% # Request fanout histogram
system.membus0.snoop_fanout::3                  18691     34.96%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::min_value              2                       # Request fanout histogram
system.membus0.snoop_fanout::max_value              3                       # Request fanout histogram
system.membus0.snoop_fanout::total              53466                       # Request fanout histogram
system.membus1.trans_dist::ReadResp              3074                       # Transaction distribution
system.membus1.trans_dist::WriteReq                 8                       # Transaction distribution
system.membus1.trans_dist::WriteResp                8                       # Transaction distribution
system.membus1.trans_dist::WritebackDirty         6277                       # Transaction distribution
system.membus1.trans_dist::CleanEvict            2060                       # Transaction distribution
system.membus1.trans_dist::UpgradeReq             109                       # Transaction distribution
system.membus1.trans_dist::SCUpgradeReq            52                       # Transaction distribution
system.membus1.trans_dist::UpgradeResp             35                       # Transaction distribution
system.membus1.trans_dist::ReadExReq             3430                       # Transaction distribution
system.membus1.trans_dist::ReadExResp            3386                       # Transaction distribution
system.membus1.trans_dist::ReadSharedReq         3074                       # Transaction distribution
system.membus1.pkt_count_system.l2cache1.mem_side::system.mem_ctrls1.port           40                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side           60                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::total          100                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port        21413                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::total        21413                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count::total                 21513                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.mem_ctrls1.port          256                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side          704                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::total          960                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port       814272                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::total       814272                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size::total                 815232                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.snoops                           19541                       # Total snoops (count)
system.membus1.snoop_fanout::samples            34777                       # Request fanout histogram
system.membus1.snoop_fanout::mean            1.558703                       # Request fanout histogram
system.membus1.snoop_fanout::stdev           0.496549                       # Request fanout histogram
system.membus1.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::1                  15347     44.13%     44.13% # Request fanout histogram
system.membus1.snoop_fanout::2                  19430     55.87%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus1.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus1.snoop_fanout::total              34777                       # Request fanout histogram
system.numa_caches_downward0.tags.replacements         9338                       # number of replacements
system.numa_caches_downward0.tags.tagsinuse    15.826879                       # Cycle average of tags in use
system.numa_caches_downward0.tags.total_refs            5                       # Total number of references to valid blocks.
system.numa_caches_downward0.tags.sampled_refs         9338                       # Sample count of references to valid blocks.
system.numa_caches_downward0.tags.avg_refs     0.000535                       # Average number of references to valid blocks.
system.numa_caches_downward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward0.tags.occ_blocks::writebacks    11.275982                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::cpu04.data     0.000425                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus04.inst     0.163405                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus04.data     0.642317                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus05.inst     0.061281                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus05.data     0.791654                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus06.inst     0.074582                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus06.data     2.817232                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_percent::writebacks     0.704749                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::cpu04.data     0.000027                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus04.inst     0.010213                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus04.data     0.040145                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus05.inst     0.003830                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus05.data     0.049478                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus06.inst     0.004661                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus06.data     0.176077                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::total     0.989180                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.tag_accesses       133958                       # Number of tag accesses
system.numa_caches_downward0.tags.data_accesses       133958                       # Number of data accesses
system.numa_caches_downward0.WritebackDirty_hits::writebacks         6288                       # number of WritebackDirty hits
system.numa_caches_downward0.WritebackDirty_hits::total         6288                       # number of WritebackDirty hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus05.data            1                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus06.data            1                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::total            2                       # number of ReadExReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus06.data            2                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::total            2                       # number of ReadSharedReq hits
system.numa_caches_downward0.demand_hits::switch_cpus05.data            1                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus06.data            3                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::total            4                       # number of demand (read+write) hits
system.numa_caches_downward0.overall_hits::switch_cpus05.data            1                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus06.data            3                       # number of overall hits
system.numa_caches_downward0.overall_hits::total            4                       # number of overall hits
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus04.data            1                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus05.data            2                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus06.data            5                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus07.data            2                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::total           10                       # number of UpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus04.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus06.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus07.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::total            3                       # number of SCUpgradeReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus04.data         1178                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus05.data          539                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus06.data         1672                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::total         3389                       # number of ReadExReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus04.inst          223                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus04.data          753                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus05.inst           13                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus05.data          587                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus06.inst           15                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus06.data         1474                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::total         3065                       # number of ReadSharedReq misses
system.numa_caches_downward0.demand_misses::switch_cpus04.inst          223                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus04.data         1931                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus05.inst           13                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus05.data         1126                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus06.inst           15                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus06.data         3146                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::total         6454                       # number of demand (read+write) misses
system.numa_caches_downward0.overall_misses::switch_cpus04.inst          223                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus04.data         1931                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus05.inst           13                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus05.data         1126                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus06.inst           15                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus06.data         3146                       # number of overall misses
system.numa_caches_downward0.overall_misses::total         6454                       # number of overall misses
system.numa_caches_downward0.WritebackDirty_accesses::writebacks         6288                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.WritebackDirty_accesses::total         6288                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus04.data            1                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus05.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus06.data            5                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus07.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::total           10                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus04.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus06.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus07.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::total            3                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus04.data         1178                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus05.data          540                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus06.data         1673                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::total         3391                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus04.inst          223                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus04.data          753                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus05.inst           13                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus05.data          587                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus06.inst           15                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus06.data         1476                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::total         3067                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.demand_accesses::switch_cpus04.inst          223                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus04.data         1931                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus05.inst           13                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus05.data         1127                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus06.inst           15                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus06.data         3149                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::total         6458                       # number of demand (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus04.inst          223                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus04.data         1931                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus05.inst           13                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus05.data         1127                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus06.inst           15                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus06.data         3149                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::total         6458                       # number of overall (read+write) accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus04.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus05.data     0.998148                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus06.data     0.999402                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::total     0.999410                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus04.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus04.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus05.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus05.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus06.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus06.data     0.998645                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::total     0.999348                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus04.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus04.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus05.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus05.data     0.999113                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus06.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus06.data     0.999047                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::total     0.999381                       # miss rate for demand accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus04.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus04.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus05.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus05.data     0.999113                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus06.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus06.data     0.999047                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::total     0.999381                       # miss rate for overall accesses
system.numa_caches_downward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward0.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward0.writebacks::writebacks         6285                       # number of writebacks
system.numa_caches_downward0.writebacks::total         6285                       # number of writebacks
system.numa_caches_downward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward1.tags.replacements            1                       # number of replacements
system.numa_caches_downward1.tags.tagsinuse    13.429292                       # Cycle average of tags in use
system.numa_caches_downward1.tags.total_refs            1                       # Total number of references to valid blocks.
system.numa_caches_downward1.tags.sampled_refs            1                       # Sample count of references to valid blocks.
system.numa_caches_downward1.tags.avg_refs            1                       # Average number of references to valid blocks.
system.numa_caches_downward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward1.tags.occ_blocks::cpu08.inst     1.428323                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::cpu09.inst           11                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::cpu09.data            1                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus08.data     0.000946                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus09.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus10.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus11.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus12.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus13.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus14.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus15.data     0.000007                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_percent::cpu08.inst     0.089270                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::cpu09.inst     0.687500                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::cpu09.data     0.062500                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus08.data     0.000059                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus09.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus10.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus11.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus12.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus13.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus14.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus15.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::total     0.839331                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_task_id_blocks::1024           13                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.numa_caches_downward1.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.numa_caches_downward1.tags.tag_accesses          202                       # Number of tag accesses
system.numa_caches_downward1.tags.data_accesses          202                       # Number of data accesses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus15.data            1                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::total            1                       # number of UpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus08.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus09.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus10.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus11.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus12.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus13.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus14.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus15.data            2                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::total            9                       # number of SCUpgradeReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus08.data            2                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus09.data            1                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus10.data            1                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus11.data            1                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus12.data            1                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus13.data            1                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus14.data            1                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus15.data            2                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::total           10                       # number of ReadSharedReq misses
system.numa_caches_downward1.demand_misses::switch_cpus08.data            2                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus09.data            1                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus10.data            1                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus11.data            1                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus12.data            1                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus13.data            1                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus14.data            1                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus15.data            2                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::total           10                       # number of demand (read+write) misses
system.numa_caches_downward1.overall_misses::switch_cpus08.data            2                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus09.data            1                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus10.data            1                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus11.data            1                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus12.data            1                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus13.data            1                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus14.data            1                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus15.data            2                       # number of overall misses
system.numa_caches_downward1.overall_misses::total           10                       # number of overall misses
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus15.data            1                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::total            1                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus08.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus09.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus10.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus11.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus12.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus13.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus14.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus15.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::total            9                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus08.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus09.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus10.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus11.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus12.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus13.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus14.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus15.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::total           10                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.demand_accesses::switch_cpus08.data            2                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus09.data            1                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus10.data            1                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus11.data            1                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus12.data            1                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus13.data            1                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus14.data            1                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus15.data            2                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::total           10                       # number of demand (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus08.data            2                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus09.data            1                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus10.data            1                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus11.data            1                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus12.data            1                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus13.data            1                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus14.data            1                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus15.data            2                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::total           10                       # number of overall (read+write) accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus08.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus09.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus10.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus11.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus12.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus13.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus14.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus15.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus08.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus09.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus10.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus11.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus12.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus13.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus14.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus15.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus08.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus09.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus10.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus11.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus12.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus13.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus14.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus15.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_downward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward1.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward0.tags.replacements            1                       # number of replacements
system.numa_caches_upward0.tags.tagsinuse    13.429292                       # Cycle average of tags in use
system.numa_caches_upward0.tags.total_refs            1                       # Total number of references to valid blocks.
system.numa_caches_upward0.tags.sampled_refs            1                       # Sample count of references to valid blocks.
system.numa_caches_upward0.tags.avg_refs            1                       # Average number of references to valid blocks.
system.numa_caches_upward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward0.tags.occ_blocks::cpu08.inst     1.428323                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::cpu09.inst           11                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::cpu09.data            1                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus08.data     0.000946                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus09.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus10.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus11.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus12.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus13.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus14.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus15.data     0.000007                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_percent::cpu08.inst     0.089270                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::cpu09.inst     0.687500                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::cpu09.data     0.062500                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus08.data     0.000059                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus09.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus10.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus11.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus12.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus13.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus14.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus15.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::total     0.839331                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_task_id_blocks::1024           13                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.numa_caches_upward0.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.numa_caches_upward0.tags.tag_accesses          202                       # Number of tag accesses
system.numa_caches_upward0.tags.data_accesses          202                       # Number of data accesses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus15.data            1                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::total            1                       # number of UpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus08.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus09.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus10.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus11.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus12.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus13.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus14.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus15.data            2                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::total            9                       # number of SCUpgradeReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus08.data            2                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus09.data            1                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus10.data            1                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus11.data            1                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus12.data            1                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus13.data            1                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus14.data            1                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus15.data            2                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::total           10                       # number of ReadSharedReq misses
system.numa_caches_upward0.demand_misses::switch_cpus08.data            2                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus09.data            1                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus10.data            1                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus11.data            1                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus12.data            1                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus13.data            1                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus14.data            1                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus15.data            2                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::total           10                       # number of demand (read+write) misses
system.numa_caches_upward0.overall_misses::switch_cpus08.data            2                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus09.data            1                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus10.data            1                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus11.data            1                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus12.data            1                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus13.data            1                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus14.data            1                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus15.data            2                       # number of overall misses
system.numa_caches_upward0.overall_misses::total           10                       # number of overall misses
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus15.data            1                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::total            1                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus08.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus09.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus10.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus11.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus12.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus13.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus14.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus15.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::total            9                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus08.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus09.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus10.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus11.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus12.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus13.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus14.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus15.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::total           10                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.demand_accesses::switch_cpus08.data            2                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus09.data            1                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus10.data            1                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus11.data            1                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus12.data            1                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus13.data            1                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus14.data            1                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus15.data            2                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::total           10                       # number of demand (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus08.data            2                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus09.data            1                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus10.data            1                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus11.data            1                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus12.data            1                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus13.data            1                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus14.data            1                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus15.data            2                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::total           10                       # number of overall (read+write) accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus08.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus09.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus10.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus11.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus12.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus13.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus14.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus15.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus08.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus09.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus10.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus11.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus12.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus13.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus14.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus15.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus08.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus09.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus10.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus11.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus12.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus13.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus14.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus15.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_upward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward0.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward1.tags.replacements         9329                       # number of replacements
system.numa_caches_upward1.tags.tagsinuse    15.819891                       # Cycle average of tags in use
system.numa_caches_upward1.tags.total_refs            8                       # Total number of references to valid blocks.
system.numa_caches_upward1.tags.sampled_refs         9329                       # Sample count of references to valid blocks.
system.numa_caches_upward1.tags.avg_refs     0.000858                       # Average number of references to valid blocks.
system.numa_caches_upward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward1.tags.occ_blocks::writebacks    11.165415                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::cpu04.data     0.001124                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus04.inst     0.158532                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus04.data     0.671339                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus05.inst     0.048096                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus05.data     0.799803                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus06.inst     0.069127                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus06.data     2.906455                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_percent::writebacks     0.697838                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::cpu04.data     0.000070                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus04.inst     0.009908                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus04.data     0.041959                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus05.inst     0.003006                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus05.data     0.049988                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus06.inst     0.004320                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus06.data     0.181653                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::total     0.988743                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_upward1.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward1.tags.tag_accesses       133883                       # Number of tag accesses
system.numa_caches_upward1.tags.data_accesses       133883                       # Number of data accesses
system.numa_caches_upward1.WritebackDirty_hits::writebacks         6285                       # number of WritebackDirty hits
system.numa_caches_upward1.WritebackDirty_hits::total         6285                       # number of WritebackDirty hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus04.data            1                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus06.data            3                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::total            4                       # number of ReadExReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus06.data            4                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::total            4                       # number of ReadSharedReq hits
system.numa_caches_upward1.demand_hits::switch_cpus04.data            1                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus06.data            7                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::total            8                       # number of demand (read+write) hits
system.numa_caches_upward1.overall_hits::switch_cpus04.data            1                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus06.data            7                       # number of overall hits
system.numa_caches_upward1.overall_hits::total            8                       # number of overall hits
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus04.data            1                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus05.data            2                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus06.data            5                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus07.data            2                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::total           10                       # number of UpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus04.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus06.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus07.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::total            3                       # number of SCUpgradeReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus04.data         1177                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus05.data          539                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus06.data         1669                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::total         3385                       # number of ReadExReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus04.inst          223                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus04.data          753                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus05.inst           13                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus05.data          587                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus06.inst           15                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus06.data         1470                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::total         3061                       # number of ReadSharedReq misses
system.numa_caches_upward1.demand_misses::switch_cpus04.inst          223                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus04.data         1930                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus05.inst           13                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus05.data         1126                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus06.inst           15                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus06.data         3139                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::total         6446                       # number of demand (read+write) misses
system.numa_caches_upward1.overall_misses::switch_cpus04.inst          223                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus04.data         1930                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus05.inst           13                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus05.data         1126                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus06.inst           15                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus06.data         3139                       # number of overall misses
system.numa_caches_upward1.overall_misses::total         6446                       # number of overall misses
system.numa_caches_upward1.WritebackDirty_accesses::writebacks         6285                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.WritebackDirty_accesses::total         6285                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus04.data            1                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus05.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus06.data            5                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus07.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::total           10                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus04.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus06.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus07.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::total            3                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus04.data         1178                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus05.data          539                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus06.data         1672                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::total         3389                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus04.inst          223                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus04.data          753                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus05.inst           13                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus05.data          587                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus06.inst           15                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus06.data         1474                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::total         3065                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.demand_accesses::switch_cpus04.inst          223                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus04.data         1931                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus05.inst           13                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus05.data         1126                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus06.inst           15                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus06.data         3146                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::total         6454                       # number of demand (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus04.inst          223                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus04.data         1931                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus05.inst           13                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus05.data         1126                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus06.inst           15                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus06.data         3146                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::total         6454                       # number of overall (read+write) accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus04.data     0.999151                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus05.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus06.data     0.998206                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::total     0.998820                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus04.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus04.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus05.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus05.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus06.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus06.data     0.997286                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::total     0.998695                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus04.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus04.data     0.999482                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus05.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus05.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus06.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus06.data     0.997775                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::total     0.998760                       # miss rate for demand accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus04.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus04.data     0.999482                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus05.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus05.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus06.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus06.data     0.997775                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::total     0.998760                       # miss rate for overall accesses
system.numa_caches_upward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward1.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward1.writebacks::writebacks         6277                       # number of writebacks
system.numa_caches_upward1.writebacks::total         6277                       # number of writebacks
system.numa_caches_upward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.switch_cpus00.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus00.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus00.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus00.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus00.dtb.read_misses                0                       # DTB read misses
system.switch_cpus00.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.dtb.write_hits                59                       # DTB write hits
system.switch_cpus00.dtb.write_misses               0                       # DTB write misses
system.switch_cpus00.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.dtb.data_hits                141                       # DTB hits
system.switch_cpus00.dtb.data_misses                0                       # DTB misses
system.switch_cpus00.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus00.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus00.itb.fetch_hits                79                       # ITB hits
system.switch_cpus00.itb.fetch_misses               0                       # ITB misses
system.switch_cpus00.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus00.itb.read_hits                  0                       # DTB read hits
system.switch_cpus00.itb.read_misses                0                       # DTB read misses
system.switch_cpus00.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.itb.write_hits                 0                       # DTB write hits
system.switch_cpus00.itb.write_misses               0                       # DTB write misses
system.switch_cpus00.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.itb.data_hits                  0                       # DTB hits
system.switch_cpus00.itb.data_misses                0                       # DTB misses
system.switch_cpus00.itb.data_acv                   0                       # DTB access violations
system.switch_cpus00.itb.data_accesses              0                       # DTB accesses
system.switch_cpus00.numCycles             4534662849                       # number of cpu cycles simulated
system.switch_cpus00.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus00.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus00.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus00.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus00.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus00.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_good::kernel            0                      
system.switch_cpus00.kern.mode_good::user            0                      
system.switch_cpus00.kern.mode_good::idle            0                      
system.switch_cpus00.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus00.committedInsts               370                       # Number of instructions committed
system.switch_cpus00.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus00.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus00.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus00.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus00.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus00.num_int_insts                351                       # number of integer instructions
system.switch_cpus00.num_fp_insts                   0                       # number of float instructions
system.switch_cpus00.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus00.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus00.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus00.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus00.num_mem_refs                 142                       # number of memory refs
system.switch_cpus00.num_load_insts                82                       # Number of load instructions
system.switch_cpus00.num_store_insts               60                       # Number of store instructions
system.switch_cpus00.num_idle_cycles     4532338304.816836                       # Number of idle cycles
system.switch_cpus00.num_busy_cycles     2324544.183164                       # Number of busy cycles
system.switch_cpus00.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus00.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus00.Branches                      48                       # Number of branches fetched
system.switch_cpus00.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus00.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus00.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus00.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::total              370                       # Class of executed instruction
system.switch_cpus01.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus01.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus01.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus01.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus01.dtb.read_misses                0                       # DTB read misses
system.switch_cpus01.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.dtb.write_hits                59                       # DTB write hits
system.switch_cpus01.dtb.write_misses               0                       # DTB write misses
system.switch_cpus01.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.dtb.data_hits                141                       # DTB hits
system.switch_cpus01.dtb.data_misses                0                       # DTB misses
system.switch_cpus01.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus01.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus01.itb.fetch_hits                79                       # ITB hits
system.switch_cpus01.itb.fetch_misses               0                       # ITB misses
system.switch_cpus01.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus01.itb.read_hits                  0                       # DTB read hits
system.switch_cpus01.itb.read_misses                0                       # DTB read misses
system.switch_cpus01.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.itb.write_hits                 0                       # DTB write hits
system.switch_cpus01.itb.write_misses               0                       # DTB write misses
system.switch_cpus01.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.itb.data_hits                  0                       # DTB hits
system.switch_cpus01.itb.data_misses                0                       # DTB misses
system.switch_cpus01.itb.data_acv                   0                       # DTB access violations
system.switch_cpus01.itb.data_accesses              0                       # DTB accesses
system.switch_cpus01.numCycles             4534662934                       # number of cpu cycles simulated
system.switch_cpus01.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus01.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus01.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus01.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus01.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus01.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_good::kernel            0                      
system.switch_cpus01.kern.mode_good::user            0                      
system.switch_cpus01.kern.mode_good::idle            0                      
system.switch_cpus01.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus01.committedInsts               370                       # Number of instructions committed
system.switch_cpus01.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus01.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus01.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus01.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus01.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus01.num_int_insts                351                       # number of integer instructions
system.switch_cpus01.num_fp_insts                   0                       # number of float instructions
system.switch_cpus01.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus01.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus01.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus01.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus01.num_mem_refs                 142                       # number of memory refs
system.switch_cpus01.num_load_insts                82                       # Number of load instructions
system.switch_cpus01.num_store_insts               60                       # Number of store instructions
system.switch_cpus01.num_idle_cycles     4532338389.773264                       # Number of idle cycles
system.switch_cpus01.num_busy_cycles     2324544.226736                       # Number of busy cycles
system.switch_cpus01.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus01.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus01.Branches                      48                       # Number of branches fetched
system.switch_cpus01.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus01.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus01.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus01.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::total              370                       # Class of executed instruction
system.switch_cpus02.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus02.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus02.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus02.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus02.dtb.read_misses                0                       # DTB read misses
system.switch_cpus02.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.dtb.write_hits                59                       # DTB write hits
system.switch_cpus02.dtb.write_misses               0                       # DTB write misses
system.switch_cpus02.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus02.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.dtb.data_hits                141                       # DTB hits
system.switch_cpus02.dtb.data_misses                0                       # DTB misses
system.switch_cpus02.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus02.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus02.itb.fetch_hits                79                       # ITB hits
system.switch_cpus02.itb.fetch_misses               0                       # ITB misses
system.switch_cpus02.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus02.itb.read_hits                  0                       # DTB read hits
system.switch_cpus02.itb.read_misses                0                       # DTB read misses
system.switch_cpus02.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.itb.write_hits                 0                       # DTB write hits
system.switch_cpus02.itb.write_misses               0                       # DTB write misses
system.switch_cpus02.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus02.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.itb.data_hits                  0                       # DTB hits
system.switch_cpus02.itb.data_misses                0                       # DTB misses
system.switch_cpus02.itb.data_acv                   0                       # DTB access violations
system.switch_cpus02.itb.data_accesses              0                       # DTB accesses
system.switch_cpus02.numCycles             4534663019                       # number of cpu cycles simulated
system.switch_cpus02.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus02.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus02.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus02.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus02.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus02.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_good::kernel            0                      
system.switch_cpus02.kern.mode_good::user            0                      
system.switch_cpus02.kern.mode_good::idle            0                      
system.switch_cpus02.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus02.committedInsts               370                       # Number of instructions committed
system.switch_cpus02.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus02.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus02.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus02.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus02.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus02.num_int_insts                351                       # number of integer instructions
system.switch_cpus02.num_fp_insts                   0                       # number of float instructions
system.switch_cpus02.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus02.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus02.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus02.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus02.num_mem_refs                 142                       # number of memory refs
system.switch_cpus02.num_load_insts                82                       # Number of load instructions
system.switch_cpus02.num_store_insts               60                       # Number of store instructions
system.switch_cpus02.num_idle_cycles     4532338474.729692                       # Number of idle cycles
system.switch_cpus02.num_busy_cycles     2324544.270309                       # Number of busy cycles
system.switch_cpus02.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus02.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus02.Branches                      48                       # Number of branches fetched
system.switch_cpus02.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus02.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus02.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus02.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::total              370                       # Class of executed instruction
system.switch_cpus03.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus03.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus03.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus03.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus03.dtb.read_misses                0                       # DTB read misses
system.switch_cpus03.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.dtb.write_hits                59                       # DTB write hits
system.switch_cpus03.dtb.write_misses               0                       # DTB write misses
system.switch_cpus03.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.dtb.data_hits                141                       # DTB hits
system.switch_cpus03.dtb.data_misses                0                       # DTB misses
system.switch_cpus03.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus03.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus03.itb.fetch_hits                79                       # ITB hits
system.switch_cpus03.itb.fetch_misses               0                       # ITB misses
system.switch_cpus03.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus03.itb.read_hits                  0                       # DTB read hits
system.switch_cpus03.itb.read_misses                0                       # DTB read misses
system.switch_cpus03.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.itb.write_hits                 0                       # DTB write hits
system.switch_cpus03.itb.write_misses               0                       # DTB write misses
system.switch_cpus03.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.itb.data_hits                  0                       # DTB hits
system.switch_cpus03.itb.data_misses                0                       # DTB misses
system.switch_cpus03.itb.data_acv                   0                       # DTB access violations
system.switch_cpus03.itb.data_accesses              0                       # DTB accesses
system.switch_cpus03.numCycles             4534663104                       # number of cpu cycles simulated
system.switch_cpus03.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus03.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus03.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus03.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus03.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus03.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_good::kernel            0                      
system.switch_cpus03.kern.mode_good::user            0                      
system.switch_cpus03.kern.mode_good::idle            0                      
system.switch_cpus03.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus03.committedInsts               370                       # Number of instructions committed
system.switch_cpus03.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus03.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus03.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus03.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus03.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus03.num_int_insts                351                       # number of integer instructions
system.switch_cpus03.num_fp_insts                   0                       # number of float instructions
system.switch_cpus03.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus03.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus03.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus03.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus03.num_mem_refs                 142                       # number of memory refs
system.switch_cpus03.num_load_insts                82                       # Number of load instructions
system.switch_cpus03.num_store_insts               60                       # Number of store instructions
system.switch_cpus03.num_idle_cycles     4532338559.686119                       # Number of idle cycles
system.switch_cpus03.num_busy_cycles     2324544.313881                       # Number of busy cycles
system.switch_cpus03.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus03.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus03.Branches                      48                       # Number of branches fetched
system.switch_cpus03.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus03.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus03.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus03.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::total              370                       # Class of executed instruction
system.switch_cpus04.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus04.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus04.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus04.dtb.read_hits              34674                       # DTB read hits
system.switch_cpus04.dtb.read_misses               90                       # DTB read misses
system.switch_cpus04.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.dtb.read_accesses           8140                       # DTB read accesses
system.switch_cpus04.dtb.write_hits             28496                       # DTB write hits
system.switch_cpus04.dtb.write_misses              15                       # DTB write misses
system.switch_cpus04.dtb.write_acv                  7                       # DTB write access violations
system.switch_cpus04.dtb.write_accesses          4587                       # DTB write accesses
system.switch_cpus04.dtb.data_hits              63170                       # DTB hits
system.switch_cpus04.dtb.data_misses              105                       # DTB misses
system.switch_cpus04.dtb.data_acv                   7                       # DTB access violations
system.switch_cpus04.dtb.data_accesses          12727                       # DTB accesses
system.switch_cpus04.itb.fetch_hits             43548                       # ITB hits
system.switch_cpus04.itb.fetch_misses              94                       # ITB misses
system.switch_cpus04.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.itb.fetch_accesses         43642                       # ITB accesses
system.switch_cpus04.itb.read_hits                  0                       # DTB read hits
system.switch_cpus04.itb.read_misses                0                       # DTB read misses
system.switch_cpus04.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus04.itb.write_hits                 0                       # DTB write hits
system.switch_cpus04.itb.write_misses               0                       # DTB write misses
system.switch_cpus04.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus04.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus04.itb.data_hits                  0                       # DTB hits
system.switch_cpus04.itb.data_misses                0                       # DTB misses
system.switch_cpus04.itb.data_acv                   0                       # DTB access violations
system.switch_cpus04.itb.data_accesses              0                       # DTB accesses
system.switch_cpus04.numCycles                 308227                       # number of cpu cycles simulated
system.switch_cpus04.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus04.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus04.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus04.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus04.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus04.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_good::kernel            0                      
system.switch_cpus04.kern.mode_good::user            0                      
system.switch_cpus04.kern.mode_good::idle            0                      
system.switch_cpus04.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus04.committedInsts            170618                       # Number of instructions committed
system.switch_cpus04.committedOps              170618                       # Number of ops (including micro ops) committed
system.switch_cpus04.num_int_alu_accesses       164800                       # Number of integer alu accesses
system.switch_cpus04.num_fp_alu_accesses          245                       # Number of float alu accesses
system.switch_cpus04.num_func_calls              4341                       # number of times a function call or return occured
system.switch_cpus04.num_conditional_control_insts        17807                       # number of instructions that are conditional controls
system.switch_cpus04.num_int_insts             164800                       # number of integer instructions
system.switch_cpus04.num_fp_insts                 245                       # number of float instructions
system.switch_cpus04.num_int_register_reads       227339                       # number of times the integer registers were read
system.switch_cpus04.num_int_register_writes       116779                       # number of times the integer registers were written
system.switch_cpus04.num_fp_register_reads          119                       # number of times the floating registers were read
system.switch_cpus04.num_fp_register_writes          102                       # number of times the floating registers were written
system.switch_cpus04.num_mem_refs               63434                       # number of memory refs
system.switch_cpus04.num_load_insts             34878                       # Number of load instructions
system.switch_cpus04.num_store_insts            28556                       # Number of store instructions
system.switch_cpus04.num_idle_cycles     235082.199414                       # Number of idle cycles
system.switch_cpus04.num_busy_cycles     73144.800586                       # Number of busy cycles
system.switch_cpus04.not_idle_fraction       0.237308                       # Percentage of non-idle cycles
system.switch_cpus04.idle_fraction           0.762692                       # Percentage of idle cycles
system.switch_cpus04.Branches                   23487                       # Number of branches fetched
system.switch_cpus04.op_class::No_OpClass         2828      1.66%      1.66% # Class of executed instruction
system.switch_cpus04.op_class::IntAlu           99820     58.47%     60.12% # Class of executed instruction
system.switch_cpus04.op_class::IntMult            169      0.10%     60.22% # Class of executed instruction
system.switch_cpus04.op_class::IntDiv               0      0.00%     60.22% # Class of executed instruction
system.switch_cpus04.op_class::FloatAdd            30      0.02%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::FloatCmp             0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::FloatCvt             0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::FloatMult            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::FloatDiv             0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::FloatSqrt            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdAdd              0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdAddAcc            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdAlu              0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdCmp              0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdCvt              0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdMisc             0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdMult             0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdMultAcc            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdShift            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdShiftAcc            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdSqrt             0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAdd            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAlu            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCmp            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCvt            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatDiv            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMisc            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMult            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMultAcc            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatSqrt            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::MemRead          35831     20.99%     81.23% # Class of executed instruction
system.switch_cpus04.op_class::MemWrite         28836     16.89%     98.12% # Class of executed instruction
system.switch_cpus04.op_class::IprAccess         3216      1.88%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::total           170730                       # Class of executed instruction
system.switch_cpus05.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus05.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus05.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus05.dtb.read_hits              25247                       # DTB read hits
system.switch_cpus05.dtb.read_misses              326                       # DTB read misses
system.switch_cpus05.dtb.read_acv                  12                       # DTB read access violations
system.switch_cpus05.dtb.read_accesses           1824                       # DTB read accesses
system.switch_cpus05.dtb.write_hits             13974                       # DTB write hits
system.switch_cpus05.dtb.write_misses              38                       # DTB write misses
system.switch_cpus05.dtb.write_acv                  9                       # DTB write access violations
system.switch_cpus05.dtb.write_accesses           875                       # DTB write accesses
system.switch_cpus05.dtb.data_hits              39221                       # DTB hits
system.switch_cpus05.dtb.data_misses              364                       # DTB misses
system.switch_cpus05.dtb.data_acv                  21                       # DTB access violations
system.switch_cpus05.dtb.data_accesses           2699                       # DTB accesses
system.switch_cpus05.itb.fetch_hits             23169                       # ITB hits
system.switch_cpus05.itb.fetch_misses             125                       # ITB misses
system.switch_cpus05.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.itb.fetch_accesses         23294                       # ITB accesses
system.switch_cpus05.itb.read_hits                  0                       # DTB read hits
system.switch_cpus05.itb.read_misses                0                       # DTB read misses
system.switch_cpus05.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.itb.write_hits                 0                       # DTB write hits
system.switch_cpus05.itb.write_misses               0                       # DTB write misses
system.switch_cpus05.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.itb.data_hits                  0                       # DTB hits
system.switch_cpus05.itb.data_misses                0                       # DTB misses
system.switch_cpus05.itb.data_acv                   0                       # DTB access violations
system.switch_cpus05.itb.data_accesses              0                       # DTB accesses
system.switch_cpus05.numCycles             4534663383                       # number of cpu cycles simulated
system.switch_cpus05.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus05.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus05.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus05.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus05.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus05.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_good::kernel            0                      
system.switch_cpus05.kern.mode_good::user            0                      
system.switch_cpus05.kern.mode_good::idle            0                      
system.switch_cpus05.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus05.committedInsts            142136                       # Number of instructions committed
system.switch_cpus05.committedOps              142136                       # Number of ops (including micro ops) committed
system.switch_cpus05.num_int_alu_accesses       136789                       # Number of integer alu accesses
system.switch_cpus05.num_fp_alu_accesses          297                       # Number of float alu accesses
system.switch_cpus05.num_func_calls              2883                       # number of times a function call or return occured
system.switch_cpus05.num_conditional_control_insts        17898                       # number of instructions that are conditional controls
system.switch_cpus05.num_int_insts             136789                       # number of integer instructions
system.switch_cpus05.num_fp_insts                 297                       # number of float instructions
system.switch_cpus05.num_int_register_reads       181272                       # number of times the integer registers were read
system.switch_cpus05.num_int_register_writes       103637                       # number of times the integer registers were written
system.switch_cpus05.num_fp_register_reads          153                       # number of times the floating registers were read
system.switch_cpus05.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus05.num_mem_refs               40329                       # number of memory refs
system.switch_cpus05.num_load_insts             26131                       # Number of load instructions
system.switch_cpus05.num_store_insts            14198                       # Number of store instructions
system.switch_cpus05.num_idle_cycles     3636066311.156611                       # Number of idle cycles
system.switch_cpus05.num_busy_cycles     898597071.843389                       # Number of busy cycles
system.switch_cpus05.not_idle_fraction       0.198162                       # Percentage of non-idle cycles
system.switch_cpus05.idle_fraction           0.801838                       # Percentage of idle cycles
system.switch_cpus05.Branches                   21878                       # Number of branches fetched
system.switch_cpus05.op_class::No_OpClass         2791      1.96%      1.96% # Class of executed instruction
system.switch_cpus05.op_class::IntAlu           91808     64.42%     66.38% # Class of executed instruction
system.switch_cpus05.op_class::IntMult            111      0.08%     66.45% # Class of executed instruction
system.switch_cpus05.op_class::IntDiv               0      0.00%     66.45% # Class of executed instruction
system.switch_cpus05.op_class::FloatAdd            25      0.02%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::FloatCmp             0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::FloatCvt             0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::FloatMult            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::FloatDiv             3      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::FloatSqrt            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdAdd              0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdAddAcc            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdAlu              0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdCmp              0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdCvt              0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdMisc             0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdMult             0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdMultAcc            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdShift            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdShiftAcc            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdSqrt             0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAdd            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAlu            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCmp            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCvt            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatDiv            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMisc            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMult            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMultAcc            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatSqrt            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::MemRead          27178     19.07%     85.54% # Class of executed instruction
system.switch_cpus05.op_class::MemWrite         14207      9.97%     95.51% # Class of executed instruction
system.switch_cpus05.op_class::IprAccess         6398      4.49%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::total           142521                       # Class of executed instruction
system.switch_cpus06.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus06.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus06.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus06.dtb.read_hits              83593                       # DTB read hits
system.switch_cpus06.dtb.read_misses              372                       # DTB read misses
system.switch_cpus06.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.dtb.read_accesses          34074                       # DTB read accesses
system.switch_cpus06.dtb.write_hits             88152                       # DTB write hits
system.switch_cpus06.dtb.write_misses             106                       # DTB write misses
system.switch_cpus06.dtb.write_acv                  5                       # DTB write access violations
system.switch_cpus06.dtb.write_accesses         15516                       # DTB write accesses
system.switch_cpus06.dtb.data_hits             171745                       # DTB hits
system.switch_cpus06.dtb.data_misses              478                       # DTB misses
system.switch_cpus06.dtb.data_acv                   5                       # DTB access violations
system.switch_cpus06.dtb.data_accesses          49590                       # DTB accesses
system.switch_cpus06.itb.fetch_hits            162061                       # ITB hits
system.switch_cpus06.itb.fetch_misses             152                       # ITB misses
system.switch_cpus06.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.itb.fetch_accesses        162213                       # ITB accesses
system.switch_cpus06.itb.read_hits                  0                       # DTB read hits
system.switch_cpus06.itb.read_misses                0                       # DTB read misses
system.switch_cpus06.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.itb.write_hits                 0                       # DTB write hits
system.switch_cpus06.itb.write_misses               0                       # DTB write misses
system.switch_cpus06.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.itb.data_hits                  0                       # DTB hits
system.switch_cpus06.itb.data_misses                0                       # DTB misses
system.switch_cpus06.itb.data_acv                   0                       # DTB access violations
system.switch_cpus06.itb.data_accesses              0                       # DTB accesses
system.switch_cpus06.numCycles             4535074799                       # number of cpu cycles simulated
system.switch_cpus06.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus06.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus06.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus06.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus06.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus06.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_good::kernel            0                      
system.switch_cpus06.kern.mode_good::user            0                      
system.switch_cpus06.kern.mode_good::idle            0                      
system.switch_cpus06.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus06.committedInsts            455893                       # Number of instructions committed
system.switch_cpus06.committedOps              455893                       # Number of ops (including micro ops) committed
system.switch_cpus06.num_int_alu_accesses       438900                       # Number of integer alu accesses
system.switch_cpus06.num_fp_alu_accesses         3618                       # Number of float alu accesses
system.switch_cpus06.num_func_calls              8667                       # number of times a function call or return occured
system.switch_cpus06.num_conditional_control_insts        48447                       # number of instructions that are conditional controls
system.switch_cpus06.num_int_insts             438900                       # number of integer instructions
system.switch_cpus06.num_fp_insts                3618                       # number of float instructions
system.switch_cpus06.num_int_register_reads       630648                       # number of times the integer registers were read
system.switch_cpus06.num_int_register_writes       298010                       # number of times the integer registers were written
system.switch_cpus06.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus06.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus06.num_mem_refs              172871                       # number of memory refs
system.switch_cpus06.num_load_insts             84433                       # Number of load instructions
system.switch_cpus06.num_store_insts            88438                       # Number of store instructions
system.switch_cpus06.num_idle_cycles     1658886200.373583                       # Number of idle cycles
system.switch_cpus06.num_busy_cycles     2876188598.626417                       # Number of busy cycles
system.switch_cpus06.not_idle_fraction       0.634210                       # Percentage of non-idle cycles
system.switch_cpus06.idle_fraction           0.365790                       # Percentage of idle cycles
system.switch_cpus06.Branches                   60008                       # Number of branches fetched
system.switch_cpus06.op_class::No_OpClass         9717      2.13%      2.13% # Class of executed instruction
system.switch_cpus06.op_class::IntAlu          260547     57.09%     59.22% # Class of executed instruction
system.switch_cpus06.op_class::IntMult            513      0.11%     59.33% # Class of executed instruction
system.switch_cpus06.op_class::IntDiv               0      0.00%     59.33% # Class of executed instruction
system.switch_cpus06.op_class::FloatAdd          1172      0.26%     59.59% # Class of executed instruction
system.switch_cpus06.op_class::FloatCmp             0      0.00%     59.59% # Class of executed instruction
system.switch_cpus06.op_class::FloatCvt             0      0.00%     59.59% # Class of executed instruction
system.switch_cpus06.op_class::FloatMult            0      0.00%     59.59% # Class of executed instruction
system.switch_cpus06.op_class::FloatDiv           227      0.05%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::FloatSqrt            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdAdd              0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdAddAcc            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdAlu              0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdCmp              0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdCvt              0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdMisc             0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdMult             0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdMultAcc            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdShift            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdShiftAcc            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdSqrt             0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAdd            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAlu            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCmp            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCvt            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatDiv            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMisc            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMult            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMultAcc            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatSqrt            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::MemRead          86680     18.99%     78.63% # Class of executed instruction
system.switch_cpus06.op_class::MemWrite         88517     19.40%     98.03% # Class of executed instruction
system.switch_cpus06.op_class::IprAccess         9003      1.97%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::total           456376                       # Class of executed instruction
system.switch_cpus07.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus07.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus07.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus07.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus07.dtb.read_misses                0                       # DTB read misses
system.switch_cpus07.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.dtb.write_hits                59                       # DTB write hits
system.switch_cpus07.dtb.write_misses               0                       # DTB write misses
system.switch_cpus07.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.dtb.data_hits                141                       # DTB hits
system.switch_cpus07.dtb.data_misses                0                       # DTB misses
system.switch_cpus07.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus07.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus07.itb.fetch_hits                79                       # ITB hits
system.switch_cpus07.itb.fetch_misses               0                       # ITB misses
system.switch_cpus07.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus07.itb.read_hits                  0                       # DTB read hits
system.switch_cpus07.itb.read_misses                0                       # DTB read misses
system.switch_cpus07.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.itb.write_hits                 0                       # DTB write hits
system.switch_cpus07.itb.write_misses               0                       # DTB write misses
system.switch_cpus07.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.itb.data_hits                  0                       # DTB hits
system.switch_cpus07.itb.data_misses                0                       # DTB misses
system.switch_cpus07.itb.data_acv                   0                       # DTB access violations
system.switch_cpus07.itb.data_accesses              0                       # DTB accesses
system.switch_cpus07.numCycles             4534663359                       # number of cpu cycles simulated
system.switch_cpus07.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus07.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus07.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus07.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus07.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus07.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_good::kernel            0                      
system.switch_cpus07.kern.mode_good::user            0                      
system.switch_cpus07.kern.mode_good::idle            0                      
system.switch_cpus07.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus07.committedInsts               370                       # Number of instructions committed
system.switch_cpus07.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus07.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus07.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus07.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus07.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus07.num_int_insts                351                       # number of integer instructions
system.switch_cpus07.num_fp_insts                   0                       # number of float instructions
system.switch_cpus07.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus07.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus07.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus07.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus07.num_mem_refs                 142                       # number of memory refs
system.switch_cpus07.num_load_insts                82                       # Number of load instructions
system.switch_cpus07.num_store_insts               60                       # Number of store instructions
system.switch_cpus07.num_idle_cycles     4532338814.555402                       # Number of idle cycles
system.switch_cpus07.num_busy_cycles     2324544.444598                       # Number of busy cycles
system.switch_cpus07.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus07.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus07.Branches                      48                       # Number of branches fetched
system.switch_cpus07.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus07.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus07.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus07.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::total              370                       # Class of executed instruction
system.switch_cpus08.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus08.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus08.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus08.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus08.dtb.read_misses                0                       # DTB read misses
system.switch_cpus08.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.dtb.write_hits                59                       # DTB write hits
system.switch_cpus08.dtb.write_misses               0                       # DTB write misses
system.switch_cpus08.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.dtb.data_hits                141                       # DTB hits
system.switch_cpus08.dtb.data_misses                0                       # DTB misses
system.switch_cpus08.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus08.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus08.itb.fetch_hits                79                       # ITB hits
system.switch_cpus08.itb.fetch_misses               0                       # ITB misses
system.switch_cpus08.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus08.itb.read_hits                  0                       # DTB read hits
system.switch_cpus08.itb.read_misses                0                       # DTB read misses
system.switch_cpus08.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.itb.write_hits                 0                       # DTB write hits
system.switch_cpus08.itb.write_misses               0                       # DTB write misses
system.switch_cpus08.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.itb.data_hits                  0                       # DTB hits
system.switch_cpus08.itb.data_misses                0                       # DTB misses
system.switch_cpus08.itb.data_acv                   0                       # DTB access violations
system.switch_cpus08.itb.data_accesses              0                       # DTB accesses
system.switch_cpus08.numCycles             4534663444                       # number of cpu cycles simulated
system.switch_cpus08.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus08.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus08.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus08.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus08.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus08.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_good::kernel            0                      
system.switch_cpus08.kern.mode_good::user            0                      
system.switch_cpus08.kern.mode_good::idle            0                      
system.switch_cpus08.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus08.committedInsts               370                       # Number of instructions committed
system.switch_cpus08.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus08.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus08.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus08.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus08.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus08.num_int_insts                351                       # number of integer instructions
system.switch_cpus08.num_fp_insts                   0                       # number of float instructions
system.switch_cpus08.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus08.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus08.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus08.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus08.num_mem_refs                 142                       # number of memory refs
system.switch_cpus08.num_load_insts                82                       # Number of load instructions
system.switch_cpus08.num_store_insts               60                       # Number of store instructions
system.switch_cpus08.num_idle_cycles     4532338899.511829                       # Number of idle cycles
system.switch_cpus08.num_busy_cycles     2324544.488171                       # Number of busy cycles
system.switch_cpus08.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus08.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus08.Branches                      48                       # Number of branches fetched
system.switch_cpus08.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus08.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus08.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus08.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::total              370                       # Class of executed instruction
system.switch_cpus09.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus09.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus09.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus09.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus09.dtb.read_misses                0                       # DTB read misses
system.switch_cpus09.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.dtb.write_hits                59                       # DTB write hits
system.switch_cpus09.dtb.write_misses               0                       # DTB write misses
system.switch_cpus09.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.dtb.data_hits                141                       # DTB hits
system.switch_cpus09.dtb.data_misses                0                       # DTB misses
system.switch_cpus09.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus09.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus09.itb.fetch_hits                79                       # ITB hits
system.switch_cpus09.itb.fetch_misses               0                       # ITB misses
system.switch_cpus09.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus09.itb.read_hits                  0                       # DTB read hits
system.switch_cpus09.itb.read_misses                0                       # DTB read misses
system.switch_cpus09.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.itb.write_hits                 0                       # DTB write hits
system.switch_cpus09.itb.write_misses               0                       # DTB write misses
system.switch_cpus09.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.itb.data_hits                  0                       # DTB hits
system.switch_cpus09.itb.data_misses                0                       # DTB misses
system.switch_cpus09.itb.data_acv                   0                       # DTB access violations
system.switch_cpus09.itb.data_accesses              0                       # DTB accesses
system.switch_cpus09.numCycles             4534663529                       # number of cpu cycles simulated
system.switch_cpus09.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus09.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus09.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus09.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus09.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus09.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_good::kernel            0                      
system.switch_cpus09.kern.mode_good::user            0                      
system.switch_cpus09.kern.mode_good::idle            0                      
system.switch_cpus09.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus09.committedInsts               370                       # Number of instructions committed
system.switch_cpus09.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus09.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus09.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus09.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus09.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus09.num_int_insts                351                       # number of integer instructions
system.switch_cpus09.num_fp_insts                   0                       # number of float instructions
system.switch_cpus09.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus09.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus09.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus09.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus09.num_mem_refs                 142                       # number of memory refs
system.switch_cpus09.num_load_insts                82                       # Number of load instructions
system.switch_cpus09.num_store_insts               60                       # Number of store instructions
system.switch_cpus09.num_idle_cycles     4532338984.468257                       # Number of idle cycles
system.switch_cpus09.num_busy_cycles     2324544.531743                       # Number of busy cycles
system.switch_cpus09.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus09.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus09.Branches                      48                       # Number of branches fetched
system.switch_cpus09.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus09.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus09.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus09.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::total              370                       # Class of executed instruction
system.switch_cpus10.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus10.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus10.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus10.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus10.dtb.read_misses                0                       # DTB read misses
system.switch_cpus10.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.dtb.write_hits                59                       # DTB write hits
system.switch_cpus10.dtb.write_misses               0                       # DTB write misses
system.switch_cpus10.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.dtb.data_hits                141                       # DTB hits
system.switch_cpus10.dtb.data_misses                0                       # DTB misses
system.switch_cpus10.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus10.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus10.itb.fetch_hits                79                       # ITB hits
system.switch_cpus10.itb.fetch_misses               0                       # ITB misses
system.switch_cpus10.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus10.itb.read_hits                  0                       # DTB read hits
system.switch_cpus10.itb.read_misses                0                       # DTB read misses
system.switch_cpus10.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.itb.write_hits                 0                       # DTB write hits
system.switch_cpus10.itb.write_misses               0                       # DTB write misses
system.switch_cpus10.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.itb.data_hits                  0                       # DTB hits
system.switch_cpus10.itb.data_misses                0                       # DTB misses
system.switch_cpus10.itb.data_acv                   0                       # DTB access violations
system.switch_cpus10.itb.data_accesses              0                       # DTB accesses
system.switch_cpus10.numCycles             4534663614                       # number of cpu cycles simulated
system.switch_cpus10.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus10.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus10.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus10.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus10.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus10.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_good::kernel            0                      
system.switch_cpus10.kern.mode_good::user            0                      
system.switch_cpus10.kern.mode_good::idle            0                      
system.switch_cpus10.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus10.committedInsts               370                       # Number of instructions committed
system.switch_cpus10.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus10.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus10.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus10.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus10.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus10.num_int_insts                351                       # number of integer instructions
system.switch_cpus10.num_fp_insts                   0                       # number of float instructions
system.switch_cpus10.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus10.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus10.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus10.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus10.num_mem_refs                 142                       # number of memory refs
system.switch_cpus10.num_load_insts                82                       # Number of load instructions
system.switch_cpus10.num_store_insts               60                       # Number of store instructions
system.switch_cpus10.num_idle_cycles     4532339069.424685                       # Number of idle cycles
system.switch_cpus10.num_busy_cycles     2324544.575316                       # Number of busy cycles
system.switch_cpus10.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus10.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus10.Branches                      48                       # Number of branches fetched
system.switch_cpus10.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus10.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus10.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus10.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::total              370                       # Class of executed instruction
system.switch_cpus11.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus11.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus11.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus11.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus11.dtb.read_misses                0                       # DTB read misses
system.switch_cpus11.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.dtb.write_hits                59                       # DTB write hits
system.switch_cpus11.dtb.write_misses               0                       # DTB write misses
system.switch_cpus11.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.dtb.data_hits                141                       # DTB hits
system.switch_cpus11.dtb.data_misses                0                       # DTB misses
system.switch_cpus11.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus11.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus11.itb.fetch_hits                79                       # ITB hits
system.switch_cpus11.itb.fetch_misses               0                       # ITB misses
system.switch_cpus11.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus11.itb.read_hits                  0                       # DTB read hits
system.switch_cpus11.itb.read_misses                0                       # DTB read misses
system.switch_cpus11.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.itb.write_hits                 0                       # DTB write hits
system.switch_cpus11.itb.write_misses               0                       # DTB write misses
system.switch_cpus11.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.itb.data_hits                  0                       # DTB hits
system.switch_cpus11.itb.data_misses                0                       # DTB misses
system.switch_cpus11.itb.data_acv                   0                       # DTB access violations
system.switch_cpus11.itb.data_accesses              0                       # DTB accesses
system.switch_cpus11.numCycles             4534663699                       # number of cpu cycles simulated
system.switch_cpus11.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus11.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus11.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus11.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus11.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus11.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_good::kernel            0                      
system.switch_cpus11.kern.mode_good::user            0                      
system.switch_cpus11.kern.mode_good::idle            0                      
system.switch_cpus11.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus11.committedInsts               370                       # Number of instructions committed
system.switch_cpus11.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus11.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus11.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus11.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus11.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus11.num_int_insts                351                       # number of integer instructions
system.switch_cpus11.num_fp_insts                   0                       # number of float instructions
system.switch_cpus11.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus11.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus11.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus11.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus11.num_mem_refs                 142                       # number of memory refs
system.switch_cpus11.num_load_insts                82                       # Number of load instructions
system.switch_cpus11.num_store_insts               60                       # Number of store instructions
system.switch_cpus11.num_idle_cycles     4532339154.381112                       # Number of idle cycles
system.switch_cpus11.num_busy_cycles     2324544.618888                       # Number of busy cycles
system.switch_cpus11.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus11.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus11.Branches                      48                       # Number of branches fetched
system.switch_cpus11.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus11.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus11.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus11.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::total              370                       # Class of executed instruction
system.switch_cpus12.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus12.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus12.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus12.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus12.dtb.read_misses                0                       # DTB read misses
system.switch_cpus12.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.dtb.write_hits                59                       # DTB write hits
system.switch_cpus12.dtb.write_misses               0                       # DTB write misses
system.switch_cpus12.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.dtb.data_hits                141                       # DTB hits
system.switch_cpus12.dtb.data_misses                0                       # DTB misses
system.switch_cpus12.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus12.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus12.itb.fetch_hits                79                       # ITB hits
system.switch_cpus12.itb.fetch_misses               0                       # ITB misses
system.switch_cpus12.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus12.itb.read_hits                  0                       # DTB read hits
system.switch_cpus12.itb.read_misses                0                       # DTB read misses
system.switch_cpus12.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.itb.write_hits                 0                       # DTB write hits
system.switch_cpus12.itb.write_misses               0                       # DTB write misses
system.switch_cpus12.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.itb.data_hits                  0                       # DTB hits
system.switch_cpus12.itb.data_misses                0                       # DTB misses
system.switch_cpus12.itb.data_acv                   0                       # DTB access violations
system.switch_cpus12.itb.data_accesses              0                       # DTB accesses
system.switch_cpus12.numCycles             4534663784                       # number of cpu cycles simulated
system.switch_cpus12.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus12.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus12.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus12.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus12.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus12.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_good::kernel            0                      
system.switch_cpus12.kern.mode_good::user            0                      
system.switch_cpus12.kern.mode_good::idle            0                      
system.switch_cpus12.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus12.committedInsts               370                       # Number of instructions committed
system.switch_cpus12.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus12.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus12.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus12.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus12.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus12.num_int_insts                351                       # number of integer instructions
system.switch_cpus12.num_fp_insts                   0                       # number of float instructions
system.switch_cpus12.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus12.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus12.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus12.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus12.num_mem_refs                 142                       # number of memory refs
system.switch_cpus12.num_load_insts                82                       # Number of load instructions
system.switch_cpus12.num_store_insts               60                       # Number of store instructions
system.switch_cpus12.num_idle_cycles     4532339239.337540                       # Number of idle cycles
system.switch_cpus12.num_busy_cycles     2324544.662460                       # Number of busy cycles
system.switch_cpus12.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus12.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus12.Branches                      48                       # Number of branches fetched
system.switch_cpus12.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus12.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus12.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus12.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::total              370                       # Class of executed instruction
system.switch_cpus13.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus13.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus13.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus13.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus13.dtb.read_misses                0                       # DTB read misses
system.switch_cpus13.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.dtb.write_hits                59                       # DTB write hits
system.switch_cpus13.dtb.write_misses               0                       # DTB write misses
system.switch_cpus13.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.dtb.data_hits                141                       # DTB hits
system.switch_cpus13.dtb.data_misses                0                       # DTB misses
system.switch_cpus13.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus13.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus13.itb.fetch_hits                79                       # ITB hits
system.switch_cpus13.itb.fetch_misses               0                       # ITB misses
system.switch_cpus13.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus13.itb.read_hits                  0                       # DTB read hits
system.switch_cpus13.itb.read_misses                0                       # DTB read misses
system.switch_cpus13.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.itb.write_hits                 0                       # DTB write hits
system.switch_cpus13.itb.write_misses               0                       # DTB write misses
system.switch_cpus13.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.itb.data_hits                  0                       # DTB hits
system.switch_cpus13.itb.data_misses                0                       # DTB misses
system.switch_cpus13.itb.data_acv                   0                       # DTB access violations
system.switch_cpus13.itb.data_accesses              0                       # DTB accesses
system.switch_cpus13.numCycles             4534663869                       # number of cpu cycles simulated
system.switch_cpus13.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus13.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus13.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus13.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus13.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus13.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_good::kernel            0                      
system.switch_cpus13.kern.mode_good::user            0                      
system.switch_cpus13.kern.mode_good::idle            0                      
system.switch_cpus13.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus13.committedInsts               370                       # Number of instructions committed
system.switch_cpus13.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus13.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus13.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus13.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus13.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus13.num_int_insts                351                       # number of integer instructions
system.switch_cpus13.num_fp_insts                   0                       # number of float instructions
system.switch_cpus13.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus13.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus13.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus13.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus13.num_mem_refs                 142                       # number of memory refs
system.switch_cpus13.num_load_insts                82                       # Number of load instructions
system.switch_cpus13.num_store_insts               60                       # Number of store instructions
system.switch_cpus13.num_idle_cycles     4532339324.293967                       # Number of idle cycles
system.switch_cpus13.num_busy_cycles     2324544.706033                       # Number of busy cycles
system.switch_cpus13.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus13.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus13.Branches                      48                       # Number of branches fetched
system.switch_cpus13.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus13.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus13.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus13.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::total              370                       # Class of executed instruction
system.switch_cpus14.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus14.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus14.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus14.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus14.dtb.read_misses                0                       # DTB read misses
system.switch_cpus14.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.dtb.write_hits                59                       # DTB write hits
system.switch_cpus14.dtb.write_misses               0                       # DTB write misses
system.switch_cpus14.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.dtb.data_hits                141                       # DTB hits
system.switch_cpus14.dtb.data_misses                0                       # DTB misses
system.switch_cpus14.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus14.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus14.itb.fetch_hits                79                       # ITB hits
system.switch_cpus14.itb.fetch_misses               0                       # ITB misses
system.switch_cpus14.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus14.itb.read_hits                  0                       # DTB read hits
system.switch_cpus14.itb.read_misses                0                       # DTB read misses
system.switch_cpus14.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.itb.write_hits                 0                       # DTB write hits
system.switch_cpus14.itb.write_misses               0                       # DTB write misses
system.switch_cpus14.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.itb.data_hits                  0                       # DTB hits
system.switch_cpus14.itb.data_misses                0                       # DTB misses
system.switch_cpus14.itb.data_acv                   0                       # DTB access violations
system.switch_cpus14.itb.data_accesses              0                       # DTB accesses
system.switch_cpus14.numCycles             4534663954                       # number of cpu cycles simulated
system.switch_cpus14.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus14.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus14.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus14.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus14.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus14.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_good::kernel            0                      
system.switch_cpus14.kern.mode_good::user            0                      
system.switch_cpus14.kern.mode_good::idle            0                      
system.switch_cpus14.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus14.committedInsts               370                       # Number of instructions committed
system.switch_cpus14.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus14.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus14.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus14.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus14.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus14.num_int_insts                351                       # number of integer instructions
system.switch_cpus14.num_fp_insts                   0                       # number of float instructions
system.switch_cpus14.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus14.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus14.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus14.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus14.num_mem_refs                 142                       # number of memory refs
system.switch_cpus14.num_load_insts                82                       # Number of load instructions
system.switch_cpus14.num_store_insts               60                       # Number of store instructions
system.switch_cpus14.num_idle_cycles     4532339409.250395                       # Number of idle cycles
system.switch_cpus14.num_busy_cycles     2324544.749605                       # Number of busy cycles
system.switch_cpus14.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus14.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus14.Branches                      48                       # Number of branches fetched
system.switch_cpus14.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus14.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus14.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus14.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::total              370                       # Class of executed instruction
system.switch_cpus15.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus15.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus15.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus15.dtb.read_hits                 97                       # DTB read hits
system.switch_cpus15.dtb.read_misses                0                       # DTB read misses
system.switch_cpus15.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.dtb.write_hits                72                       # DTB write hits
system.switch_cpus15.dtb.write_misses               0                       # DTB write misses
system.switch_cpus15.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.dtb.data_hits                169                       # DTB hits
system.switch_cpus15.dtb.data_misses                0                       # DTB misses
system.switch_cpus15.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus15.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus15.itb.fetch_hits                97                       # ITB hits
system.switch_cpus15.itb.fetch_misses               0                       # ITB misses
system.switch_cpus15.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.itb.fetch_accesses            97                       # ITB accesses
system.switch_cpus15.itb.read_hits                  0                       # DTB read hits
system.switch_cpus15.itb.read_misses                0                       # DTB read misses
system.switch_cpus15.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.itb.write_hits                 0                       # DTB write hits
system.switch_cpus15.itb.write_misses               0                       # DTB write misses
system.switch_cpus15.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.itb.data_hits                  0                       # DTB hits
system.switch_cpus15.itb.data_misses                0                       # DTB misses
system.switch_cpus15.itb.data_acv                   0                       # DTB access violations
system.switch_cpus15.itb.data_accesses              0                       # DTB accesses
system.switch_cpus15.numCycles             4534664129                       # number of cpu cycles simulated
system.switch_cpus15.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus15.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus15.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus15.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus15.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus15.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_good::kernel            0                      
system.switch_cpus15.kern.mode_good::user            0                      
system.switch_cpus15.kern.mode_good::idle            0                      
system.switch_cpus15.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus15.committedInsts               460                       # Number of instructions committed
system.switch_cpus15.committedOps                 460                       # Number of ops (including micro ops) committed
system.switch_cpus15.num_int_alu_accesses          433                       # Number of integer alu accesses
system.switch_cpus15.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus15.num_func_calls                16                       # number of times a function call or return occured
system.switch_cpus15.num_conditional_control_insts           36                       # number of instructions that are conditional controls
system.switch_cpus15.num_int_insts                433                       # number of integer instructions
system.switch_cpus15.num_fp_insts                   0                       # number of float instructions
system.switch_cpus15.num_int_register_reads          580                       # number of times the integer registers were read
system.switch_cpus15.num_int_register_writes          323                       # number of times the integer registers were written
system.switch_cpus15.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus15.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus15.num_mem_refs                 170                       # number of memory refs
system.switch_cpus15.num_load_insts                97                       # Number of load instructions
system.switch_cpus15.num_store_insts               73                       # Number of store instructions
system.switch_cpus15.num_idle_cycles     4531772622.004757                       # Number of idle cycles
system.switch_cpus15.num_busy_cycles     2891506.995243                       # Number of busy cycles
system.switch_cpus15.not_idle_fraction       0.000638                       # Percentage of non-idle cycles
system.switch_cpus15.idle_fraction           0.999362                       # Percentage of idle cycles
system.switch_cpus15.Branches                      60                       # Number of branches fetched
system.switch_cpus15.op_class::No_OpClass            2      0.43%      0.43% # Class of executed instruction
system.switch_cpus15.op_class::IntAlu             251     54.57%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::IntMult              0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::IntDiv               0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatAdd             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatCmp             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatCvt             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatMult            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatDiv             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatSqrt            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdAdd              0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdAddAcc            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdAlu              0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdCmp              0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdCvt              0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdMisc             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdMult             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdMultAcc            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdShift            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdShiftAcc            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdSqrt             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAdd            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAlu            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCmp            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCvt            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatDiv            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMisc            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMult            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMultAcc            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatSqrt            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::MemRead            108     23.48%     78.48% # Class of executed instruction
system.switch_cpus15.op_class::MemWrite            74     16.09%     94.57% # Class of executed instruction
system.switch_cpus15.op_class::IprAccess           25      5.43%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::total              460                       # Class of executed instruction
system.system_bus.trans_dist::ReadResp           3075                       # Transaction distribution
system.system_bus.trans_dist::WriteReq              8                       # Transaction distribution
system.system_bus.trans_dist::WriteResp             8                       # Transaction distribution
system.system_bus.trans_dist::WritebackDirty         6285                       # Transaction distribution
system.system_bus.trans_dist::CleanEvict         2396                       # Transaction distribution
system.system_bus.trans_dist::UpgradeReq          101                       # Transaction distribution
system.system_bus.trans_dist::SCUpgradeReq           41                       # Transaction distribution
system.system_bus.trans_dist::UpgradeResp           23                       # Transaction distribution
system.system_bus.trans_dist::ReadExReq          3433                       # Transaction distribution
system.system_bus.trans_dist::ReadExResp         3389                       # Transaction distribution
system.system_bus.trans_dist::ReadSharedReq         3075                       # Transaction distribution
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side        21774                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::total        21774                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side           60                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::total           60                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count::total              21834                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side       815296                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::total       815296                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side          704                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::total          704                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size::total              816000                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.snoops                        28897                       # Total snoops (count)
system.system_bus.snoop_fanout::samples         44121                       # Request fanout histogram
system.system_bus.snoop_fanout::mean         1.652342                       # Request fanout histogram
system.system_bus.snoop_fanout::stdev        0.476232                       # Request fanout histogram
system.system_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::0                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::1               15339     34.77%     34.77% # Request fanout histogram
system.system_bus.snoop_fanout::2               28782     65.23%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::min_value            1                       # Request fanout histogram
system.system_bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.system_bus.snoop_fanout::total           44121                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.202423                       # Number of seconds simulated
sim_ticks                                202422549500                       # Number of ticks simulated
final_tick                               2470321474500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 652393                       # Simulator instruction rate (inst/s)
host_op_rate                                   652393                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               46424879                       # Simulator tick rate (ticks/s)
host_mem_usage                                 868764                       # Number of bytes of host memory used
host_seconds                                  4360.22                       # Real time elapsed on the host
sim_insts                                  2844576367                       # Number of instructions simulated
sim_ops                                    2844576367                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.bytes_read::switch_cpus00.inst       116288                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus00.data       107136                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus01.inst       398016                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus01.data       311616                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus02.inst      6681344                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus02.data      2053120                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus03.inst       581440                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus03.data       603264                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus04.inst        34432                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus04.data        57856                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus05.inst        81152                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus05.data        50240                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus06.inst         3776                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus06.data         3328                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus07.inst        96768                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus07.data        61504                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus08.inst       199232                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus08.data       210304                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus09.inst        54016                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus09.data        22272                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus10.inst       157696                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus10.data       241408                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus11.inst        29568                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus11.data        30592                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus12.inst       548480                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus12.data       359040                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus13.inst       100160                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus13.data        68352                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus14.inst        83328                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus14.data        50304                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus15.inst        43072                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus15.data        38720                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total          13477824                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus00.inst       116288                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus01.inst       398016                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus02.inst      6681344                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus03.inst       581440                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus04.inst        34432                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus05.inst        81152                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus06.inst         3776                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus07.inst        96768                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus08.inst       199232                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus09.inst        54016                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus10.inst       157696                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus11.inst        29568                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus12.inst       548480                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus13.inst       100160                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus14.inst        83328                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus15.inst        43072                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total      9208768                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::writebacks      1284544                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total        1284544                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::switch_cpus00.inst         1817                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus00.data         1674                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus01.inst         6219                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus01.data         4869                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus02.inst       104396                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus02.data        32080                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus03.inst         9085                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus03.data         9426                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus04.inst          538                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus04.data          904                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus05.inst         1268                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus05.data          785                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus06.inst           59                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus06.data           52                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus07.inst         1512                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus07.data          961                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus08.inst         3113                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus08.data         3286                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus09.inst          844                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus09.data          348                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus10.inst         2464                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus10.data         3772                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus11.inst          462                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus11.data          478                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus12.inst         8570                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus12.data         5610                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus13.inst         1565                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus13.data         1068                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus14.inst         1302                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus14.data          786                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus15.inst          673                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus15.data          605                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             210591                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::writebacks        20071                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total             20071                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::switch_cpus00.inst       574481                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus00.data       529269                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus01.inst      1966263                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus01.data      1539433                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus02.inst     33006916                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus02.data     10142744                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus03.inst      2872407                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus03.data      2980221                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus04.inst       170100                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus04.data       285818                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus05.inst       400904                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus05.data       248194                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus06.inst        18654                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus06.data        16441                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus07.inst       478050                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus07.data       303840                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus08.inst       984238                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus08.data      1038936                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus09.inst       266848                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus09.data       110027                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus10.inst       779044                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus10.data      1192594                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus11.inst       146071                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus11.data       151129                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus12.inst      2709580                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus12.data      1773715                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus13.inst       494807                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus13.data       337670                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus14.inst       411654                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus14.data       248510                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus15.inst       212783                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus15.data       191283                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             66582622                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus00.inst       574481                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus01.inst      1966263                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus02.inst     33006916                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus03.inst      2872407                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus04.inst       170100                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus05.inst       400904                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus06.inst        18654                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus07.inst       478050                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus08.inst       984238                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus09.inst       266848                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus10.inst       779044                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus11.inst       146071                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus12.inst      2709580                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus13.inst       494807                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus14.inst       411654                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus15.inst       212783                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total        45492797                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::writebacks        6345854                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total             6345854                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::writebacks        6345854                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus00.inst       574481                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus00.data       529269                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus01.inst      1966263                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus01.data      1539433                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus02.inst     33006916                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus02.data     10142744                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus03.inst      2872407                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus03.data      2980221                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus04.inst       170100                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus04.data       285818                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus05.inst       400904                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus05.data       248194                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus06.inst        18654                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus06.data        16441                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus07.inst       478050                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus07.data       303840                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus08.inst       984238                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus08.data      1038936                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus09.inst       266848                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus09.data       110027                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus10.inst       779044                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus10.data      1192594                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus11.inst       146071                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus11.data       151129                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus12.inst      2709580                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus12.data      1773715                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus13.inst       494807                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus13.data       337670                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus14.inst       411654                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus14.data       248510                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus15.inst       212783                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus15.data       191283                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total            72928476                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                            0                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                          nan                       # Average gap between requests
system.mem_ctrls0.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.bytes_read::switch_cpus00.inst        17984                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus00.data       776448                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus01.inst       122240                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus01.data      4437696                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus02.inst      1139072                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus02.data     49001344                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus03.inst       158400                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus03.data      5737408                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus04.inst         5760                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus04.data       768576                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus05.inst        37312                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus05.data       813184                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus06.data         7872                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus07.inst        19968                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus07.data       773440                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus08.inst        40064                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus08.data      3529280                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus09.inst          832                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus09.data        83968                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus10.inst        45696                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus10.data      4287360                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus11.inst         5824                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus11.data       639168                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus12.inst       418944                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus12.data      5727616                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus13.inst        28800                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus13.data      3110848                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus14.inst        24256                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus14.data       678144                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus15.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus15.data       621568                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::tsunami.ide     12050432                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total          95111296                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus00.inst        17984                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus01.inst       122240                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus02.inst      1139072                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus03.inst       158400                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus04.inst         5760                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus05.inst        37312                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus07.inst        19968                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus08.inst        40064                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus09.inst          832                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus10.inst        45696                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus11.inst         5824                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus12.inst       418944                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus13.inst        28800                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus14.inst        24256                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus15.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total      2066944                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::writebacks     47375296                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       47375296                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::switch_cpus00.inst          281                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus00.data        12132                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus01.inst         1910                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus01.data        69339                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus02.inst        17798                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus02.data       765646                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus03.inst         2475                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus03.data        89647                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus04.inst           90                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus04.data        12009                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus05.inst          583                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus05.data        12706                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus06.data          123                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus07.inst          312                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus07.data        12085                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus08.inst          626                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus08.data        55145                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus09.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus09.data         1312                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus10.inst          714                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus10.data        66990                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus11.inst           91                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus11.data         9987                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus12.inst         6546                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus12.data        89494                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus13.inst          450                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus13.data        48607                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus14.inst          379                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus14.data        10596                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus15.inst           28                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus15.data         9712                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::tsunami.ide       188288                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            1486114                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::writebacks       740239                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            740239                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::switch_cpus00.inst        88844                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus00.data      3835778                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus01.inst       603885                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus01.data     21922933                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus02.inst      5627199                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus02.data    242074532                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus03.inst       782522                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus03.data     28343720                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus04.inst        28455                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus04.data      3796889                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus05.inst       184327                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus05.data      4017260                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus06.data        38889                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus07.inst        98645                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus07.data      3820918                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus08.inst       197923                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus08.data     17435212                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus09.inst         4110                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus09.data       414815                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus10.inst       225746                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus10.data     21180249                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus11.inst        28771                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus11.data      3157593                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus12.inst      2069651                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus12.data     28295346                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus13.inst       142277                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus13.data     15368090                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus14.inst       119829                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus14.data      3350141                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus15.inst         8853                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus15.data      3070646                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::tsunami.ide       59531075                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            469865122                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus00.inst        88844                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus01.inst       603885                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus02.inst      5627199                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus03.inst       782522                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus04.inst        28455                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus05.inst       184327                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus07.inst        98645                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus08.inst       197923                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus09.inst         4110                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus10.inst       225746                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus11.inst        28771                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus12.inst      2069651                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus13.inst       142277                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus14.inst       119829                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus15.inst         8853                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total        10211036                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::writebacks      234041593                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           234041593                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::writebacks      234041593                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus00.inst        88844                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus00.data      3835778                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus01.inst       603885                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus01.data     21922933                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus02.inst      5627199                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus02.data    242074532                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus03.inst       782522                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus03.data     28343720                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus04.inst        28455                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus04.data      3796889                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus05.inst       184327                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus05.data      4017260                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus06.data        38889                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus07.inst        98645                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus07.data      3820918                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus08.inst       197923                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus08.data     17435212                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus09.inst         4110                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus09.data       414815                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus10.inst       225746                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus10.data     21180249                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus11.inst        28771                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus11.data      3157593                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus12.inst      2069651                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus12.data     28295346                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus13.inst       142277                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus13.data     15368090                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus14.inst       119829                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus14.data      3350141                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus15.inst         8853                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus15.data      3070646                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::tsunami.ide      59531075                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           703906716                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                            0                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                          nan                       # Average gap between requests
system.mem_ctrls1.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.data_hits                          0                       # DTB hits
system.cpu00.dtb.data_misses                        0                       # DTB misses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_accesses                      0                       # DTB accesses
system.cpu00.itb.fetch_hits                         0                       # ITB hits
system.cpu00.itb.fetch_misses                       0                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses                     0                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.numCycles                              0                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu00.kern.inst.quiesce                    260                       # number of quiesce instructions executed
system.cpu00.kern.inst.hwrei                  2553787                       # number of hwrei instructions executed
system.cpu00.kern.ipl_count::0                 850392     49.93%     49.93% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::21                   234      0.01%     49.94% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::22                   207      0.01%     49.95% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::30                   196      0.01%     49.96% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::31                852294     50.04%    100.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::total            1703323                       # number of times we switched to this ipl
system.cpu00.kern.ipl_good::0                  850392     49.99%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::21                    234      0.01%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::22                    207      0.01%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::30                    196      0.01%     50.02% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::31                 850216     49.98%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::total             1701245                       # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_ticks::0           180436228000     89.05%     89.05% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::21              17490500      0.01%     89.06% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::22              10143000      0.01%     89.06% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::30              31752500      0.02%     89.08% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::31           22135021500     10.92%    100.00% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::total       202630635500                       # number of cycles we spent at this ipl
system.cpu00.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::31               0.997562                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::total            0.998780                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.callpal::wripir                  52      0.00%      0.00% # number of callpals executed
system.cpu00.kern.callpal::swpctx                 210      0.01%      0.01% # number of callpals executed
system.cpu00.kern.callpal::swpipl              853693     33.45%     33.46% # number of callpals executed
system.cpu00.kern.callpal::rdps                   419      0.02%     33.48% # number of callpals executed
system.cpu00.kern.callpal::rti                 848995     33.27%     66.75% # number of callpals executed
system.cpu00.kern.callpal::callsys             848359     33.24%     99.99% # number of callpals executed
system.cpu00.kern.callpal::rdunique               197      0.01%    100.00% # number of callpals executed
system.cpu00.kern.callpal::total              2551925                       # number of callpals executed
system.cpu00.kern.mode_switch::kernel          849207                       # number of protection mode switches
system.cpu00.kern.mode_switch::user            848426                       # number of protection mode switches
system.cpu00.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu00.kern.mode_good::kernel            848426                      
system.cpu00.kern.mode_good::user              848426                      
system.cpu00.kern.mode_good::idle                   0                      
system.cpu00.kern.mode_switch_good::kernel     0.999080                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::total     0.999540                       # fraction of useful protection mode switches
system.cpu00.kern.mode_ticks::kernel     157394161500     87.03%     87.03% # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::user        23446689500     12.97%    100.00% # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu00.kern.swap_context                    210                       # number of times the context was actually changed
system.cpu00.committedInsts                         0                       # Number of instructions committed
system.cpu00.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu00.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu00.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu00.num_func_calls                         0                       # number of times a function call or return occured
system.cpu00.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu00.num_int_insts                          0                       # number of integer instructions
system.cpu00.num_fp_insts                           0                       # number of float instructions
system.cpu00.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu00.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu00.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu00.num_mem_refs                           0                       # number of memory refs
system.cpu00.num_load_insts                         0                       # Number of load instructions
system.cpu00.num_store_insts                        0                       # Number of store instructions
system.cpu00.num_idle_cycles                        0                       # Number of idle cycles
system.cpu00.num_busy_cycles                        0                       # Number of busy cycles
system.cpu00.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu00.idle_fraction                          1                       # Percentage of idle cycles
system.cpu00.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu00.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu00.op_class::IntMult                      0                       # Class of executed instruction
system.cpu00.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu00.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu00.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu00.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu00.op_class::MemRead                      0                       # Class of executed instruction
system.cpu00.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu00.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu00.op_class::total                        0                       # Class of executed instruction
system.cpu00.dcache.tags.replacements           29715                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         457.869200                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs          92973817                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs           29715                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs         3128.851321                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data    43.067020                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_blocks::switch_cpus00.data   414.802180                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.084115                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::switch_cpus00.data     0.810161                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.894276                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024          474                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::4          462                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024     0.925781                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses       188644267                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses      188644267                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::switch_cpus00.data     50952928                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total      50952928                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::switch_cpus00.data     41185496                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total     41185496                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::switch_cpus00.data         4315                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total         4315                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::switch_cpus00.data         3350                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total         3350                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::switch_cpus00.data     92138424                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total       92138424                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::switch_cpus00.data     92138424                       # number of overall hits
system.cpu00.dcache.overall_hits::total      92138424                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::switch_cpus00.data        25803                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total        25803                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::switch_cpus00.data        10077                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total        10077                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::switch_cpus00.data       849157                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total       849157                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::switch_cpus00.data       849767                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total       849767                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::switch_cpus00.data        35880                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total        35880                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::switch_cpus00.data        35880                       # number of overall misses
system.cpu00.dcache.overall_misses::total        35880                       # number of overall misses
system.cpu00.dcache.ReadReq_accesses::switch_cpus00.data     50978731                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total     50978731                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::switch_cpus00.data     41195573                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total     41195573                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::switch_cpus00.data       853472                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total       853472                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::switch_cpus00.data       853117                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total       853117                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::switch_cpus00.data     92174304                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total     92174304                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::switch_cpus00.data     92174304                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total     92174304                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::switch_cpus00.data     0.000506                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.000506                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::switch_cpus00.data     0.000245                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.000245                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::switch_cpus00.data     0.994944                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.994944                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::switch_cpus00.data     0.996073                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.996073                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::switch_cpus00.data     0.000389                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.000389                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::switch_cpus00.data     0.000389                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.000389                       # miss rate for overall accesses
system.cpu00.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks        10651                       # number of writebacks
system.cpu00.dcache.writebacks::total           10651                       # number of writebacks
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements           11518                       # number of replacements
system.cpu00.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs         216694577                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs           11518                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs        18813.559385                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst   116.823732                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_blocks::switch_cpus00.inst   395.176268                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.228171                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::switch_cpus00.inst     0.771829                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::4          489                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses       449435992                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses      449435992                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::switch_cpus00.inst    224700719                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total     224700719                       # number of ReadReq hits
system.cpu00.icache.demand_hits::switch_cpus00.inst    224700719                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total      224700719                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::switch_cpus00.inst    224700719                       # number of overall hits
system.cpu00.icache.overall_hits::total     224700719                       # number of overall hits
system.cpu00.icache.ReadReq_misses::switch_cpus00.inst        11518                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total        11518                       # number of ReadReq misses
system.cpu00.icache.demand_misses::switch_cpus00.inst        11518                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total        11518                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::switch_cpus00.inst        11518                       # number of overall misses
system.cpu00.icache.overall_misses::total        11518                       # number of overall misses
system.cpu00.icache.ReadReq_accesses::switch_cpus00.inst    224712237                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total    224712237                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::switch_cpus00.inst    224712237                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total    224712237                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::switch_cpus00.inst    224712237                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total    224712237                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::switch_cpus00.inst     0.000051                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.000051                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::switch_cpus00.inst     0.000051                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.000051                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::switch_cpus00.inst     0.000051                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.000051                       # miss rate for overall accesses
system.cpu00.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.writebacks::writebacks        11518                       # number of writebacks
system.cpu00.icache.writebacks::total           11518                       # number of writebacks
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.data_hits                          0                       # DTB hits
system.cpu01.dtb.data_misses                        0                       # DTB misses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_accesses                      0                       # DTB accesses
system.cpu01.itb.fetch_hits                         0                       # ITB hits
system.cpu01.itb.fetch_misses                       0                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses                     0                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                              0                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu01.kern.inst.quiesce                    296                       # number of quiesce instructions executed
system.cpu01.kern.inst.hwrei                    94821                       # number of hwrei instructions executed
system.cpu01.kern.ipl_count::0                   1377     29.17%     29.17% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::22                   207      4.38%     33.55% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::30                   188      3.98%     37.53% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::31                  2949     62.47%    100.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::total               4721                       # number of times we switched to this ipl
system.cpu01.kern.ipl_good::0                    1377     46.15%     46.15% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::22                    207      6.94%     53.08% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::30                    188      6.30%     59.38% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::31                   1212     40.62%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::total                2984                       # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_ticks::0           202241087500     99.81%     99.81% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::22              10143000      0.01%     99.81% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::30              30652500      0.02%     99.83% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::31             347869500      0.17%    100.00% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::total       202629752500                       # number of cycles we spent at this ipl
system.cpu01.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::31               0.410987                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::total            0.632069                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.syscall::73                       2     66.67%     66.67% # number of syscalls executed
system.cpu01.kern.syscall::74                       1     33.33%    100.00% # number of syscalls executed
system.cpu01.kern.syscall::total                    3                       # number of syscalls executed
system.cpu01.kern.callpal::wripir                  88      1.61%      1.61% # number of callpals executed
system.cpu01.kern.callpal::swpctx                 179      3.28%      4.89% # number of callpals executed
system.cpu01.kern.callpal::swpipl                3849     70.48%     75.37% # number of callpals executed
system.cpu01.kern.callpal::rdps                   425      7.78%     83.15% # number of callpals executed
system.cpu01.kern.callpal::rti                    478      8.75%     91.91% # number of callpals executed
system.cpu01.kern.callpal::callsys                 78      1.43%     93.33% # number of callpals executed
system.cpu01.kern.callpal::rdunique               364      6.67%    100.00% # number of callpals executed
system.cpu01.kern.callpal::total                 5461                       # number of callpals executed
system.cpu01.kern.mode_switch::kernel             267                       # number of protection mode switches
system.cpu01.kern.mode_switch::user               175                       # number of protection mode switches
system.cpu01.kern.mode_switch::idle               390                       # number of protection mode switches
system.cpu01.kern.mode_good::kernel               225                      
system.cpu01.kern.mode_good::user                 175                      
system.cpu01.kern.mode_good::idle                  50                      
system.cpu01.kern.mode_switch_good::kernel     0.842697                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::idle     0.128205                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::total     0.540865                       # fraction of useful protection mode switches
system.cpu01.kern.mode_ticks::kernel        309195500      0.17%      0.17% # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::user        69899194000     37.96%     38.13% # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::idle       113929208000     61.87%    100.00% # number of ticks spent at the given mode
system.cpu01.kern.swap_context                    179                       # number of times the context was actually changed
system.cpu01.committedInsts                         0                       # Number of instructions committed
system.cpu01.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu01.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu01.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu01.num_func_calls                         0                       # number of times a function call or return occured
system.cpu01.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu01.num_int_insts                          0                       # number of integer instructions
system.cpu01.num_fp_insts                           0                       # number of float instructions
system.cpu01.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu01.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu01.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_mem_refs                           0                       # number of memory refs
system.cpu01.num_load_insts                         0                       # Number of load instructions
system.cpu01.num_store_insts                        0                       # Number of store instructions
system.cpu01.num_idle_cycles                        0                       # Number of idle cycles
system.cpu01.num_busy_cycles                        0                       # Number of busy cycles
system.cpu01.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu01.idle_fraction                          1                       # Percentage of idle cycles
system.cpu01.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu01.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu01.op_class::IntMult                      0                       # Class of executed instruction
system.cpu01.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu01.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu01.op_class::MemRead                      0                       # Class of executed instruction
system.cpu01.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu01.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu01.op_class::total                        0                       # Class of executed instruction
system.cpu01.dcache.tags.replacements         1218218                       # number of replacements
system.cpu01.dcache.tags.tagsinuse         441.954999                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs          32394667                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs         1218218                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs           26.591847                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle    2320137756000                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data    32.123654                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_blocks::switch_cpus01.data   409.831345                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.062742                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::switch_cpus01.data     0.800452                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.863193                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024          455                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::4          429                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.888672                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses        68361013                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses       68361013                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::switch_cpus01.data     24844636                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total      24844636                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::switch_cpus01.data      7485732                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total      7485732                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::switch_cpus01.data         2392                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total         2392                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::switch_cpus01.data         1806                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total         1806                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::switch_cpus01.data     32330368                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total       32330368                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::switch_cpus01.data     32330368                       # number of overall hits
system.cpu01.dcache.overall_hits::total      32330368                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::switch_cpus01.data      1152765                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total      1152765                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::switch_cpus01.data        77009                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total        77009                       # number of WriteReq misses
system.cpu01.dcache.LoadLockedReq_misses::switch_cpus01.data          870                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total          870                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::switch_cpus01.data         1313                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total         1313                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::switch_cpus01.data      1229774                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total      1229774                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::switch_cpus01.data      1229774                       # number of overall misses
system.cpu01.dcache.overall_misses::total      1229774                       # number of overall misses
system.cpu01.dcache.ReadReq_accesses::switch_cpus01.data     25997401                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total     25997401                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::switch_cpus01.data      7562741                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total      7562741                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::switch_cpus01.data         3262                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total         3262                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::switch_cpus01.data         3119                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total         3119                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::switch_cpus01.data     33560142                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total     33560142                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::switch_cpus01.data     33560142                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total     33560142                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::switch_cpus01.data     0.044342                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.044342                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::switch_cpus01.data     0.010183                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.010183                       # miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::switch_cpus01.data     0.266708                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.266708                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::switch_cpus01.data     0.420968                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.420968                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::switch_cpus01.data     0.036644                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.036644                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::switch_cpus01.data     0.036644                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.036644                       # miss rate for overall accesses
system.cpu01.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks        99850                       # number of writebacks
system.cpu01.dcache.writebacks::total           99850                       # number of writebacks
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements          112684                       # number of replacements
system.cpu01.icache.tags.tagsinuse         509.494785                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs         127471364                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs          112684                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs         1131.228604                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle    2367200538500                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst   123.811232                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_blocks::switch_cpus01.inst   385.683553                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.241819                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::switch_cpus01.inst     0.753288                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.995107                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::4          492                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses       281748895                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses      281748895                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::switch_cpus01.inst    140705399                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total     140705399                       # number of ReadReq hits
system.cpu01.icache.demand_hits::switch_cpus01.inst    140705399                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total      140705399                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::switch_cpus01.inst    140705399                       # number of overall hits
system.cpu01.icache.overall_hits::total     140705399                       # number of overall hits
system.cpu01.icache.ReadReq_misses::switch_cpus01.inst       112699                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total       112699                       # number of ReadReq misses
system.cpu01.icache.demand_misses::switch_cpus01.inst       112699                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total       112699                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::switch_cpus01.inst       112699                       # number of overall misses
system.cpu01.icache.overall_misses::total       112699                       # number of overall misses
system.cpu01.icache.ReadReq_accesses::switch_cpus01.inst    140818098                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total    140818098                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::switch_cpus01.inst    140818098                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total    140818098                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::switch_cpus01.inst    140818098                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total    140818098                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::switch_cpus01.inst     0.000800                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.000800                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::switch_cpus01.inst     0.000800                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.000800                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::switch_cpus01.inst     0.000800                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.000800                       # miss rate for overall accesses
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.writebacks::writebacks       112684                       # number of writebacks
system.cpu01.icache.writebacks::total          112684                       # number of writebacks
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.data_hits                          0                       # DTB hits
system.cpu02.dtb.data_misses                        0                       # DTB misses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_accesses                      0                       # DTB accesses
system.cpu02.itb.fetch_hits                         0                       # ITB hits
system.cpu02.itb.fetch_misses                       0                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses                     0                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                              0                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu02.kern.inst.quiesce                   1123                       # number of quiesce instructions executed
system.cpu02.kern.inst.hwrei                    97224                       # number of hwrei instructions executed
system.cpu02.kern.ipl_count::0                  16164     37.10%     37.10% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::21                   338      0.78%     37.88% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::22                   207      0.48%     38.35% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::30                    32      0.07%     38.43% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::31                 26824     61.57%    100.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::total              43565                       # number of times we switched to this ipl
system.cpu02.kern.ipl_good::0                   16101     49.15%     49.15% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::21                    338      1.03%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::22                    207      0.63%     50.81% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::30                     32      0.10%     50.91% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::31                  16083     49.09%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::total               32761                       # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_ticks::0           199499351500     98.45%     98.45% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::21              24167000      0.01%     98.47% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::22              10143000      0.01%     98.47% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::30               4772000      0.00%     98.47% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::31            3092119500      1.53%    100.00% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::total       202630553000                       # number of cycles we spent at this ipl
system.cpu02.kern.ipl_used::0                0.996102                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::31               0.599575                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::total            0.752003                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.syscall::1                        1      0.04%      0.04% # number of syscalls executed
system.cpu02.kern.syscall::3                     2394     87.56%     87.60% # number of syscalls executed
system.cpu02.kern.syscall::4                        8      0.29%     87.89% # number of syscalls executed
system.cpu02.kern.syscall::6                       69      2.52%     90.42% # number of syscalls executed
system.cpu02.kern.syscall::17                      28      1.02%     91.44% # number of syscalls executed
system.cpu02.kern.syscall::45                      69      2.52%     93.96% # number of syscalls executed
system.cpu02.kern.syscall::54                       1      0.04%     94.00% # number of syscalls executed
system.cpu02.kern.syscall::71                      81      2.96%     96.96% # number of syscalls executed
system.cpu02.kern.syscall::73                      63      2.30%     99.27% # number of syscalls executed
system.cpu02.kern.syscall::74                      17      0.62%     99.89% # number of syscalls executed
system.cpu02.kern.syscall::144                      1      0.04%     99.93% # number of syscalls executed
system.cpu02.kern.syscall::256                      1      0.04%     99.96% # number of syscalls executed
system.cpu02.kern.syscall::257                      1      0.04%    100.00% # number of syscalls executed
system.cpu02.kern.syscall::total                 2734                       # number of syscalls executed
system.cpu02.kern.callpal::wripir                1911      2.25%      2.25% # number of callpals executed
system.cpu02.kern.callpal::swpctx                 612      0.72%      2.97% # number of callpals executed
system.cpu02.kern.callpal::tbi                      3      0.00%      2.98% # number of callpals executed
system.cpu02.kern.callpal::swpipl               38369     45.23%     48.20% # number of callpals executed
system.cpu02.kern.callpal::rdps                  2063      2.43%     50.64% # number of callpals executed
system.cpu02.kern.callpal::wrusp                    1      0.00%     50.64% # number of callpals executed
system.cpu02.kern.callpal::rti                   4620      5.45%     56.08% # number of callpals executed
system.cpu02.kern.callpal::callsys               2876      3.39%     59.47% # number of callpals executed
system.cpu02.kern.callpal::imb                      2      0.00%     59.48% # number of callpals executed
system.cpu02.kern.callpal::rdunique             34378     40.52%    100.00% # number of callpals executed
system.cpu02.kern.callpal::wrunique                 1      0.00%    100.00% # number of callpals executed
system.cpu02.kern.callpal::total                84836                       # number of callpals executed
system.cpu02.kern.mode_switch::kernel            5231                       # number of protection mode switches
system.cpu02.kern.mode_switch::user              4139                       # number of protection mode switches
system.cpu02.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu02.kern.mode_good::kernel              4138                      
system.cpu02.kern.mode_good::user                4139                      
system.cpu02.kern.mode_good::idle                   0                      
system.cpu02.kern.mode_switch_good::kernel     0.791053                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::total     0.883351                       # fraction of useful protection mode switches
system.cpu02.kern.mode_ticks::kernel     114528790000     56.30%     56.30% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::user        88892964500     43.70%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.swap_context                    612                       # number of times the context was actually changed
system.cpu02.committedInsts                         0                       # Number of instructions committed
system.cpu02.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu02.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu02.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu02.num_func_calls                         0                       # number of times a function call or return occured
system.cpu02.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu02.num_int_insts                          0                       # number of integer instructions
system.cpu02.num_fp_insts                           0                       # number of float instructions
system.cpu02.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu02.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu02.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_mem_refs                           0                       # number of memory refs
system.cpu02.num_load_insts                         0                       # Number of load instructions
system.cpu02.num_store_insts                        0                       # Number of store instructions
system.cpu02.num_idle_cycles                        0                       # Number of idle cycles
system.cpu02.num_busy_cycles                        0                       # Number of busy cycles
system.cpu02.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu02.idle_fraction                          1                       # Percentage of idle cycles
system.cpu02.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu02.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu02.op_class::IntMult                      0                       # Class of executed instruction
system.cpu02.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu02.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu02.op_class::MemRead                      0                       # Class of executed instruction
system.cpu02.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu02.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu02.op_class::total                        0                       # Class of executed instruction
system.cpu02.dcache.tags.replacements         1130942                       # number of replacements
system.cpu02.dcache.tags.tagsinuse         503.733840                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs          50339315                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs         1130942                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs           44.510961                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data     0.134256                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_blocks::switch_cpus02.data   503.599584                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.000262                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::switch_cpus02.data     0.983593                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.983855                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024          494                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::0          274                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::1          219                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.964844                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses       104098836                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses      104098836                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::switch_cpus02.data     34779734                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total      34779734                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::switch_cpus02.data     15300153                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total     15300153                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::switch_cpus02.data       124566                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total       124566                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::switch_cpus02.data       131182                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total       131182                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::switch_cpus02.data     50079887                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total       50079887                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::switch_cpus02.data     50079887                       # number of overall hits
system.cpu02.dcache.overall_hits::total      50079887                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::switch_cpus02.data       682531                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total       682531                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::switch_cpus02.data       448427                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total       448427                       # number of WriteReq misses
system.cpu02.dcache.LoadLockedReq_misses::switch_cpus02.data        10324                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total        10324                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::switch_cpus02.data         2822                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total         2822                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::switch_cpus02.data      1130958                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total      1130958                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::switch_cpus02.data      1130958                       # number of overall misses
system.cpu02.dcache.overall_misses::total      1130958                       # number of overall misses
system.cpu02.dcache.ReadReq_accesses::switch_cpus02.data     35462265                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total     35462265                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::switch_cpus02.data     15748580                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total     15748580                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::switch_cpus02.data       134890                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total       134890                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::switch_cpus02.data       134004                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total       134004                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::switch_cpus02.data     51210845                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total     51210845                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::switch_cpus02.data     51210845                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total     51210845                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::switch_cpus02.data     0.019247                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.019247                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::switch_cpus02.data     0.028474                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.028474                       # miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::switch_cpus02.data     0.076536                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.076536                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::switch_cpus02.data     0.021059                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.021059                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::switch_cpus02.data     0.022084                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.022084                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::switch_cpus02.data     0.022084                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.022084                       # miss rate for overall accesses
system.cpu02.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks       593126                       # number of writebacks
system.cpu02.dcache.writebacks::total          593126                       # number of writebacks
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements          485346                       # number of replacements
system.cpu02.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs         201730546                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs          485346                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs          415.642750                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::cpu02.inst     0.376292                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_blocks::switch_cpus02.inst   511.623708                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::cpu02.inst     0.000735                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::switch_cpus02.inst     0.999265                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::0          469                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::1           41                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses       404882288                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses      404882288                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::switch_cpus02.inst    201713125                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total     201713125                       # number of ReadReq hits
system.cpu02.icache.demand_hits::switch_cpus02.inst    201713125                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total      201713125                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::switch_cpus02.inst    201713125                       # number of overall hits
system.cpu02.icache.overall_hits::total     201713125                       # number of overall hits
system.cpu02.icache.ReadReq_misses::switch_cpus02.inst       485346                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total       485346                       # number of ReadReq misses
system.cpu02.icache.demand_misses::switch_cpus02.inst       485346                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total       485346                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::switch_cpus02.inst       485346                       # number of overall misses
system.cpu02.icache.overall_misses::total       485346                       # number of overall misses
system.cpu02.icache.ReadReq_accesses::switch_cpus02.inst    202198471                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total    202198471                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::switch_cpus02.inst    202198471                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total    202198471                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::switch_cpus02.inst    202198471                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total    202198471                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::switch_cpus02.inst     0.002400                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.002400                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::switch_cpus02.inst     0.002400                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.002400                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::switch_cpus02.inst     0.002400                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.002400                       # miss rate for overall accesses
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.writebacks::writebacks       485346                       # number of writebacks
system.cpu02.icache.writebacks::total          485346                       # number of writebacks
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.data_hits                          0                       # DTB hits
system.cpu03.dtb.data_misses                        0                       # DTB misses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_accesses                      0                       # DTB accesses
system.cpu03.itb.fetch_hits                         0                       # ITB hits
system.cpu03.itb.fetch_misses                       0                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses                     0                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                              0                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu03.kern.inst.quiesce                    355                       # number of quiesce instructions executed
system.cpu03.kern.inst.hwrei                    99421                       # number of hwrei instructions executed
system.cpu03.kern.ipl_count::0                   2328     35.10%     35.10% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::22                   207      3.12%     38.22% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::30                   229      3.45%     41.68% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::31                  3868     58.32%    100.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::total               6632                       # number of times we switched to this ipl
system.cpu03.kern.ipl_good::0                    2326     47.64%     47.64% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::22                    207      4.24%     51.88% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::30                    229      4.69%     56.58% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::31                   2120     43.42%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::total                4882                       # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_ticks::0           202057967500     99.72%     99.72% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::22              10143000      0.01%     99.72% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::30              38637000      0.02%     99.74% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::31             522962500      0.26%    100.00% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::total       202629710000                       # number of cycles we spent at this ipl
system.cpu03.kern.ipl_used::0                0.999141                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::31               0.548087                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::total            0.736128                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.syscall::3                       77     86.52%     86.52% # number of syscalls executed
system.cpu03.kern.syscall::6                        2      2.25%     88.76% # number of syscalls executed
system.cpu03.kern.syscall::45                       3      3.37%     92.13% # number of syscalls executed
system.cpu03.kern.syscall::71                       4      4.49%     96.63% # number of syscalls executed
system.cpu03.kern.syscall::73                       3      3.37%    100.00% # number of syscalls executed
system.cpu03.kern.syscall::total                   89                       # number of syscalls executed
system.cpu03.kern.callpal::wripir                 117      1.28%      1.28% # number of callpals executed
system.cpu03.kern.callpal::swpctx                 383      4.20%      5.48% # number of callpals executed
system.cpu03.kern.callpal::tbi                      1      0.01%      5.50% # number of callpals executed
system.cpu03.kern.callpal::swpipl                5375     58.96%     64.46% # number of callpals executed
system.cpu03.kern.callpal::rdps                   464      5.09%     69.55% # number of callpals executed
system.cpu03.kern.callpal::rti                    822      9.02%     78.57% # number of callpals executed
system.cpu03.kern.callpal::callsys                294      3.23%     81.79% # number of callpals executed
system.cpu03.kern.callpal::imb                      1      0.01%     81.80% # number of callpals executed
system.cpu03.kern.callpal::rdunique              1659     18.20%    100.00% # number of callpals executed
system.cpu03.kern.callpal::total                 9116                       # number of callpals executed
system.cpu03.kern.mode_switch::kernel            1205                       # number of protection mode switches
system.cpu03.kern.mode_switch::user               483                       # number of protection mode switches
system.cpu03.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu03.kern.mode_good::kernel               483                      
system.cpu03.kern.mode_good::user                 483                      
system.cpu03.kern.mode_good::idle                   0                      
system.cpu03.kern.mode_switch_good::kernel     0.400830                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::total     0.572275                       # fraction of useful protection mode switches
system.cpu03.kern.mode_ticks::kernel      97461537500     56.33%     56.33% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::user        75554334500     43.67%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.swap_context                    383                       # number of times the context was actually changed
system.cpu03.committedInsts                         0                       # Number of instructions committed
system.cpu03.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu03.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu03.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu03.num_func_calls                         0                       # number of times a function call or return occured
system.cpu03.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu03.num_int_insts                          0                       # number of integer instructions
system.cpu03.num_fp_insts                           0                       # number of float instructions
system.cpu03.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu03.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu03.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_mem_refs                           0                       # number of memory refs
system.cpu03.num_load_insts                         0                       # Number of load instructions
system.cpu03.num_store_insts                        0                       # Number of store instructions
system.cpu03.num_idle_cycles                        0                       # Number of idle cycles
system.cpu03.num_busy_cycles                        0                       # Number of busy cycles
system.cpu03.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu03.idle_fraction                          1                       # Percentage of idle cycles
system.cpu03.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu03.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu03.op_class::IntMult                      0                       # Class of executed instruction
system.cpu03.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu03.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu03.op_class::MemRead                      0                       # Class of executed instruction
system.cpu03.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu03.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu03.op_class::total                        0                       # Class of executed instruction
system.cpu03.dcache.tags.replacements         1257932                       # number of replacements
system.cpu03.dcache.tags.tagsinuse         474.989976                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs          34668148                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs         1257932                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs           27.559636                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data     1.113803                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_blocks::switch_cpus03.data   473.876174                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.002175                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::switch_cpus03.data     0.925539                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.927715                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024          470                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::4          465                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.917969                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses        74283623                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses       74283623                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::switch_cpus03.data     27047168                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total      27047168                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::switch_cpus03.data      8170759                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total      8170759                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::switch_cpus03.data         7804                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total         7804                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::switch_cpus03.data         7204                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total         7204                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::switch_cpus03.data     35217927                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total       35217927                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::switch_cpus03.data     35217927                       # number of overall hits
system.cpu03.dcache.overall_hits::total      35217927                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::switch_cpus03.data      1178126                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total      1178126                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::switch_cpus03.data        93331                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total        93331                       # number of WriteReq misses
system.cpu03.dcache.LoadLockedReq_misses::switch_cpus03.data         1506                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total         1506                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::switch_cpus03.data         1791                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total         1791                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::switch_cpus03.data      1271457                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total      1271457                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::switch_cpus03.data      1271457                       # number of overall misses
system.cpu03.dcache.overall_misses::total      1271457                       # number of overall misses
system.cpu03.dcache.ReadReq_accesses::switch_cpus03.data     28225294                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total     28225294                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::switch_cpus03.data      8264090                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total      8264090                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::switch_cpus03.data         9310                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total         9310                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::switch_cpus03.data         8995                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total         8995                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::switch_cpus03.data     36489384                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total     36489384                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::switch_cpus03.data     36489384                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total     36489384                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::switch_cpus03.data     0.041740                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.041740                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::switch_cpus03.data     0.011294                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.011294                       # miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::switch_cpus03.data     0.161762                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.161762                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::switch_cpus03.data     0.199111                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.199111                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::switch_cpus03.data     0.034845                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.034845                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::switch_cpus03.data     0.034845                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.034845                       # miss rate for overall accesses
system.cpu03.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks       121262                       # number of writebacks
system.cpu03.dcache.writebacks::total          121262                       # number of writebacks
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements          132006                       # number of replacements
system.cpu03.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs         122244241                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs          132006                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs          926.050642                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst     0.790288                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_blocks::switch_cpus03.inst   511.209712                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst     0.001544                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::switch_cpus03.inst     0.998456                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses       306500538                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses      306500538                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::switch_cpus03.inst    153052260                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total     153052260                       # number of ReadReq hits
system.cpu03.icache.demand_hits::switch_cpus03.inst    153052260                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total      153052260                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::switch_cpus03.inst    153052260                       # number of overall hits
system.cpu03.icache.overall_hits::total     153052260                       # number of overall hits
system.cpu03.icache.ReadReq_misses::switch_cpus03.inst       132006                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total       132006                       # number of ReadReq misses
system.cpu03.icache.demand_misses::switch_cpus03.inst       132006                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total       132006                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::switch_cpus03.inst       132006                       # number of overall misses
system.cpu03.icache.overall_misses::total       132006                       # number of overall misses
system.cpu03.icache.ReadReq_accesses::switch_cpus03.inst    153184266                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total    153184266                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::switch_cpus03.inst    153184266                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total    153184266                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::switch_cpus03.inst    153184266                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total    153184266                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::switch_cpus03.inst     0.000862                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.000862                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::switch_cpus03.inst     0.000862                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.000862                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::switch_cpus03.inst     0.000862                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.000862                       # miss rate for overall accesses
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.writebacks::writebacks       132006                       # number of writebacks
system.cpu03.icache.writebacks::total          132006                       # number of writebacks
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.data_hits                          0                       # DTB hits
system.cpu04.dtb.data_misses                        0                       # DTB misses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_accesses                      0                       # DTB accesses
system.cpu04.itb.fetch_hits                         0                       # ITB hits
system.cpu04.itb.fetch_misses                       0                       # ITB misses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_accesses                     0                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                              0                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu04.kern.inst.quiesce                    254                       # number of quiesce instructions executed
system.cpu04.kern.inst.hwrei                  2550939                       # number of hwrei instructions executed
system.cpu04.kern.ipl_count::0                 849482     49.95%     49.95% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::22                   207      0.01%     49.96% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::30                   184      0.01%     49.97% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::31                850914     50.03%    100.00% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::total            1700787                       # number of times we switched to this ipl
system.cpu04.kern.ipl_good::0                  849482     49.99%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::22                    207      0.01%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::30                    184      0.01%     50.02% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::31                 849316     49.98%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::total             1699189                       # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_ticks::0           180667316000     89.16%     89.16% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::22              10143000      0.01%     89.17% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::30              30338500      0.01%     89.18% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::31           21921912500     10.82%    100.00% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::total       202629710000                       # number of cycles we spent at this ipl
system.cpu04.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::31               0.998122                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::total            0.999060                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.syscall::71                       1     33.33%     33.33% # number of syscalls executed
system.cpu04.kern.syscall::73                       1     33.33%     66.67% # number of syscalls executed
system.cpu04.kern.syscall::74                       1     33.33%    100.00% # number of syscalls executed
system.cpu04.kern.syscall::total                    3                       # number of syscalls executed
system.cpu04.kern.callpal::wripir                  50      0.00%      0.00% # number of callpals executed
system.cpu04.kern.callpal::swpctx                 159      0.01%      0.01% # number of callpals executed
system.cpu04.kern.callpal::swpipl              851818     33.41%     33.42% # number of callpals executed
system.cpu04.kern.callpal::rdps                   419      0.02%     33.44% # number of callpals executed
system.cpu04.kern.callpal::rti                 848578     33.29%     66.72% # number of callpals executed
system.cpu04.kern.callpal::callsys             848185     33.27%     99.99% # number of callpals executed
system.cpu04.kern.callpal::rdunique               135      0.01%    100.00% # number of callpals executed
system.cpu04.kern.callpal::total              2549344                       # number of callpals executed
system.cpu04.kern.mode_switch::kernel          848737                       # number of protection mode switches
system.cpu04.kern.mode_switch::user            848249                       # number of protection mode switches
system.cpu04.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu04.kern.mode_good::kernel            848249                      
system.cpu04.kern.mode_good::user              848249                      
system.cpu04.kern.mode_good::idle                   0                      
system.cpu04.kern.mode_switch_good::kernel     0.999425                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::total     0.999712                       # fraction of useful protection mode switches
system.cpu04.kern.mode_ticks::kernel     149270120000     86.44%     86.44% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::user        23423472500     13.56%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.swap_context                    159                       # number of times the context was actually changed
system.cpu04.committedInsts                         0                       # Number of instructions committed
system.cpu04.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu04.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu04.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu04.num_func_calls                         0                       # number of times a function call or return occured
system.cpu04.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu04.num_int_insts                          0                       # number of integer instructions
system.cpu04.num_fp_insts                           0                       # number of float instructions
system.cpu04.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu04.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu04.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_mem_refs                           0                       # number of memory refs
system.cpu04.num_load_insts                         0                       # Number of load instructions
system.cpu04.num_store_insts                        0                       # Number of store instructions
system.cpu04.num_idle_cycles                        0                       # Number of idle cycles
system.cpu04.num_busy_cycles                        0                       # Number of busy cycles
system.cpu04.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu04.idle_fraction                          0                       # Percentage of idle cycles
system.cpu04.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu04.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu04.op_class::IntMult                      0                       # Class of executed instruction
system.cpu04.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu04.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu04.op_class::MemRead                      0                       # Class of executed instruction
system.cpu04.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu04.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu04.op_class::total                        0                       # Class of executed instruction
system.cpu04.dcache.tags.replacements           26898                       # number of replacements
system.cpu04.dcache.tags.tagsinuse         449.111105                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs          92747074                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs           26898                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs         3448.102982                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::switch_cpus04.data   449.111105                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::switch_cpus04.data     0.877170                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.877170                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024          466                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::4          461                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.910156                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses       188233846                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses      188233846                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::switch_cpus04.data     50825989                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total      50825989                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::switch_cpus04.data     41117953                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total     41117953                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::switch_cpus04.data         1880                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total         1880                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::switch_cpus04.data         1224                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total         1224                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::switch_cpus04.data     91943942                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total       91943942                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::switch_cpus04.data     91943942                       # number of overall hits
system.cpu04.dcache.overall_hits::total      91943942                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::switch_cpus04.data        23491                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total        23491                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::switch_cpus04.data         8587                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total         8587                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::switch_cpus04.data       848821                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total       848821                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::switch_cpus04.data       849267                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total       849267                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::switch_cpus04.data        32078                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total        32078                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::switch_cpus04.data        32078                       # number of overall misses
system.cpu04.dcache.overall_misses::total        32078                       # number of overall misses
system.cpu04.dcache.ReadReq_accesses::switch_cpus04.data     50849480                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total     50849480                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::switch_cpus04.data     41126540                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total     41126540                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::switch_cpus04.data       850701                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total       850701                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::switch_cpus04.data       850491                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total       850491                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::switch_cpus04.data     91976020                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total     91976020                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::switch_cpus04.data     91976020                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total     91976020                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::switch_cpus04.data     0.000462                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.000462                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::switch_cpus04.data     0.000209                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.000209                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::switch_cpus04.data     0.997790                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.997790                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::switch_cpus04.data     0.998561                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.998561                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::switch_cpus04.data     0.000349                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.000349                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::switch_cpus04.data     0.000349                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.000349                       # miss rate for overall accesses
system.cpu04.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks         8877                       # number of writebacks
system.cpu04.dcache.writebacks::total            8877                       # number of writebacks
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements            8438                       # number of replacements
system.cpu04.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs         216132767                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs            8438                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs        25614.217469                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst     0.125683                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_blocks::switch_cpus04.inst   511.874317                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.000245                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::switch_cpus04.inst     0.999755                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses       448195028                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses      448195028                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::switch_cpus04.inst    224084857                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total     224084857                       # number of ReadReq hits
system.cpu04.icache.demand_hits::switch_cpus04.inst    224084857                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total      224084857                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::switch_cpus04.inst    224084857                       # number of overall hits
system.cpu04.icache.overall_hits::total     224084857                       # number of overall hits
system.cpu04.icache.ReadReq_misses::switch_cpus04.inst         8438                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total         8438                       # number of ReadReq misses
system.cpu04.icache.demand_misses::switch_cpus04.inst         8438                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total         8438                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::switch_cpus04.inst         8438                       # number of overall misses
system.cpu04.icache.overall_misses::total         8438                       # number of overall misses
system.cpu04.icache.ReadReq_accesses::switch_cpus04.inst    224093295                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total    224093295                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::switch_cpus04.inst    224093295                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total    224093295                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::switch_cpus04.inst    224093295                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total    224093295                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::switch_cpus04.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::switch_cpus04.inst     0.000038                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::switch_cpus04.inst     0.000038                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.writebacks::writebacks         8438                       # number of writebacks
system.cpu04.icache.writebacks::total            8438                       # number of writebacks
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.data_hits                          0                       # DTB hits
system.cpu05.dtb.data_misses                        0                       # DTB misses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_accesses                      0                       # DTB accesses
system.cpu05.itb.fetch_hits                         0                       # ITB hits
system.cpu05.itb.fetch_misses                       0                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses                     0                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                              0                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu05.kern.inst.quiesce                    271                       # number of quiesce instructions executed
system.cpu05.kern.inst.hwrei                  2552446                       # number of hwrei instructions executed
system.cpu05.kern.ipl_count::0                 849921     49.94%     49.94% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::22                   207      0.01%     49.96% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::30                   206      0.01%     49.97% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::31                851408     50.03%    100.00% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::total            1701742                       # number of times we switched to this ipl
system.cpu05.kern.ipl_good::0                  849921     49.99%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::22                    207      0.01%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::30                    206      0.01%     50.02% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::31                 849733     49.98%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::total             1700067                       # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_ticks::0           180558958500     89.11%     89.11% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::22              10143000      0.01%     89.11% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::30              33456000      0.02%     89.13% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::31           22027163500     10.87%    100.00% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::total       202629721000                       # number of cycles we spent at this ipl
system.cpu05.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::31               0.998033                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::total            0.999016                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.callpal::wripir                  54      0.00%      0.00% # number of callpals executed
system.cpu05.kern.callpal::swpctx                 224      0.01%      0.01% # number of callpals executed
system.cpu05.kern.callpal::tbi                      1      0.00%      0.01% # number of callpals executed
system.cpu05.kern.callpal::swpipl              852354     33.41%     33.43% # number of callpals executed
system.cpu05.kern.callpal::rdps                   420      0.02%     33.44% # number of callpals executed
system.cpu05.kern.callpal::rti                 848976     33.28%     66.72% # number of callpals executed
system.cpu05.kern.callpal::callsys             848561     33.27%     99.99% # number of callpals executed
system.cpu05.kern.callpal::imb                      1      0.00%     99.99% # number of callpals executed
system.cpu05.kern.callpal::rdunique               223      0.01%    100.00% # number of callpals executed
system.cpu05.kern.callpal::total              2550814                       # number of callpals executed
system.cpu05.kern.mode_switch::kernel          849200                       # number of protection mode switches
system.cpu05.kern.mode_switch::user            848625                       # number of protection mode switches
system.cpu05.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu05.kern.mode_good::kernel            848625                      
system.cpu05.kern.mode_good::user              848625                      
system.cpu05.kern.mode_good::idle                   0                      
system.cpu05.kern.mode_switch_good::kernel     0.999323                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::total     0.999661                       # fraction of useful protection mode switches
system.cpu05.kern.mode_ticks::kernel     149411264500     86.54%     86.54% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::user        23241490000     13.46%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.swap_context                    224                       # number of times the context was actually changed
system.cpu05.committedInsts                         0                       # Number of instructions committed
system.cpu05.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu05.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu05.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu05.num_func_calls                         0                       # number of times a function call or return occured
system.cpu05.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu05.num_int_insts                          0                       # number of integer instructions
system.cpu05.num_fp_insts                           0                       # number of float instructions
system.cpu05.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu05.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu05.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_mem_refs                           0                       # number of memory refs
system.cpu05.num_load_insts                         0                       # Number of load instructions
system.cpu05.num_store_insts                        0                       # Number of store instructions
system.cpu05.num_idle_cycles                        0                       # Number of idle cycles
system.cpu05.num_busy_cycles                        0                       # Number of busy cycles
system.cpu05.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu05.idle_fraction                          1                       # Percentage of idle cycles
system.cpu05.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu05.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu05.op_class::IntMult                      0                       # Class of executed instruction
system.cpu05.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu05.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu05.op_class::MemRead                      0                       # Class of executed instruction
system.cpu05.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu05.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu05.op_class::total                        0                       # Class of executed instruction
system.cpu05.dcache.tags.replacements           28039                       # number of replacements
system.cpu05.dcache.tags.tagsinuse         432.039948                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs          92827754                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs           28039                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs         3310.665644                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::switch_cpus05.data   432.039948                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::switch_cpus05.data     0.843828                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.843828                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024          469                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::4          463                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.916016                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses       188406117                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses      188406117                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::switch_cpus05.data     50876025                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total      50876025                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::switch_cpus05.data     41148210                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total     41148210                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::switch_cpus05.data         2344                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total         2344                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::switch_cpus05.data         1599                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total         1599                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::switch_cpus05.data     92024235                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total       92024235                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::switch_cpus05.data     92024235                       # number of overall hits
system.cpu05.dcache.overall_hits::total      92024235                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::switch_cpus05.data        25504                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total        25504                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::switch_cpus05.data         9216                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total         9216                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::switch_cpus05.data       849334                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total       849334                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::switch_cpus05.data       849814                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total       849814                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::switch_cpus05.data        34720                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total        34720                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::switch_cpus05.data        34720                       # number of overall misses
system.cpu05.dcache.overall_misses::total        34720                       # number of overall misses
system.cpu05.dcache.ReadReq_accesses::switch_cpus05.data     50901529                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total     50901529                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::switch_cpus05.data     41157426                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total     41157426                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::switch_cpus05.data       851678                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total       851678                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::switch_cpus05.data       851413                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total       851413                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::switch_cpus05.data     92058955                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total     92058955                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::switch_cpus05.data     92058955                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total     92058955                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::switch_cpus05.data     0.000501                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.000501                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::switch_cpus05.data     0.000224                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.000224                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::switch_cpus05.data     0.997248                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.997248                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::switch_cpus05.data     0.998122                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.998122                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::switch_cpus05.data     0.000377                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.000377                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::switch_cpus05.data     0.000377                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.000377                       # miss rate for overall accesses
system.cpu05.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks         9673                       # number of writebacks
system.cpu05.dcache.writebacks::total            9673                       # number of writebacks
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements           10354                       # number of replacements
system.cpu05.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs         223689534                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs           10354                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs        21604.165926                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst    23.200702                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_blocks::switch_cpus05.inst   488.799298                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.045314                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::switch_cpus05.inst     0.954686                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses       448060392                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses      448060392                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::switch_cpus05.inst    224014665                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total     224014665                       # number of ReadReq hits
system.cpu05.icache.demand_hits::switch_cpus05.inst    224014665                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total      224014665                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::switch_cpus05.inst    224014665                       # number of overall hits
system.cpu05.icache.overall_hits::total     224014665                       # number of overall hits
system.cpu05.icache.ReadReq_misses::switch_cpus05.inst        10354                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total        10354                       # number of ReadReq misses
system.cpu05.icache.demand_misses::switch_cpus05.inst        10354                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total        10354                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::switch_cpus05.inst        10354                       # number of overall misses
system.cpu05.icache.overall_misses::total        10354                       # number of overall misses
system.cpu05.icache.ReadReq_accesses::switch_cpus05.inst    224025019                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total    224025019                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::switch_cpus05.inst    224025019                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total    224025019                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::switch_cpus05.inst    224025019                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total    224025019                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::switch_cpus05.inst     0.000046                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.000046                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::switch_cpus05.inst     0.000046                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.000046                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::switch_cpus05.inst     0.000046                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.000046                       # miss rate for overall accesses
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.writebacks::writebacks        10354                       # number of writebacks
system.cpu05.icache.writebacks::total           10354                       # number of writebacks
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.data_hits                          0                       # DTB hits
system.cpu06.dtb.data_misses                        0                       # DTB misses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_accesses                      0                       # DTB accesses
system.cpu06.itb.fetch_hits                         0                       # ITB hits
system.cpu06.itb.fetch_misses                       0                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses                     0                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                              0                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu06.kern.inst.quiesce                    346                       # number of quiesce instructions executed
system.cpu06.kern.inst.hwrei                     4091                       # number of hwrei instructions executed
system.cpu06.kern.ipl_count::0                   1013     27.55%     27.55% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::22                   207      5.63%     33.18% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::30                   139      3.78%     36.96% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::31                  2318     63.04%    100.00% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::total               3677                       # number of times we switched to this ipl
system.cpu06.kern.ipl_good::0                    1013     45.36%     45.36% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::22                    207      9.27%     54.64% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::30                    139      6.22%     60.86% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::31                    874     39.14%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::total                2233                       # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_ticks::0           202484818000     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::22              10143000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::30              22870000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::31             111835500      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::total       202629666500                       # number of cycles we spent at this ipl
system.cpu06.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::31               0.377049                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::total            0.607289                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.callpal::swpipl                2985     79.71%     79.71% # number of callpals executed
system.cpu06.kern.callpal::rdps                   414     11.05%     90.76% # number of callpals executed
system.cpu06.kern.callpal::rti                    346      9.24%    100.00% # number of callpals executed
system.cpu06.kern.callpal::total                 3745                       # number of callpals executed
system.cpu06.kern.mode_switch::kernel             346                       # number of protection mode switches
system.cpu06.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu06.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu06.kern.mode_good::kernel                 0                      
system.cpu06.kern.mode_good::user                   0                      
system.cpu06.kern.mode_good::idle                   0                      
system.cpu06.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu06.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu06.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu06.committedInsts                         0                       # Number of instructions committed
system.cpu06.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu06.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu06.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu06.num_func_calls                         0                       # number of times a function call or return occured
system.cpu06.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu06.num_int_insts                          0                       # number of integer instructions
system.cpu06.num_fp_insts                           0                       # number of float instructions
system.cpu06.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu06.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu06.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_mem_refs                           0                       # number of memory refs
system.cpu06.num_load_insts                         0                       # Number of load instructions
system.cpu06.num_store_insts                        0                       # Number of store instructions
system.cpu06.num_idle_cycles                        0                       # Number of idle cycles
system.cpu06.num_busy_cycles                        0                       # Number of busy cycles
system.cpu06.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu06.idle_fraction                          1                       # Percentage of idle cycles
system.cpu06.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu06.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu06.op_class::IntMult                      0                       # Class of executed instruction
system.cpu06.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu06.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu06.op_class::MemRead                      0                       # Class of executed instruction
system.cpu06.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu06.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu06.op_class::total                        0                       # Class of executed instruction
system.cpu06.dcache.tags.replacements             648                       # number of replacements
system.cpu06.dcache.tags.tagsinuse         403.841056                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs              2743                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs             648                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs            4.233025                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::switch_cpus06.data   403.841056                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::switch_cpus06.data     0.788752                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.788752                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024          394                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::4          389                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.769531                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses          250882                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses         250882                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::switch_cpus06.data        76556                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total         76556                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::switch_cpus06.data        42853                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total        42853                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::switch_cpus06.data         1273                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total         1273                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::switch_cpus06.data          780                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total          780                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::switch_cpus06.data       119409                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total         119409                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::switch_cpus06.data       119409                       # number of overall hits
system.cpu06.dcache.overall_hits::total        119409                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::switch_cpus06.data         1835                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total         1835                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::switch_cpus06.data          376                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total          376                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::switch_cpus06.data          203                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total          203                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::switch_cpus06.data          512                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total          512                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::switch_cpus06.data         2211                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total         2211                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::switch_cpus06.data         2211                       # number of overall misses
system.cpu06.dcache.overall_misses::total         2211                       # number of overall misses
system.cpu06.dcache.ReadReq_accesses::switch_cpus06.data        78391                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total        78391                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::switch_cpus06.data        43229                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total        43229                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::switch_cpus06.data         1476                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total         1476                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::switch_cpus06.data         1292                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total         1292                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::switch_cpus06.data       121620                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total       121620                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::switch_cpus06.data       121620                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total       121620                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::switch_cpus06.data     0.023408                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.023408                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::switch_cpus06.data     0.008698                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.008698                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::switch_cpus06.data     0.137534                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.137534                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::switch_cpus06.data     0.396285                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.396285                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::switch_cpus06.data     0.018180                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.018180                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::switch_cpus06.data     0.018180                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.018180                       # miss rate for overall accesses
system.cpu06.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks          113                       # number of writebacks
system.cpu06.dcache.writebacks::total             113                       # number of writebacks
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements             485                       # number of replacements
system.cpu06.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs             31287                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs             485                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs           64.509278                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::switch_cpus06.inst          512                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::switch_cpus06.inst            1                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses          708005                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses         708005                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::switch_cpus06.inst       353275                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total        353275                       # number of ReadReq hits
system.cpu06.icache.demand_hits::switch_cpus06.inst       353275                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total         353275                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::switch_cpus06.inst       353275                       # number of overall hits
system.cpu06.icache.overall_hits::total        353275                       # number of overall hits
system.cpu06.icache.ReadReq_misses::switch_cpus06.inst          485                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total          485                       # number of ReadReq misses
system.cpu06.icache.demand_misses::switch_cpus06.inst          485                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total          485                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::switch_cpus06.inst          485                       # number of overall misses
system.cpu06.icache.overall_misses::total          485                       # number of overall misses
system.cpu06.icache.ReadReq_accesses::switch_cpus06.inst       353760                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total       353760                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::switch_cpus06.inst       353760                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total       353760                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::switch_cpus06.inst       353760                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total       353760                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::switch_cpus06.inst     0.001371                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.001371                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::switch_cpus06.inst     0.001371                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.001371                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::switch_cpus06.inst     0.001371                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.001371                       # miss rate for overall accesses
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.writebacks::writebacks          485                       # number of writebacks
system.cpu06.icache.writebacks::total             485                       # number of writebacks
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.data_hits                          0                       # DTB hits
system.cpu07.dtb.data_misses                        0                       # DTB misses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_accesses                      0                       # DTB accesses
system.cpu07.itb.fetch_hits                         0                       # ITB hits
system.cpu07.itb.fetch_misses                       0                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses                     0                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                              0                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu07.kern.inst.quiesce                    253                       # number of quiesce instructions executed
system.cpu07.kern.inst.hwrei                  2551295                       # number of hwrei instructions executed
system.cpu07.kern.ipl_count::0                 849571     49.95%     49.95% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::22                   207      0.01%     49.96% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::30                   185      0.01%     49.97% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::31                851027     50.03%    100.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::total            1700990                       # number of times we switched to this ipl
system.cpu07.kern.ipl_good::0                  849571     49.99%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::22                    207      0.01%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::30                    185      0.01%     50.02% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::31                 849405     49.98%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::total             1699368                       # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_ticks::0           180655478500     89.16%     89.16% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::22              10143000      0.01%     89.16% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::30              30548000      0.02%     89.18% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::31           21933486500     10.82%    100.00% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::total       202629656000                       # number of cycles we spent at this ipl
system.cpu07.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::31               0.998094                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::total            0.999046                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.callpal::wripir                  48      0.00%      0.00% # number of callpals executed
system.cpu07.kern.callpal::swpctx                 157      0.01%      0.01% # number of callpals executed
system.cpu07.kern.callpal::tbi                      1      0.00%      0.01% # number of callpals executed
system.cpu07.kern.callpal::swpipl              851851     33.41%     33.42% # number of callpals executed
system.cpu07.kern.callpal::rdps                   421      0.02%     33.43% # number of callpals executed
system.cpu07.kern.callpal::rti                 848748     33.29%     66.72% # number of callpals executed
system.cpu07.kern.callpal::callsys             848356     33.27%     99.99% # number of callpals executed
system.cpu07.kern.callpal::imb                      1      0.00%     99.99% # number of callpals executed
system.cpu07.kern.callpal::rdunique               139      0.01%    100.00% # number of callpals executed
system.cpu07.kern.callpal::total              2549722                       # number of callpals executed
system.cpu07.kern.mode_switch::kernel          848905                       # number of protection mode switches
system.cpu07.kern.mode_switch::user            848416                       # number of protection mode switches
system.cpu07.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu07.kern.mode_good::kernel            848416                      
system.cpu07.kern.mode_good::user              848416                      
system.cpu07.kern.mode_good::idle                   0                      
system.cpu07.kern.mode_switch_good::kernel     0.999424                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::total     0.999712                       # fraction of useful protection mode switches
system.cpu07.kern.mode_ticks::kernel     149341705500     86.68%     86.68% # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::user        22945363500     13.32%    100.00% # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu07.kern.swap_context                    157                       # number of times the context was actually changed
system.cpu07.committedInsts                         0                       # Number of instructions committed
system.cpu07.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu07.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu07.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu07.num_func_calls                         0                       # number of times a function call or return occured
system.cpu07.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu07.num_int_insts                          0                       # number of integer instructions
system.cpu07.num_fp_insts                           0                       # number of float instructions
system.cpu07.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu07.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu07.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_mem_refs                           0                       # number of memory refs
system.cpu07.num_load_insts                         0                       # Number of load instructions
system.cpu07.num_store_insts                        0                       # Number of store instructions
system.cpu07.num_idle_cycles                        0                       # Number of idle cycles
system.cpu07.num_busy_cycles                        0                       # Number of busy cycles
system.cpu07.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu07.idle_fraction                          1                       # Percentage of idle cycles
system.cpu07.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu07.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu07.op_class::IntMult                      0                       # Class of executed instruction
system.cpu07.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu07.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu07.op_class::MemRead                      0                       # Class of executed instruction
system.cpu07.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu07.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu07.op_class::total                        0                       # Class of executed instruction
system.cpu07.dcache.tags.replacements           25130                       # number of replacements
system.cpu07.dcache.tags.tagsinuse         447.694575                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs          92585718                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs           25130                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs         3684.270513                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::switch_cpus07.data   447.694575                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::switch_cpus07.data     0.874403                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.874403                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024          466                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::4          461                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.910156                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses       187901888                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses      187901888                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::switch_cpus07.data     50665353                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total      50665353                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::switch_cpus07.data     41114522                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total     41114522                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::switch_cpus07.data         2018                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total         2018                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::switch_cpus07.data         1277                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total         1277                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::switch_cpus07.data     91779875                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total       91779875                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::switch_cpus07.data     91779875                       # number of overall hits
system.cpu07.dcache.overall_hits::total      91779875                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::switch_cpus07.data        22535                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total        22535                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::switch_cpus07.data         7974                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total         7974                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::switch_cpus07.data       848920                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total       848920                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::switch_cpus07.data       849371                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total       849371                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::switch_cpus07.data        30509                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total        30509                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::switch_cpus07.data        30509                       # number of overall misses
system.cpu07.dcache.overall_misses::total        30509                       # number of overall misses
system.cpu07.dcache.ReadReq_accesses::switch_cpus07.data     50687888                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total     50687888                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::switch_cpus07.data     41122496                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total     41122496                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::switch_cpus07.data       850938                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total       850938                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::switch_cpus07.data       850648                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total       850648                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::switch_cpus07.data     91810384                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total     91810384                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::switch_cpus07.data     91810384                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total     91810384                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::switch_cpus07.data     0.000445                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.000445                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::switch_cpus07.data     0.000194                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.000194                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::switch_cpus07.data     0.997628                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.997628                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::switch_cpus07.data     0.998499                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.998499                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::switch_cpus07.data     0.000332                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.000332                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::switch_cpus07.data     0.000332                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.000332                       # miss rate for overall accesses
system.cpu07.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks         7849                       # number of writebacks
system.cpu07.dcache.writebacks::total            7849                       # number of writebacks
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements            8062                       # number of replacements
system.cpu07.icache.tags.tagsinuse         511.025521                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs         215298137                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs            8062                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs        26705.301042                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle    2341423954000                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst    28.454345                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_blocks::switch_cpus07.inst   482.571176                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.055575                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::switch_cpus07.inst     0.942522                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.998097                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses       446382710                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses      446382710                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::switch_cpus07.inst    223179253                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total     223179253                       # number of ReadReq hits
system.cpu07.icache.demand_hits::switch_cpus07.inst    223179253                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total      223179253                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::switch_cpus07.inst    223179253                       # number of overall hits
system.cpu07.icache.overall_hits::total     223179253                       # number of overall hits
system.cpu07.icache.ReadReq_misses::switch_cpus07.inst         8068                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total         8068                       # number of ReadReq misses
system.cpu07.icache.demand_misses::switch_cpus07.inst         8068                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total         8068                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::switch_cpus07.inst         8068                       # number of overall misses
system.cpu07.icache.overall_misses::total         8068                       # number of overall misses
system.cpu07.icache.ReadReq_accesses::switch_cpus07.inst    223187321                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total    223187321                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::switch_cpus07.inst    223187321                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total    223187321                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::switch_cpus07.inst    223187321                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total    223187321                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::switch_cpus07.inst     0.000036                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::switch_cpus07.inst     0.000036                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.000036                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::switch_cpus07.inst     0.000036                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.000036                       # miss rate for overall accesses
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.writebacks::writebacks         8062                       # number of writebacks
system.cpu07.icache.writebacks::total            8062                       # number of writebacks
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.data_hits                          0                       # DTB hits
system.cpu08.dtb.data_misses                        0                       # DTB misses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_accesses                      0                       # DTB accesses
system.cpu08.itb.fetch_hits                         0                       # ITB hits
system.cpu08.itb.fetch_misses                       0                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses                     0                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                              0                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu08.kern.inst.quiesce                    298                       # number of quiesce instructions executed
system.cpu08.kern.inst.hwrei                    97281                       # number of hwrei instructions executed
system.cpu08.kern.ipl_count::0                   1514     30.51%     30.51% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::22                   207      4.17%     34.68% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::30                   184      3.71%     38.39% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::31                  3057     61.61%    100.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::total               4962                       # number of times we switched to this ipl
system.cpu08.kern.ipl_good::0                    1514     46.53%     46.53% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::22                    207      6.36%     52.89% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::30                    184      5.65%     58.54% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::31                   1349     41.46%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::total                3254                       # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_ticks::0           202039834500     99.81%     99.81% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::22              10143000      0.01%     99.82% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::30              30668500      0.02%     99.83% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::31             341513000      0.17%    100.00% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::total       202422159000                       # number of cycles we spent at this ipl
system.cpu08.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::31               0.441282                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::total            0.655784                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.syscall::2                        1     33.33%     33.33% # number of syscalls executed
system.cpu08.kern.syscall::3                        1     33.33%     66.67% # number of syscalls executed
system.cpu08.kern.syscall::19                       1     33.33%    100.00% # number of syscalls executed
system.cpu08.kern.syscall::total                    3                       # number of syscalls executed
system.cpu08.kern.callpal::wripir                 112      1.96%      1.96% # number of callpals executed
system.cpu08.kern.callpal::swpctx                 177      3.10%      5.06% # number of callpals executed
system.cpu08.kern.callpal::tbi                      2      0.04%      5.09% # number of callpals executed
system.cpu08.kern.callpal::swpipl                4092     71.64%     76.73% # number of callpals executed
system.cpu08.kern.callpal::rdps                   431      7.55%     84.28% # number of callpals executed
system.cpu08.kern.callpal::rdusp                    1      0.02%     84.30% # number of callpals executed
system.cpu08.kern.callpal::rti                    479      8.39%     92.68% # number of callpals executed
system.cpu08.kern.callpal::callsys                 72      1.26%     93.94% # number of callpals executed
system.cpu08.kern.callpal::imb                      1      0.02%     93.96% # number of callpals executed
system.cpu08.kern.callpal::rdunique               345      6.04%    100.00% # number of callpals executed
system.cpu08.kern.callpal::total                 5712                       # number of callpals executed
system.cpu08.kern.mode_switch::kernel             657                       # number of protection mode switches
system.cpu08.kern.mode_switch::user               177                       # number of protection mode switches
system.cpu08.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu08.kern.mode_good::kernel               178                      
system.cpu08.kern.mode_good::user                 177                      
system.cpu08.kern.mode_good::idle                   0                      
system.cpu08.kern.mode_switch_good::kernel     0.270928                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::total     0.425659                       # fraction of useful protection mode switches
system.cpu08.kern.mode_ticks::kernel     102584349000     59.62%     59.62% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::user        69468051000     40.38%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.swap_context                    177                       # number of times the context was actually changed
system.cpu08.committedInsts                         0                       # Number of instructions committed
system.cpu08.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu08.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu08.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu08.num_func_calls                         0                       # number of times a function call or return occured
system.cpu08.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu08.num_int_insts                          0                       # number of integer instructions
system.cpu08.num_fp_insts                           0                       # number of float instructions
system.cpu08.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu08.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu08.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_mem_refs                           0                       # number of memory refs
system.cpu08.num_load_insts                         0                       # Number of load instructions
system.cpu08.num_store_insts                        0                       # Number of store instructions
system.cpu08.num_idle_cycles                        0                       # Number of idle cycles
system.cpu08.num_busy_cycles                        0                       # Number of busy cycles
system.cpu08.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu08.idle_fraction                          1                       # Percentage of idle cycles
system.cpu08.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu08.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu08.op_class::IntMult                      0                       # Class of executed instruction
system.cpu08.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu08.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu08.op_class::MemRead                      0                       # Class of executed instruction
system.cpu08.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu08.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu08.op_class::total                        0                       # Class of executed instruction
system.cpu08.dcache.tags.replacements         1220613                       # number of replacements
system.cpu08.dcache.tags.tagsinuse         462.939478                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs          26550177                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs         1220613                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs           21.751511                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::switch_cpus08.data   462.939478                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::switch_cpus08.data     0.904179                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.904179                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024          466                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::4          459                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.910156                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses        68010854                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses       68010854                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::switch_cpus08.data     24678453                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total      24678453                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::switch_cpus08.data      7475120                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total      7475120                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::switch_cpus08.data         3006                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total         3006                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::switch_cpus08.data         2146                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total         2146                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::switch_cpus08.data     32153573                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total       32153573                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::switch_cpus08.data     32153573                       # number of overall hits
system.cpu08.dcache.overall_hits::total      32153573                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::switch_cpus08.data      1148954                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total      1148954                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::switch_cpus08.data        81481                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total        81481                       # number of WriteReq misses
system.cpu08.dcache.LoadLockedReq_misses::switch_cpus08.data          973                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total          973                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::switch_cpus08.data         1446                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total         1446                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::switch_cpus08.data      1230435                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total      1230435                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::switch_cpus08.data      1230435                       # number of overall misses
system.cpu08.dcache.overall_misses::total      1230435                       # number of overall misses
system.cpu08.dcache.ReadReq_accesses::switch_cpus08.data     25827407                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total     25827407                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::switch_cpus08.data      7556601                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total      7556601                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::switch_cpus08.data         3979                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total         3979                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::switch_cpus08.data         3592                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total         3592                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::switch_cpus08.data     33384008                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total     33384008                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::switch_cpus08.data     33384008                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total     33384008                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::switch_cpus08.data     0.044486                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.044486                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::switch_cpus08.data     0.010783                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.010783                       # miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::switch_cpus08.data     0.244534                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.244534                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::switch_cpus08.data     0.402561                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.402561                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::switch_cpus08.data     0.036857                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.036857                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::switch_cpus08.data     0.036857                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.036857                       # miss rate for overall accesses
system.cpu08.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks       109413                       # number of writebacks
system.cpu08.dcache.writebacks::total          109413                       # number of writebacks
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements          111863                       # number of replacements
system.cpu08.icache.tags.tagsinuse         511.999906                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs          94539363                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs          111863                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs          845.135237                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::cpu08.inst     0.000130                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_blocks::switch_cpus08.inst   511.999776                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::cpu08.inst     0.000000                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::switch_cpus08.inst     1.000000                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses       280178932                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses      280178932                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::switch_cpus08.inst    139921670                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total     139921670                       # number of ReadReq hits
system.cpu08.icache.demand_hits::switch_cpus08.inst    139921670                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total      139921670                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::switch_cpus08.inst    139921670                       # number of overall hits
system.cpu08.icache.overall_hits::total     139921670                       # number of overall hits
system.cpu08.icache.ReadReq_misses::switch_cpus08.inst       111864                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total       111864                       # number of ReadReq misses
system.cpu08.icache.demand_misses::switch_cpus08.inst       111864                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total       111864                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::switch_cpus08.inst       111864                       # number of overall misses
system.cpu08.icache.overall_misses::total       111864                       # number of overall misses
system.cpu08.icache.ReadReq_accesses::switch_cpus08.inst    140033534                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total    140033534                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::switch_cpus08.inst    140033534                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total    140033534                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::switch_cpus08.inst    140033534                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total    140033534                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::switch_cpus08.inst     0.000799                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.000799                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::switch_cpus08.inst     0.000799                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.000799                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::switch_cpus08.inst     0.000799                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.000799                       # miss rate for overall accesses
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.writebacks::writebacks       111863                       # number of writebacks
system.cpu08.icache.writebacks::total          111863                       # number of writebacks
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.data_hits                          0                       # DTB hits
system.cpu09.dtb.data_misses                        0                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                      0                       # DTB accesses
system.cpu09.itb.fetch_hits                         0                       # ITB hits
system.cpu09.itb.fetch_misses                       0                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses                     0                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                              0                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu09.kern.inst.quiesce                    350                       # number of quiesce instructions executed
system.cpu09.kern.inst.hwrei                     4846                       # number of hwrei instructions executed
system.cpu09.kern.ipl_count::0                   1093     28.41%     28.41% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::22                   207      5.38%     33.79% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::30                   140      3.64%     37.43% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::31                  2407     62.57%    100.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::total               3847                       # number of times we switched to this ipl
system.cpu09.kern.ipl_good::0                    1093     45.67%     45.67% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::22                    207      8.65%     54.33% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::30                    140      5.85%     60.18% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::31                    953     39.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::total                2393                       # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_ticks::0           202476521000     99.92%     99.92% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::22              10143000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::30              23053500      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::31             119991500      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::total       202629709000                       # number of cycles we spent at this ipl
system.cpu09.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::31               0.395929                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::total            0.622043                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.syscall::6                        1     33.33%     33.33% # number of syscalls executed
system.cpu09.kern.syscall::48                       1     33.33%     66.67% # number of syscalls executed
system.cpu09.kern.syscall::59                       1     33.33%    100.00% # number of syscalls executed
system.cpu09.kern.syscall::total                    3                       # number of syscalls executed
system.cpu09.kern.callpal::swpctx                  57      1.43%      1.43% # number of callpals executed
system.cpu09.kern.callpal::tbi                      4      0.10%      1.53% # number of callpals executed
system.cpu09.kern.callpal::swpipl                3086     77.38%     78.91% # number of callpals executed
system.cpu09.kern.callpal::rdps                   417     10.46%     89.37% # number of callpals executed
system.cpu09.kern.callpal::rti                    414     10.38%     99.75% # number of callpals executed
system.cpu09.kern.callpal::callsys                  9      0.23%     99.97% # number of callpals executed
system.cpu09.kern.callpal::imb                      1      0.03%    100.00% # number of callpals executed
system.cpu09.kern.callpal::total                 3988                       # number of callpals executed
system.cpu09.kern.mode_switch::kernel             471                       # number of protection mode switches
system.cpu09.kern.mode_switch::user                67                       # number of protection mode switches
system.cpu09.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu09.kern.mode_good::kernel                67                      
system.cpu09.kern.mode_good::user                  67                      
system.cpu09.kern.mode_good::idle                   0                      
system.cpu09.kern.mode_switch_good::kernel     0.142251                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::total     0.249071                       # fraction of useful protection mode switches
system.cpu09.kern.mode_ticks::kernel       1286443000     99.35%     99.35% # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::user            8448000      0.65%    100.00% # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu09.kern.swap_context                     57                       # number of times the context was actually changed
system.cpu09.committedInsts                         0                       # Number of instructions committed
system.cpu09.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu09.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu09.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu09.num_func_calls                         0                       # number of times a function call or return occured
system.cpu09.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu09.num_int_insts                          0                       # number of integer instructions
system.cpu09.num_fp_insts                           0                       # number of float instructions
system.cpu09.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu09.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu09.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_mem_refs                           0                       # number of memory refs
system.cpu09.num_load_insts                         0                       # Number of load instructions
system.cpu09.num_store_insts                        0                       # Number of store instructions
system.cpu09.num_idle_cycles                        0                       # Number of idle cycles
system.cpu09.num_busy_cycles                        0                       # Number of busy cycles
system.cpu09.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu09.idle_fraction                          1                       # Percentage of idle cycles
system.cpu09.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu09.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu09.op_class::IntMult                      0                       # Class of executed instruction
system.cpu09.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu09.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu09.op_class::MemRead                      0                       # Class of executed instruction
system.cpu09.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu09.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu09.op_class::total                        0                       # Class of executed instruction
system.cpu09.dcache.tags.replacements            3025                       # number of replacements
system.cpu09.dcache.tags.tagsinuse         387.477232                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs             50759                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs            3025                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs           16.779835                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::cpu09.data     0.226411                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_blocks::switch_cpus09.data   387.250821                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::cpu09.data     0.000442                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::switch_cpus09.data     0.756349                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.756791                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024          385                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::4          381                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.751953                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses          339511                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses         339511                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::switch_cpus09.data       101741                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total        101741                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::switch_cpus09.data        56837                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total        56837                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::switch_cpus09.data         1807                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total         1807                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::switch_cpus09.data         1229                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total         1229                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::switch_cpus09.data       158578                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total         158578                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::switch_cpus09.data       158578                       # number of overall hits
system.cpu09.dcache.overall_hits::total        158578                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::switch_cpus09.data         3821                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total         3821                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::switch_cpus09.data         1135                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total         1135                       # number of WriteReq misses
system.cpu09.dcache.LoadLockedReq_misses::switch_cpus09.data          240                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total          240                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::switch_cpus09.data          516                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total          516                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::switch_cpus09.data         4956                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total         4956                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::switch_cpus09.data         4956                       # number of overall misses
system.cpu09.dcache.overall_misses::total         4956                       # number of overall misses
system.cpu09.dcache.ReadReq_accesses::switch_cpus09.data       105562                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total       105562                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::switch_cpus09.data        57972                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total        57972                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::switch_cpus09.data         2047                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total         2047                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::switch_cpus09.data         1745                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total         1745                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::switch_cpus09.data       163534                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total       163534                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::switch_cpus09.data       163534                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total       163534                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::switch_cpus09.data     0.036197                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.036197                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::switch_cpus09.data     0.019578                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.019578                       # miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::switch_cpus09.data     0.117245                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.117245                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::switch_cpus09.data     0.295702                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.295702                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::switch_cpus09.data     0.030306                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.030306                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::switch_cpus09.data     0.030306                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.030306                       # miss rate for overall accesses
system.cpu09.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks         1329                       # number of writebacks
system.cpu09.dcache.writebacks::total            1329                       # number of writebacks
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements            2103                       # number of replacements
system.cpu09.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs            155995                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs            2103                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs           74.177366                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst    35.560084                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_blocks::switch_cpus09.inst   476.439916                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.069453                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::switch_cpus09.inst     0.930547                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses         1008949                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses        1008949                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::switch_cpus09.inst       501320                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total        501320                       # number of ReadReq hits
system.cpu09.icache.demand_hits::switch_cpus09.inst       501320                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total         501320                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::switch_cpus09.inst       501320                       # number of overall hits
system.cpu09.icache.overall_hits::total        501320                       # number of overall hits
system.cpu09.icache.ReadReq_misses::switch_cpus09.inst         2103                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total         2103                       # number of ReadReq misses
system.cpu09.icache.demand_misses::switch_cpus09.inst         2103                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total         2103                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::switch_cpus09.inst         2103                       # number of overall misses
system.cpu09.icache.overall_misses::total         2103                       # number of overall misses
system.cpu09.icache.ReadReq_accesses::switch_cpus09.inst       503423                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total       503423                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::switch_cpus09.inst       503423                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total       503423                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::switch_cpus09.inst       503423                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total       503423                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::switch_cpus09.inst     0.004177                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.004177                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::switch_cpus09.inst     0.004177                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.004177                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::switch_cpus09.inst     0.004177                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.004177                       # miss rate for overall accesses
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.writebacks::writebacks         2103                       # number of writebacks
system.cpu09.icache.writebacks::total            2103                       # number of writebacks
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.data_hits                          0                       # DTB hits
system.cpu10.dtb.data_misses                        0                       # DTB misses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_accesses                      0                       # DTB accesses
system.cpu10.itb.fetch_hits                         0                       # ITB hits
system.cpu10.itb.fetch_misses                       0                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses                     0                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                              0                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu10.kern.inst.quiesce                    302                       # number of quiesce instructions executed
system.cpu10.kern.inst.hwrei                    94794                       # number of hwrei instructions executed
system.cpu10.kern.ipl_count::0                   1260     29.20%     29.20% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::22                   207      4.80%     34.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::30                   188      4.36%     38.35% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::31                  2660     61.65%    100.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::total               4315                       # number of times we switched to this ipl
system.cpu10.kern.ipl_good::0                    1260     45.85%     45.85% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::22                    207      7.53%     53.38% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::30                    188      6.84%     60.23% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::31                   1093     39.77%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::total                2748                       # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_ticks::0           202309511500     99.84%     99.84% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::22              10143000      0.01%     99.85% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::30              30692500      0.02%     99.86% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::31             279405500      0.14%    100.00% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::total       202629752500                       # number of cycles we spent at this ipl
system.cpu10.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::31               0.410902                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::total            0.636848                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.callpal::wripir                  24      0.49%      0.49% # number of callpals executed
system.cpu10.kern.callpal::swpctx                 165      3.34%      3.82% # number of callpals executed
system.cpu10.kern.callpal::swpipl                3458     69.94%     73.77% # number of callpals executed
system.cpu10.kern.callpal::rdps                   427      8.64%     82.40% # number of callpals executed
system.cpu10.kern.callpal::rti                    463      9.36%     91.77% # number of callpals executed
system.cpu10.kern.callpal::callsys                 66      1.33%     93.10% # number of callpals executed
system.cpu10.kern.callpal::rdunique               341      6.90%    100.00% # number of callpals executed
system.cpu10.kern.callpal::total                 4944                       # number of callpals executed
system.cpu10.kern.mode_switch::kernel             628                       # number of protection mode switches
system.cpu10.kern.mode_switch::user               159                       # number of protection mode switches
system.cpu10.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu10.kern.mode_good::kernel               159                      
system.cpu10.kern.mode_good::user                 159                      
system.cpu10.kern.mode_good::idle                   0                      
system.cpu10.kern.mode_switch_good::kernel     0.253185                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::total     0.404066                       # fraction of useful protection mode switches
system.cpu10.kern.mode_ticks::kernel     2369968968000     97.13%     97.13% # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::user        69981454500      2.87%    100.00% # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu10.kern.swap_context                    165                       # number of times the context was actually changed
system.cpu10.committedInsts                         0                       # Number of instructions committed
system.cpu10.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu10.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu10.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu10.num_func_calls                         0                       # number of times a function call or return occured
system.cpu10.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu10.num_int_insts                          0                       # number of integer instructions
system.cpu10.num_fp_insts                           0                       # number of float instructions
system.cpu10.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu10.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu10.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_mem_refs                           0                       # number of memory refs
system.cpu10.num_load_insts                         0                       # Number of load instructions
system.cpu10.num_store_insts                        0                       # Number of store instructions
system.cpu10.num_idle_cycles                        0                       # Number of idle cycles
system.cpu10.num_busy_cycles                        0                       # Number of busy cycles
system.cpu10.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu10.idle_fraction                          1                       # Percentage of idle cycles
system.cpu10.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu10.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu10.op_class::IntMult                      0                       # Class of executed instruction
system.cpu10.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu10.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu10.op_class::MemRead                      0                       # Class of executed instruction
system.cpu10.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu10.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu10.op_class::total                        0                       # Class of executed instruction
system.cpu10.dcache.tags.replacements         1209217                       # number of replacements
system.cpu10.dcache.tags.tagsinuse         456.107929                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs          27992520                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs         1209217                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs           23.149294                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle    2382938695500                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data    40.569715                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_blocks::switch_cpus10.data   415.538214                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.079238                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::switch_cpus10.data     0.811598                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.890836                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024          464                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::4          457                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses        68226478                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses       68226478                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::switch_cpus10.data     24830226                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total      24830226                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::switch_cpus10.data      7446249                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total      7446249                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::switch_cpus10.data         2424                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total         2424                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::switch_cpus10.data         1445                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total         1445                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::switch_cpus10.data     32276475                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total       32276475                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::switch_cpus10.data     32276475                       # number of overall hits
system.cpu10.dcache.overall_hits::total      32276475                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::switch_cpus10.data      1146187                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total      1146187                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::switch_cpus10.data        74811                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total        74811                       # number of WriteReq misses
system.cpu10.dcache.LoadLockedReq_misses::switch_cpus10.data          651                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total          651                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::switch_cpus10.data         1229                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total         1229                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::switch_cpus10.data      1220998                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total      1220998                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::switch_cpus10.data      1220998                       # number of overall misses
system.cpu10.dcache.overall_misses::total      1220998                       # number of overall misses
system.cpu10.dcache.ReadReq_accesses::switch_cpus10.data     25976413                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total     25976413                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::switch_cpus10.data      7521060                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total      7521060                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::switch_cpus10.data         3075                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total         3075                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::switch_cpus10.data         2674                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total         2674                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::switch_cpus10.data     33497473                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total     33497473                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::switch_cpus10.data     33497473                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total     33497473                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::switch_cpus10.data     0.044124                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.044124                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::switch_cpus10.data     0.009947                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.009947                       # miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::switch_cpus10.data     0.211707                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.211707                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::switch_cpus10.data     0.459611                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.459611                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::switch_cpus10.data     0.036450                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.036450                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::switch_cpus10.data     0.036450                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.036450                       # miss rate for overall accesses
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.writebacks::writebacks        97651                       # number of writebacks
system.cpu10.dcache.writebacks::total           97651                       # number of writebacks
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements          108703                       # number of replacements
system.cpu10.icache.tags.tagsinuse         495.719021                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs          98840870                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs          108703                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs          909.274537                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle    2374033824000                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst    95.849944                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_blocks::switch_cpus10.inst   399.869077                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.187207                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::switch_cpus10.inst     0.780994                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.968201                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses       281739654                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses      281739654                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::switch_cpus10.inst    140706642                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total     140706642                       # number of ReadReq hits
system.cpu10.icache.demand_hits::switch_cpus10.inst    140706642                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total      140706642                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::switch_cpus10.inst    140706642                       # number of overall hits
system.cpu10.icache.overall_hits::total     140706642                       # number of overall hits
system.cpu10.icache.ReadReq_misses::switch_cpus10.inst       108790                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total       108790                       # number of ReadReq misses
system.cpu10.icache.demand_misses::switch_cpus10.inst       108790                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total       108790                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::switch_cpus10.inst       108790                       # number of overall misses
system.cpu10.icache.overall_misses::total       108790                       # number of overall misses
system.cpu10.icache.ReadReq_accesses::switch_cpus10.inst    140815432                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total    140815432                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::switch_cpus10.inst    140815432                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total    140815432                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::switch_cpus10.inst    140815432                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total    140815432                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::switch_cpus10.inst     0.000773                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.000773                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::switch_cpus10.inst     0.000773                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.000773                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::switch_cpus10.inst     0.000773                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.000773                       # miss rate for overall accesses
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.writebacks::writebacks       108703                       # number of writebacks
system.cpu10.icache.writebacks::total          108703                       # number of writebacks
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.data_hits                          0                       # DTB hits
system.cpu11.dtb.data_misses                        0                       # DTB misses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_accesses                      0                       # DTB accesses
system.cpu11.itb.fetch_hits                         0                       # ITB hits
system.cpu11.itb.fetch_misses                       0                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses                     0                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                              0                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu11.kern.inst.quiesce                    254                       # number of quiesce instructions executed
system.cpu11.kern.inst.hwrei                  2551409                       # number of hwrei instructions executed
system.cpu11.kern.ipl_count::0                 849585     49.94%     49.94% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::22                   207      0.01%     49.96% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::30                   184      0.01%     49.97% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::31                851093     50.03%    100.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::total            1701069                       # number of times we switched to this ipl
system.cpu11.kern.ipl_good::0                  849585     49.99%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::22                    207      0.01%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::30                    184      0.01%     50.02% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::31                 849416     49.98%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::total             1699392                       # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_ticks::0           180635646000     89.15%     89.15% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::22              10143000      0.01%     89.15% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::30              30413000      0.02%     89.17% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::31           21953550500     10.83%    100.00% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::total       202629752500                       # number of cycles we spent at this ipl
system.cpu11.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::31               0.998030                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::total            0.999014                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.syscall::71                       1     33.33%     33.33% # number of syscalls executed
system.cpu11.kern.syscall::73                       1     33.33%     66.67% # number of syscalls executed
system.cpu11.kern.syscall::74                       1     33.33%    100.00% # number of syscalls executed
system.cpu11.kern.syscall::total                    3                       # number of syscalls executed
system.cpu11.kern.callpal::wripir                  78      0.00%      0.00% # number of callpals executed
system.cpu11.kern.callpal::swpctx                 159      0.01%      0.01% # number of callpals executed
system.cpu11.kern.callpal::swpipl              851943     33.41%     33.42% # number of callpals executed
system.cpu11.kern.callpal::rdps                   421      0.02%     33.44% # number of callpals executed
system.cpu11.kern.callpal::rti                 848735     33.29%     66.72% # number of callpals executed
system.cpu11.kern.callpal::callsys             848342     33.27%     99.99% # number of callpals executed
system.cpu11.kern.callpal::rdunique               137      0.01%    100.00% # number of callpals executed
system.cpu11.kern.callpal::total              2549815                       # number of callpals executed
system.cpu11.kern.mode_switch::kernel          848894                       # number of protection mode switches
system.cpu11.kern.mode_switch::user            848404                       # number of protection mode switches
system.cpu11.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu11.kern.mode_good::kernel            848404                      
system.cpu11.kern.mode_good::user              848404                      
system.cpu11.kern.mode_good::idle                   0                      
system.cpu11.kern.mode_switch_good::kernel     0.999423                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::total     0.999711                       # fraction of useful protection mode switches
system.cpu11.kern.mode_ticks::kernel     2416721456000     99.05%     99.05% # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::user        23235014500      0.95%    100.00% # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu11.kern.swap_context                    159                       # number of times the context was actually changed
system.cpu11.committedInsts                         0                       # Number of instructions committed
system.cpu11.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu11.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu11.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu11.num_func_calls                         0                       # number of times a function call or return occured
system.cpu11.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu11.num_int_insts                          0                       # number of integer instructions
system.cpu11.num_fp_insts                           0                       # number of float instructions
system.cpu11.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu11.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu11.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_mem_refs                           0                       # number of memory refs
system.cpu11.num_load_insts                         0                       # Number of load instructions
system.cpu11.num_store_insts                        0                       # Number of store instructions
system.cpu11.num_idle_cycles                        0                       # Number of idle cycles
system.cpu11.num_busy_cycles                        0                       # Number of busy cycles
system.cpu11.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu11.idle_fraction                          1                       # Percentage of idle cycles
system.cpu11.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu11.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu11.op_class::IntMult                      0                       # Class of executed instruction
system.cpu11.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu11.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu11.op_class::MemRead                      0                       # Class of executed instruction
system.cpu11.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu11.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu11.op_class::total                        0                       # Class of executed instruction
system.cpu11.dcache.tags.replacements           28262                       # number of replacements
system.cpu11.dcache.tags.tagsinuse         421.088436                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs          93609515                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs           28262                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs         3312.204196                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle    2299716010500                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data    39.092910                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_blocks::switch_cpus11.data   381.995526                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.076353                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::switch_cpus11.data     0.746085                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.822438                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024          466                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::4          461                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.910156                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses       188180019                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses      188180019                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::switch_cpus11.data     50787911                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total      50787911                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::switch_cpus11.data     41124847                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total     41124847                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::switch_cpus11.data         2133                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total         2133                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::switch_cpus11.data         1335                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total         1335                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::switch_cpus11.data     91912758                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total       91912758                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::switch_cpus11.data     91912758                       # number of overall hits
system.cpu11.dcache.overall_hits::total      91912758                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::switch_cpus11.data        25178                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total        25178                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::switch_cpus11.data         9282                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total         9282                       # number of WriteReq misses
system.cpu11.dcache.LoadLockedReq_misses::switch_cpus11.data       849024                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total       849024                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::switch_cpus11.data       849414                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total       849414                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::switch_cpus11.data        34460                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total        34460                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::switch_cpus11.data        34460                       # number of overall misses
system.cpu11.dcache.overall_misses::total        34460                       # number of overall misses
system.cpu11.dcache.ReadReq_accesses::switch_cpus11.data     50813089                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total     50813089                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::switch_cpus11.data     41134129                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total     41134129                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::switch_cpus11.data       851157                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total       851157                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::switch_cpus11.data       850749                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total       850749                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::switch_cpus11.data     91947218                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total     91947218                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::switch_cpus11.data     91947218                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total     91947218                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::switch_cpus11.data     0.000496                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.000496                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::switch_cpus11.data     0.000226                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.000226                       # miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::switch_cpus11.data     0.997494                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.997494                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::switch_cpus11.data     0.998431                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.998431                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::switch_cpus11.data     0.000375                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.000375                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::switch_cpus11.data     0.000375                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.000375                       # miss rate for overall accesses
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.writebacks::writebacks         9487                       # number of writebacks
system.cpu11.dcache.writebacks::total            9487                       # number of writebacks
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements            8746                       # number of replacements
system.cpu11.icache.tags.tagsinuse         495.113744                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs         225568166                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs            8746                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs        25791.009147                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle    2439479581000                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst   109.353516                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_blocks::switch_cpus11.inst   385.760229                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.213581                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::switch_cpus11.inst     0.753438                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.967019                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses       447658239                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses      447658239                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::switch_cpus11.inst    223815870                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total     223815870                       # number of ReadReq hits
system.cpu11.icache.demand_hits::switch_cpus11.inst    223815870                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total      223815870                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::switch_cpus11.inst    223815870                       # number of overall hits
system.cpu11.icache.overall_hits::total     223815870                       # number of overall hits
system.cpu11.icache.ReadReq_misses::switch_cpus11.inst         8833                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total         8833                       # number of ReadReq misses
system.cpu11.icache.demand_misses::switch_cpus11.inst         8833                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total         8833                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::switch_cpus11.inst         8833                       # number of overall misses
system.cpu11.icache.overall_misses::total         8833                       # number of overall misses
system.cpu11.icache.ReadReq_accesses::switch_cpus11.inst    223824703                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total    223824703                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::switch_cpus11.inst    223824703                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total    223824703                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::switch_cpus11.inst    223824703                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total    223824703                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::switch_cpus11.inst     0.000039                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.000039                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::switch_cpus11.inst     0.000039                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.000039                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::switch_cpus11.inst     0.000039                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.000039                       # miss rate for overall accesses
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.writebacks::writebacks         8746                       # number of writebacks
system.cpu11.icache.writebacks::total            8746                       # number of writebacks
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.data_hits                          0                       # DTB hits
system.cpu12.dtb.data_misses                        0                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                      0                       # DTB accesses
system.cpu12.itb.fetch_hits                         0                       # ITB hits
system.cpu12.itb.fetch_misses                       0                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses                     0                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                              0                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu12.kern.inst.quiesce                    300                       # number of quiesce instructions executed
system.cpu12.kern.inst.hwrei                    94753                       # number of hwrei instructions executed
system.cpu12.kern.ipl_count::0                   1279     29.17%     29.17% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::22                   207      4.72%     33.89% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::30                   189      4.31%     38.20% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::31                  2710     61.80%    100.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::total               4385                       # number of times we switched to this ipl
system.cpu12.kern.ipl_good::0                    1279     45.91%     45.91% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::22                    207      7.43%     53.34% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::30                    189      6.78%     60.12% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::31                   1111     39.88%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::total                2786                       # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_ticks::0           202298858500     99.84%     99.84% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::22              10143000      0.01%     99.84% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::30              30894000      0.02%     99.86% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::31             289857000      0.14%    100.00% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::total       202629752500                       # number of cycles we spent at this ipl
system.cpu12.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::31               0.409963                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::total            0.635348                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.callpal::wripir                  24      0.48%      0.48% # number of callpals executed
system.cpu12.kern.callpal::swpctx                 165      3.29%      3.77% # number of callpals executed
system.cpu12.kern.callpal::swpipl                3522     70.22%     73.98% # number of callpals executed
system.cpu12.kern.callpal::rdps                   426      8.49%     82.48% # number of callpals executed
system.cpu12.kern.callpal::rti                    468      9.33%     91.81% # number of callpals executed
system.cpu12.kern.callpal::callsys                 70      1.40%     93.20% # number of callpals executed
system.cpu12.kern.callpal::rdunique               341      6.80%    100.00% # number of callpals executed
system.cpu12.kern.callpal::total                 5016                       # number of callpals executed
system.cpu12.kern.mode_switch::kernel             633                       # number of protection mode switches
system.cpu12.kern.mode_switch::user               163                       # number of protection mode switches
system.cpu12.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu12.kern.mode_good::kernel               163                      
system.cpu12.kern.mode_good::user                 163                      
system.cpu12.kern.mode_good::idle                   0                      
system.cpu12.kern.mode_switch_good::kernel     0.257504                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::total     0.409548                       # fraction of useful protection mode switches
system.cpu12.kern.mode_ticks::kernel     2369889876500     97.13%     97.13% # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::user        70059874000      2.87%    100.00% # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu12.kern.swap_context                    165                       # number of times the context was actually changed
system.cpu12.committedInsts                         0                       # Number of instructions committed
system.cpu12.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu12.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu12.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu12.num_func_calls                         0                       # number of times a function call or return occured
system.cpu12.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu12.num_int_insts                          0                       # number of integer instructions
system.cpu12.num_fp_insts                           0                       # number of float instructions
system.cpu12.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu12.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu12.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_mem_refs                           0                       # number of memory refs
system.cpu12.num_load_insts                         0                       # Number of load instructions
system.cpu12.num_store_insts                        0                       # Number of store instructions
system.cpu12.num_idle_cycles                        0                       # Number of idle cycles
system.cpu12.num_busy_cycles                        0                       # Number of busy cycles
system.cpu12.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu12.idle_fraction                          1                       # Percentage of idle cycles
system.cpu12.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu12.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu12.op_class::IntMult                      0                       # Class of executed instruction
system.cpu12.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu12.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu12.op_class::MemRead                      0                       # Class of executed instruction
system.cpu12.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu12.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu12.op_class::total                        0                       # Class of executed instruction
system.cpu12.dcache.tags.replacements         1204749                       # number of replacements
system.cpu12.dcache.tags.tagsinuse         459.592265                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs          27423026                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs         1204749                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs           22.762439                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle    2299788656000                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data    40.483374                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_blocks::switch_cpus12.data   419.108890                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.079069                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::switch_cpus12.data     0.818572                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.897641                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024          465                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::4          460                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.908203                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses        68306475                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses       68306475                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::switch_cpus12.data     24874365                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total      24874365                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::switch_cpus12.data      7450515                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total      7450515                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::switch_cpus12.data         2451                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total         2451                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::switch_cpus12.data         1429                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total         1429                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::switch_cpus12.data     32324880                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total       32324880                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::switch_cpus12.data     32324880                       # number of overall hits
system.cpu12.dcache.overall_hits::total      32324880                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::switch_cpus12.data      1142708                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total      1142708                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::switch_cpus12.data        72893                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total        72893                       # number of WriteReq misses
system.cpu12.dcache.LoadLockedReq_misses::switch_cpus12.data          725                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total          725                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::switch_cpus12.data         1298                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total         1298                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::switch_cpus12.data      1215601                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total      1215601                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::switch_cpus12.data      1215601                       # number of overall misses
system.cpu12.dcache.overall_misses::total      1215601                       # number of overall misses
system.cpu12.dcache.ReadReq_accesses::switch_cpus12.data     26017073                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total     26017073                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::switch_cpus12.data      7523408                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total      7523408                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::switch_cpus12.data         3176                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total         3176                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::switch_cpus12.data         2727                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total         2727                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::switch_cpus12.data     33540481                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total     33540481                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::switch_cpus12.data     33540481                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total     33540481                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::switch_cpus12.data     0.043921                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.043921                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::switch_cpus12.data     0.009689                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.009689                       # miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::switch_cpus12.data     0.228275                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.228275                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::switch_cpus12.data     0.475981                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.475981                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::switch_cpus12.data     0.036243                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.036243                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::switch_cpus12.data     0.036243                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.036243                       # miss rate for overall accesses
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.writebacks::writebacks        95654                       # number of writebacks
system.cpu12.dcache.writebacks::total           95654                       # number of writebacks
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements          109033                       # number of replacements
system.cpu12.icache.tags.tagsinuse         495.256120                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs         105356949                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs          109033                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs          966.284969                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle    2341428895000                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst    98.528615                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_blocks::switch_cpus12.inst   396.727505                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.192439                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::switch_cpus12.inst     0.774858                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.967297                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses       282078956                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses      282078956                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::switch_cpus12.inst    140875798                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total     140875798                       # number of ReadReq hits
system.cpu12.icache.demand_hits::switch_cpus12.inst    140875798                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total      140875798                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::switch_cpus12.inst    140875798                       # number of overall hits
system.cpu12.icache.overall_hits::total     140875798                       # number of overall hits
system.cpu12.icache.ReadReq_misses::switch_cpus12.inst       109120                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total       109120                       # number of ReadReq misses
system.cpu12.icache.demand_misses::switch_cpus12.inst       109120                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total       109120                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::switch_cpus12.inst       109120                       # number of overall misses
system.cpu12.icache.overall_misses::total       109120                       # number of overall misses
system.cpu12.icache.ReadReq_accesses::switch_cpus12.inst    140984918                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total    140984918                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::switch_cpus12.inst    140984918                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total    140984918                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::switch_cpus12.inst    140984918                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total    140984918                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::switch_cpus12.inst     0.000774                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.000774                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::switch_cpus12.inst     0.000774                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.000774                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::switch_cpus12.inst     0.000774                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.000774                       # miss rate for overall accesses
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.writebacks::writebacks       109033                       # number of writebacks
system.cpu12.icache.writebacks::total          109033                       # number of writebacks
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.data_hits                          0                       # DTB hits
system.cpu13.dtb.data_misses                        0                       # DTB misses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_accesses                      0                       # DTB accesses
system.cpu13.itb.fetch_hits                         0                       # ITB hits
system.cpu13.itb.fetch_misses                       0                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses                     0                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                              0                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu13.kern.inst.quiesce                    245                       # number of quiesce instructions executed
system.cpu13.kern.inst.hwrei                  2551803                       # number of hwrei instructions executed
system.cpu13.kern.ipl_count::0                 849621     49.94%     49.94% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::22                   207      0.01%     49.95% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::30                   184      0.01%     49.96% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::31                851236     50.04%    100.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::total            1701248                       # number of times we switched to this ipl
system.cpu13.kern.ipl_good::0                  849621     49.99%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::22                    207      0.01%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::30                    184      0.01%     50.02% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::31                 849464     49.98%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::total             1699476                       # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_ticks::0           180614766000     89.14%     89.14% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::22              10143000      0.01%     89.14% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::30              30038000      0.01%     89.16% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::31           21974805500     10.84%    100.00% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::total       202629752500                       # number of cycles we spent at this ipl
system.cpu13.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::31               0.997918                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::total            0.998958                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.callpal::wripir                 123      0.00%      0.00% # number of callpals executed
system.cpu13.kern.callpal::swpctx                 153      0.01%      0.01% # number of callpals executed
system.cpu13.kern.callpal::swpipl              852216     33.42%     33.43% # number of callpals executed
system.cpu13.kern.callpal::rdps                   417      0.02%     33.45% # number of callpals executed
system.cpu13.kern.callpal::rti                 848644     33.28%     66.73% # number of callpals executed
system.cpu13.kern.callpal::callsys             848180     33.26%     99.99% # number of callpals executed
system.cpu13.kern.callpal::rdunique               151      0.01%    100.00% # number of callpals executed
system.cpu13.kern.callpal::total              2549884                       # number of callpals executed
system.cpu13.kern.mode_switch::kernel          848797                       # number of protection mode switches
system.cpu13.kern.mode_switch::user            848317                       # number of protection mode switches
system.cpu13.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu13.kern.mode_good::kernel            848317                      
system.cpu13.kern.mode_good::user              848317                      
system.cpu13.kern.mode_good::idle                   0                      
system.cpu13.kern.mode_switch_good::kernel     0.999434                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::total     0.999717                       # fraction of useful protection mode switches
system.cpu13.kern.mode_ticks::kernel     2417147283000     99.07%     99.07% # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::user        22805155500      0.93%    100.00% # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu13.kern.swap_context                    153                       # number of times the context was actually changed
system.cpu13.committedInsts                         0                       # Number of instructions committed
system.cpu13.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu13.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu13.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu13.num_func_calls                         0                       # number of times a function call or return occured
system.cpu13.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu13.num_int_insts                          0                       # number of integer instructions
system.cpu13.num_fp_insts                           0                       # number of float instructions
system.cpu13.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu13.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu13.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_mem_refs                           0                       # number of memory refs
system.cpu13.num_load_insts                         0                       # Number of load instructions
system.cpu13.num_store_insts                        0                       # Number of store instructions
system.cpu13.num_idle_cycles                        0                       # Number of idle cycles
system.cpu13.num_busy_cycles                        0                       # Number of busy cycles
system.cpu13.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu13.idle_fraction                          1                       # Percentage of idle cycles
system.cpu13.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu13.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu13.op_class::IntMult                      0                       # Class of executed instruction
system.cpu13.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu13.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu13.op_class::MemRead                      0                       # Class of executed instruction
system.cpu13.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu13.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu13.op_class::total                        0                       # Class of executed instruction
system.cpu13.dcache.tags.replacements           65690                       # number of replacements
system.cpu13.dcache.tags.tagsinuse         431.053806                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs          93804742                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs           65690                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs         1427.991201                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle    2293664852500                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data    41.074063                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_blocks::switch_cpus13.data   389.979744                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.080223                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::switch_cpus13.data     0.761679                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.841902                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024          466                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::4          461                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.910156                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses       188616033                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses      188616033                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::switch_cpus13.data     50615940                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total      50615940                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::switch_cpus13.data     41455489                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total     41455489                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::switch_cpus13.data         2870                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total         2870                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::switch_cpus13.data         1801                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total         1801                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::switch_cpus13.data     92071429                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total       92071429                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::switch_cpus13.data     92071429                       # number of overall hits
system.cpu13.dcache.overall_hits::total      92071429                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::switch_cpus13.data        25592                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total        25592                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::switch_cpus13.data        47777                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total        47777                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::switch_cpus13.data       848988                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total       848988                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::switch_cpus13.data       849571                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total       849571                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::switch_cpus13.data        73369                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total        73369                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::switch_cpus13.data        73369                       # number of overall misses
system.cpu13.dcache.overall_misses::total        73369                       # number of overall misses
system.cpu13.dcache.ReadReq_accesses::switch_cpus13.data     50641532                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total     50641532                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::switch_cpus13.data     41503266                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total     41503266                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::switch_cpus13.data       851858                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total       851858                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::switch_cpus13.data       851372                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total       851372                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::switch_cpus13.data     92144798                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total     92144798                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::switch_cpus13.data     92144798                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total     92144798                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::switch_cpus13.data     0.000505                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.000505                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::switch_cpus13.data     0.001151                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.001151                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::switch_cpus13.data     0.996631                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.996631                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::switch_cpus13.data     0.997885                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.997885                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::switch_cpus13.data     0.000796                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.000796                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::switch_cpus13.data     0.000796                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.000796                       # miss rate for overall accesses
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.writebacks::writebacks        47831                       # number of writebacks
system.cpu13.dcache.writebacks::total           47831                       # number of writebacks
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements            9765                       # number of replacements
system.cpu13.icache.tags.tagsinuse         498.755512                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs         217185937                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs            9765                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs        22241.263390                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle    2341421981500                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst    83.673054                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_blocks::switch_cpus13.inst   415.082457                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.163424                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::switch_cpus13.inst     0.810708                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.974132                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses       446296684                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses      446296684                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::switch_cpus13.inst    223133564                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total     223133564                       # number of ReadReq hits
system.cpu13.icache.demand_hits::switch_cpus13.inst    223133564                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total      223133564                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::switch_cpus13.inst    223133564                       # number of overall hits
system.cpu13.icache.overall_hits::total     223133564                       # number of overall hits
system.cpu13.icache.ReadReq_misses::switch_cpus13.inst         9852                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total         9852                       # number of ReadReq misses
system.cpu13.icache.demand_misses::switch_cpus13.inst         9852                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total         9852                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::switch_cpus13.inst         9852                       # number of overall misses
system.cpu13.icache.overall_misses::total         9852                       # number of overall misses
system.cpu13.icache.ReadReq_accesses::switch_cpus13.inst    223143416                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total    223143416                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::switch_cpus13.inst    223143416                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total    223143416                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::switch_cpus13.inst    223143416                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total    223143416                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::switch_cpus13.inst     0.000044                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.000044                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::switch_cpus13.inst     0.000044                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.000044                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::switch_cpus13.inst     0.000044                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.000044                       # miss rate for overall accesses
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.writebacks::writebacks         9765                       # number of writebacks
system.cpu13.icache.writebacks::total            9765                       # number of writebacks
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.data_hits                          0                       # DTB hits
system.cpu14.dtb.data_misses                        0                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                      0                       # DTB accesses
system.cpu14.itb.fetch_hits                         0                       # ITB hits
system.cpu14.itb.fetch_misses                       0                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses                     0                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                              0                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu14.kern.inst.quiesce                    251                       # number of quiesce instructions executed
system.cpu14.kern.inst.hwrei                  2551393                       # number of hwrei instructions executed
system.cpu14.kern.ipl_count::0                 849607     49.95%     49.95% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::22                   207      0.01%     49.96% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::30                   186      0.01%     49.97% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::31                851046     50.03%    100.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::total            1701046                       # number of times we switched to this ipl
system.cpu14.kern.ipl_good::0                  849607     49.99%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::22                    207      0.01%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::30                    186      0.01%     50.02% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::31                 849440     49.98%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::total             1699440                       # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_ticks::0           180658065000     89.16%     89.16% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::22              10143000      0.01%     89.16% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::30              30505500      0.02%     89.18% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::31           21931039000     10.82%    100.00% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::total       202629752500                       # number of cycles we spent at this ipl
system.cpu14.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::31               0.998113                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::total            0.999056                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.syscall::71                       1     50.00%     50.00% # number of syscalls executed
system.cpu14.kern.syscall::74                       1     50.00%    100.00% # number of syscalls executed
system.cpu14.kern.syscall::total                    2                       # number of syscalls executed
system.cpu14.kern.callpal::wripir                  50      0.00%      0.00% # number of callpals executed
system.cpu14.kern.callpal::swpctx                 161      0.01%      0.01% # number of callpals executed
system.cpu14.kern.callpal::swpipl              851873     33.41%     33.42% # number of callpals executed
system.cpu14.kern.callpal::rdps                   420      0.02%     33.43% # number of callpals executed
system.cpu14.kern.callpal::rti                 848781     33.29%     66.72% # number of callpals executed
system.cpu14.kern.callpal::callsys             848385     33.27%     99.99% # number of callpals executed
system.cpu14.kern.callpal::rdunique               148      0.01%    100.00% # number of callpals executed
system.cpu14.kern.callpal::total              2549818                       # number of callpals executed
system.cpu14.kern.mode_switch::kernel          848942                       # number of protection mode switches
system.cpu14.kern.mode_switch::user            848452                       # number of protection mode switches
system.cpu14.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu14.kern.mode_good::kernel            848452                      
system.cpu14.kern.mode_good::user              848452                      
system.cpu14.kern.mode_good::idle                   0                      
system.cpu14.kern.mode_switch_good::kernel     0.999423                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::total     0.999711                       # fraction of useful protection mode switches
system.cpu14.kern.mode_ticks::kernel     2416593474000     99.04%     99.04% # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::user        23361652500      0.96%    100.00% # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu14.kern.swap_context                    161                       # number of times the context was actually changed
system.cpu14.committedInsts                         0                       # Number of instructions committed
system.cpu14.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu14.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu14.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu14.num_func_calls                         0                       # number of times a function call or return occured
system.cpu14.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu14.num_int_insts                          0                       # number of integer instructions
system.cpu14.num_fp_insts                           0                       # number of float instructions
system.cpu14.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu14.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu14.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_mem_refs                           0                       # number of memory refs
system.cpu14.num_load_insts                         0                       # Number of load instructions
system.cpu14.num_store_insts                        0                       # Number of store instructions
system.cpu14.num_idle_cycles                        0                       # Number of idle cycles
system.cpu14.num_busy_cycles                        0                       # Number of busy cycles
system.cpu14.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu14.idle_fraction                          1                       # Percentage of idle cycles
system.cpu14.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu14.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu14.op_class::IntMult                      0                       # Class of executed instruction
system.cpu14.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu14.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu14.op_class::MemRead                      0                       # Class of executed instruction
system.cpu14.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu14.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu14.op_class::total                        0                       # Class of executed instruction
system.cpu14.dcache.tags.replacements           25500                       # number of replacements
system.cpu14.dcache.tags.tagsinuse         424.371095                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs          93702013                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs           25500                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs         3674.588745                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle    2316667086500                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data    40.617875                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_blocks::switch_cpus14.data   383.753220                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.079332                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::switch_cpus14.data     0.749518                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.828850                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024          469                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::4          461                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.916016                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses       188278746                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses      188278746                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::switch_cpus14.data     50841794                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total      50841794                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::switch_cpus14.data     41124221                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total     41124221                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::switch_cpus14.data         2203                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total         2203                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::switch_cpus14.data         1179                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total         1179                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::switch_cpus14.data     91966015                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total       91966015                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::switch_cpus14.data     91966015                       # number of overall hits
system.cpu14.dcache.overall_hits::total      91966015                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::switch_cpus14.data        23390                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total        23390                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::switch_cpus14.data         8400                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total         8400                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::switch_cpus14.data       849019                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total       849019                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::switch_cpus14.data       849539                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total       849539                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::switch_cpus14.data        31790                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total        31790                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::switch_cpus14.data        31790                       # number of overall misses
system.cpu14.dcache.overall_misses::total        31790                       # number of overall misses
system.cpu14.dcache.ReadReq_accesses::switch_cpus14.data     50865184                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total     50865184                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::switch_cpus14.data     41132621                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total     41132621                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::switch_cpus14.data       851222                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total       851222                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::switch_cpus14.data       850718                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total       850718                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::switch_cpus14.data     91997805                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total     91997805                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::switch_cpus14.data     91997805                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total     91997805                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::switch_cpus14.data     0.000460                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.000460                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::switch_cpus14.data     0.000204                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.000204                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::switch_cpus14.data     0.997412                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.997412                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::switch_cpus14.data     0.998614                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.998614                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::switch_cpus14.data     0.000346                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.000346                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::switch_cpus14.data     0.000346                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.000346                       # miss rate for overall accesses
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks         8304                       # number of writebacks
system.cpu14.dcache.writebacks::total            8304                       # number of writebacks
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements            8599                       # number of replacements
system.cpu14.icache.tags.tagsinuse         495.026425                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs         218081622                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs            8599                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs        25361.277125                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle    2439489050500                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst   106.707692                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_blocks::switch_cpus14.inst   388.318733                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.208413                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::switch_cpus14.inst     0.758435                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.966848                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses       448061320                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses      448061320                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::switch_cpus14.inst    224017631                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total     224017631                       # number of ReadReq hits
system.cpu14.icache.demand_hits::switch_cpus14.inst    224017631                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total      224017631                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::switch_cpus14.inst    224017631                       # number of overall hits
system.cpu14.icache.overall_hits::total     224017631                       # number of overall hits
system.cpu14.icache.ReadReq_misses::switch_cpus14.inst         8686                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total         8686                       # number of ReadReq misses
system.cpu14.icache.demand_misses::switch_cpus14.inst         8686                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total         8686                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::switch_cpus14.inst         8686                       # number of overall misses
system.cpu14.icache.overall_misses::total         8686                       # number of overall misses
system.cpu14.icache.ReadReq_accesses::switch_cpus14.inst    224026317                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total    224026317                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::switch_cpus14.inst    224026317                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total    224026317                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::switch_cpus14.inst    224026317                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total    224026317                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::switch_cpus14.inst     0.000039                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.000039                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::switch_cpus14.inst     0.000039                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.000039                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::switch_cpus14.inst     0.000039                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.000039                       # miss rate for overall accesses
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.writebacks::writebacks         8599                       # number of writebacks
system.cpu14.icache.writebacks::total            8599                       # number of writebacks
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.data_hits                          0                       # DTB hits
system.cpu15.dtb.data_misses                        0                       # DTB misses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_accesses                      0                       # DTB accesses
system.cpu15.itb.fetch_hits                         0                       # ITB hits
system.cpu15.itb.fetch_misses                       0                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses                     0                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                              0                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu15.kern.inst.quiesce                    278                       # number of quiesce instructions executed
system.cpu15.kern.inst.hwrei                  1883360                       # number of hwrei instructions executed
system.cpu15.kern.ipl_count::0                 626897     49.92%     49.92% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::22                   207      0.02%     49.93% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::30                   311      0.02%     49.96% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::31                628495     50.04%    100.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::total            1255910                       # number of times we switched to this ipl
system.cpu15.kern.ipl_good::0                  626897     49.98%     49.98% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::22                    207      0.02%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::30                    311      0.02%     50.02% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::31                 626857     49.98%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::total             1254272                       # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_ticks::0           186321921500     91.95%     91.95% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::22              10143000      0.01%     91.96% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::30              34328000      0.02%     91.97% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::31           16263360000      8.03%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::total       202629752500                       # number of cycles we spent at this ipl
system.cpu15.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::31               0.997394                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::total            0.998696                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.syscall::71                       1    100.00%    100.00% # number of syscalls executed
system.cpu15.kern.syscall::total                    1                       # number of syscalls executed
system.cpu15.kern.callpal::wripir                  56      0.00%      0.00% # number of callpals executed
system.cpu15.kern.callpal::swpctx                 159      0.01%      0.01% # number of callpals executed
system.cpu15.kern.callpal::swpipl              629639     33.46%     33.47% # number of callpals executed
system.cpu15.kern.callpal::rdps                   420      0.02%     33.49% # number of callpals executed
system.cpu15.kern.callpal::rti                 625880     33.26%     66.75% # number of callpals executed
system.cpu15.kern.callpal::callsys             625488     33.24%     99.99% # number of callpals executed
system.cpu15.kern.callpal::rdunique               151      0.01%    100.00% # number of callpals executed
system.cpu15.kern.callpal::total              1881793                       # number of callpals executed
system.cpu15.kern.mode_switch::kernel          626039                       # number of protection mode switches
system.cpu15.kern.mode_switch::user            625540                       # number of protection mode switches
system.cpu15.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu15.kern.mode_good::kernel            625540                      
system.cpu15.kern.mode_good::user              625540                      
system.cpu15.kern.mode_good::idle                   0                      
system.cpu15.kern.mode_switch_good::kernel     0.999203                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::total     0.999601                       # fraction of useful protection mode switches
system.cpu15.kern.mode_ticks::kernel     2419367096500     99.16%     99.16% # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::user        20588702000      0.84%    100.00% # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu15.kern.swap_context                    159                       # number of times the context was actually changed
system.cpu15.committedInsts                         0                       # Number of instructions committed
system.cpu15.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu15.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu15.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu15.num_func_calls                         0                       # number of times a function call or return occured
system.cpu15.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu15.num_int_insts                          0                       # number of integer instructions
system.cpu15.num_fp_insts                           0                       # number of float instructions
system.cpu15.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu15.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu15.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_mem_refs                           0                       # number of memory refs
system.cpu15.num_load_insts                         0                       # Number of load instructions
system.cpu15.num_store_insts                        0                       # Number of store instructions
system.cpu15.num_idle_cycles                        0                       # Number of idle cycles
system.cpu15.num_busy_cycles                        0                       # Number of busy cycles
system.cpu15.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu15.idle_fraction                          1                       # Percentage of idle cycles
system.cpu15.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu15.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu15.op_class::IntMult                      0                       # Class of executed instruction
system.cpu15.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu15.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu15.op_class::MemRead                      0                       # Class of executed instruction
system.cpu15.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu15.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu15.op_class::total                        0                       # Class of executed instruction
system.cpu15.dcache.tags.replacements           26367                       # number of replacements
system.cpu15.dcache.tags.tagsinuse         456.056244                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs          70565814                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs           26367                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs         2676.292866                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle    2299805175000                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data    39.806052                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_blocks::switch_cpus15.data   416.250192                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.077746                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::switch_cpus15.data     0.812989                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.890735                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024          498                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::3           39                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::4          443                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.972656                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses       141562204                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses      141562204                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::switch_cpus15.data     38738351                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total      38738351                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::switch_cpus15.data     30424175                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total     30424175                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::switch_cpus15.data         2284                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total         2284                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::switch_cpus15.data         1190                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total         1190                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::switch_cpus15.data     69162526                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total       69162526                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::switch_cpus15.data     69162526                       # number of overall hits
system.cpu15.dcache.overall_hits::total      69162526                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::switch_cpus15.data        24216                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total        24216                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::switch_cpus15.data         9144                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total         9144                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::switch_cpus15.data       626285                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total       626285                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::switch_cpus15.data       626801                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total       626801                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::switch_cpus15.data        33360                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total        33360                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::switch_cpus15.data        33360                       # number of overall misses
system.cpu15.dcache.overall_misses::total        33360                       # number of overall misses
system.cpu15.dcache.ReadReq_accesses::switch_cpus15.data     38762567                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total     38762567                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::switch_cpus15.data     30433319                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total     30433319                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::switch_cpus15.data       628569                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total       628569                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::switch_cpus15.data       627991                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total       627991                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::switch_cpus15.data     69195886                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total     69195886                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::switch_cpus15.data     69195886                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total     69195886                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::switch_cpus15.data     0.000625                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.000625                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::switch_cpus15.data     0.000300                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.000300                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::switch_cpus15.data     0.996366                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.996366                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::switch_cpus15.data     0.998105                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.998105                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::switch_cpus15.data     0.000482                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.000482                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::switch_cpus15.data     0.000482                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.000482                       # miss rate for overall accesses
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks         8543                       # number of writebacks
system.cpu15.dcache.writebacks::total            8543                       # number of writebacks
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements            8929                       # number of replacements
system.cpu15.icache.tags.tagsinuse         495.633469                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs         168230294                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs            8929                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs        18840.888565                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle    2439496852500                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst   104.060406                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_blocks::switch_cpus15.inst   391.573063                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.203243                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::switch_cpus15.inst     0.764791                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.968034                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::4          504                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses       344347330                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses      344347330                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::switch_cpus15.inst    172160150                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total     172160150                       # number of ReadReq hits
system.cpu15.icache.demand_hits::switch_cpus15.inst    172160150                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total      172160150                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::switch_cpus15.inst    172160150                       # number of overall hits
system.cpu15.icache.overall_hits::total     172160150                       # number of overall hits
system.cpu15.icache.ReadReq_misses::switch_cpus15.inst         9010                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total         9010                       # number of ReadReq misses
system.cpu15.icache.demand_misses::switch_cpus15.inst         9010                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total         9010                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::switch_cpus15.inst         9010                       # number of overall misses
system.cpu15.icache.overall_misses::total         9010                       # number of overall misses
system.cpu15.icache.ReadReq_accesses::switch_cpus15.inst    172169160                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total    172169160                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::switch_cpus15.inst    172169160                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total    172169160                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::switch_cpus15.inst    172169160                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total    172169160                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::switch_cpus15.inst     0.000052                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.000052                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::switch_cpus15.inst     0.000052                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.000052                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::switch_cpus15.inst     0.000052                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.000052                       # miss rate for overall accesses
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.writebacks::writebacks         8929                       # number of writebacks
system.cpu15.icache.writebacks::total            8929                       # number of writebacks
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                1453                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                 12140544                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                       1511                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 5428                       # Transaction distribution
system.iobus.trans_dist::ReadResp                5428                       # Transaction distribution
system.iobus.trans_dist::WriteReq              205389                       # Transaction distribution
system.iobus.trans_dist::WriteResp             205389                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio        20264                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          504                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio         1862                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         2338                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio        16224                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        41192                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       380442                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       380442                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  421634                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        81056                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio         2016                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio         2562                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1169                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         9126                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        95929                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side     12144744                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total     12144744                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                 12240673                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements               190221                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               190221                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::0           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1711989                       # Number of tag accesses
system.iocache.tags.data_accesses             1711989                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide          525                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              525                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide       189696                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       189696                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide          525                       # number of demand (read+write) misses
system.iocache.demand_misses::total               525                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide          525                       # number of overall misses
system.iocache.overall_misses::total              525                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide          525                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            525                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide       189696                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       189696                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide          525                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             525                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide          525                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            525                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks          189696                       # number of writebacks
system.iocache.writebacks::total               189696                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2bus0.snoop_filter.tot_requests      15836708                       # Total number of requests made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_requests      7560497                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_requests      2981811                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.snoop_filter.tot_snoops         5292899                       # Total number of snoops made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_snoops      5124496                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_snoops       168403                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.trans_dist::ReadReq                4899                       # Transaction distribution
system.l2bus0.trans_dist::ReadResp            7295538                       # Transaction distribution
system.l2bus0.trans_dist::WriteReq              12124                       # Transaction distribution
system.l2bus0.trans_dist::WriteResp             12124                       # Transaction distribution
system.l2bus0.trans_dist::WritebackDirty       851401                       # Transaction distribution
system.l2bus0.trans_dist::WritebackClean       425286                       # Transaction distribution
system.l2bus0.trans_dist::CleanEvict          2080829                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeReq            17170                       # Transaction distribution
system.l2bus0.trans_dist::SCUpgradeReq        3404657                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeResp         3421827                       # Transaction distribution
system.l2bus0.trans_dist::ReadExReq            637827                       # Transaction distribution
system.l2bus0.trans_dist::ReadExResp           637827                       # Transaction distribution
system.l2bus0.trans_dist::ReadCleanReq         768914                       # Transaction distribution
system.l2bus0.trans_dist::ReadSharedReq       6521725                       # Transaction distribution
system.l2bus0.pkt_count_system.cpu00.icache.mem_side::system.l2cache0.cpu_side        25154                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu00.dcache.mem_side::system.l2cache0.cpu_side      3496605                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu01.icache.mem_side::system.l2cache0.cpu_side       250394                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu01.dcache.mem_side::system.l2cache0.cpu_side      3322776                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu02.icache.mem_side::system.l2cache0.cpu_side      1319447                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu02.dcache.mem_side::system.l2cache0.cpu_side      3380504                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu03.icache.mem_side::system.l2cache0.cpu_side       310121                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu03.dcache.mem_side::system.l2cache0.cpu_side      3477363                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu04.icache.mem_side::system.l2cache0.cpu_side        17672                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu04.dcache.mem_side::system.l2cache0.cpu_side      3480617                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu05.icache.mem_side::system.l2cache0.cpu_side        21954                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu05.dcache.mem_side::system.l2cache0.cpu_side      3488064                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu06.icache.mem_side::system.l2cache0.cpu_side         1081                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu06.dcache.mem_side::system.l2cache0.cpu_side         6725                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu07.icache.mem_side::system.l2cache0.cpu_side        17291                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu07.dcache.mem_side::system.l2cache0.cpu_side      3476380                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count::total               26092148                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu00.icache.mem_side::system.l2cache0.cpu_side       872704                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu00.dcache.mem_side::system.l2cache0.cpu_side     57169672                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu01.icache.mem_side::system.l2cache0.cpu_side      8812480                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu01.dcache.mem_side::system.l2cache0.cpu_side     84984144                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu02.icache.mem_side::system.l2cache0.cpu_side     53382464                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu02.dcache.mem_side::system.l2cache0.cpu_side    110915205                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu03.icache.mem_side::system.l2cache0.cpu_side     11399360                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu03.dcache.mem_side::system.l2cache0.cpu_side     88933064                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu04.icache.mem_side::system.l2cache0.cpu_side       590976                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu04.dcache.mem_side::system.l2cache0.cpu_side     56854664                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu05.icache.mem_side::system.l2cache0.cpu_side       742400                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu05.dcache.mem_side::system.l2cache0.cpu_side     57072400                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu06.icache.mem_side::system.l2cache0.cpu_side        38144                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu06.dcache.mem_side::system.l2cache0.cpu_side       144784                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu07.icache.mem_side::system.l2cache0.cpu_side       590272                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu07.dcache.mem_side::system.l2cache0.cpu_side     56694520                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size::total               589197253                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.snoops                         13754460                       # Total snoops (count)
system.l2bus0.snoop_fanout::samples          25740671                       # Request fanout histogram
system.l2bus0.snoop_fanout::mean             0.517619                       # Request fanout histogram
system.l2bus0.snoop_fanout::stdev            0.902076                       # Request fanout histogram
system.l2bus0.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus0.snoop_fanout::0                15194018     59.03%     59.03% # Request fanout histogram
system.l2bus0.snoop_fanout::1                 9660052     37.53%     96.56% # Request fanout histogram
system.l2bus0.snoop_fanout::2                  259714      1.01%     97.56% # Request fanout histogram
system.l2bus0.snoop_fanout::3                  123603      0.48%     98.04% # Request fanout histogram
system.l2bus0.snoop_fanout::4                  143766      0.56%     98.60% # Request fanout histogram
system.l2bus0.snoop_fanout::5                  117889      0.46%     99.06% # Request fanout histogram
system.l2bus0.snoop_fanout::6                   89644      0.35%     99.41% # Request fanout histogram
system.l2bus0.snoop_fanout::7                  144674      0.56%     99.97% # Request fanout histogram
system.l2bus0.snoop_fanout::8                    7311      0.03%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::9                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::10                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::11                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::12                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::13                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::14                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::15                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::16                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus0.snoop_fanout::max_value               8                       # Request fanout histogram
system.l2bus0.snoop_fanout::total            25740671                       # Request fanout histogram
system.l2bus1.snoop_filter.tot_requests      14720110                       # Total number of requests made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_requests      6674638                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_requests      3713895                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.snoop_filter.tot_snoops         4125070                       # Total number of snoops made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_snoops      4005177                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_snoops       119893                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.trans_dist::ReadReq                   4                       # Transaction distribution
system.l2bus1.trans_dist::ReadResp            7084213                       # Transaction distribution
system.l2bus1.trans_dist::WriteReq               3569                       # Transaction distribution
system.l2bus1.trans_dist::WriteResp              3569                       # Transaction distribution
system.l2bus1.trans_dist::WritebackDirty       378212                       # Transaction distribution
system.l2bus1.trans_dist::WritebackClean        61730                       # Transaction distribution
system.l2bus1.trans_dist::CleanEvict          1958668                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeReq            16262                       # Transaction distribution
system.l2bus1.trans_dist::SCUpgradeReq        3179814                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeResp         3196076                       # Transaction distribution
system.l2bus1.trans_dist::ReadExReq            288661                       # Transaction distribution
system.l2bus1.trans_dist::ReadExResp           288661                       # Transaction distribution
system.l2bus1.trans_dist::ReadCleanReq         368258                       # Transaction distribution
system.l2bus1.trans_dist::ReadSharedReq       6715951                       # Transaction distribution
system.l2bus1.pkt_count_system.cpu08.icache.mem_side::system.l2cache1.cpu_side       258204                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu08.dcache.mem_side::system.l2cache1.cpu_side      3341543                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu09.icache.mem_side::system.l2cache1.cpu_side         5416                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu09.dcache.mem_side::system.l2cache1.cpu_side        14523                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu10.icache.mem_side::system.l2cache1.cpu_side       226144                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu10.dcache.mem_side::system.l2cache1.cpu_side      3153561                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu11.icache.mem_side::system.l2cache1.cpu_side        18990                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu11.dcache.mem_side::system.l2cache1.cpu_side      3486483                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu12.icache.mem_side::system.l2cache1.cpu_side       229942                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu12.dcache.mem_side::system.l2cache1.cpu_side      3076786                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu13.icache.mem_side::system.l2cache1.cpu_side        21662                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu13.dcache.mem_side::system.l2cache1.cpu_side      3602483                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu14.icache.mem_side::system.l2cache1.cpu_side        18206                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu14.dcache.mem_side::system.l2cache1.cpu_side      3478484                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu15.icache.mem_side::system.l2cache1.cpu_side        19682                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu15.dcache.mem_side::system.l2cache1.cpu_side      2591539                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count::total               23543648                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu08.icache.mem_side::system.l2cache1.cpu_side      9365760                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu08.dcache.mem_side::system.l2cache1.cpu_side     85579000                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu09.icache.mem_side::system.l2cache1.cpu_side       212032                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu09.dcache.mem_side::system.l2cache1.cpu_side       398828                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu10.icache.mem_side::system.l2cache1.cpu_side      7510656                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu10.dcache.mem_side::system.l2cache1.cpu_side     84335184                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu11.icache.mem_side::system.l2cache1.cpu_side       650048                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu11.dcache.mem_side::system.l2cache1.cpu_side     57044264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu12.icache.mem_side::system.l2cache1.cpu_side      7732608                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu12.dcache.mem_side::system.l2cache1.cpu_side     83802456                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu13.icache.mem_side::system.l2cache1.cpu_side       755840                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu13.dcache.mem_side::system.l2cache1.cpu_side     61943800                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu14.icache.mem_side::system.l2cache1.cpu_side       609280                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu14.dcache.mem_side::system.l2cache1.cpu_side     56807376                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu15.icache.mem_side::system.l2cache1.cpu_side       683008                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu15.dcache.mem_side::system.l2cache1.cpu_side     42618296                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size::total               500048436                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.snoops                         12359041                       # Total snoops (count)
system.l2bus1.snoop_fanout::samples          23213846                       # Request fanout histogram
system.l2bus1.snoop_fanout::mean             0.582232                       # Request fanout histogram
system.l2bus1.snoop_fanout::stdev            0.949304                       # Request fanout histogram
system.l2bus1.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus1.snoop_fanout::0                13028284     56.12%     56.12% # Request fanout histogram
system.l2bus1.snoop_fanout::1                 8687964     37.43%     93.55% # Request fanout histogram
system.l2bus1.snoop_fanout::2                  897271      3.87%     97.41% # Request fanout histogram
system.l2bus1.snoop_fanout::3                   99016      0.43%     97.84% # Request fanout histogram
system.l2bus1.snoop_fanout::4                  129196      0.56%     98.40% # Request fanout histogram
system.l2bus1.snoop_fanout::5                  131979      0.57%     98.97% # Request fanout histogram
system.l2bus1.snoop_fanout::6                  153902      0.66%     99.63% # Request fanout histogram
system.l2bus1.snoop_fanout::7                   53672      0.23%     99.86% # Request fanout histogram
system.l2bus1.snoop_fanout::8                   32562      0.14%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::9                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::10                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::11                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::12                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::13                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::14                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::15                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::16                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus1.snoop_fanout::max_value               8                       # Request fanout histogram
system.l2bus1.snoop_fanout::total            23213846                       # Request fanout histogram
system.l2cache0.tags.replacements             1231932                       # number of replacements
system.l2cache0.tags.tagsinuse            4023.156207                       # Cycle average of tags in use
system.l2cache0.tags.total_refs               7848603                       # Total number of references to valid blocks.
system.l2cache0.tags.sampled_refs             1231932                       # Sample count of references to valid blocks.
system.l2cache0.tags.avg_refs                6.370971                       # Average number of references to valid blocks.
system.l2cache0.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache0.tags.occ_blocks::writebacks   869.021965                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu04.data     0.011925                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu06.inst     0.025927                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus00.inst    13.596782                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus00.data    16.747642                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus01.inst    65.220811                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus01.data   498.624266                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus02.inst   292.376641                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus02.data  1559.617715                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus03.inst    60.738580                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus03.data   570.885781                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus04.inst     2.988367                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus04.data    12.346191                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus05.inst    20.222884                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus05.data    15.034082                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus06.inst     1.374804                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus06.data     1.286546                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus07.inst     9.138170                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus07.data    13.897129                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_percent::writebacks     0.212164                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu04.data     0.000003                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu06.inst     0.000006                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus00.inst     0.003320                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus00.data     0.004089                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus01.inst     0.015923                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus01.data     0.121734                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus02.inst     0.071381                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus02.data     0.380766                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus03.inst     0.014829                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus03.data     0.139376                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus04.inst     0.000730                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus04.data     0.003014                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus05.inst     0.004937                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus05.data     0.003670                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus06.inst     0.000336                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus06.data     0.000314                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus07.inst     0.002231                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus07.data     0.003393                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::total      0.982216                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_task_id_blocks::1024         4049                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::0          801                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::1         3206                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::2           40                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l2cache0.tags.occ_task_id_percent::1024     0.988525                       # Percentage of cache occupancy per task id
system.l2cache0.tags.tag_accesses            97405388                       # Number of tag accesses
system.l2cache0.tags.data_accesses           97405388                       # Number of data accesses
system.l2cache0.WritebackDirty_hits::writebacks       851401                       # number of WritebackDirty hits
system.l2cache0.WritebackDirty_hits::total       851401                       # number of WritebackDirty hits
system.l2cache0.WritebackClean_hits::writebacks       425286                       # number of WritebackClean hits
system.l2cache0.WritebackClean_hits::total       425286                       # number of WritebackClean hits
system.l2cache0.UpgradeReq_hits::switch_cpus00.data           50                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus01.data           18                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus02.data           34                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus03.data           82                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus04.data           17                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus05.data           33                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus07.data            3                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::total            237                       # number of UpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus00.data           17                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus01.data            7                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus02.data           19                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus03.data            8                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus04.data            2                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus05.data            7                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus06.data            1                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus07.data            1                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::total           62                       # number of SCUpgradeReq hits
system.l2cache0.ReadExReq_hits::switch_cpus00.data         1371                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus01.data        60839                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus02.data        64644                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus03.data        65637                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus04.data         1131                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus05.data         1195                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus07.data          963                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::total          195780                       # number of ReadExReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus00.inst         9420                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus01.inst       104570                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus02.inst       363151                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus03.inst       120446                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus04.inst         7810                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus05.inst         8503                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus06.inst          426                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus07.inst         6244                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::total       620570                       # number of ReadCleanReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus00.data        12521                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus01.data      1068472                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus02.data       259669                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus03.data      1081440                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus04.data        11763                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus05.data        11493                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus06.data          622                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus07.data         9106                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::total      2455086                       # number of ReadSharedReq hits
system.l2cache0.demand_hits::switch_cpus00.inst         9420                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus00.data        13892                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus01.inst       104570                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus01.data      1129311                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus02.inst       363151                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus02.data       324313                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus03.inst       120446                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus03.data      1147077                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus04.inst         7810                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus04.data        12894                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus05.inst         8503                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus05.data        12688                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus06.inst          426                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus06.data          622                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus07.inst         6244                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus07.data        10069                       # number of demand (read+write) hits
system.l2cache0.demand_hits::total            3271436                       # number of demand (read+write) hits
system.l2cache0.overall_hits::switch_cpus00.inst         9420                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus00.data        13892                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus01.inst       104570                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus01.data      1129311                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus02.inst       363151                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus02.data       324313                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus03.inst       120446                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus03.data      1147077                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus04.inst         7810                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus04.data        12894                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus05.inst         8503                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus05.data        12688                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus06.inst          426                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus06.data          622                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus07.inst         6244                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus07.data        10069                       # number of overall hits
system.l2cache0.overall_hits::total           3271436                       # number of overall hits
system.l2cache0.UpgradeReq_misses::switch_cpus00.data         1926                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus01.data         2012                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus02.data         1084                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus03.data         3414                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus04.data         1065                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus05.data         1404                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus06.data          306                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus07.data         1183                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::total        12394                       # number of UpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus00.data       544583                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus01.data          586                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus02.data         1588                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus03.data          608                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus04.data       324726                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus05.data       688484                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus06.data          194                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus07.data       363929                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::total      1924698                       # number of SCUpgradeReq misses
system.l2cache0.ReadExReq_misses::switch_cpus00.data         5830                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus01.data        12706                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus02.data       381128                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus03.data        21674                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus04.data         5748                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus05.data         5738                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus06.data           65                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus07.data         5423                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::total        438312                       # number of ReadExReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus00.inst         2098                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus01.inst         8129                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus02.inst       122195                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus03.inst        11560                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus04.inst          628                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus05.inst         1851                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus06.inst           59                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus07.inst         1824                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::total       148344                       # number of ReadCleanReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus00.data       554855                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus01.data        74055                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus02.data       425084                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus03.data        85568                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus04.data       333628                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus05.data       698773                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus06.data          132                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus07.data       374369                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::total      2546464                       # number of ReadSharedReq misses
system.l2cache0.demand_misses::switch_cpus00.inst         2098                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus00.data       560685                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus01.inst         8129                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus01.data        86761                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus02.inst       122195                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus02.data       806212                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus03.inst        11560                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus03.data       107242                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus04.inst          628                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus04.data       339376                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus05.inst         1851                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus05.data       704511                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus06.inst           59                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus06.data          197                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus07.inst         1824                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus07.data       379792                       # number of demand (read+write) misses
system.l2cache0.demand_misses::total          3133120                       # number of demand (read+write) misses
system.l2cache0.overall_misses::switch_cpus00.inst         2098                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus00.data       560685                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus01.inst         8129                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus01.data        86761                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus02.inst       122195                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus02.data       806212                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus03.inst        11560                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus03.data       107242                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus04.inst          628                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus04.data       339376                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus05.inst         1851                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus05.data       704511                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus06.inst           59                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus06.data          197                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus07.inst         1824                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus07.data       379792                       # number of overall misses
system.l2cache0.overall_misses::total         3133120                       # number of overall misses
system.l2cache0.WritebackDirty_accesses::writebacks       851401                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackDirty_accesses::total       851401                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::writebacks       425286                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::total       425286                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus00.data         1976                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus01.data         2030                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus02.data         1118                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus03.data         3496                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus04.data         1082                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus05.data         1437                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus06.data          306                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus07.data         1186                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::total        12631                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus00.data       544600                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus01.data          593                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus02.data         1607                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus03.data          616                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus04.data       324728                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus05.data       688491                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus06.data          195                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus07.data       363930                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::total      1924760                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus00.data         7201                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus01.data        73545                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus02.data       445772                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus03.data        87311                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus04.data         6879                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus05.data         6933                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus06.data           65                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus07.data         6386                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::total       634092                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus00.inst        11518                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus01.inst       112699                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus02.inst       485346                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus03.inst       132006                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus04.inst         8438                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus05.inst        10354                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus06.inst          485                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus07.inst         8068                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::total       768914                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus00.data       567376                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus01.data      1142527                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus02.data       684753                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus03.data      1167008                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus04.data       345391                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus05.data       710266                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus06.data          754                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus07.data       383475                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::total      5001550                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.demand_accesses::switch_cpus00.inst        11518                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus00.data       574577                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus01.inst       112699                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus01.data      1216072                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus02.inst       485346                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus02.data      1130525                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus03.inst       132006                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus03.data      1254319                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus04.inst         8438                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus04.data       352270                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus05.inst        10354                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus05.data       717199                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus06.inst          485                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus06.data          819                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus07.inst         8068                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus07.data       389861                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::total        6404556                       # number of demand (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus00.inst        11518                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus00.data       574577                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus01.inst       112699                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus01.data      1216072                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus02.inst       485346                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus02.data      1130525                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus03.inst       132006                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus03.data      1254319                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus04.inst         8438                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus04.data       352270                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus05.inst        10354                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus05.data       717199                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus06.inst          485                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus06.data          819                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus07.inst         8068                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus07.data       389861                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::total       6404556                       # number of overall (read+write) accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus00.data     0.974696                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus01.data     0.991133                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus02.data     0.969589                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus03.data     0.976545                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus04.data     0.984288                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus05.data     0.977035                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus07.data     0.997470                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::total     0.981237                       # miss rate for UpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus00.data     0.999969                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus01.data     0.988196                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus02.data     0.988177                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus03.data     0.987013                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus04.data     0.999994                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus05.data     0.999990                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus06.data     0.994872                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus07.data     0.999997                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::total     0.999968                       # miss rate for SCUpgradeReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus00.data     0.809610                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus01.data     0.172765                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus02.data     0.854984                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus03.data     0.248239                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus04.data     0.835587                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus05.data     0.827636                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus06.data            1                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus07.data     0.849201                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::total     0.691244                       # miss rate for ReadExReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus00.inst     0.182150                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus01.inst     0.072130                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus02.inst     0.251769                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus03.inst     0.087572                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus04.inst     0.074425                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus05.inst     0.178771                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus06.inst     0.121649                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus07.inst     0.226078                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::total     0.192927                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus00.data     0.977932                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus01.data     0.064817                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus02.data     0.620784                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus03.data     0.073323                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus04.data     0.965943                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus05.data     0.983819                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus06.data     0.175066                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus07.data     0.976254                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::total     0.509135                       # miss rate for ReadSharedReq accesses
system.l2cache0.demand_miss_rate::switch_cpus00.inst     0.182150                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus00.data     0.975822                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus01.inst     0.072130                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus01.data     0.071345                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus02.inst     0.251769                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus02.data     0.713131                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus03.inst     0.087572                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus03.data     0.085498                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus04.inst     0.074425                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus04.data     0.963397                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus05.inst     0.178771                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus05.data     0.982309                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus06.inst     0.121649                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus06.data     0.240537                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus07.inst     0.226078                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus07.data     0.974173                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::total      0.489202                       # miss rate for demand accesses
system.l2cache0.overall_miss_rate::switch_cpus00.inst     0.182150                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus00.data     0.975822                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus01.inst     0.072130                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus01.data     0.071345                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus02.inst     0.251769                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus02.data     0.713131                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus03.inst     0.087572                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus03.data     0.085498                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus04.inst     0.074425                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus04.data     0.963397                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus05.inst     0.178771                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus05.data     0.982309                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus06.inst     0.121649                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus06.data     0.240537                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus07.inst     0.226078                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus07.data     0.974173                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::total     0.489202                       # miss rate for overall accesses
system.l2cache0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache0.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache0.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache0.fast_writes                         0                       # number of fast writes performed
system.l2cache0.cache_copies                        0                       # number of cache copies performed
system.l2cache0.writebacks::writebacks         481146                       # number of writebacks
system.l2cache0.writebacks::total              481146                       # number of writebacks
system.l2cache0.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache1.tags.replacements              347611                       # number of replacements
system.l2cache1.tags.tagsinuse            3776.557473                       # Cycle average of tags in use
system.l2cache1.tags.total_refs               6824718                       # Total number of references to valid blocks.
system.l2cache1.tags.sampled_refs              347611                       # Sample count of references to valid blocks.
system.l2cache1.tags.avg_refs               19.633205                       # Average number of references to valid blocks.
system.l2cache1.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache1.tags.occ_blocks::writebacks  1197.975284                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu08.inst     0.117416                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu08.data     0.347336                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu09.inst     0.235249                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu09.data     0.000980                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus08.inst   231.480723                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus08.data   428.225926                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus09.inst    88.721748                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus09.data    82.049877                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus10.inst    28.539845                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus10.data   536.383403                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus11.inst     9.122978                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus11.data    96.262631                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus12.inst    71.879723                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus12.data   452.615398                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus13.inst    51.739535                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus13.data    99.369474                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus14.inst    38.933281                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus14.data   163.721902                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus15.inst    27.369906                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus15.data   171.464858                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_percent::writebacks     0.292474                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu08.inst     0.000029                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu08.data     0.000085                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu09.inst     0.000057                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu09.data     0.000000                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus08.inst     0.056514                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus08.data     0.104547                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus09.inst     0.021661                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus09.data     0.020032                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus10.inst     0.006968                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus10.data     0.130953                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus11.inst     0.002227                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus11.data     0.023502                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus12.inst     0.017549                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus12.data     0.110502                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus13.inst     0.012632                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus13.data     0.024260                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus14.inst     0.009505                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus14.data     0.039971                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus15.inst     0.006682                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus15.data     0.041862                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::total      0.922011                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_task_id_blocks::1024         3932                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::3           38                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::4         3891                       # Occupied blocks per task id
system.l2cache1.tags.occ_task_id_percent::1024     0.959961                       # Percentage of cache occupancy per task id
system.l2cache1.tags.tag_accesses            85849449                       # Number of tag accesses
system.l2cache1.tags.data_accesses           85849449                       # Number of data accesses
system.l2cache1.WritebackDirty_hits::writebacks       378212                       # number of WritebackDirty hits
system.l2cache1.WritebackDirty_hits::total       378212                       # number of WritebackDirty hits
system.l2cache1.WritebackClean_hits::writebacks        61730                       # number of WritebackClean hits
system.l2cache1.WritebackClean_hits::total        61730                       # number of WritebackClean hits
system.l2cache1.UpgradeReq_hits::switch_cpus08.data           24                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus09.data            2                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus10.data           14                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus11.data           16                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus12.data          141                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus13.data           14                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus14.data           11                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus15.data           19                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::total            241                       # number of UpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus08.data            8                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus10.data            3                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus11.data            6                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus12.data            5                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus14.data            4                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus15.data            7                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::total           33                       # number of SCUpgradeReq hits
system.l2cache1.ReadExReq_hits::switch_cpus08.data        64071                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus09.data           72                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus10.data        59170                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus11.data         2190                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus12.data        54987                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus13.data         2100                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus14.data         1438                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus15.data         2339                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::total          186367                       # number of ReadExReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus08.inst       108115                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus09.inst         1246                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus10.inst       105581                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus11.inst         8279                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus12.inst        93142                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus13.inst         7837                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus14.inst         7005                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus15.inst         8309                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::total       339514                       # number of ReadCleanReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus08.data      1086415                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus09.data         2384                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus10.data      1071497                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus11.data        15583                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus12.data      1045678                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus13.data        13771                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus14.data        12645                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus15.data        13539                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::total      3261512                       # number of ReadSharedReq hits
system.l2cache1.demand_hits::switch_cpus08.inst       108115                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus08.data      1150486                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus09.inst         1246                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus09.data         2456                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus10.inst       105581                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus10.data      1130667                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus11.inst         8279                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus11.data        17773                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus12.inst        93142                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus12.data      1100665                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus13.inst         7837                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus13.data        15871                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus14.inst         7005                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus14.data        14083                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus15.inst         8309                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus15.data        15878                       # number of demand (read+write) hits
system.l2cache1.demand_hits::total            3787393                       # number of demand (read+write) hits
system.l2cache1.overall_hits::switch_cpus08.inst       108115                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus08.data      1150486                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus09.inst         1246                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus09.data         2456                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus10.inst       105581                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus10.data      1130667                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus11.inst         8279                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus11.data        17773                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus12.inst        93142                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus12.data      1100665                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus13.inst         7837                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus13.data        15871                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus14.inst         7005                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus14.data        14083                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus15.inst         8309                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus15.data        15878                       # number of overall hits
system.l2cache1.overall_hits::total           3787393                       # number of overall hits
system.l2cache1.UpgradeReq_misses::switch_cpus08.data         2979                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus09.data          322                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus10.data         1174                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus11.data         1148                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus12.data         2049                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus13.data         1757                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus14.data         1212                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus15.data         1869                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::total        12510                       # number of UpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus08.data          761                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus09.data          387                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus10.data          671                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus11.data       459925                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus12.data          851                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus13.data       679938                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus14.data       586770                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus15.data       195657                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::total      1924960                       # number of SCUpgradeReq misses
system.l2cache1.ReadExReq_misses::switch_cpus08.data        10726                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus09.data          726                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus10.data        13022                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus11.data         5126                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus12.data        14990                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus13.data        43101                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus14.data         5192                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus15.data         4236                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::total         97119                       # number of ReadExReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus08.inst         3749                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus09.inst          857                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus10.inst         3209                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus11.inst          554                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus12.inst        15978                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus13.inst         2015                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus14.inst         1681                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus15.inst          701                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::total        28744                       # number of ReadCleanReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus08.data        53844                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus09.data         1276                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus10.data        64757                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus11.data       466686                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus12.data        86230                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus13.data       688220                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus14.data       594543                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus15.data       203122                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::total      2158678                       # number of ReadSharedReq misses
system.l2cache1.demand_misses::switch_cpus08.inst         3749                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus08.data        64570                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus09.inst          857                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus09.data         2002                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus10.inst         3209                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus10.data        77779                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus11.inst          554                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus11.data       471812                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus12.inst        15978                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus12.data       101220                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus13.inst         2015                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus13.data       731321                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus14.inst         1681                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus14.data       599735                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus15.inst          701                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus15.data       207358                       # number of demand (read+write) misses
system.l2cache1.demand_misses::total          2284541                       # number of demand (read+write) misses
system.l2cache1.overall_misses::switch_cpus08.inst         3749                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus08.data        64570                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus09.inst          857                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus09.data         2002                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus10.inst         3209                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus10.data        77779                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus11.inst          554                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus11.data       471812                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus12.inst        15978                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus12.data       101220                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus13.inst         2015                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus13.data       731321                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus14.inst         1681                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus14.data       599735                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus15.inst          701                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus15.data       207358                       # number of overall misses
system.l2cache1.overall_misses::total         2284541                       # number of overall misses
system.l2cache1.WritebackDirty_accesses::writebacks       378212                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackDirty_accesses::total       378212                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::writebacks        61730                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::total        61730                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus08.data         3003                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus09.data          324                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus10.data         1188                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus11.data         1164                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus12.data         2190                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus13.data         1771                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus14.data         1223                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus15.data         1888                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::total        12751                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus08.data          769                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus09.data          387                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus10.data          674                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus11.data       459931                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus12.data          856                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus13.data       679938                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus14.data       586774                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus15.data       195664                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::total      1924993                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus08.data        74797                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus09.data          798                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus10.data        72192                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus11.data         7316                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus12.data        69977                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus13.data        45201                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus14.data         6630                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus15.data         6575                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::total       283486                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus08.inst       111864                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus09.inst         2103                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus10.inst       108790                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus11.inst         8833                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus12.inst       109120                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus13.inst         9852                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus14.inst         8686                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus15.inst         9010                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::total       368258                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus08.data      1140259                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus09.data         3660                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus10.data      1136254                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus11.data       482269                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus12.data      1131908                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus13.data       701991                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus14.data       607188                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus15.data       216661                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::total      5420190                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.demand_accesses::switch_cpus08.inst       111864                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus08.data      1215056                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus09.inst         2103                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus09.data         4458                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus10.inst       108790                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus10.data      1208446                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus11.inst         8833                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus11.data       489585                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus12.inst       109120                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus12.data      1201885                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus13.inst         9852                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus13.data       747192                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus14.inst         8686                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus14.data       613818                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus15.inst         9010                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus15.data       223236                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::total        6071934                       # number of demand (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus08.inst       111864                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus08.data      1215056                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus09.inst         2103                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus09.data         4458                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus10.inst       108790                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus10.data      1208446                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus11.inst         8833                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus11.data       489585                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus12.inst       109120                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus12.data      1201885                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus13.inst         9852                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus13.data       747192                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus14.inst         8686                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus14.data       613818                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus15.inst         9010                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus15.data       223236                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::total       6071934                       # number of overall (read+write) accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus08.data     0.992008                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus09.data     0.993827                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus10.data     0.988215                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus11.data     0.986254                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus12.data     0.935616                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus13.data     0.992095                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus14.data     0.991006                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus15.data     0.989936                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::total     0.981100                       # miss rate for UpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus08.data     0.989597                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus10.data     0.995549                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus11.data     0.999987                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus12.data     0.994159                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus14.data     0.999993                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus15.data     0.999964                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::total     0.999983                       # miss rate for SCUpgradeReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus08.data     0.143401                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus09.data     0.909774                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus10.data     0.180380                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus11.data     0.700656                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus12.data     0.214213                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus13.data     0.953541                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus14.data     0.783107                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus15.data     0.644259                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::total     0.342588                       # miss rate for ReadExReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus08.inst     0.033514                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus09.inst     0.407513                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus10.inst     0.029497                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus11.inst     0.062719                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus12.inst     0.146426                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus13.inst     0.204527                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus14.inst     0.193530                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus15.inst     0.077802                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::total     0.078054                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus08.data     0.047221                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus09.data     0.348634                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus10.data     0.056992                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus11.data     0.967688                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus12.data     0.076181                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus13.data     0.980383                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus14.data     0.979174                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus15.data     0.937511                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::total     0.398266                       # miss rate for ReadSharedReq accesses
system.l2cache1.demand_miss_rate::switch_cpus08.inst     0.033514                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus08.data     0.053142                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus09.inst     0.407513                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus09.data     0.449080                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus10.inst     0.029497                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus10.data     0.064363                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus11.inst     0.062719                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus11.data     0.963698                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus12.inst     0.146426                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus12.data     0.084218                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus13.inst     0.204527                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus13.data     0.978759                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus14.inst     0.193530                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus14.data     0.977057                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus15.inst     0.077802                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus15.data     0.928873                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::total      0.376246                       # miss rate for demand accesses
system.l2cache1.overall_miss_rate::switch_cpus08.inst     0.033514                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus08.data     0.053142                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus09.inst     0.407513                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus09.data     0.449080                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus10.inst     0.029497                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus10.data     0.064363                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus11.inst     0.062719                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus11.data     0.963698                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus12.inst     0.146426                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus12.data     0.084218                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus13.inst     0.204527                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus13.data     0.978759                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus14.inst     0.193530                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus14.data     0.977057                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus15.inst     0.077802                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus15.data     0.928873                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::total     0.376246                       # miss rate for overall accesses
system.l2cache1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache1.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache1.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache1.fast_writes                         0                       # number of fast writes performed
system.l2cache1.cache_copies                        0                       # number of cache copies performed
system.l2cache1.writebacks::writebacks          92845                       # number of writebacks
system.l2cache1.writebacks::total               92845                       # number of writebacks
system.l2cache1.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.membus0.trans_dist::ReadReq               4903                       # Transaction distribution
system.membus0.trans_dist::ReadResp           2743309                       # Transaction distribution
system.membus0.trans_dist::WriteReq             15693                       # Transaction distribution
system.membus0.trans_dist::WriteResp            15693                       # Transaction distribution
system.membus0.trans_dist::WritebackDirty       673431                       # Transaction distribution
system.membus0.trans_dist::CleanEvict          611506                       # Transaction distribution
system.membus0.trans_dist::UpgradeReq           26588                       # Transaction distribution
system.membus0.trans_dist::SCUpgradeReq       3409307                       # Transaction distribution
system.membus0.trans_dist::UpgradeResp        1948918                       # Transaction distribution
system.membus0.trans_dist::ReadExReq           440552                       # Transaction distribution
system.membus0.trans_dist::ReadExResp          436069                       # Transaction distribution
system.membus0.trans_dist::ReadSharedReq      2738406                       # Transaction distribution
system.membus0.trans_dist::InvalidateReq       189696                       # Transaction distribution
system.membus0.trans_dist::InvalidateResp       189696                       # Transaction distribution
system.membus0.pkt_count_system.l2cache0.mem_side::system.mem_ctrls0.port       488983                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side     12225151                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.bridge.slave        34046                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::total     12748180                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port       118302                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.bridge.slave         7146                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::total       125448                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::system.mem_ctrls0.port         4240                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::system.numa_caches_downward0.cpu_side       565899                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::total       570139                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count::total              13443767                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.mem_ctrls0.port     12958016                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side    218128448                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.bridge.slave        67461                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::total    231153925                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port      3005376                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.bridge.slave        28468                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::total      3033844                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::system.mem_ctrls0.port        91136                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::system.numa_caches_downward0.cpu_side     12083008                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::total     12174144                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size::total              246361913                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.snoops                        12056042                       # Total snoops (count)
system.membus0.snoop_fanout::samples         16345080                       # Request fanout histogram
system.membus0.snoop_fanout::mean            2.501455                       # Request fanout histogram
system.membus0.snoop_fanout::stdev           0.499998                       # Request fanout histogram
system.membus0.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::2                8148765     49.85%     49.85% # Request fanout histogram
system.membus0.snoop_fanout::3                8196315     50.15%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::min_value              2                       # Request fanout histogram
system.membus0.snoop_fanout::max_value              3                       # Request fanout histogram
system.membus0.snoop_fanout::total           16345080                       # Request fanout histogram
system.membus1.trans_dist::ReadReq                  4                       # Transaction distribution
system.membus1.trans_dist::ReadResp           4701825                       # Transaction distribution
system.membus1.trans_dist::WriteReq              3569                       # Transaction distribution
system.membus1.trans_dist::WriteResp             3569                       # Transaction distribution
system.membus1.trans_dist::WritebackDirty       742996                       # Transaction distribution
system.membus1.trans_dist::CleanEvict          541961                       # Transaction distribution
system.membus1.trans_dist::UpgradeReq           30837                       # Transaction distribution
system.membus1.trans_dist::SCUpgradeReq       6577470                       # Transaction distribution
system.membus1.trans_dist::UpgradeResp        3870311                       # Transaction distribution
system.membus1.trans_dist::ReadExReq           717637                       # Transaction distribution
system.membus1.trans_dist::ReadExResp          709423                       # Transaction distribution
system.membus1.trans_dist::ReadSharedReq      4701821                       # Transaction distribution
system.membus1.pkt_count_system.l2cache1.mem_side::system.mem_ctrls1.port      9768925                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side       140155                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::total      9909080                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port     12692343                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::total     12692343                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count::total              22601423                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.mem_ctrls1.port    148899072                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side      3182772                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::total    152081844                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port    241817984                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::total    241817984                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size::total              393899828                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.snoops                          436448                       # Total snoops (count)
system.membus1.snoop_fanout::samples         13939823                       # Request fanout histogram
system.membus1.snoop_fanout::mean            1.030249                       # Request fanout histogram
system.membus1.snoop_fanout::stdev           0.171271                       # Request fanout histogram
system.membus1.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::1               13518160     96.98%     96.98% # Request fanout histogram
system.membus1.snoop_fanout::2                 421663      3.02%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus1.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus1.snoop_fanout::total           13939823                       # Request fanout histogram
system.numa_caches_downward0.tags.replacements      1241117                       # number of replacements
system.numa_caches_downward0.tags.tagsinuse    15.217728                       # Cycle average of tags in use
system.numa_caches_downward0.tags.total_refs      1925095                       # Total number of references to valid blocks.
system.numa_caches_downward0.tags.sampled_refs      1241117                       # Sample count of references to valid blocks.
system.numa_caches_downward0.tags.avg_refs     1.551099                       # Average number of references to valid blocks.
system.numa_caches_downward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward0.tags.occ_blocks::writebacks     5.846261                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus00.inst     0.024825                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus00.data     0.049713                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus01.inst     0.087755                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus01.data     2.152942                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus02.inst     0.167765                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus02.data     4.131338                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus03.inst     0.320263                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus03.data     2.213796                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus04.inst     0.000125                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus04.data     0.134820                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus05.inst     0.000663                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus05.data     0.047690                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus06.data     0.000419                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus07.inst     0.000507                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus07.data     0.038842                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::tsunami.ide     0.000006                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_percent::writebacks     0.365391                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus00.inst     0.001552                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus00.data     0.003107                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus01.inst     0.005485                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus01.data     0.134559                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus02.inst     0.010485                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus02.data     0.258209                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus03.inst     0.020016                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus03.data     0.138362                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus04.inst     0.000008                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus04.data     0.008426                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus05.inst     0.000041                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus05.data     0.002981                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus06.data     0.000026                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus07.inst     0.000032                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus07.data     0.002428                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::tsunami.ide     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::total     0.951108                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.tag_accesses     53551031                       # Number of tag accesses
system.numa_caches_downward0.tags.data_accesses     53551031                       # Number of data accesses
system.numa_caches_downward0.WritebackDirty_hits::writebacks       653360                       # number of WritebackDirty hits
system.numa_caches_downward0.WritebackDirty_hits::total       653360                       # number of WritebackDirty hits
system.numa_caches_downward0.SCUpgradeReq_hits::switch_cpus00.data            1                       # number of SCUpgradeReq hits
system.numa_caches_downward0.SCUpgradeReq_hits::total            1                       # number of SCUpgradeReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus00.data            3                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus01.data         1297                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus02.data          135                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus03.data          248                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus04.data            3                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus05.data            7                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus07.data            4                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::total         1697                       # number of ReadExReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus00.data           10                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus01.data           52                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus02.data          327                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus03.data           28                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus04.data            4                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus05.data           12                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus07.data            1                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::total          434                       # number of ReadSharedReq hits
system.numa_caches_downward0.demand_hits::switch_cpus00.data           13                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus01.data         1349                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus02.data          462                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus03.data          276                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus04.data            7                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus05.data           19                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus07.data            5                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::total         2131                       # number of demand (read+write) hits
system.numa_caches_downward0.overall_hits::switch_cpus00.data           13                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus01.data         1349                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus02.data          462                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus03.data          276                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus04.data            7                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus05.data           19                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus07.data            5                       # number of overall hits
system.numa_caches_downward0.overall_hits::total         2131                       # number of overall hits
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus00.data          612                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus01.data         3666                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus02.data          710                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus03.data         3430                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus04.data          542                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus05.data          612                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus06.data          119                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus07.data          535                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::total        10226                       # number of UpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus00.data       543987                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus01.data          273                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus02.data          225                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus03.data          264                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus04.data       324447                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus05.data       688160                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus06.data           60                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus07.data       363612                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::total      1921028                       # number of SCUpgradeReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus00.data         5355                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus01.data         8769                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus02.data       377904                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus03.data        18109                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus04.data         5465                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus05.data         5536                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus06.data           63                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus07.data         5208                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::total       426409                       # number of ReadExReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus00.inst          281                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus00.data       552509                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus01.inst         1910                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus01.data        67971                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus02.inst        17798                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus02.data       391792                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus03.inst         2475                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus03.data        77502                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus04.inst           90                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus04.data       332276                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus05.inst          583                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus05.data       697095                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus06.data           61                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus07.inst          312                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus07.data       371971                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::tsunami.ide            1                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::total      2514627                       # number of ReadSharedReq misses
system.numa_caches_downward0.InvalidateReq_misses::tsunami.ide       188288                       # number of InvalidateReq misses
system.numa_caches_downward0.InvalidateReq_misses::total       188288                       # number of InvalidateReq misses
system.numa_caches_downward0.demand_misses::switch_cpus00.inst          281                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus00.data       557864                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus01.inst         1910                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus01.data        76740                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus02.inst        17798                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus02.data       769696                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus03.inst         2475                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus03.data        95611                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus04.inst           90                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus04.data       337741                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus05.inst          583                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus05.data       702631                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus06.data          124                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus07.inst          312                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus07.data       377179                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::tsunami.ide            1                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::total      2941036                       # number of demand (read+write) misses
system.numa_caches_downward0.overall_misses::switch_cpus00.inst          281                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus00.data       557864                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus01.inst         1910                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus01.data        76740                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus02.inst        17798                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus02.data       769696                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus03.inst         2475                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus03.data        95611                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus04.inst           90                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus04.data       337741                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus05.inst          583                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus05.data       702631                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus06.data          124                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus07.inst          312                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus07.data       377179                       # number of overall misses
system.numa_caches_downward0.overall_misses::tsunami.ide            1                       # number of overall misses
system.numa_caches_downward0.overall_misses::total      2941036                       # number of overall misses
system.numa_caches_downward0.WritebackDirty_accesses::writebacks       653360                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.WritebackDirty_accesses::total       653360                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus00.data          612                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus01.data         3666                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus02.data          710                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus03.data         3430                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus04.data          542                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus05.data          612                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus06.data          119                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus07.data          535                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::total        10226                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus00.data       543988                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus01.data          273                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus02.data          225                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus03.data          264                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus04.data       324447                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus05.data       688160                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus06.data           60                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus07.data       363612                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::total      1921029                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus00.data         5358                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus01.data        10066                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus02.data       378039                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus03.data        18357                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus04.data         5468                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus05.data         5543                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus06.data           63                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus07.data         5212                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::total       428106                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus00.inst          281                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus00.data       552519                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus01.inst         1910                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus01.data        68023                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus02.inst        17798                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus02.data       392119                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus03.inst         2475                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus03.data        77530                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus04.inst           90                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus04.data       332280                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus05.inst          583                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus05.data       697107                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus06.data           61                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus07.inst          312                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus07.data       371972                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::tsunami.ide            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::total      2515061                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.InvalidateReq_accesses::tsunami.ide       188288                       # number of InvalidateReq accesses(hits+misses)
system.numa_caches_downward0.InvalidateReq_accesses::total       188288                       # number of InvalidateReq accesses(hits+misses)
system.numa_caches_downward0.demand_accesses::switch_cpus00.inst          281                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus00.data       557877                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus01.inst         1910                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus01.data        78089                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus02.inst        17798                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus02.data       770158                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus03.inst         2475                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus03.data        95887                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus04.inst           90                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus04.data       337748                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus05.inst          583                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus05.data       702650                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus06.data          124                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus07.inst          312                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus07.data       377184                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::tsunami.ide            1                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::total      2943167                       # number of demand (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus00.inst          281                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus00.data       557877                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus01.inst         1910                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus01.data        78089                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus02.inst        17798                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus02.data       770158                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus03.inst         2475                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus03.data        95887                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus04.inst           90                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus04.data       337748                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus05.inst          583                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus05.data       702650                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus06.data          124                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus07.inst          312                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus07.data       377184                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::tsunami.ide            1                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::total      2943167                       # number of overall (read+write) accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus01.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus02.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus03.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus00.data     0.999998                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus01.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus02.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus03.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::total     0.999999                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus00.data     0.999440                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus01.data     0.871150                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus02.data     0.999643                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus03.data     0.986490                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus04.data     0.999451                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus05.data     0.998737                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus06.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus07.data     0.999233                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::total     0.996036                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus00.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus00.data     0.999982                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus01.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus01.data     0.999236                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus02.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus02.data     0.999166                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus03.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus03.data     0.999639                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus04.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus04.data     0.999988                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus05.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus05.data     0.999983                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus06.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus07.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus07.data     0.999997                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::tsunami.ide            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::total     0.999827                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.InvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for InvalidateReq accesses
system.numa_caches_downward0.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus00.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus00.data     0.999977                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus01.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus01.data     0.982725                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus02.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus02.data     0.999400                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus03.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus03.data     0.997122                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus04.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus04.data     0.999979                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus05.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus05.data     0.999973                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus06.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus07.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus07.data     0.999987                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::total     0.999276                       # miss rate for demand accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus00.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus00.data     0.999977                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus01.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus01.data     0.982725                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus02.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus02.data     0.999400                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus03.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus03.data     0.997122                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus04.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus04.data     0.999979                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus05.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus05.data     0.999973                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus06.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus07.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus07.data     0.999987                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::total     0.999276                       # miss rate for overall accesses
system.numa_caches_downward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward0.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward0.writebacks::writebacks       651197                       # number of writebacks
system.numa_caches_downward0.writebacks::total       651197                       # number of writebacks
system.numa_caches_downward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward1.tags.replacements        39980                       # number of replacements
system.numa_caches_downward1.tags.tagsinuse    13.122062                       # Cycle average of tags in use
system.numa_caches_downward1.tags.total_refs         6576                       # Total number of references to valid blocks.
system.numa_caches_downward1.tags.sampled_refs        39980                       # Sample count of references to valid blocks.
system.numa_caches_downward1.tags.avg_refs     0.164482                       # Average number of references to valid blocks.
system.numa_caches_downward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward1.tags.occ_blocks::writebacks     0.799488                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus08.inst     0.920153                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus08.data     0.672763                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus09.inst     0.033529                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus09.data     0.004045                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus10.inst     0.178484                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus10.data     0.857116                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus11.inst     0.031818                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus11.data     0.148848                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus12.inst     2.294950                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus12.data     1.392225                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus13.inst     0.262696                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus13.data     0.661229                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus14.inst     0.147867                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus14.data     0.294315                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus15.inst     1.826337                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus15.data     2.596197                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_percent::writebacks     0.049968                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus08.inst     0.057510                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus08.data     0.042048                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus09.inst     0.002096                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus09.data     0.000253                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus10.inst     0.011155                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus10.data     0.053570                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus11.inst     0.001989                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus11.data     0.009303                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus12.inst     0.143434                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus12.data     0.087014                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus13.inst     0.016418                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus13.data     0.041327                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus14.inst     0.009242                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus14.data     0.018395                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus15.inst     0.114146                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus15.data     0.162262                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::total     0.820129                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_task_id_blocks::1024           13                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.numa_caches_downward1.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.numa_caches_downward1.tags.tag_accesses       646767                       # Number of tag accesses
system.numa_caches_downward1.tags.data_accesses       646767                       # Number of data accesses
system.numa_caches_downward1.WritebackDirty_hits::writebacks         2757                       # number of WritebackDirty hits
system.numa_caches_downward1.WritebackDirty_hits::total         2757                       # number of WritebackDirty hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus08.data            1                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus11.data            2                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus15.data           12                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::total           15                       # number of ReadExReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus08.inst            8                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus08.data          168                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus10.inst           23                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus10.data          323                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus11.inst            1                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus11.data           11                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus12.inst          671                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus12.data          513                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus13.data            9                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus14.data            6                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus15.data            9                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::total         1742                       # number of ReadSharedReq hits
system.numa_caches_downward1.demand_hits::switch_cpus08.inst            8                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus08.data          169                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus10.inst           23                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus10.data          323                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus11.inst            1                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus11.data           13                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus12.inst          671                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus12.data          513                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus13.data            9                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus14.data            6                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus15.data           21                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::total         1757                       # number of demand (read+write) hits
system.numa_caches_downward1.overall_hits::switch_cpus08.inst            8                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus08.data          169                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus10.inst           23                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus10.data          323                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus11.inst            1                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus11.data           13                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus12.inst          671                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus12.data          513                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus13.data            9                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus14.data            6                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus15.data           21                       # number of overall hits
system.numa_caches_downward1.overall_hits::total         1757                       # number of overall hits
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus08.data          732                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus09.data          194                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus10.data          518                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus11.data          672                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus12.data          584                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus13.data          781                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus14.data          629                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus15.data          788                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::total         4898                       # number of UpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus08.data          503                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus09.data          263                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus10.data          368                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus11.data          409                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus12.data          381                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus13.data          512                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus14.data          419                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus15.data          533                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::total         3388                       # number of SCUpgradeReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus08.data          239                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus09.data            7                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus10.data          106                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus11.data          144                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus12.data          222                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus13.data          228                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus14.data          195                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus15.data          161                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::total         1302                       # number of ReadExReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus08.inst         3115                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus08.data         5650                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus09.inst          844                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus09.data          595                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus10.inst         2472                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus10.data         4540                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus11.inst          462                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus11.data         1106                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus12.inst         8761                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus12.data         6673                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus13.inst         1565                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus13.data         2063                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus14.inst         1302                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus14.data         1940                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus15.inst          673                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus15.data         1709                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::total        43470                       # number of ReadSharedReq misses
system.numa_caches_downward1.demand_misses::switch_cpus08.inst         3115                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus08.data         5889                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus09.inst          844                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus09.data          602                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus10.inst         2472                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus10.data         4646                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus11.inst          462                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus11.data         1250                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus12.inst         8761                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus12.data         6895                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus13.inst         1565                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus13.data         2291                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus14.inst         1302                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus14.data         2135                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus15.inst          673                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus15.data         1870                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::total        44772                       # number of demand (read+write) misses
system.numa_caches_downward1.overall_misses::switch_cpus08.inst         3115                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus08.data         5889                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus09.inst          844                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus09.data          602                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus10.inst         2472                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus10.data         4646                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus11.inst          462                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus11.data         1250                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus12.inst         8761                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus12.data         6895                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus13.inst         1565                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus13.data         2291                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus14.inst         1302                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus14.data         2135                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus15.inst          673                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus15.data         1870                       # number of overall misses
system.numa_caches_downward1.overall_misses::total        44772                       # number of overall misses
system.numa_caches_downward1.WritebackDirty_accesses::writebacks         2757                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.WritebackDirty_accesses::total         2757                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus08.data          732                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus09.data          194                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus10.data          518                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus11.data          672                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus12.data          584                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus13.data          781                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus14.data          629                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus15.data          788                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::total         4898                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus08.data          503                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus09.data          263                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus10.data          368                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus11.data          409                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus12.data          381                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus13.data          512                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus14.data          419                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus15.data          533                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::total         3388                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus08.data          240                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus09.data            7                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus10.data          106                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus11.data          146                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus12.data          222                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus13.data          228                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus14.data          195                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus15.data          173                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::total         1317                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus08.inst         3123                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus08.data         5818                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus09.inst          844                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus09.data          595                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus10.inst         2495                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus10.data         4863                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus11.inst          463                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus11.data         1117                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus12.inst         9432                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus12.data         7186                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus13.inst         1565                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus13.data         2072                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus14.inst         1302                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus14.data         1946                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus15.inst          673                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus15.data         1718                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::total        45212                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.demand_accesses::switch_cpus08.inst         3123                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus08.data         6058                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus09.inst          844                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus09.data          602                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus10.inst         2495                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus10.data         4969                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus11.inst          463                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus11.data         1263                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus12.inst         9432                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus12.data         7408                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus13.inst         1565                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus13.data         2300                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus14.inst         1302                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus14.data         2141                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus15.inst          673                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus15.data         1891                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::total        46529                       # number of demand (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus08.inst         3123                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus08.data         6058                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus09.inst          844                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus09.data          602                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus10.inst         2495                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus10.data         4969                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus11.inst          463                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus11.data         1263                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus12.inst         9432                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus12.data         7408                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus13.inst         1565                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus13.data         2300                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus14.inst         1302                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus14.data         2141                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus15.inst          673                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus15.data         1891                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::total        46529                       # number of overall (read+write) accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus08.data     0.995833                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus09.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus10.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus11.data     0.986301                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus12.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus13.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus14.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus15.data     0.930636                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::total     0.988610                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus08.inst     0.997438                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus08.data     0.971124                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus09.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus09.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus10.inst     0.990782                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus10.data     0.933580                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus11.inst     0.997840                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus11.data     0.990152                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus12.inst     0.928859                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus12.data     0.928611                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus13.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus13.data     0.995656                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus14.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus14.data     0.996917                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus15.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus15.data     0.994761                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::total     0.961470                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus08.inst     0.997438                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus08.data     0.972103                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus09.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus09.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus10.inst     0.990782                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus10.data     0.934997                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus11.inst     0.997840                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus11.data     0.989707                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus12.inst     0.928859                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus12.data     0.930751                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus13.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus13.data     0.996087                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus14.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus14.data     0.997198                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus15.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus15.data     0.988895                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::total     0.962239                       # miss rate for demand accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus08.inst     0.997438                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus08.data     0.972103                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus09.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus09.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus10.inst     0.990782                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus10.data     0.934997                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus11.inst     0.997840                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus11.data     0.989707                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus12.inst     0.928859                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus12.data     0.930751                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus13.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus13.data     0.996087                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus14.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus14.data     0.997198                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus15.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus15.data     0.988895                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::total     0.962239                       # miss rate for overall accesses
system.numa_caches_downward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward1.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward1.writebacks::writebacks         2643                       # number of writebacks
system.numa_caches_downward1.writebacks::total         2643                       # number of writebacks
system.numa_caches_downward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward0.tags.replacements        39506                       # number of replacements
system.numa_caches_upward0.tags.tagsinuse    13.030573                       # Cycle average of tags in use
system.numa_caches_upward0.tags.total_refs         4094                       # Total number of references to valid blocks.
system.numa_caches_upward0.tags.sampled_refs        39506                       # Sample count of references to valid blocks.
system.numa_caches_upward0.tags.avg_refs     0.103630                       # Average number of references to valid blocks.
system.numa_caches_upward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward0.tags.occ_blocks::writebacks     0.642032                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus08.inst     0.936864                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus08.data     0.646145                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus09.inst     0.032814                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus09.data     0.004925                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus10.inst     0.184595                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus10.data     0.819759                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus11.inst     0.033279                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus11.data     0.150800                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus12.inst     2.351387                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus12.data     1.364851                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus13.inst     0.296343                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus13.data     0.586808                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus14.inst     0.162990                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus14.data     0.304770                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus15.inst     1.900983                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus15.data     2.611228                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_percent::writebacks     0.040127                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus08.inst     0.058554                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus08.data     0.040384                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus09.inst     0.002051                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus09.data     0.000308                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus10.inst     0.011537                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus10.data     0.051235                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus11.inst     0.002080                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus11.data     0.009425                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus12.inst     0.146962                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus12.data     0.085303                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus13.inst     0.018521                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus13.data     0.036676                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus14.inst     0.010187                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus14.data     0.019048                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus15.inst     0.118811                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus15.data     0.163202                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::total     0.814411                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_task_id_blocks::1024           13                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.numa_caches_upward0.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.numa_caches_upward0.tags.tag_accesses       622987                       # Number of tag accesses
system.numa_caches_upward0.tags.data_accesses       622987                       # Number of data accesses
system.numa_caches_upward0.WritebackDirty_hits::writebacks         2643                       # number of WritebackDirty hits
system.numa_caches_upward0.WritebackDirty_hits::total         2643                       # number of WritebackDirty hits
system.numa_caches_upward0.ReadExReq_hits::switch_cpus15.data            5                       # number of ReadExReq hits
system.numa_caches_upward0.ReadExReq_hits::total            5                       # number of ReadExReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus08.inst            2                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus08.data           39                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus10.inst            8                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus10.data           51                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus11.data            8                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus12.inst          191                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus12.data           77                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus13.data           13                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus14.data            5                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus15.data            3                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::total          397                       # number of ReadSharedReq hits
system.numa_caches_upward0.demand_hits::switch_cpus08.inst            2                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus08.data           39                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus10.inst            8                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus10.data           51                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus11.data            8                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus12.inst          191                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus12.data           77                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus13.data           13                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus14.data            5                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus15.data            8                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::total          402                       # number of demand (read+write) hits
system.numa_caches_upward0.overall_hits::switch_cpus08.inst            2                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus08.data           39                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus10.inst            8                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus10.data           51                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus11.data            8                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus12.inst          191                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus12.data           77                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus13.data           13                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus14.data            5                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus15.data            8                       # number of overall hits
system.numa_caches_upward0.overall_hits::total          402                       # number of overall hits
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus08.data          732                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus09.data          194                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus10.data          518                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus11.data          672                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus12.data          584                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus13.data          781                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus14.data          629                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus15.data          788                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::total         4898                       # number of UpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus08.data          503                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus09.data          263                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus10.data          368                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus11.data          409                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus12.data          381                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus13.data          512                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus14.data          419                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus15.data          533                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::total         3388                       # number of SCUpgradeReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus08.data          239                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus09.data            7                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus10.data          106                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus11.data          144                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus12.data          222                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus13.data          228                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus14.data          195                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus15.data          156                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::total         1297                       # number of ReadExReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus08.inst         3113                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus08.data         5611                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus09.inst          844                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus09.data          595                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus10.inst         2464                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus10.data         4489                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus11.inst          462                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus11.data         1098                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus12.inst         8570                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus12.data         6596                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus13.inst         1565                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus13.data         2050                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus14.inst         1302                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus14.data         1935                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus15.inst          673                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus15.data         1706                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::total        43073                       # number of ReadSharedReq misses
system.numa_caches_upward0.demand_misses::switch_cpus08.inst         3113                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus08.data         5850                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus09.inst          844                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus09.data          602                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus10.inst         2464                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus10.data         4595                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus11.inst          462                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus11.data         1242                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus12.inst         8570                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus12.data         6818                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus13.inst         1565                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus13.data         2278                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus14.inst         1302                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus14.data         2130                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus15.inst          673                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus15.data         1862                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::total        44370                       # number of demand (read+write) misses
system.numa_caches_upward0.overall_misses::switch_cpus08.inst         3113                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus08.data         5850                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus09.inst          844                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus09.data          602                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus10.inst         2464                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus10.data         4595                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus11.inst          462                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus11.data         1242                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus12.inst         8570                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus12.data         6818                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus13.inst         1565                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus13.data         2278                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus14.inst         1302                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus14.data         2130                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus15.inst          673                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus15.data         1862                       # number of overall misses
system.numa_caches_upward0.overall_misses::total        44370                       # number of overall misses
system.numa_caches_upward0.WritebackDirty_accesses::writebacks         2643                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.WritebackDirty_accesses::total         2643                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus08.data          732                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus09.data          194                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus10.data          518                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus11.data          672                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus12.data          584                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus13.data          781                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus14.data          629                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus15.data          788                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::total         4898                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus08.data          503                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus09.data          263                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus10.data          368                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus11.data          409                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus12.data          381                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus13.data          512                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus14.data          419                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus15.data          533                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::total         3388                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus08.data          239                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus09.data            7                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus10.data          106                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus11.data          144                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus12.data          222                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus13.data          228                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus14.data          195                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus15.data          161                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::total         1302                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus08.inst         3115                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus08.data         5650                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus09.inst          844                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus09.data          595                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus10.inst         2472                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus10.data         4540                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus11.inst          462                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus11.data         1106                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus12.inst         8761                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus12.data         6673                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus13.inst         1565                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus13.data         2063                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus14.inst         1302                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus14.data         1940                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus15.inst          673                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus15.data         1709                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::total        43470                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.demand_accesses::switch_cpus08.inst         3115                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus08.data         5889                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus09.inst          844                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus09.data          602                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus10.inst         2472                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus10.data         4646                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus11.inst          462                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus11.data         1250                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus12.inst         8761                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus12.data         6895                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus13.inst         1565                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus13.data         2291                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus14.inst         1302                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus14.data         2135                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus15.inst          673                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus15.data         1870                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::total        44772                       # number of demand (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus08.inst         3115                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus08.data         5889                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus09.inst          844                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus09.data          602                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus10.inst         2472                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus10.data         4646                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus11.inst          462                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus11.data         1250                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus12.inst         8761                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus12.data         6895                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus13.inst         1565                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus13.data         2291                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus14.inst         1302                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus14.data         2135                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus15.inst          673                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus15.data         1870                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::total        44772                       # number of overall (read+write) accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus08.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus09.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus10.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus11.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus12.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus13.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus14.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus15.data     0.968944                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::total     0.996160                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus08.inst     0.999358                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus08.data     0.993097                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus09.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus09.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus10.inst     0.996764                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus10.data     0.988767                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus11.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus11.data     0.992767                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus12.inst     0.978199                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus12.data     0.988461                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus13.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus13.data     0.993698                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus14.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus14.data     0.997423                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus15.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus15.data     0.998245                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::total     0.990867                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus08.inst     0.999358                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus08.data     0.993377                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus09.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus09.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus10.inst     0.996764                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus10.data     0.989023                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus11.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus11.data     0.993600                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus12.inst     0.978199                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus12.data     0.988832                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus13.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus13.data     0.994326                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus14.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus14.data     0.997658                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus15.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus15.data     0.995722                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::total     0.991021                       # miss rate for demand accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus08.inst     0.999358                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus08.data     0.993377                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus09.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus09.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus10.inst     0.996764                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus10.data     0.989023                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus11.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus11.data     0.993600                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus12.inst     0.978199                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus12.data     0.988832                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus13.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus13.data     0.994326                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus14.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus14.data     0.997658                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus15.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus15.data     0.995722                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::total     0.991021                       # miss rate for overall accesses
system.numa_caches_upward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward0.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward0.writebacks::writebacks         2589                       # number of writebacks
system.numa_caches_upward0.writebacks::total         2589                       # number of writebacks
system.numa_caches_upward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward1.tags.replacements      1239694                       # number of replacements
system.numa_caches_upward1.tags.tagsinuse    15.227988                       # Cycle average of tags in use
system.numa_caches_upward1.tags.total_refs      1923915                       # Total number of references to valid blocks.
system.numa_caches_upward1.tags.sampled_refs      1239694                       # Sample count of references to valid blocks.
system.numa_caches_upward1.tags.avg_refs     1.551927                       # Average number of references to valid blocks.
system.numa_caches_upward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward1.tags.occ_blocks::writebacks     5.110178                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus00.inst     0.024725                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus00.data     0.074163                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus01.inst     0.103857                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus01.data     2.188475                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus02.inst     0.233705                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus02.data     4.433733                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus03.inst     0.585433                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus03.data     2.252042                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus04.inst     0.000134                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus04.data     0.133657                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus05.inst     0.000628                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus05.data     0.047325                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus06.data     0.000354                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus07.inst     0.000545                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus07.data     0.039029                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::tsunami.ide     0.000006                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_percent::writebacks     0.319386                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus00.inst     0.001545                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus00.data     0.004635                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus01.inst     0.006491                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus01.data     0.136780                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus02.inst     0.014607                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus02.data     0.277108                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus03.inst     0.036590                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus03.data     0.140753                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus04.inst     0.000008                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus04.data     0.008354                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus05.inst     0.000039                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus05.data     0.002958                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus06.data     0.000022                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus07.inst     0.000034                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus07.data     0.002439                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::tsunami.ide     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::total     0.951749                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_upward1.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward1.tags.tag_accesses     53701596                       # Number of tag accesses
system.numa_caches_upward1.tags.data_accesses     53701596                       # Number of data accesses
system.numa_caches_upward1.WritebackDirty_hits::writebacks       651197                       # number of WritebackDirty hits
system.numa_caches_upward1.WritebackDirty_hits::total       651197                       # number of WritebackDirty hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus00.data            2                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus01.data          607                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus02.data           56                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus03.data          135                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus04.data            1                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus05.data            5                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::total          806                       # number of ReadExReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus00.data            4                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus01.data           23                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus02.data          168                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus03.data           23                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus04.data            5                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus05.data            3                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus07.data            2                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::total          228                       # number of ReadSharedReq hits
system.numa_caches_upward1.demand_hits::switch_cpus00.data            6                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus01.data          630                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus02.data          224                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus03.data          158                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus04.data            6                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus05.data            8                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus07.data            2                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::total         1034                       # number of demand (read+write) hits
system.numa_caches_upward1.overall_hits::switch_cpus00.data            6                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus01.data          630                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus02.data          224                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus03.data          158                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus04.data            6                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus05.data            8                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus07.data            2                       # number of overall hits
system.numa_caches_upward1.overall_hits::total         1034                       # number of overall hits
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus00.data          612                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus01.data         3666                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus02.data          737                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus03.data         3431                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus04.data          542                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus05.data          612                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus06.data          119                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus07.data          535                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::total        10254                       # number of UpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus00.data       543987                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus01.data          273                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus02.data          225                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus03.data          264                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus04.data       324447                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus05.data       688160                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus06.data           60                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus07.data       363612                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::total      1921028                       # number of SCUpgradeReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus00.data         5353                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus01.data         8162                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus02.data       377821                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus03.data        17973                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus04.data         5464                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus05.data         5531                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus06.data           63                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus07.data         5208                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::tsunami.ide       188288                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::total       613863                       # number of ReadExReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus00.inst          281                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus00.data       552505                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus01.inst         1910                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus01.data        67948                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus02.inst        17798                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus02.data       391624                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus03.inst         2475                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus03.data        77479                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus04.inst           90                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus04.data       332271                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus05.inst          583                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus05.data       697092                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus06.data           61                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus07.inst          312                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus07.data       371969                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::tsunami.ide            1                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::total      2514399                       # number of ReadSharedReq misses
system.numa_caches_upward1.demand_misses::switch_cpus00.inst          281                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus00.data       557858                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus01.inst         1910                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus01.data        76110                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus02.inst        17798                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus02.data       769445                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus03.inst         2475                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus03.data        95452                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus04.inst           90                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus04.data       337735                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus05.inst          583                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus05.data       702623                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus06.data          124                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus07.inst          312                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus07.data       377177                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::tsunami.ide       188289                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::total      3128262                       # number of demand (read+write) misses
system.numa_caches_upward1.overall_misses::switch_cpus00.inst          281                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus00.data       557858                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus01.inst         1910                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus01.data        76110                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus02.inst        17798                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus02.data       769445                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus03.inst         2475                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus03.data        95452                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus04.inst           90                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus04.data       337735                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus05.inst          583                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus05.data       702623                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus06.data          124                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus07.inst          312                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus07.data       377177                       # number of overall misses
system.numa_caches_upward1.overall_misses::tsunami.ide       188289                       # number of overall misses
system.numa_caches_upward1.overall_misses::total      3128262                       # number of overall misses
system.numa_caches_upward1.WritebackDirty_accesses::writebacks       651197                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.WritebackDirty_accesses::total       651197                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus00.data          612                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus01.data         3666                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus02.data          737                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus03.data         3431                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus04.data          542                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus05.data          612                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus06.data          119                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus07.data          535                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::total        10254                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus00.data       543987                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus01.data          273                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus02.data          225                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus03.data          264                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus04.data       324447                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus05.data       688160                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus06.data           60                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus07.data       363612                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::total      1921028                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus00.data         5355                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus01.data         8769                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus02.data       377877                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus03.data        18108                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus04.data         5465                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus05.data         5536                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus06.data           63                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus07.data         5208                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::tsunami.ide       188288                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::total       614669                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus00.inst          281                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus00.data       552509                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus01.inst         1910                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus01.data        67971                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus02.inst        17798                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus02.data       391792                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus03.inst         2475                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus03.data        77502                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus04.inst           90                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus04.data       332276                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus05.inst          583                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus05.data       697095                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus06.data           61                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus07.inst          312                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus07.data       371971                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::tsunami.ide            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::total      2514627                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.demand_accesses::switch_cpus00.inst          281                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus00.data       557864                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus01.inst         1910                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus01.data        76740                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus02.inst        17798                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus02.data       769669                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus03.inst         2475                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus03.data        95610                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus04.inst           90                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus04.data       337741                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus05.inst          583                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus05.data       702631                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus06.data          124                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus07.inst          312                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus07.data       377179                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::tsunami.ide       188289                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::total      3129296                       # number of demand (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus00.inst          281                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus00.data       557864                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus01.inst         1910                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus01.data        76740                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus02.inst        17798                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus02.data       769669                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus03.inst         2475                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus03.data        95610                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus04.inst           90                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus04.data       337741                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus05.inst          583                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus05.data       702631                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus06.data          124                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus07.inst          312                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus07.data       377179                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::tsunami.ide       188289                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::total      3129296                       # number of overall (read+write) accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus01.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus02.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus03.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus01.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus02.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus03.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus00.data     0.999627                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus01.data     0.930779                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus02.data     0.999852                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus03.data     0.992545                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus04.data     0.999817                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus05.data     0.999097                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus06.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus07.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::tsunami.ide            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::total     0.998689                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus00.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus00.data     0.999993                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus01.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus01.data     0.999662                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus02.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus02.data     0.999571                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus03.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus03.data     0.999703                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus04.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus04.data     0.999985                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus05.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus05.data     0.999996                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus06.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus07.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus07.data     0.999995                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::tsunami.ide            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::total     0.999909                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus00.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus00.data     0.999989                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus01.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus01.data     0.991790                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus02.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus02.data     0.999709                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus03.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus03.data     0.998347                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus04.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus04.data     0.999982                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus05.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus05.data     0.999989                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus06.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus07.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus07.data     0.999995                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::total     0.999670                       # miss rate for demand accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus00.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus00.data     0.999989                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus01.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus01.data     0.991790                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus02.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus02.data     0.999709                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus03.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus03.data     0.998347                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus04.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus04.data     0.999982                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus05.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus05.data     0.999989                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus06.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus07.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus07.data     0.999995                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::total     0.999670                       # miss rate for overall accesses
system.numa_caches_upward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward1.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward1.writebacks::writebacks       650151                       # number of writebacks
system.numa_caches_upward1.writebacks::total       650151                       # number of writebacks
system.numa_caches_upward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.switch_cpus00.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus00.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus00.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus00.dtb.read_hits           51831585                       # DTB read hits
system.switch_cpus00.dtb.read_misses              877                       # DTB read misses
system.switch_cpus00.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.dtb.read_accesses        5733310                       # DTB read accesses
system.switch_cpus00.dtb.write_hits          42898072                       # DTB write hits
system.switch_cpus00.dtb.write_misses             127                       # DTB write misses
system.switch_cpus00.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.dtb.write_accesses       1177473                       # DTB write accesses
system.switch_cpus00.dtb.data_hits           94729657                       # DTB hits
system.switch_cpus00.dtb.data_misses             1004                       # DTB misses
system.switch_cpus00.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus00.dtb.data_accesses        6910783                       # DTB accesses
system.switch_cpus00.itb.fetch_hits          78395639                       # ITB hits
system.switch_cpus00.itb.fetch_misses             223                       # ITB misses
system.switch_cpus00.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.itb.fetch_accesses      78395862                       # ITB accesses
system.switch_cpus00.itb.read_hits                  0                       # DTB read hits
system.switch_cpus00.itb.read_misses                0                       # DTB read misses
system.switch_cpus00.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.itb.write_hits                 0                       # DTB write hits
system.switch_cpus00.itb.write_misses               0                       # DTB write misses
system.switch_cpus00.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.itb.data_hits                  0                       # DTB hits
system.switch_cpus00.itb.data_misses                0                       # DTB misses
system.switch_cpus00.itb.data_acv                   0                       # DTB access violations
system.switch_cpus00.itb.data_accesses              0                       # DTB accesses
system.switch_cpus00.numCycles              405261611                       # number of cpu cycles simulated
system.switch_cpus00.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus00.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus00.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus00.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus00.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus00.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_good::kernel            0                      
system.switch_cpus00.kern.mode_good::user            0                      
system.switch_cpus00.kern.mode_good::idle            0                      
system.switch_cpus00.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus00.committedInsts         224711233                       # Number of instructions committed
system.switch_cpus00.committedOps           224711233                       # Number of ops (including micro ops) committed
system.switch_cpus00.num_int_alu_accesses    207171602                       # Number of integer alu accesses
system.switch_cpus00.num_fp_alu_accesses     11661039                       # Number of float alu accesses
system.switch_cpus00.num_func_calls           3468396                       # number of times a function call or return occured
system.switch_cpus00.num_conditional_control_insts     18102282                       # number of instructions that are conditional controls
system.switch_cpus00.num_int_insts          207171602                       # number of integer instructions
system.switch_cpus00.num_fp_insts            11661039                       # number of float instructions
system.switch_cpus00.num_int_register_reads    298954061                       # number of times the integer registers were read
system.switch_cpus00.num_int_register_writes    145773327                       # number of times the integer registers were written
system.switch_cpus00.num_fp_register_reads     13362441                       # number of times the floating registers were read
system.switch_cpus00.num_fp_register_writes     11147833                       # number of times the floating registers were written
system.switch_cpus00.num_mem_refs            94733760                       # number of memory refs
system.switch_cpus00.num_load_insts          51834477                       # Number of load instructions
system.switch_cpus00.num_store_insts         42899283                       # Number of store instructions
system.switch_cpus00.num_idle_cycles     180318224.002364                       # Number of idle cycles
system.switch_cpus00.num_busy_cycles     224943386.997636                       # Number of busy cycles
system.switch_cpus00.not_idle_fraction       0.555057                       # Percentage of non-idle cycles
system.switch_cpus00.idle_fraction           0.444943                       # Percentage of idle cycles
system.switch_cpus00.Branches                26315411                       # Number of branches fetched
system.switch_cpus00.op_class::No_OpClass      1712420      0.76%      0.76% # Class of executed instruction
system.switch_cpus00.op_class::IntAlu       100873524     44.89%     45.65% # Class of executed instruction
system.switch_cpus00.op_class::IntMult         116346      0.05%     45.70% # Class of executed instruction
system.switch_cpus00.op_class::IntDiv               0      0.00%     45.70% # Class of executed instruction
system.switch_cpus00.op_class::FloatAdd       5138857      2.29%     47.99% # Class of executed instruction
system.switch_cpus00.op_class::FloatCmp        187780      0.08%     48.07% # Class of executed instruction
system.switch_cpus00.op_class::FloatCvt       2390720      1.06%     49.14% # Class of executed instruction
system.switch_cpus00.op_class::FloatMult      2530278      1.13%     50.26% # Class of executed instruction
system.switch_cpus00.op_class::FloatDiv          2594      0.00%     50.27% # Class of executed instruction
system.switch_cpus00.op_class::FloatSqrt          824      0.00%     50.27% # Class of executed instruction
system.switch_cpus00.op_class::SimdAdd              0      0.00%     50.27% # Class of executed instruction
system.switch_cpus00.op_class::SimdAddAcc            0      0.00%     50.27% # Class of executed instruction
system.switch_cpus00.op_class::SimdAlu              0      0.00%     50.27% # Class of executed instruction
system.switch_cpus00.op_class::SimdCmp              0      0.00%     50.27% # Class of executed instruction
system.switch_cpus00.op_class::SimdCvt              0      0.00%     50.27% # Class of executed instruction
system.switch_cpus00.op_class::SimdMisc             0      0.00%     50.27% # Class of executed instruction
system.switch_cpus00.op_class::SimdMult             0      0.00%     50.27% # Class of executed instruction
system.switch_cpus00.op_class::SimdMultAcc            0      0.00%     50.27% # Class of executed instruction
system.switch_cpus00.op_class::SimdShift            0      0.00%     50.27% # Class of executed instruction
system.switch_cpus00.op_class::SimdShiftAcc            0      0.00%     50.27% # Class of executed instruction
system.switch_cpus00.op_class::SimdSqrt             0      0.00%     50.27% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAdd            0      0.00%     50.27% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAlu            0      0.00%     50.27% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCmp            0      0.00%     50.27% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCvt            0      0.00%     50.27% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatDiv            0      0.00%     50.27% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMisc            0      0.00%     50.27% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMult            0      0.00%     50.27% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMultAcc            0      0.00%     50.27% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatSqrt            0      0.00%     50.27% # Class of executed instruction
system.switch_cpus00.op_class::MemRead       52694317     23.45%     73.72% # Class of executed instruction
system.switch_cpus00.op_class::MemWrite      42899888     19.09%     92.81% # Class of executed instruction
system.switch_cpus00.op_class::IprAccess     16164689      7.19%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::total        224712237                       # Class of executed instruction
system.switch_cpus01.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus01.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus01.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus01.dtb.read_hits           25989634                       # DTB read hits
system.switch_cpus01.dtb.read_misses            83739                       # DTB read misses
system.switch_cpus01.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.dtb.read_accesses       25855700                       # DTB read accesses
system.switch_cpus01.dtb.write_hits           7565909                       # DTB write hits
system.switch_cpus01.dtb.write_misses            4976                       # DTB write misses
system.switch_cpus01.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.dtb.write_accesses       7464757                       # DTB write accesses
system.switch_cpus01.dtb.data_hits           33555543                       # DTB hits
system.switch_cpus01.dtb.data_misses            88715                       # DTB misses
system.switch_cpus01.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus01.dtb.data_accesses       33320457                       # DTB accesses
system.switch_cpus01.itb.fetch_hits         139875687                       # ITB hits
system.switch_cpus01.itb.fetch_misses             251                       # ITB misses
system.switch_cpus01.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.itb.fetch_accesses     139875938                       # ITB accesses
system.switch_cpus01.itb.read_hits                  0                       # DTB read hits
system.switch_cpus01.itb.read_misses                0                       # DTB read misses
system.switch_cpus01.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.itb.write_hits                 0                       # DTB write hits
system.switch_cpus01.itb.write_misses               0                       # DTB write misses
system.switch_cpus01.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.itb.data_hits                  0                       # DTB hits
system.switch_cpus01.itb.data_misses                0                       # DTB misses
system.switch_cpus01.itb.data_acv                   0                       # DTB access violations
system.switch_cpus01.itb.data_accesses              0                       # DTB accesses
system.switch_cpus01.numCycles              405259801                       # number of cpu cycles simulated
system.switch_cpus01.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus01.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus01.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus01.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus01.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus01.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_good::kernel            0                      
system.switch_cpus01.kern.mode_good::user            0                      
system.switch_cpus01.kern.mode_good::idle            0                      
system.switch_cpus01.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus01.committedInsts         140729383                       # Number of instructions committed
system.switch_cpus01.committedOps           140729383                       # Number of ops (including micro ops) committed
system.switch_cpus01.num_int_alu_accesses     95454703                       # Number of integer alu accesses
system.switch_cpus01.num_fp_alu_accesses     62289124                       # Number of float alu accesses
system.switch_cpus01.num_func_calls            593450                       # number of times a function call or return occured
system.switch_cpus01.num_conditional_control_insts     10380366                       # number of instructions that are conditional controls
system.switch_cpus01.num_int_insts           95454703                       # number of integer instructions
system.switch_cpus01.num_fp_insts            62289124                       # number of float instructions
system.switch_cpus01.num_int_register_reads    186517611                       # number of times the integer registers were read
system.switch_cpus01.num_int_register_writes     64100519                       # number of times the integer registers were written
system.switch_cpus01.num_fp_register_reads     86127268                       # number of times the floating registers were read
system.switch_cpus01.num_fp_register_writes     55422978                       # number of times the floating registers were written
system.switch_cpus01.num_mem_refs            33656306                       # number of memory refs
system.switch_cpus01.num_load_insts          26084402                       # Number of load instructions
system.switch_cpus01.num_store_insts          7571904                       # Number of store instructions
system.switch_cpus01.num_idle_cycles     264297501.402777                       # Number of idle cycles
system.switch_cpus01.num_busy_cycles     140962299.597223                       # Number of busy cycles
system.switch_cpus01.not_idle_fraction       0.347832                       # Percentage of non-idle cycles
system.switch_cpus01.idle_fraction           0.652168                       # Percentage of idle cycles
system.switch_cpus01.Branches                12522519                       # Number of branches fetched
system.switch_cpus01.op_class::No_OpClass      1048852      0.74%      0.74% # Class of executed instruction
system.switch_cpus01.op_class::IntAlu        53371666     37.90%     38.65% # Class of executed instruction
system.switch_cpus01.op_class::IntMult        3125621      2.22%     40.87% # Class of executed instruction
system.switch_cpus01.op_class::IntDiv               0      0.00%     40.87% # Class of executed instruction
system.switch_cpus01.op_class::FloatAdd      26287037     18.67%     59.53% # Class of executed instruction
system.switch_cpus01.op_class::FloatCmp        218700      0.16%     59.69% # Class of executed instruction
system.switch_cpus01.op_class::FloatCvt       5845763      4.15%     63.84% # Class of executed instruction
system.switch_cpus01.op_class::FloatMult     15663874     11.12%     74.96% # Class of executed instruction
system.switch_cpus01.op_class::FloatDiv        516169      0.37%     75.33% # Class of executed instruction
system.switch_cpus01.op_class::FloatSqrt       163970      0.12%     75.45% # Class of executed instruction
system.switch_cpus01.op_class::SimdAdd              0      0.00%     75.45% # Class of executed instruction
system.switch_cpus01.op_class::SimdAddAcc            0      0.00%     75.45% # Class of executed instruction
system.switch_cpus01.op_class::SimdAlu              0      0.00%     75.45% # Class of executed instruction
system.switch_cpus01.op_class::SimdCmp              0      0.00%     75.45% # Class of executed instruction
system.switch_cpus01.op_class::SimdCvt              0      0.00%     75.45% # Class of executed instruction
system.switch_cpus01.op_class::SimdMisc             0      0.00%     75.45% # Class of executed instruction
system.switch_cpus01.op_class::SimdMult             0      0.00%     75.45% # Class of executed instruction
system.switch_cpus01.op_class::SimdMultAcc            0      0.00%     75.45% # Class of executed instruction
system.switch_cpus01.op_class::SimdShift            0      0.00%     75.45% # Class of executed instruction
system.switch_cpus01.op_class::SimdShiftAcc            0      0.00%     75.45% # Class of executed instruction
system.switch_cpus01.op_class::SimdSqrt             0      0.00%     75.45% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAdd            0      0.00%     75.45% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAlu            0      0.00%     75.45% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCmp            0      0.00%     75.45% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCvt            0      0.00%     75.45% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatDiv            0      0.00%     75.45% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMisc            0      0.00%     75.45% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMult            0      0.00%     75.45% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMultAcc            0      0.00%     75.45% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatSqrt            0      0.00%     75.45% # Class of executed instruction
system.switch_cpus01.op_class::MemRead       26090019     18.53%     93.97% # Class of executed instruction
system.switch_cpus01.op_class::MemWrite       7572162      5.38%     99.35% # Class of executed instruction
system.switch_cpus01.op_class::IprAccess       914265      0.65%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::total        140818098                       # Class of executed instruction
system.switch_cpus02.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus02.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus02.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus02.dtb.read_hits           35561260                       # DTB read hits
system.switch_cpus02.dtb.read_misses             4732                       # DTB read misses
system.switch_cpus02.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.dtb.read_accesses       31343219                       # DTB read accesses
system.switch_cpus02.dtb.write_hits          15891396                       # DTB write hits
system.switch_cpus02.dtb.write_misses            4296                       # DTB write misses
system.switch_cpus02.dtb.write_acv                  1                       # DTB write access violations
system.switch_cpus02.dtb.write_accesses      13113675                       # DTB write accesses
system.switch_cpus02.dtb.data_hits           51452656                       # DTB hits
system.switch_cpus02.dtb.data_misses             9028                       # DTB misses
system.switch_cpus02.dtb.data_acv                   1                       # DTB access violations
system.switch_cpus02.dtb.data_accesses       44456894                       # DTB accesses
system.switch_cpus02.itb.fetch_hits         178369520                       # ITB hits
system.switch_cpus02.itb.fetch_misses            2783                       # ITB misses
system.switch_cpus02.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.itb.fetch_accesses     178372303                       # ITB accesses
system.switch_cpus02.itb.read_hits                  0                       # DTB read hits
system.switch_cpus02.itb.read_misses                0                       # DTB read misses
system.switch_cpus02.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.itb.write_hits                 0                       # DTB write hits
system.switch_cpus02.itb.write_misses               0                       # DTB write misses
system.switch_cpus02.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus02.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.itb.data_hits                  0                       # DTB hits
system.switch_cpus02.itb.data_misses                0                       # DTB misses
system.switch_cpus02.itb.data_acv                   0                       # DTB access violations
system.switch_cpus02.itb.data_accesses              0                       # DTB accesses
system.switch_cpus02.numCycles              405262304                       # number of cpu cycles simulated
system.switch_cpus02.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus02.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus02.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus02.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus02.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus02.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_good::kernel            0                      
system.switch_cpus02.kern.mode_good::user            0                      
system.switch_cpus02.kern.mode_good::idle            0                      
system.switch_cpus02.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus02.committedInsts         202189442                       # Number of instructions committed
system.switch_cpus02.committedOps           202189442                       # Number of ops (including micro ops) committed
system.switch_cpus02.num_int_alu_accesses    187252839                       # Number of integer alu accesses
system.switch_cpus02.num_fp_alu_accesses     17652258                       # Number of float alu accesses
system.switch_cpus02.num_func_calls           2370391                       # number of times a function call or return occured
system.switch_cpus02.num_conditional_control_insts     12895090                       # number of instructions that are conditional controls
system.switch_cpus02.num_int_insts          187252839                       # number of integer instructions
system.switch_cpus02.num_fp_insts            17652258                       # number of float instructions
system.switch_cpus02.num_int_register_reads    300921409                       # number of times the integer registers were read
system.switch_cpus02.num_int_register_writes    153728235                       # number of times the integer registers were written
system.switch_cpus02.num_fp_register_reads     23064439                       # number of times the floating registers were read
system.switch_cpus02.num_fp_register_writes     14920748                       # number of times the floating registers were written
system.switch_cpus02.num_mem_refs            51505028                       # number of memory refs
system.switch_cpus02.num_load_insts          35605349                       # Number of load instructions
system.switch_cpus02.num_store_insts         15899679                       # Number of store instructions
system.switch_cpus02.num_idle_cycles     202853781.208880                       # Number of idle cycles
system.switch_cpus02.num_busy_cycles     202408522.791120                       # Number of busy cycles
system.switch_cpus02.not_idle_fraction       0.499451                       # Percentage of non-idle cycles
system.switch_cpus02.idle_fraction           0.500549                       # Percentage of idle cycles
system.switch_cpus02.Branches                16011983                       # Number of branches fetched
system.switch_cpus02.op_class::No_OpClass      2667712      1.32%      1.32% # Class of executed instruction
system.switch_cpus02.op_class::IntAlu       133387043     65.97%     67.29% # Class of executed instruction
system.switch_cpus02.op_class::IntMult        1730510      0.86%     68.14% # Class of executed instruction
system.switch_cpus02.op_class::IntDiv               0      0.00%     68.14% # Class of executed instruction
system.switch_cpus02.op_class::FloatAdd       7004594      3.46%     71.61% # Class of executed instruction
system.switch_cpus02.op_class::FloatCmp       1462881      0.72%     72.33% # Class of executed instruction
system.switch_cpus02.op_class::FloatCvt       1094287      0.54%     72.87% # Class of executed instruction
system.switch_cpus02.op_class::FloatMult      2629848      1.30%     74.17% # Class of executed instruction
system.switch_cpus02.op_class::FloatDiv         64179      0.03%     74.20% # Class of executed instruction
system.switch_cpus02.op_class::FloatSqrt        64000      0.03%     74.24% # Class of executed instruction
system.switch_cpus02.op_class::SimdAdd              0      0.00%     74.24% # Class of executed instruction
system.switch_cpus02.op_class::SimdAddAcc            0      0.00%     74.24% # Class of executed instruction
system.switch_cpus02.op_class::SimdAlu              0      0.00%     74.24% # Class of executed instruction
system.switch_cpus02.op_class::SimdCmp              0      0.00%     74.24% # Class of executed instruction
system.switch_cpus02.op_class::SimdCvt              0      0.00%     74.24% # Class of executed instruction
system.switch_cpus02.op_class::SimdMisc             0      0.00%     74.24% # Class of executed instruction
system.switch_cpus02.op_class::SimdMult             0      0.00%     74.24% # Class of executed instruction
system.switch_cpus02.op_class::SimdMultAcc            0      0.00%     74.24% # Class of executed instruction
system.switch_cpus02.op_class::SimdShift            0      0.00%     74.24% # Class of executed instruction
system.switch_cpus02.op_class::SimdShiftAcc            0      0.00%     74.24% # Class of executed instruction
system.switch_cpus02.op_class::SimdSqrt             0      0.00%     74.24% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAdd            0      0.00%     74.24% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAlu            0      0.00%     74.24% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCmp            0      0.00%     74.24% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCvt            0      0.00%     74.24% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatDiv            0      0.00%     74.24% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMisc            0      0.00%     74.24% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMult            0      0.00%     74.24% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMultAcc            0      0.00%     74.24% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatSqrt            0      0.00%     74.24% # Class of executed instruction
system.switch_cpus02.op_class::MemRead       35819748     17.72%     91.95% # Class of executed instruction
system.switch_cpus02.op_class::MemWrite      15906995      7.87%     99.82% # Class of executed instruction
system.switch_cpus02.op_class::IprAccess       366674      0.18%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::total        202198471                       # Class of executed instruction
system.switch_cpus03.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus03.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus03.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus03.dtb.read_hits           28221078                       # DTB read hits
system.switch_cpus03.dtb.read_misses            84226                       # DTB read misses
system.switch_cpus03.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.dtb.read_accesses       27910761                       # DTB read accesses
system.switch_cpus03.dtb.write_hits           8273036                       # DTB write hits
system.switch_cpus03.dtb.write_misses            5141                       # DTB write misses
system.switch_cpus03.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.dtb.write_accesses       7997658                       # DTB write accesses
system.switch_cpus03.dtb.data_hits           36494114                       # DTB hits
system.switch_cpus03.dtb.data_misses            89367                       # DTB misses
system.switch_cpus03.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus03.dtb.data_accesses       35908419                       # DTB accesses
system.switch_cpus03.itb.fetch_hits         151221294                       # ITB hits
system.switch_cpus03.itb.fetch_misses             503                       # ITB misses
system.switch_cpus03.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.itb.fetch_accesses     151221797                       # ITB accesses
system.switch_cpus03.itb.read_hits                  0                       # DTB read hits
system.switch_cpus03.itb.read_misses                0                       # DTB read misses
system.switch_cpus03.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.itb.write_hits                 0                       # DTB write hits
system.switch_cpus03.itb.write_misses               0                       # DTB write misses
system.switch_cpus03.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.itb.data_hits                  0                       # DTB hits
system.switch_cpus03.itb.data_misses                0                       # DTB misses
system.switch_cpus03.itb.data_acv                   0                       # DTB access violations
system.switch_cpus03.itb.data_accesses              0                       # DTB accesses
system.switch_cpus03.numCycles              405259775                       # number of cpu cycles simulated
system.switch_cpus03.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus03.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus03.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus03.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus03.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus03.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_good::kernel            0                      
system.switch_cpus03.kern.mode_good::user            0                      
system.switch_cpus03.kern.mode_good::idle            0                      
system.switch_cpus03.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus03.committedInsts         153094899                       # Number of instructions committed
system.switch_cpus03.committedOps           153094899                       # Number of ops (including micro ops) committed
system.switch_cpus03.num_int_alu_accesses    106114345                       # Number of integer alu accesses
system.switch_cpus03.num_fp_alu_accesses     64493219                       # Number of float alu accesses
system.switch_cpus03.num_func_calls            637497                       # number of times a function call or return occured
system.switch_cpus03.num_conditional_control_insts     11059538                       # number of instructions that are conditional controls
system.switch_cpus03.num_int_insts          106114345                       # number of integer instructions
system.switch_cpus03.num_fp_insts            64493219                       # number of float instructions
system.switch_cpus03.num_int_register_reads    204318792                       # number of times the integer registers were read
system.switch_cpus03.num_int_register_writes     72779116                       # number of times the integer registers were written
system.switch_cpus03.num_fp_register_reads     88967749                       # number of times the floating registers were read
system.switch_cpus03.num_fp_register_writes     57551295                       # number of times the floating registers were written
system.switch_cpus03.num_mem_refs            36598748                       # number of memory refs
system.switch_cpus03.num_load_insts          28318870                       # Number of load instructions
system.switch_cpus03.num_store_insts          8279878                       # Number of store instructions
system.switch_cpus03.num_idle_cycles     251918456.791674                       # Number of idle cycles
system.switch_cpus03.num_busy_cycles     153341318.208326                       # Number of busy cycles
system.switch_cpus03.not_idle_fraction       0.378378                       # Percentage of non-idle cycles
system.switch_cpus03.idle_fraction           0.621622                       # Percentage of idle cycles
system.switch_cpus03.Branches                13291387                       # Number of branches fetched
system.switch_cpus03.op_class::No_OpClass      1094080      0.71%      0.71% # Class of executed instruction
system.switch_cpus03.op_class::IntAlu        60636794     39.58%     40.30% # Class of executed instruction
system.switch_cpus03.op_class::IntMult        3129466      2.04%     42.34% # Class of executed instruction
system.switch_cpus03.op_class::IntDiv               0      0.00%     42.34% # Class of executed instruction
system.switch_cpus03.op_class::FloatAdd      27264942     17.80%     60.14% # Class of executed instruction
system.switch_cpus03.op_class::FloatCmp        294040      0.19%     60.33% # Class of executed instruction
system.switch_cpus03.op_class::FloatCvt       6306325      4.12%     64.45% # Class of executed instruction
system.switch_cpus03.op_class::FloatMult     16227586     10.59%     75.04% # Class of executed instruction
system.switch_cpus03.op_class::FloatDiv        516216      0.34%     75.38% # Class of executed instruction
system.switch_cpus03.op_class::FloatSqrt       163976      0.11%     75.49% # Class of executed instruction
system.switch_cpus03.op_class::SimdAdd              0      0.00%     75.49% # Class of executed instruction
system.switch_cpus03.op_class::SimdAddAcc            0      0.00%     75.49% # Class of executed instruction
system.switch_cpus03.op_class::SimdAlu              0      0.00%     75.49% # Class of executed instruction
system.switch_cpus03.op_class::SimdCmp              0      0.00%     75.49% # Class of executed instruction
system.switch_cpus03.op_class::SimdCvt              0      0.00%     75.49% # Class of executed instruction
system.switch_cpus03.op_class::SimdMisc             0      0.00%     75.49% # Class of executed instruction
system.switch_cpus03.op_class::SimdMult             0      0.00%     75.49% # Class of executed instruction
system.switch_cpus03.op_class::SimdMultAcc            0      0.00%     75.49% # Class of executed instruction
system.switch_cpus03.op_class::SimdShift            0      0.00%     75.49% # Class of executed instruction
system.switch_cpus03.op_class::SimdShiftAcc            0      0.00%     75.49% # Class of executed instruction
system.switch_cpus03.op_class::SimdSqrt             0      0.00%     75.49% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAdd            0      0.00%     75.49% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAlu            0      0.00%     75.49% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCmp            0      0.00%     75.49% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCvt            0      0.00%     75.49% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatDiv            0      0.00%     75.49% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMisc            0      0.00%     75.49% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMult            0      0.00%     75.49% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMultAcc            0      0.00%     75.49% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatSqrt            0      0.00%     75.49% # Class of executed instruction
system.switch_cpus03.op_class::MemRead       28333968     18.50%     93.98% # Class of executed instruction
system.switch_cpus03.op_class::MemWrite       8280297      5.41%     99.39% # Class of executed instruction
system.switch_cpus03.op_class::IprAccess       936576      0.61%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::total        153184266                       # Class of executed instruction
system.switch_cpus04.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus04.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus04.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus04.dtb.read_hits           51698989                       # DTB read hits
system.switch_cpus04.dtb.read_misses              863                       # DTB read misses
system.switch_cpus04.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.dtb.read_accesses        5719384                       # DTB read accesses
system.switch_cpus04.dtb.write_hits          42825307                       # DTB write hits
system.switch_cpus04.dtb.write_misses             126                       # DTB write misses
system.switch_cpus04.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus04.dtb.write_accesses       1176422                       # DTB write accesses
system.switch_cpus04.dtb.data_hits           94524296                       # DTB hits
system.switch_cpus04.dtb.data_misses              989                       # DTB misses
system.switch_cpus04.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus04.dtb.data_accesses        6895806                       # DTB accesses
system.switch_cpus04.itb.fetch_hits          78301482                       # ITB hits
system.switch_cpus04.itb.fetch_misses             215                       # ITB misses
system.switch_cpus04.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.itb.fetch_accesses      78301697                       # ITB accesses
system.switch_cpus04.itb.read_hits                  0                       # DTB read hits
system.switch_cpus04.itb.read_misses                0                       # DTB read misses
system.switch_cpus04.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus04.itb.write_hits                 0                       # DTB write hits
system.switch_cpus04.itb.write_misses               0                       # DTB write misses
system.switch_cpus04.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus04.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus04.itb.data_hits                  0                       # DTB hits
system.switch_cpus04.itb.data_misses                0                       # DTB misses
system.switch_cpus04.itb.data_acv                   0                       # DTB access violations
system.switch_cpus04.itb.data_accesses              0                       # DTB accesses
system.switch_cpus04.numCycles              405259674                       # number of cpu cycles simulated
system.switch_cpus04.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus04.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus04.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus04.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus04.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus04.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_good::kernel            0                      
system.switch_cpus04.kern.mode_good::user            0                      
system.switch_cpus04.kern.mode_good::idle            0                      
system.switch_cpus04.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus04.committedInsts         224092306                       # Number of instructions committed
system.switch_cpus04.committedOps           224092306                       # Number of ops (including micro ops) committed
system.switch_cpus04.num_int_alu_accesses    206528859                       # Number of integer alu accesses
system.switch_cpus04.num_fp_alu_accesses     11693124                       # Number of float alu accesses
system.switch_cpus04.num_func_calls           3427087                       # number of times a function call or return occured
system.switch_cpus04.num_conditional_control_insts     18042378                       # number of instructions that are conditional controls
system.switch_cpus04.num_int_insts          206528859                       # number of integer instructions
system.switch_cpus04.num_fp_insts            11693124                       # number of float instructions
system.switch_cpus04.num_int_register_reads    298152548                       # number of times the integer registers were read
system.switch_cpus04.num_int_register_writes    145289567                       # number of times the integer registers were written
system.switch_cpus04.num_fp_register_reads     13451017                       # number of times the floating registers were read
system.switch_cpus04.num_fp_register_writes     11183521                       # number of times the floating registers were written
system.switch_cpus04.num_mem_refs            94527395                       # number of memory refs
system.switch_cpus04.num_load_insts          51701044                       # Number of load instructions
system.switch_cpus04.num_store_insts         42826351                       # Number of store instructions
system.switch_cpus04.num_idle_cycles     180936938.968669                       # Number of idle cycles
system.switch_cpus04.num_busy_cycles     224322735.031331                       # Number of busy cycles
system.switch_cpus04.not_idle_fraction       0.553528                       # Percentage of non-idle cycles
system.switch_cpus04.idle_fraction           0.446472                       # Percentage of idle cycles
system.switch_cpus04.Branches                26203687                       # Number of branches fetched
system.switch_cpus04.op_class::No_OpClass      1709646      0.76%      0.76% # Class of executed instruction
system.switch_cpus04.op_class::IntAlu       100431109     44.82%     45.58% # Class of executed instruction
system.switch_cpus04.op_class::IntMult         117877      0.05%     45.63% # Class of executed instruction
system.switch_cpus04.op_class::IntDiv               0      0.00%     45.63% # Class of executed instruction
system.switch_cpus04.op_class::FloatAdd       5156985      2.30%     47.93% # Class of executed instruction
system.switch_cpus04.op_class::FloatCmp        194160      0.09%     48.02% # Class of executed instruction
system.switch_cpus04.op_class::FloatCvt       2399464      1.07%     49.09% # Class of executed instruction
system.switch_cpus04.op_class::FloatMult      2550788      1.14%     50.23% # Class of executed instruction
system.switch_cpus04.op_class::FloatDiv          2596      0.00%     50.23% # Class of executed instruction
system.switch_cpus04.op_class::FloatSqrt          824      0.00%     50.23% # Class of executed instruction
system.switch_cpus04.op_class::SimdAdd              0      0.00%     50.23% # Class of executed instruction
system.switch_cpus04.op_class::SimdAddAcc            0      0.00%     50.23% # Class of executed instruction
system.switch_cpus04.op_class::SimdAlu              0      0.00%     50.23% # Class of executed instruction
system.switch_cpus04.op_class::SimdCmp              0      0.00%     50.23% # Class of executed instruction
system.switch_cpus04.op_class::SimdCvt              0      0.00%     50.23% # Class of executed instruction
system.switch_cpus04.op_class::SimdMisc             0      0.00%     50.23% # Class of executed instruction
system.switch_cpus04.op_class::SimdMult             0      0.00%     50.23% # Class of executed instruction
system.switch_cpus04.op_class::SimdMultAcc            0      0.00%     50.23% # Class of executed instruction
system.switch_cpus04.op_class::SimdShift            0      0.00%     50.23% # Class of executed instruction
system.switch_cpus04.op_class::SimdShiftAcc            0      0.00%     50.23% # Class of executed instruction
system.switch_cpus04.op_class::SimdSqrt             0      0.00%     50.23% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAdd            0      0.00%     50.23% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAlu            0      0.00%     50.23% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCmp            0      0.00%     50.23% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCvt            0      0.00%     50.23% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatDiv            0      0.00%     50.23% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMisc            0      0.00%     50.23% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMult            0      0.00%     50.23% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMultAcc            0      0.00%     50.23% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatSqrt            0      0.00%     50.23% # Class of executed instruction
system.switch_cpus04.op_class::MemRead       52553702     23.45%     73.68% # Class of executed instruction
system.switch_cpus04.op_class::MemWrite      42826486     19.11%     92.79% # Class of executed instruction
system.switch_cpus04.op_class::IprAccess     16149658      7.21%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::total        224093295                       # Class of executed instruction
system.switch_cpus05.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus05.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus05.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus05.dtb.read_hits           51751586                       # DTB read hits
system.switch_cpus05.dtb.read_misses              862                       # DTB read misses
system.switch_cpus05.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.dtb.read_accesses        5702027                       # DTB read accesses
system.switch_cpus05.dtb.write_hits          42857328                       # DTB write hits
system.switch_cpus05.dtb.write_misses             139                       # DTB write misses
system.switch_cpus05.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.dtb.write_accesses       1171092                       # DTB write accesses
system.switch_cpus05.dtb.data_hits           94608914                       # DTB hits
system.switch_cpus05.dtb.data_misses             1001                       # DTB misses
system.switch_cpus05.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus05.dtb.data_accesses        6873119                       # DTB accesses
system.switch_cpus05.itb.fetch_hits          77957296                       # ITB hits
system.switch_cpus05.itb.fetch_misses             219                       # ITB misses
system.switch_cpus05.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.itb.fetch_accesses      77957515                       # ITB accesses
system.switch_cpus05.itb.read_hits                  0                       # DTB read hits
system.switch_cpus05.itb.read_misses                0                       # DTB read misses
system.switch_cpus05.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.itb.write_hits                 0                       # DTB write hits
system.switch_cpus05.itb.write_misses               0                       # DTB write misses
system.switch_cpus05.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.itb.data_hits                  0                       # DTB hits
system.switch_cpus05.itb.data_misses                0                       # DTB misses
system.switch_cpus05.itb.data_acv                   0                       # DTB access violations
system.switch_cpus05.itb.data_accesses              0                       # DTB accesses
system.switch_cpus05.numCycles              405259713                       # number of cpu cycles simulated
system.switch_cpus05.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus05.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus05.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus05.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus05.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus05.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_good::kernel            0                      
system.switch_cpus05.kern.mode_good::user            0                      
system.switch_cpus05.kern.mode_good::idle            0                      
system.switch_cpus05.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus05.committedInsts         224024018                       # Number of instructions committed
system.switch_cpus05.committedOps           224024018                       # Number of ops (including micro ops) committed
system.switch_cpus05.num_int_alu_accesses    206817083                       # Number of integer alu accesses
system.switch_cpus05.num_fp_alu_accesses     11265817                       # Number of float alu accesses
system.switch_cpus05.num_func_calls           3437127                       # number of times a function call or return occured
system.switch_cpus05.num_conditional_control_insts     18112309                       # number of instructions that are conditional controls
system.switch_cpus05.num_int_insts          206817083                       # number of integer instructions
system.switch_cpus05.num_fp_insts            11265817                       # number of float instructions
system.switch_cpus05.num_int_register_reads    298210831                       # number of times the integer registers were read
system.switch_cpus05.num_int_register_writes    145528412                       # number of times the integer registers were written
system.switch_cpus05.num_fp_register_reads     12762638                       # number of times the floating registers were read
system.switch_cpus05.num_fp_register_writes     10757438                       # number of times the floating registers were written
system.switch_cpus05.num_mem_refs            94612674                       # number of memory refs
system.switch_cpus05.num_load_insts          51754069                       # Number of load instructions
system.switch_cpus05.num_store_insts         42858605                       # Number of store instructions
system.switch_cpus05.num_idle_cycles     181005315.317873                       # Number of idle cycles
system.switch_cpus05.num_busy_cycles     224254397.682127                       # Number of busy cycles
system.switch_cpus05.not_idle_fraction       0.553360                       # Percentage of non-idle cycles
system.switch_cpus05.idle_fraction           0.446640                       # Percentage of idle cycles
system.switch_cpus05.Branches                26303649                       # Number of branches fetched
system.switch_cpus05.op_class::No_OpClass      1712073      0.76%      0.76% # Class of executed instruction
system.switch_cpus05.op_class::IntAlu       100732262     44.96%     45.73% # Class of executed instruction
system.switch_cpus05.op_class::IntMult         123665      0.06%     45.78% # Class of executed instruction
system.switch_cpus05.op_class::IntDiv               0      0.00%     45.78% # Class of executed instruction
system.switch_cpus05.op_class::FloatAdd       4955785      2.21%     48.00% # Class of executed instruction
system.switch_cpus05.op_class::FloatCmp        163588      0.07%     48.07% # Class of executed instruction
system.switch_cpus05.op_class::FloatCvt       2302767      1.03%     49.10% # Class of executed instruction
system.switch_cpus05.op_class::FloatMult      2405996      1.07%     50.17% # Class of executed instruction
system.switch_cpus05.op_class::FloatDiv          2646      0.00%     50.17% # Class of executed instruction
system.switch_cpus05.op_class::FloatSqrt          830      0.00%     50.17% # Class of executed instruction
system.switch_cpus05.op_class::SimdAdd              0      0.00%     50.17% # Class of executed instruction
system.switch_cpus05.op_class::SimdAddAcc            0      0.00%     50.17% # Class of executed instruction
system.switch_cpus05.op_class::SimdAlu              0      0.00%     50.17% # Class of executed instruction
system.switch_cpus05.op_class::SimdCmp              0      0.00%     50.17% # Class of executed instruction
system.switch_cpus05.op_class::SimdCvt              0      0.00%     50.17% # Class of executed instruction
system.switch_cpus05.op_class::SimdMisc             0      0.00%     50.17% # Class of executed instruction
system.switch_cpus05.op_class::SimdMult             0      0.00%     50.17% # Class of executed instruction
system.switch_cpus05.op_class::SimdMultAcc            0      0.00%     50.17% # Class of executed instruction
system.switch_cpus05.op_class::SimdShift            0      0.00%     50.17% # Class of executed instruction
system.switch_cpus05.op_class::SimdShiftAcc            0      0.00%     50.17% # Class of executed instruction
system.switch_cpus05.op_class::SimdSqrt             0      0.00%     50.17% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAdd            0      0.00%     50.17% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAlu            0      0.00%     50.17% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCmp            0      0.00%     50.17% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCvt            0      0.00%     50.17% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatDiv            0      0.00%     50.17% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMisc            0      0.00%     50.17% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMult            0      0.00%     50.17% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMultAcc            0      0.00%     50.17% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatSqrt            0      0.00%     50.17% # Class of executed instruction
system.switch_cpus05.op_class::MemRead       52607923     23.48%     73.66% # Class of executed instruction
system.switch_cpus05.op_class::MemWrite      42858794     19.13%     92.79% # Class of executed instruction
system.switch_cpus05.op_class::IprAccess     16158690      7.21%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::total        224025019                       # Class of executed instruction
system.switch_cpus06.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus06.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus06.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus06.dtb.read_hits              79867                       # DTB read hits
system.switch_cpus06.dtb.read_misses                0                       # DTB read misses
system.switch_cpus06.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.dtb.write_hits             45045                       # DTB write hits
system.switch_cpus06.dtb.write_misses               0                       # DTB write misses
system.switch_cpus06.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.dtb.data_hits             124912                       # DTB hits
system.switch_cpus06.dtb.data_misses                0                       # DTB misses
system.switch_cpus06.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus06.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus06.itb.fetch_hits             55855                       # ITB hits
system.switch_cpus06.itb.fetch_misses               0                       # ITB misses
system.switch_cpus06.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.itb.fetch_accesses         55855                       # ITB accesses
system.switch_cpus06.itb.read_hits                  0                       # DTB read hits
system.switch_cpus06.itb.read_misses                0                       # DTB read misses
system.switch_cpus06.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.itb.write_hits                 0                       # DTB write hits
system.switch_cpus06.itb.write_misses               0                       # DTB write misses
system.switch_cpus06.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.itb.data_hits                  0                       # DTB hits
system.switch_cpus06.itb.data_misses                0                       # DTB misses
system.switch_cpus06.itb.data_acv                   0                       # DTB access violations
system.switch_cpus06.itb.data_accesses              0                       # DTB accesses
system.switch_cpus06.numCycles              405259679                       # number of cpu cycles simulated
system.switch_cpus06.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus06.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus06.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus06.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus06.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus06.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_good::kernel            0                      
system.switch_cpus06.kern.mode_good::user            0                      
system.switch_cpus06.kern.mode_good::idle            0                      
system.switch_cpus06.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus06.committedInsts            353760                       # Number of instructions committed
system.switch_cpus06.committedOps              353760                       # Number of ops (including micro ops) committed
system.switch_cpus06.num_int_alu_accesses       336916                       # Number of integer alu accesses
system.switch_cpus06.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus06.num_func_calls             14542                       # number of times a function call or return occured
system.switch_cpus06.num_conditional_control_insts        26628                       # number of instructions that are conditional controls
system.switch_cpus06.num_int_insts             336916                       # number of integer instructions
system.switch_cpus06.num_fp_insts                   0                       # number of float instructions
system.switch_cpus06.num_int_register_reads       452540                       # number of times the integer registers were read
system.switch_cpus06.num_int_register_writes       262880                       # number of times the integer registers were written
system.switch_cpus06.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus06.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus06.num_mem_refs              125258                       # number of memory refs
system.switch_cpus06.num_load_insts             79867                       # Number of load instructions
system.switch_cpus06.num_store_insts            45391                       # Number of store instructions
system.switch_cpus06.num_idle_cycles     404905903.087812                       # Number of idle cycles
system.switch_cpus06.num_busy_cycles     353775.912188                       # Number of busy cycles
system.switch_cpus06.not_idle_fraction       0.000873                       # Percentage of non-idle cycles
system.switch_cpus06.idle_fraction           0.999127                       # Percentage of idle cycles
system.switch_cpus06.Branches                   48618                       # Number of branches fetched
system.switch_cpus06.op_class::No_OpClass         2139      0.60%      0.60% # Class of executed instruction
system.switch_cpus06.op_class::IntAlu          204682     57.86%     58.46% # Class of executed instruction
system.switch_cpus06.op_class::IntMult           1039      0.29%     58.76% # Class of executed instruction
system.switch_cpus06.op_class::IntDiv               0      0.00%     58.76% # Class of executed instruction
system.switch_cpus06.op_class::FloatAdd             0      0.00%     58.76% # Class of executed instruction
system.switch_cpus06.op_class::FloatCmp             0      0.00%     58.76% # Class of executed instruction
system.switch_cpus06.op_class::FloatCvt             0      0.00%     58.76% # Class of executed instruction
system.switch_cpus06.op_class::FloatMult            0      0.00%     58.76% # Class of executed instruction
system.switch_cpus06.op_class::FloatDiv             0      0.00%     58.76% # Class of executed instruction
system.switch_cpus06.op_class::FloatSqrt            0      0.00%     58.76% # Class of executed instruction
system.switch_cpus06.op_class::SimdAdd              0      0.00%     58.76% # Class of executed instruction
system.switch_cpus06.op_class::SimdAddAcc            0      0.00%     58.76% # Class of executed instruction
system.switch_cpus06.op_class::SimdAlu              0      0.00%     58.76% # Class of executed instruction
system.switch_cpus06.op_class::SimdCmp              0      0.00%     58.76% # Class of executed instruction
system.switch_cpus06.op_class::SimdCvt              0      0.00%     58.76% # Class of executed instruction
system.switch_cpus06.op_class::SimdMisc             0      0.00%     58.76% # Class of executed instruction
system.switch_cpus06.op_class::SimdMult             0      0.00%     58.76% # Class of executed instruction
system.switch_cpus06.op_class::SimdMultAcc            0      0.00%     58.76% # Class of executed instruction
system.switch_cpus06.op_class::SimdShift            0      0.00%     58.76% # Class of executed instruction
system.switch_cpus06.op_class::SimdShiftAcc            0      0.00%     58.76% # Class of executed instruction
system.switch_cpus06.op_class::SimdSqrt             0      0.00%     58.76% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAdd            0      0.00%     58.76% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAlu            0      0.00%     58.76% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCmp            0      0.00%     58.76% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCvt            0      0.00%     58.76% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatDiv            0      0.00%     58.76% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMisc            0      0.00%     58.76% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMult            0      0.00%     58.76% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMultAcc            0      0.00%     58.76% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatSqrt            0      0.00%     58.76% # Class of executed instruction
system.switch_cpus06.op_class::MemRead          82687     23.37%     82.13% # Class of executed instruction
system.switch_cpus06.op_class::MemWrite         45391     12.83%     94.96% # Class of executed instruction
system.switch_cpus06.op_class::IprAccess        17822      5.04%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::total           353760                       # Class of executed instruction
system.switch_cpus07.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus07.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus07.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus07.dtb.read_hits           51537644                       # DTB read hits
system.switch_cpus07.dtb.read_misses              849                       # DTB read misses
system.switch_cpus07.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.dtb.read_accesses        5544066                       # DTB read accesses
system.switch_cpus07.dtb.write_hits          42821683                       # DTB write hits
system.switch_cpus07.dtb.write_misses             121                       # DTB write misses
system.switch_cpus07.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.dtb.write_accesses       1165911                       # DTB write accesses
system.switch_cpus07.dtb.data_hits           94359327                       # DTB hits
system.switch_cpus07.dtb.data_misses              970                       # DTB misses
system.switch_cpus07.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus07.dtb.data_accesses        6709977                       # DTB accesses
system.switch_cpus07.itb.fetch_hits          77350296                       # ITB hits
system.switch_cpus07.itb.fetch_misses             212                       # ITB misses
system.switch_cpus07.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.itb.fetch_accesses      77350508                       # ITB accesses
system.switch_cpus07.itb.read_hits                  0                       # DTB read hits
system.switch_cpus07.itb.read_misses                0                       # DTB read misses
system.switch_cpus07.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.itb.write_hits                 0                       # DTB write hits
system.switch_cpus07.itb.write_misses               0                       # DTB write misses
system.switch_cpus07.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.itb.data_hits                  0                       # DTB hits
system.switch_cpus07.itb.data_misses                0                       # DTB misses
system.switch_cpus07.itb.data_acv                   0                       # DTB access violations
system.switch_cpus07.itb.data_accesses              0                       # DTB accesses
system.switch_cpus07.numCycles              405259565                       # number of cpu cycles simulated
system.switch_cpus07.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus07.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus07.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus07.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus07.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus07.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_good::kernel            0                      
system.switch_cpus07.kern.mode_good::user            0                      
system.switch_cpus07.kern.mode_good::idle            0                      
system.switch_cpus07.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus07.committedInsts         223186351                       # Number of instructions committed
system.switch_cpus07.committedOps           223186351                       # Number of ops (including micro ops) committed
system.switch_cpus07.num_int_alu_accesses    205929515                       # Number of integer alu accesses
system.switch_cpus07.num_fp_alu_accesses     11276643                       # Number of float alu accesses
system.switch_cpus07.num_func_calls           3428215                       # number of times a function call or return occured
system.switch_cpus07.num_conditional_control_insts     17998418                       # number of instructions that are conditional controls
system.switch_cpus07.num_int_insts          205929515                       # number of integer instructions
system.switch_cpus07.num_fp_insts            11276643                       # number of float instructions
system.switch_cpus07.num_int_register_reads    296970273                       # number of times the integer registers were read
system.switch_cpus07.num_int_register_writes    144861852                       # number of times the integer registers were written
system.switch_cpus07.num_fp_register_reads     12947579                       # number of times the floating registers were read
system.switch_cpus07.num_fp_register_writes     10782624                       # number of times the floating registers were written
system.switch_cpus07.num_mem_refs            94362389                       # number of memory refs
system.switch_cpus07.num_load_insts          51539675                       # Number of load instructions
system.switch_cpus07.num_store_insts         42822714                       # Number of store instructions
system.switch_cpus07.num_idle_cycles     181843793.809236                       # Number of idle cycles
system.switch_cpus07.num_busy_cycles     223415771.190764                       # Number of busy cycles
system.switch_cpus07.not_idle_fraction       0.551291                       # Percentage of non-idle cycles
system.switch_cpus07.idle_fraction           0.448709                       # Percentage of idle cycles
system.switch_cpus07.Branches                26141215                       # Number of branches fetched
system.switch_cpus07.op_class::No_OpClass      1709798      0.77%      0.77% # Class of executed instruction
system.switch_cpus07.op_class::IntAlu       100077930     44.84%     45.61% # Class of executed instruction
system.switch_cpus07.op_class::IntMult         107499      0.05%     45.65% # Class of executed instruction
system.switch_cpus07.op_class::IntDiv               0      0.00%     45.65% # Class of executed instruction
system.switch_cpus07.op_class::FloatAdd       4971881      2.23%     47.88% # Class of executed instruction
system.switch_cpus07.op_class::FloatCmp        183952      0.08%     47.96% # Class of executed instruction
system.switch_cpus07.op_class::FloatCvt       2312114      1.04%     49.00% # Class of executed instruction
system.switch_cpus07.op_class::FloatMult      2453286      1.10%     50.10% # Class of executed instruction
system.switch_cpus07.op_class::FloatDiv          2594      0.00%     50.10% # Class of executed instruction
system.switch_cpus07.op_class::FloatSqrt          824      0.00%     50.10% # Class of executed instruction
system.switch_cpus07.op_class::SimdAdd              0      0.00%     50.10% # Class of executed instruction
system.switch_cpus07.op_class::SimdAddAcc            0      0.00%     50.10% # Class of executed instruction
system.switch_cpus07.op_class::SimdAlu              0      0.00%     50.10% # Class of executed instruction
system.switch_cpus07.op_class::SimdCmp              0      0.00%     50.10% # Class of executed instruction
system.switch_cpus07.op_class::SimdCvt              0      0.00%     50.10% # Class of executed instruction
system.switch_cpus07.op_class::SimdMisc             0      0.00%     50.10% # Class of executed instruction
system.switch_cpus07.op_class::SimdMult             0      0.00%     50.10% # Class of executed instruction
system.switch_cpus07.op_class::SimdMultAcc            0      0.00%     50.10% # Class of executed instruction
system.switch_cpus07.op_class::SimdShift            0      0.00%     50.10% # Class of executed instruction
system.switch_cpus07.op_class::SimdShiftAcc            0      0.00%     50.10% # Class of executed instruction
system.switch_cpus07.op_class::SimdSqrt             0      0.00%     50.10% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAdd            0      0.00%     50.10% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAlu            0      0.00%     50.10% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCmp            0      0.00%     50.10% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCvt            0      0.00%     50.10% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatDiv            0      0.00%     50.10% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMisc            0      0.00%     50.10% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMult            0      0.00%     50.10% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMultAcc            0      0.00%     50.10% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatSqrt            0      0.00%     50.10% # Class of executed instruction
system.switch_cpus07.op_class::MemRead       52392460     23.47%     73.58% # Class of executed instruction
system.switch_cpus07.op_class::MemWrite      42822870     19.19%     92.76% # Class of executed instruction
system.switch_cpus07.op_class::IprAccess     16152113      7.24%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::total        223187321                       # Class of executed instruction
system.switch_cpus08.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus08.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus08.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus08.dtb.read_hits           25820194                       # DTB read hits
system.switch_cpus08.dtb.read_misses            84836                       # DTB read misses
system.switch_cpus08.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.dtb.read_accesses       25669599                       # DTB read accesses
system.switch_cpus08.dtb.write_hits           7560442                       # DTB write hits
system.switch_cpus08.dtb.write_misses            5959                       # DTB write misses
system.switch_cpus08.dtb.write_acv                 10                       # DTB write access violations
system.switch_cpus08.dtb.write_accesses       7445572                       # DTB write accesses
system.switch_cpus08.dtb.data_hits           33380636                       # DTB hits
system.switch_cpus08.dtb.data_misses            90795                       # DTB misses
system.switch_cpus08.dtb.data_acv                  10                       # DTB access violations
system.switch_cpus08.dtb.data_accesses       33115171                       # DTB accesses
system.switch_cpus08.itb.fetch_hits         139015424                       # ITB hits
system.switch_cpus08.itb.fetch_misses             373                       # ITB misses
system.switch_cpus08.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.itb.fetch_accesses     139015797                       # ITB accesses
system.switch_cpus08.itb.read_hits                  0                       # DTB read hits
system.switch_cpus08.itb.read_misses                0                       # DTB read misses
system.switch_cpus08.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.itb.write_hits                 0                       # DTB write hits
system.switch_cpus08.itb.write_misses               0                       # DTB write misses
system.switch_cpus08.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.itb.data_hits                  0                       # DTB hits
system.switch_cpus08.itb.data_misses                0                       # DTB misses
system.switch_cpus08.itb.data_acv                   0                       # DTB access violations
system.switch_cpus08.itb.data_accesses              0                       # DTB accesses
system.switch_cpus08.numCycles              404844168                       # number of cpu cycles simulated
system.switch_cpus08.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus08.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus08.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus08.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus08.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus08.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_good::kernel            0                      
system.switch_cpus08.kern.mode_good::user            0                      
system.switch_cpus08.kern.mode_good::idle            0                      
system.switch_cpus08.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus08.committedInsts         139942729                       # Number of instructions committed
system.switch_cpus08.committedOps           139942729                       # Number of ops (including micro ops) committed
system.switch_cpus08.num_int_alu_accesses     94869961                       # Number of integer alu accesses
system.switch_cpus08.num_fp_alu_accesses     61986992                       # Number of float alu accesses
system.switch_cpus08.num_func_calls            595672                       # number of times a function call or return occured
system.switch_cpus08.num_conditional_control_insts     10320286                       # number of instructions that are conditional controls
system.switch_cpus08.num_int_insts           94869961                       # number of integer instructions
system.switch_cpus08.num_fp_insts            61986992                       # number of float instructions
system.switch_cpus08.num_int_register_reads    185369820                       # number of times the integer registers were read
system.switch_cpus08.num_int_register_writes     63668118                       # number of times the integer registers were written
system.switch_cpus08.num_fp_register_reads     85770731                       # number of times the floating registers were read
system.switch_cpus08.num_fp_register_writes     55155063                       # number of times the floating registers were written
system.switch_cpus08.num_mem_refs            33483667                       # number of memory refs
system.switch_cpus08.num_load_insts          25916222                       # Number of load instructions
system.switch_cpus08.num_store_insts          7567445                       # Number of store instructions
system.switch_cpus08.num_idle_cycles     264810880.028280                       # Number of idle cycles
system.switch_cpus08.num_busy_cycles     140033287.971720                       # Number of busy cycles
system.switch_cpus08.not_idle_fraction       0.345894                       # Percentage of non-idle cycles
system.switch_cpus08.idle_fraction           0.654106                       # Percentage of idle cycles
system.switch_cpus08.Branches                12434917                       # Number of branches fetched
system.switch_cpus08.op_class::No_OpClass      1053882      0.75%      0.75% # Class of executed instruction
system.switch_cpus08.op_class::IntAlu        52975699     37.83%     38.58% # Class of executed instruction
system.switch_cpus08.op_class::IntMult        3095281      2.21%     40.79% # Class of executed instruction
system.switch_cpus08.op_class::IntDiv               0      0.00%     40.79% # Class of executed instruction
system.switch_cpus08.op_class::FloatAdd      26157251     18.68%     59.47% # Class of executed instruction
system.switch_cpus08.op_class::FloatCmp        224928      0.16%     59.63% # Class of executed instruction
system.switch_cpus08.op_class::FloatCvt       5815407      4.15%     63.79% # Class of executed instruction
system.switch_cpus08.op_class::FloatMult     15605108     11.14%     74.93% # Class of executed instruction
system.switch_cpus08.op_class::FloatDiv        513619      0.37%     75.30% # Class of executed instruction
system.switch_cpus08.op_class::FloatSqrt       163152      0.12%     75.41% # Class of executed instruction
system.switch_cpus08.op_class::SimdAdd              0      0.00%     75.41% # Class of executed instruction
system.switch_cpus08.op_class::SimdAddAcc            0      0.00%     75.41% # Class of executed instruction
system.switch_cpus08.op_class::SimdAlu              0      0.00%     75.41% # Class of executed instruction
system.switch_cpus08.op_class::SimdCmp              0      0.00%     75.41% # Class of executed instruction
system.switch_cpus08.op_class::SimdCvt              0      0.00%     75.41% # Class of executed instruction
system.switch_cpus08.op_class::SimdMisc             0      0.00%     75.41% # Class of executed instruction
system.switch_cpus08.op_class::SimdMult             0      0.00%     75.41% # Class of executed instruction
system.switch_cpus08.op_class::SimdMultAcc            0      0.00%     75.41% # Class of executed instruction
system.switch_cpus08.op_class::SimdShift            0      0.00%     75.41% # Class of executed instruction
system.switch_cpus08.op_class::SimdShiftAcc            0      0.00%     75.41% # Class of executed instruction
system.switch_cpus08.op_class::SimdSqrt             0      0.00%     75.41% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAdd            0      0.00%     75.41% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAlu            0      0.00%     75.41% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCmp            0      0.00%     75.41% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCvt            0      0.00%     75.41% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatDiv            0      0.00%     75.41% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMisc            0      0.00%     75.41% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMult            0      0.00%     75.41% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMultAcc            0      0.00%     75.41% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatSqrt            0      0.00%     75.41% # Class of executed instruction
system.switch_cpus08.op_class::MemRead       25924583     18.51%     93.93% # Class of executed instruction
system.switch_cpus08.op_class::MemWrite       7567984      5.40%     99.33% # Class of executed instruction
system.switch_cpus08.op_class::IprAccess       936640      0.67%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::total        140033534                       # Class of executed instruction
system.switch_cpus09.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus09.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus09.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus09.dtb.read_hits             107072                       # DTB read hits
system.switch_cpus09.dtb.read_misses              326                       # DTB read misses
system.switch_cpus09.dtb.read_acv                  12                       # DTB read access violations
system.switch_cpus09.dtb.read_accesses           1922                       # DTB read accesses
system.switch_cpus09.dtb.write_hits             60269                       # DTB write hits
system.switch_cpus09.dtb.write_misses              39                       # DTB write misses
system.switch_cpus09.dtb.write_acv                  9                       # DTB write access violations
system.switch_cpus09.dtb.write_accesses           954                       # DTB write accesses
system.switch_cpus09.dtb.data_hits             167341                       # DTB hits
system.switch_cpus09.dtb.data_misses              365                       # DTB misses
system.switch_cpus09.dtb.data_acv                  21                       # DTB access violations
system.switch_cpus09.dtb.data_accesses           2876                       # DTB accesses
system.switch_cpus09.itb.fetch_hits             79114                       # ITB hits
system.switch_cpus09.itb.fetch_misses             125                       # ITB misses
system.switch_cpus09.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.itb.fetch_accesses         79239                       # ITB accesses
system.switch_cpus09.itb.read_hits                  0                       # DTB read hits
system.switch_cpus09.itb.read_misses                0                       # DTB read misses
system.switch_cpus09.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.itb.write_hits                 0                       # DTB write hits
system.switch_cpus09.itb.write_misses               0                       # DTB write misses
system.switch_cpus09.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.itb.data_hits                  0                       # DTB hits
system.switch_cpus09.itb.data_misses                0                       # DTB misses
system.switch_cpus09.itb.data_acv                   0                       # DTB access violations
system.switch_cpus09.itb.data_accesses              0                       # DTB accesses
system.switch_cpus09.numCycles              405259768                       # number of cpu cycles simulated
system.switch_cpus09.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus09.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus09.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus09.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus09.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus09.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_good::kernel            0                      
system.switch_cpus09.kern.mode_good::user            0                      
system.switch_cpus09.kern.mode_good::idle            0                      
system.switch_cpus09.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus09.committedInsts            503037                       # Number of instructions committed
system.switch_cpus09.committedOps              503037                       # Number of ops (including micro ops) committed
system.switch_cpus09.num_int_alu_accesses       480800                       # Number of integer alu accesses
system.switch_cpus09.num_fp_alu_accesses          239                       # Number of float alu accesses
system.switch_cpus09.num_func_calls             17508                       # number of times a function call or return occured
system.switch_cpus09.num_conditional_control_insts        47034                       # number of instructions that are conditional controls
system.switch_cpus09.num_int_insts             480800                       # number of integer instructions
system.switch_cpus09.num_fp_insts                 239                       # number of float instructions
system.switch_cpus09.num_int_register_reads       641578                       # number of times the integer registers were read
system.switch_cpus09.num_int_register_writes       369856                       # number of times the integer registers were written
system.switch_cpus09.num_fp_register_reads          120                       # number of times the floating registers were read
system.switch_cpus09.num_fp_register_writes          121                       # number of times the floating registers were written
system.switch_cpus09.num_mem_refs              168786                       # number of memory refs
system.switch_cpus09.num_load_insts            107951                       # Number of load instructions
system.switch_cpus09.num_store_insts            60835                       # Number of store instructions
system.switch_cpus09.num_idle_cycles     404756054.591487                       # Number of idle cycles
system.switch_cpus09.num_busy_cycles     503713.408513                       # Number of busy cycles
system.switch_cpus09.not_idle_fraction       0.001243                       # Percentage of non-idle cycles
system.switch_cpus09.idle_fraction           0.998757                       # Percentage of idle cycles
system.switch_cpus09.Branches                   73155                       # Number of branches fetched
system.switch_cpus09.op_class::No_OpClass         4928      0.98%      0.98% # Class of executed instruction
system.switch_cpus09.op_class::IntAlu          300534     59.70%     60.68% # Class of executed instruction
system.switch_cpus09.op_class::IntMult           1184      0.24%     60.91% # Class of executed instruction
system.switch_cpus09.op_class::IntDiv               0      0.00%     60.91% # Class of executed instruction
system.switch_cpus09.op_class::FloatAdd            32      0.01%     60.92% # Class of executed instruction
system.switch_cpus09.op_class::FloatCmp             0      0.00%     60.92% # Class of executed instruction
system.switch_cpus09.op_class::FloatCvt             0      0.00%     60.92% # Class of executed instruction
system.switch_cpus09.op_class::FloatMult            0      0.00%     60.92% # Class of executed instruction
system.switch_cpus09.op_class::FloatDiv             3      0.00%     60.92% # Class of executed instruction
system.switch_cpus09.op_class::FloatSqrt            0      0.00%     60.92% # Class of executed instruction
system.switch_cpus09.op_class::SimdAdd              0      0.00%     60.92% # Class of executed instruction
system.switch_cpus09.op_class::SimdAddAcc            0      0.00%     60.92% # Class of executed instruction
system.switch_cpus09.op_class::SimdAlu              0      0.00%     60.92% # Class of executed instruction
system.switch_cpus09.op_class::SimdCmp              0      0.00%     60.92% # Class of executed instruction
system.switch_cpus09.op_class::SimdCvt              0      0.00%     60.92% # Class of executed instruction
system.switch_cpus09.op_class::SimdMisc             0      0.00%     60.92% # Class of executed instruction
system.switch_cpus09.op_class::SimdMult             0      0.00%     60.92% # Class of executed instruction
system.switch_cpus09.op_class::SimdMultAcc            0      0.00%     60.92% # Class of executed instruction
system.switch_cpus09.op_class::SimdShift            0      0.00%     60.92% # Class of executed instruction
system.switch_cpus09.op_class::SimdShiftAcc            0      0.00%     60.92% # Class of executed instruction
system.switch_cpus09.op_class::SimdSqrt             0      0.00%     60.92% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAdd            0      0.00%     60.92% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAlu            0      0.00%     60.92% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCmp            0      0.00%     60.92% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCvt            0      0.00%     60.92% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatDiv            0      0.00%     60.92% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMisc            0      0.00%     60.92% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMult            0      0.00%     60.92% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMultAcc            0      0.00%     60.92% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatSqrt            0      0.00%     60.92% # Class of executed instruction
system.switch_cpus09.op_class::MemRead         111818     22.21%     83.13% # Class of executed instruction
system.switch_cpus09.op_class::MemWrite         60857     12.09%     95.22% # Class of executed instruction
system.switch_cpus09.op_class::IprAccess        24067      4.78%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::total           503423                       # Class of executed instruction
system.switch_cpus10.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus10.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus10.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus10.dtb.read_hits           25968528                       # DTB read hits
system.switch_cpus10.dtb.read_misses            83425                       # DTB read misses
system.switch_cpus10.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.dtb.read_accesses       25868513                       # DTB read accesses
system.switch_cpus10.dtb.write_hits           7524077                       # DTB write hits
system.switch_cpus10.dtb.write_misses            5787                       # DTB write misses
system.switch_cpus10.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.dtb.write_accesses       7441589                       # DTB write accesses
system.switch_cpus10.dtb.data_hits           33492605                       # DTB hits
system.switch_cpus10.dtb.data_misses            89212                       # DTB misses
system.switch_cpus10.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus10.dtb.data_accesses       33310102                       # DTB accesses
system.switch_cpus10.itb.fetch_hits         140034795                       # ITB hits
system.switch_cpus10.itb.fetch_misses             244                       # ITB misses
system.switch_cpus10.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.itb.fetch_accesses     140035039                       # ITB accesses
system.switch_cpus10.itb.read_hits                  0                       # DTB read hits
system.switch_cpus10.itb.read_misses                0                       # DTB read misses
system.switch_cpus10.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.itb.write_hits                 0                       # DTB write hits
system.switch_cpus10.itb.write_misses               0                       # DTB write misses
system.switch_cpus10.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.itb.data_hits                  0                       # DTB hits
system.switch_cpus10.itb.data_misses                0                       # DTB misses
system.switch_cpus10.itb.data_acv                   0                       # DTB access violations
system.switch_cpus10.itb.data_accesses              0                       # DTB accesses
system.switch_cpus10.numCycles              405259807                       # number of cpu cycles simulated
system.switch_cpus10.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus10.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus10.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus10.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus10.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus10.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_good::kernel            0                      
system.switch_cpus10.kern.mode_good::user            0                      
system.switch_cpus10.kern.mode_good::idle            0                      
system.switch_cpus10.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus10.committedInsts         140726220                       # Number of instructions committed
system.switch_cpus10.committedOps           140726220                       # Number of ops (including micro ops) committed
system.switch_cpus10.num_int_alu_accesses     95399391                       # Number of integer alu accesses
system.switch_cpus10.num_fp_alu_accesses     62386097                       # Number of float alu accesses
system.switch_cpus10.num_func_calls            585143                       # number of times a function call or return occured
system.switch_cpus10.num_conditional_control_insts     10367502                       # number of instructions that are conditional controls
system.switch_cpus10.num_int_insts           95399391                       # number of integer instructions
system.switch_cpus10.num_fp_insts            62386097                       # number of float instructions
system.switch_cpus10.num_int_register_reads    186417029                       # number of times the integer registers were read
system.switch_cpus10.num_int_register_writes     64038820                       # number of times the integer registers were written
system.switch_cpus10.num_fp_register_reads     86172206                       # number of times the floating registers were read
system.switch_cpus10.num_fp_register_writes     55535539                       # number of times the floating registers were written
system.switch_cpus10.num_mem_refs            33593690                       # number of memory refs
system.switch_cpus10.num_load_insts          26062913                       # Number of load instructions
system.switch_cpus10.num_store_insts          7530777                       # Number of store instructions
system.switch_cpus10.num_idle_cycles     264300187.060051                       # Number of idle cycles
system.switch_cpus10.num_busy_cycles     140959619.939949                       # Number of busy cycles
system.switch_cpus10.not_idle_fraction       0.347825                       # Percentage of non-idle cycles
system.switch_cpus10.idle_fraction           0.652175                       # Percentage of idle cycles
system.switch_cpus10.Branches                12499144                       # Number of branches fetched
system.switch_cpus10.op_class::No_OpClass      1045627      0.74%      0.74% # Class of executed instruction
system.switch_cpus10.op_class::IntAlu        53337402     37.88%     38.62% # Class of executed instruction
system.switch_cpus10.op_class::IntMult        3105107      2.21%     40.83% # Class of executed instruction
system.switch_cpus10.op_class::IntDiv               0      0.00%     40.83% # Class of executed instruction
system.switch_cpus10.op_class::FloatAdd      26332515     18.70%     59.53% # Class of executed instruction
system.switch_cpus10.op_class::FloatCmp        224928      0.16%     59.68% # Class of executed instruction
system.switch_cpus10.op_class::FloatCvt       5897636      4.19%     63.87% # Class of executed instruction
system.switch_cpus10.op_class::FloatMult     15677146     11.13%     75.01% # Class of executed instruction
system.switch_cpus10.op_class::FloatDiv        513610      0.36%     75.37% # Class of executed instruction
system.switch_cpus10.op_class::FloatSqrt       163152      0.12%     75.49% # Class of executed instruction
system.switch_cpus10.op_class::SimdAdd              0      0.00%     75.49% # Class of executed instruction
system.switch_cpus10.op_class::SimdAddAcc            0      0.00%     75.49% # Class of executed instruction
system.switch_cpus10.op_class::SimdAlu              0      0.00%     75.49% # Class of executed instruction
system.switch_cpus10.op_class::SimdCmp              0      0.00%     75.49% # Class of executed instruction
system.switch_cpus10.op_class::SimdCvt              0      0.00%     75.49% # Class of executed instruction
system.switch_cpus10.op_class::SimdMisc             0      0.00%     75.49% # Class of executed instruction
system.switch_cpus10.op_class::SimdMult             0      0.00%     75.49% # Class of executed instruction
system.switch_cpus10.op_class::SimdMultAcc            0      0.00%     75.49% # Class of executed instruction
system.switch_cpus10.op_class::SimdShift            0      0.00%     75.49% # Class of executed instruction
system.switch_cpus10.op_class::SimdShiftAcc            0      0.00%     75.49% # Class of executed instruction
system.switch_cpus10.op_class::SimdSqrt             0      0.00%     75.49% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAdd            0      0.00%     75.49% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAlu            0      0.00%     75.49% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCmp            0      0.00%     75.49% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCvt            0      0.00%     75.49% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatDiv            0      0.00%     75.49% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMisc            0      0.00%     75.49% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMult            0      0.00%     75.49% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMultAcc            0      0.00%     75.49% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatSqrt            0      0.00%     75.49% # Class of executed instruction
system.switch_cpus10.op_class::MemRead       26070237     18.51%     94.00% # Class of executed instruction
system.switch_cpus10.op_class::MemWrite       7530822      5.35%     99.35% # Class of executed instruction
system.switch_cpus10.op_class::IprAccess       917250      0.65%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::total        140815432                       # Class of executed instruction
system.switch_cpus11.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus11.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus11.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus11.dtb.read_hits           51663050                       # DTB read hits
system.switch_cpus11.dtb.read_misses              851                       # DTB read misses
system.switch_cpus11.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.dtb.read_accesses        5656911                       # DTB read accesses
system.switch_cpus11.dtb.write_hits          42833510                       # DTB write hits
system.switch_cpus11.dtb.write_misses             128                       # DTB write misses
system.switch_cpus11.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.dtb.write_accesses       1171340                       # DTB write accesses
system.switch_cpus11.dtb.data_hits           94496560                       # DTB hits
system.switch_cpus11.dtb.data_misses              979                       # DTB misses
system.switch_cpus11.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus11.dtb.data_accesses        6828251                       # DTB accesses
system.switch_cpus11.itb.fetch_hits          77930492                       # ITB hits
system.switch_cpus11.itb.fetch_misses             224                       # ITB misses
system.switch_cpus11.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.itb.fetch_accesses      77930716                       # ITB accesses
system.switch_cpus11.itb.read_hits                  0                       # DTB read hits
system.switch_cpus11.itb.read_misses                0                       # DTB read misses
system.switch_cpus11.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.itb.write_hits                 0                       # DTB write hits
system.switch_cpus11.itb.write_misses               0                       # DTB write misses
system.switch_cpus11.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.itb.data_hits                  0                       # DTB hits
system.switch_cpus11.itb.data_misses                0                       # DTB misses
system.switch_cpus11.itb.data_acv                   0                       # DTB access violations
system.switch_cpus11.itb.data_accesses              0                       # DTB accesses
system.switch_cpus11.numCycles              405259759                       # number of cpu cycles simulated
system.switch_cpus11.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus11.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus11.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus11.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus11.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus11.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_good::kernel            0                      
system.switch_cpus11.kern.mode_good::user            0                      
system.switch_cpus11.kern.mode_good::idle            0                      
system.switch_cpus11.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus11.committedInsts         223823724                       # Number of instructions committed
system.switch_cpus11.committedOps           223823724                       # Number of ops (including micro ops) committed
system.switch_cpus11.num_int_alu_accesses    206432253                       # Number of integer alu accesses
system.switch_cpus11.num_fp_alu_accesses     11476351                       # Number of float alu accesses
system.switch_cpus11.num_func_calls           3430011                       # number of times a function call or return occured
system.switch_cpus11.num_conditional_control_insts     18054098                       # number of instructions that are conditional controls
system.switch_cpus11.num_int_insts          206432253                       # number of integer instructions
system.switch_cpus11.num_fp_insts            11476351                       # number of float instructions
system.switch_cpus11.num_int_register_reads    297817028                       # number of times the integer registers were read
system.switch_cpus11.num_int_register_writes    145219540                       # number of times the integer registers were written
system.switch_cpus11.num_fp_register_reads     13147105                       # number of times the floating registers were read
system.switch_cpus11.num_fp_register_writes     10972024                       # number of times the floating registers were written
system.switch_cpus11.num_mem_refs            94499681                       # number of memory refs
system.switch_cpus11.num_load_insts          51665097                       # Number of load instructions
system.switch_cpus11.num_store_insts         42834584                       # Number of store instructions
system.switch_cpus11.num_idle_cycles     181205835.013172                       # Number of idle cycles
system.switch_cpus11.num_busy_cycles     224053923.986828                       # Number of busy cycles
system.switch_cpus11.not_idle_fraction       0.552865                       # Percentage of non-idle cycles
system.switch_cpus11.idle_fraction           0.447135                       # Percentage of idle cycles
system.switch_cpus11.Branches                26214707                       # Number of branches fetched
system.switch_cpus11.op_class::No_OpClass      1710285      0.76%      0.76% # Class of executed instruction
system.switch_cpus11.op_class::IntAlu       100407773     44.86%     45.62% # Class of executed instruction
system.switch_cpus11.op_class::IntMult         112825      0.05%     45.67% # Class of executed instruction
system.switch_cpus11.op_class::IntDiv               0      0.00%     45.67% # Class of executed instruction
system.switch_cpus11.op_class::FloatAdd       5058852      2.26%     47.93% # Class of executed instruction
system.switch_cpus11.op_class::FloatCmp        183952      0.08%     48.02% # Class of executed instruction
system.switch_cpus11.op_class::FloatCvt       2353062      1.05%     49.07% # Class of executed instruction
system.switch_cpus11.op_class::FloatMult      2489092      1.11%     50.18% # Class of executed instruction
system.switch_cpus11.op_class::FloatDiv          2594      0.00%     50.18% # Class of executed instruction
system.switch_cpus11.op_class::FloatSqrt          824      0.00%     50.18% # Class of executed instruction
system.switch_cpus11.op_class::SimdAdd              0      0.00%     50.18% # Class of executed instruction
system.switch_cpus11.op_class::SimdAddAcc            0      0.00%     50.18% # Class of executed instruction
system.switch_cpus11.op_class::SimdAlu              0      0.00%     50.18% # Class of executed instruction
system.switch_cpus11.op_class::SimdCmp              0      0.00%     50.18% # Class of executed instruction
system.switch_cpus11.op_class::SimdCvt              0      0.00%     50.18% # Class of executed instruction
system.switch_cpus11.op_class::SimdMisc             0      0.00%     50.18% # Class of executed instruction
system.switch_cpus11.op_class::SimdMult             0      0.00%     50.18% # Class of executed instruction
system.switch_cpus11.op_class::SimdMultAcc            0      0.00%     50.18% # Class of executed instruction
system.switch_cpus11.op_class::SimdShift            0      0.00%     50.18% # Class of executed instruction
system.switch_cpus11.op_class::SimdShiftAcc            0      0.00%     50.18% # Class of executed instruction
system.switch_cpus11.op_class::SimdSqrt             0      0.00%     50.18% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAdd            0      0.00%     50.18% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAlu            0      0.00%     50.18% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCmp            0      0.00%     50.18% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCvt            0      0.00%     50.18% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatDiv            0      0.00%     50.18% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMisc            0      0.00%     50.18% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMult            0      0.00%     50.18% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMultAcc            0      0.00%     50.18% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatSqrt            0      0.00%     50.18% # Class of executed instruction
system.switch_cpus11.op_class::MemRead       52518186     23.46%     73.65% # Class of executed instruction
system.switch_cpus11.op_class::MemWrite      42834806     19.14%     92.78% # Class of executed instruction
system.switch_cpus11.op_class::IprAccess     16152452      7.22%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::total        223824703                       # Class of executed instruction
system.switch_cpus12.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus12.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus12.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus12.dtb.read_hits           26009295                       # DTB read hits
system.switch_cpus12.dtb.read_misses            84228                       # DTB read misses
system.switch_cpus12.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.dtb.read_accesses       25909135                       # DTB read accesses
system.switch_cpus12.dtb.write_hits           7526531                       # DTB write hits
system.switch_cpus12.dtb.write_misses            4869                       # DTB write misses
system.switch_cpus12.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.dtb.write_accesses       7440641                       # DTB write accesses
system.switch_cpus12.dtb.data_hits           33535826                       # DTB hits
system.switch_cpus12.dtb.data_misses            89097                       # DTB misses
system.switch_cpus12.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus12.dtb.data_accesses       33349776                       # DTB accesses
system.switch_cpus12.itb.fetch_hits         140192397                       # ITB hits
system.switch_cpus12.itb.fetch_misses             245                       # ITB misses
system.switch_cpus12.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.itb.fetch_accesses     140192642                       # ITB accesses
system.switch_cpus12.itb.read_hits                  0                       # DTB read hits
system.switch_cpus12.itb.read_misses                0                       # DTB read misses
system.switch_cpus12.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.itb.write_hits                 0                       # DTB write hits
system.switch_cpus12.itb.write_misses               0                       # DTB write misses
system.switch_cpus12.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.itb.data_hits                  0                       # DTB hits
system.switch_cpus12.itb.data_misses                0                       # DTB misses
system.switch_cpus12.itb.data_acv                   0                       # DTB access violations
system.switch_cpus12.itb.data_accesses              0                       # DTB accesses
system.switch_cpus12.numCycles              405259805                       # number of cpu cycles simulated
system.switch_cpus12.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus12.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus12.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus12.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus12.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus12.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_good::kernel            0                      
system.switch_cpus12.kern.mode_good::user            0                      
system.switch_cpus12.kern.mode_good::idle            0                      
system.switch_cpus12.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus12.committedInsts         140895821                       # Number of instructions committed
system.switch_cpus12.committedOps           140895821                       # Number of ops (including micro ops) committed
system.switch_cpus12.num_int_alu_accesses     95540158                       # Number of integer alu accesses
system.switch_cpus12.num_fp_alu_accesses     62428147                       # Number of float alu accesses
system.switch_cpus12.num_func_calls            586019                       # number of times a function call or return occured
system.switch_cpus12.num_conditional_control_insts     10373924                       # number of instructions that are conditional controls
system.switch_cpus12.num_int_insts           95540158                       # number of integer instructions
system.switch_cpus12.num_fp_insts            62428147                       # number of float instructions
system.switch_cpus12.num_int_register_reads    186675515                       # number of times the integer registers were read
system.switch_cpus12.num_int_register_writes     64150778                       # number of times the integer registers were written
system.switch_cpus12.num_fp_register_reads     86208107                       # number of times the floating registers were read
system.switch_cpus12.num_fp_register_writes     55576648                       # number of times the floating registers were written
system.switch_cpus12.num_mem_refs            33636791                       # number of memory refs
system.switch_cpus12.num_load_insts          26104477                       # Number of load instructions
system.switch_cpus12.num_store_insts          7532314                       # Number of store instructions
system.switch_cpus12.num_idle_cycles     264130523.138422                       # Number of idle cycles
system.switch_cpus12.num_busy_cycles     141129281.861578                       # Number of busy cycles
system.switch_cpus12.not_idle_fraction       0.348244                       # Percentage of non-idle cycles
system.switch_cpus12.idle_fraction           0.651756                       # Percentage of idle cycles
system.switch_cpus12.Branches                12515314                       # Number of branches fetched
system.switch_cpus12.op_class::No_OpClass      1045377      0.74%      0.74% # Class of executed instruction
system.switch_cpus12.op_class::IntAlu        53428676     37.90%     38.64% # Class of executed instruction
system.switch_cpus12.op_class::IntMult        3110747      2.21%     40.84% # Class of executed instruction
system.switch_cpus12.op_class::IntDiv               0      0.00%     40.84% # Class of executed instruction
system.switch_cpus12.op_class::FloatAdd      26349103     18.69%     59.53% # Class of executed instruction
system.switch_cpus12.op_class::FloatCmp        224928      0.16%     59.69% # Class of executed instruction
system.switch_cpus12.op_class::FloatCvt       5906698      4.19%     63.88% # Class of executed instruction
system.switch_cpus12.op_class::FloatMult     15684586     11.13%     75.01% # Class of executed instruction
system.switch_cpus12.op_class::FloatDiv        513559      0.36%     75.37% # Class of executed instruction
system.switch_cpus12.op_class::FloatSqrt       163152      0.12%     75.49% # Class of executed instruction
system.switch_cpus12.op_class::SimdAdd              0      0.00%     75.49% # Class of executed instruction
system.switch_cpus12.op_class::SimdAddAcc            0      0.00%     75.49% # Class of executed instruction
system.switch_cpus12.op_class::SimdAlu              0      0.00%     75.49% # Class of executed instruction
system.switch_cpus12.op_class::SimdCmp              0      0.00%     75.49% # Class of executed instruction
system.switch_cpus12.op_class::SimdCvt              0      0.00%     75.49% # Class of executed instruction
system.switch_cpus12.op_class::SimdMisc             0      0.00%     75.49% # Class of executed instruction
system.switch_cpus12.op_class::SimdMult             0      0.00%     75.49% # Class of executed instruction
system.switch_cpus12.op_class::SimdMultAcc            0      0.00%     75.49% # Class of executed instruction
system.switch_cpus12.op_class::SimdShift            0      0.00%     75.49% # Class of executed instruction
system.switch_cpus12.op_class::SimdShiftAcc            0      0.00%     75.49% # Class of executed instruction
system.switch_cpus12.op_class::SimdSqrt             0      0.00%     75.49% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAdd            0      0.00%     75.49% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAlu            0      0.00%     75.49% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCmp            0      0.00%     75.49% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCvt            0      0.00%     75.49% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatDiv            0      0.00%     75.49% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMisc            0      0.00%     75.49% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMult            0      0.00%     75.49% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMultAcc            0      0.00%     75.49% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatSqrt            0      0.00%     75.49% # Class of executed instruction
system.switch_cpus12.op_class::MemRead       26109263     18.52%     94.01% # Class of executed instruction
system.switch_cpus12.op_class::MemWrite       7532391      5.34%     99.35% # Class of executed instruction
system.switch_cpus12.op_class::IprAccess       916438      0.65%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::total        140984918                       # Class of executed instruction
system.switch_cpus13.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus13.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus13.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus13.dtb.read_hits           51492236                       # DTB read hits
system.switch_cpus13.dtb.read_misses              817                       # DTB read misses
system.switch_cpus13.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.dtb.read_accesses        5478597                       # DTB read accesses
system.switch_cpus13.dtb.write_hits          43203280                       # DTB write hits
system.switch_cpus13.dtb.write_misses             478                       # DTB write misses
system.switch_cpus13.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.dtb.write_accesses       1459404                       # DTB write accesses
system.switch_cpus13.dtb.data_hits           94695516                       # DTB hits
system.switch_cpus13.dtb.data_misses             1295                       # DTB misses
system.switch_cpus13.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus13.dtb.data_accesses        6938001                       # DTB accesses
system.switch_cpus13.itb.fetch_hits          77071992                       # ITB hits
system.switch_cpus13.itb.fetch_misses             236                       # ITB misses
system.switch_cpus13.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.itb.fetch_accesses      77072228                       # ITB accesses
system.switch_cpus13.itb.read_hits                  0                       # DTB read hits
system.switch_cpus13.itb.read_misses                0                       # DTB read misses
system.switch_cpus13.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.itb.write_hits                 0                       # DTB write hits
system.switch_cpus13.itb.write_misses               0                       # DTB write misses
system.switch_cpus13.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.itb.data_hits                  0                       # DTB hits
system.switch_cpus13.itb.data_misses                0                       # DTB misses
system.switch_cpus13.itb.data_acv                   0                       # DTB access violations
system.switch_cpus13.itb.data_accesses              0                       # DTB accesses
system.switch_cpus13.numCycles              405259750                       # number of cpu cycles simulated
system.switch_cpus13.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus13.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus13.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus13.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus13.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus13.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_good::kernel            0                      
system.switch_cpus13.kern.mode_good::user            0                      
system.switch_cpus13.kern.mode_good::idle            0                      
system.switch_cpus13.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus13.committedInsts         223142121                       # Number of instructions committed
system.switch_cpus13.committedOps           223142121                       # Number of ops (including micro ops) committed
system.switch_cpus13.num_int_alu_accesses    205849714                       # Number of integer alu accesses
system.switch_cpus13.num_fp_alu_accesses     10563582                       # Number of float alu accesses
system.switch_cpus13.num_func_calls           3441779                       # number of times a function call or return occured
system.switch_cpus13.num_conditional_control_insts     17934097                       # number of instructions that are conditional controls
system.switch_cpus13.num_int_insts          205849714                       # number of integer instructions
system.switch_cpus13.num_fp_insts            10563582                       # number of float instructions
system.switch_cpus13.num_int_register_reads    296361335                       # number of times the integer registers were read
system.switch_cpus13.num_int_register_writes    144711730                       # number of times the integer registers were written
system.switch_cpus13.num_fp_register_reads     12266888                       # number of times the floating registers were read
system.switch_cpus13.num_fp_register_writes     10108325                       # number of times the floating registers were written
system.switch_cpus13.num_mem_refs            94698935                       # number of memory refs
system.switch_cpus13.num_load_insts          51494207                       # Number of load instructions
system.switch_cpus13.num_store_insts         43204728                       # Number of store instructions
system.switch_cpus13.num_idle_cycles     181887794.756146                       # Number of idle cycles
system.switch_cpus13.num_busy_cycles     223371955.243854                       # Number of busy cycles
system.switch_cpus13.not_idle_fraction       0.551182                       # Percentage of non-idle cycles
system.switch_cpus13.idle_fraction           0.448818                       # Percentage of idle cycles
system.switch_cpus13.Branches                26046245                       # Number of branches fetched
system.switch_cpus13.op_class::No_OpClass      2191817      0.98%      0.98% # Class of executed instruction
system.switch_cpus13.op_class::IntAlu        99785357     44.72%     45.70% # Class of executed instruction
system.switch_cpus13.op_class::IntMult         102589      0.05%     45.75% # Class of executed instruction
system.switch_cpus13.op_class::IntDiv               0      0.00%     45.75% # Class of executed instruction
system.switch_cpus13.op_class::FloatAdd       4662536      2.09%     47.84% # Class of executed instruction
system.switch_cpus13.op_class::FloatCmp        187780      0.08%     47.92% # Class of executed instruction
system.switch_cpus13.op_class::FloatCvt       2166616      0.97%     48.89% # Class of executed instruction
system.switch_cpus13.op_class::FloatMult      2333856      1.05%     49.94% # Class of executed instruction
system.switch_cpus13.op_class::FloatDiv          2592      0.00%     49.94% # Class of executed instruction
system.switch_cpus13.op_class::FloatSqrt          824      0.00%     49.94% # Class of executed instruction
system.switch_cpus13.op_class::SimdAdd              0      0.00%     49.94% # Class of executed instruction
system.switch_cpus13.op_class::SimdAddAcc            0      0.00%     49.94% # Class of executed instruction
system.switch_cpus13.op_class::SimdAlu              0      0.00%     49.94% # Class of executed instruction
system.switch_cpus13.op_class::SimdCmp              0      0.00%     49.94% # Class of executed instruction
system.switch_cpus13.op_class::SimdCvt              0      0.00%     49.94% # Class of executed instruction
system.switch_cpus13.op_class::SimdMisc             0      0.00%     49.94% # Class of executed instruction
system.switch_cpus13.op_class::SimdMult             0      0.00%     49.94% # Class of executed instruction
system.switch_cpus13.op_class::SimdMultAcc            0      0.00%     49.94% # Class of executed instruction
system.switch_cpus13.op_class::SimdShift            0      0.00%     49.94% # Class of executed instruction
system.switch_cpus13.op_class::SimdShiftAcc            0      0.00%     49.94% # Class of executed instruction
system.switch_cpus13.op_class::SimdSqrt             0      0.00%     49.94% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAdd            0      0.00%     49.94% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAlu            0      0.00%     49.94% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCmp            0      0.00%     49.94% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCvt            0      0.00%     49.94% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatDiv            0      0.00%     49.94% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMisc            0      0.00%     49.94% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMult            0      0.00%     49.94% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMultAcc            0      0.00%     49.94% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatSqrt            0      0.00%     49.94% # Class of executed instruction
system.switch_cpus13.op_class::MemRead       52349055     23.46%     73.40% # Class of executed instruction
system.switch_cpus13.op_class::MemWrite      43205191     19.36%     92.76% # Class of executed instruction
system.switch_cpus13.op_class::IprAccess     16155203      7.24%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::total        223143416                       # Class of executed instruction
system.switch_cpus14.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus14.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus14.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus14.dtb.read_hits           51715201                       # DTB read hits
system.switch_cpus14.dtb.read_misses              829                       # DTB read misses
system.switch_cpus14.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.dtb.read_accesses        5723782                       # DTB read accesses
system.switch_cpus14.dtb.write_hits          42832112                       # DTB write hits
system.switch_cpus14.dtb.write_misses             138                       # DTB write misses
system.switch_cpus14.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.dtb.write_accesses       1171547                       # DTB write accesses
system.switch_cpus14.dtb.data_hits           94547313                       # DTB hits
system.switch_cpus14.dtb.data_misses              967                       # DTB misses
system.switch_cpus14.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus14.dtb.data_accesses        6895329                       # DTB accesses
system.switch_cpus14.itb.fetch_hits          78184170                       # ITB hits
system.switch_cpus14.itb.fetch_misses             216                       # ITB misses
system.switch_cpus14.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.itb.fetch_accesses      78184386                       # ITB accesses
system.switch_cpus14.itb.read_hits                  0                       # DTB read hits
system.switch_cpus14.itb.read_misses                0                       # DTB read misses
system.switch_cpus14.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.itb.write_hits                 0                       # DTB write hits
system.switch_cpus14.itb.write_misses               0                       # DTB write misses
system.switch_cpus14.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.itb.data_hits                  0                       # DTB hits
system.switch_cpus14.itb.data_misses                0                       # DTB misses
system.switch_cpus14.itb.data_acv                   0                       # DTB access violations
system.switch_cpus14.itb.data_accesses              0                       # DTB accesses
system.switch_cpus14.numCycles              405259756                       # number of cpu cycles simulated
system.switch_cpus14.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus14.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus14.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus14.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus14.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus14.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_good::kernel            0                      
system.switch_cpus14.kern.mode_good::user            0                      
system.switch_cpus14.kern.mode_good::idle            0                      
system.switch_cpus14.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus14.committedInsts         224025350                       # Number of instructions committed
system.switch_cpus14.committedOps           224025350                       # Number of ops (including micro ops) committed
system.switch_cpus14.num_int_alu_accesses    206670169                       # Number of integer alu accesses
system.switch_cpus14.num_fp_alu_accesses     11461578                       # Number of float alu accesses
system.switch_cpus14.num_func_calls           3428325                       # number of times a function call or return occured
system.switch_cpus14.num_conditional_control_insts     18083176                       # number of instructions that are conditional controls
system.switch_cpus14.num_int_insts          206670169                       # number of integer instructions
system.switch_cpus14.num_fp_insts            11461578                       # number of float instructions
system.switch_cpus14.num_int_register_reads    298134412                       # number of times the integer registers were read
system.switch_cpus14.num_int_register_writes    145399907                       # number of times the integer registers were written
system.switch_cpus14.num_fp_register_reads     13045406                       # number of times the floating registers were read
system.switch_cpus14.num_fp_register_writes     10952089                       # number of times the floating registers were written
system.switch_cpus14.num_mem_refs            94550410                       # number of memory refs
system.switch_cpus14.num_load_insts          51717235                       # Number of load instructions
system.switch_cpus14.num_store_insts         42833175                       # Number of store instructions
system.switch_cpus14.num_idle_cycles     181004018.176535                       # Number of idle cycles
system.switch_cpus14.num_busy_cycles     224255737.823465                       # Number of busy cycles
system.switch_cpus14.not_idle_fraction       0.553363                       # Percentage of non-idle cycles
system.switch_cpus14.idle_fraction           0.446637                       # Percentage of idle cycles
system.switch_cpus14.Branches                26257031                       # Number of branches fetched
system.switch_cpus14.op_class::No_OpClass      1710124      0.76%      0.76% # Class of executed instruction
system.switch_cpus14.op_class::IntAlu       100604501     44.91%     45.67% # Class of executed instruction
system.switch_cpus14.op_class::IntMult         117800      0.05%     45.72% # Class of executed instruction
system.switch_cpus14.op_class::IntDiv               0      0.00%     45.72% # Class of executed instruction
system.switch_cpus14.op_class::FloatAdd       5048792      2.25%     47.98% # Class of executed instruction
system.switch_cpus14.op_class::FloatCmp        173744      0.08%     48.05% # Class of executed instruction
system.switch_cpus14.op_class::FloatCvt       2348045      1.05%     49.10% # Class of executed instruction
system.switch_cpus14.op_class::FloatMult      2463660      1.10%     50.20% # Class of executed instruction
system.switch_cpus14.op_class::FloatDiv          2591      0.00%     50.20% # Class of executed instruction
system.switch_cpus14.op_class::FloatSqrt          824      0.00%     50.20% # Class of executed instruction
system.switch_cpus14.op_class::SimdAdd              0      0.00%     50.20% # Class of executed instruction
system.switch_cpus14.op_class::SimdAddAcc            0      0.00%     50.20% # Class of executed instruction
system.switch_cpus14.op_class::SimdAlu              0      0.00%     50.20% # Class of executed instruction
system.switch_cpus14.op_class::SimdCmp              0      0.00%     50.20% # Class of executed instruction
system.switch_cpus14.op_class::SimdCvt              0      0.00%     50.20% # Class of executed instruction
system.switch_cpus14.op_class::SimdMisc             0      0.00%     50.20% # Class of executed instruction
system.switch_cpus14.op_class::SimdMult             0      0.00%     50.20% # Class of executed instruction
system.switch_cpus14.op_class::SimdMultAcc            0      0.00%     50.20% # Class of executed instruction
system.switch_cpus14.op_class::SimdShift            0      0.00%     50.20% # Class of executed instruction
system.switch_cpus14.op_class::SimdShiftAcc            0      0.00%     50.20% # Class of executed instruction
system.switch_cpus14.op_class::SimdSqrt             0      0.00%     50.20% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAdd            0      0.00%     50.20% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAlu            0      0.00%     50.20% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCmp            0      0.00%     50.20% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCvt            0      0.00%     50.20% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatDiv            0      0.00%     50.20% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMisc            0      0.00%     50.20% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMult            0      0.00%     50.20% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMultAcc            0      0.00%     50.20% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatSqrt            0      0.00%     50.20% # Class of executed instruction
system.switch_cpus14.op_class::MemRead       52570177     23.47%     73.67% # Class of executed instruction
system.switch_cpus14.op_class::MemWrite      42833316     19.12%     92.79% # Class of executed instruction
system.switch_cpus14.op_class::IprAccess     16152743      7.21%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::total        224026317                       # Class of executed instruction
system.switch_cpus15.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus15.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus15.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus15.dtb.read_hits           39389932                       # DTB read hits
system.switch_cpus15.dtb.read_misses              829                       # DTB read misses
system.switch_cpus15.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.dtb.read_accesses        5420289                       # DTB read accesses
system.switch_cpus15.dtb.write_hits          31687225                       # DTB write hits
system.switch_cpus15.dtb.write_misses             131                       # DTB write misses
system.switch_cpus15.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.dtb.write_accesses        946670                       # DTB write accesses
system.switch_cpus15.dtb.data_hits           71077157                       # DTB hits
system.switch_cpus15.dtb.data_misses              960                       # DTB misses
system.switch_cpus15.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus15.dtb.data_accesses        6366959                       # DTB accesses
system.switch_cpus15.itb.fetch_hits          64396945                       # ITB hits
system.switch_cpus15.itb.fetch_misses             216                       # ITB misses
system.switch_cpus15.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.itb.fetch_accesses      64397161                       # ITB accesses
system.switch_cpus15.itb.read_hits                  0                       # DTB read hits
system.switch_cpus15.itb.read_misses                0                       # DTB read misses
system.switch_cpus15.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.itb.write_hits                 0                       # DTB write hits
system.switch_cpus15.itb.write_misses               0                       # DTB write misses
system.switch_cpus15.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.itb.data_hits                  0                       # DTB hits
system.switch_cpus15.itb.data_misses                0                       # DTB misses
system.switch_cpus15.itb.data_acv                   0                       # DTB access violations
system.switch_cpus15.itb.data_accesses              0                       # DTB accesses
system.switch_cpus15.numCycles              405259783                       # number of cpu cycles simulated
system.switch_cpus15.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus15.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus15.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus15.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus15.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus15.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_good::kernel            0                      
system.switch_cpus15.kern.mode_good::user            0                      
system.switch_cpus15.kern.mode_good::idle            0                      
system.switch_cpus15.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus15.committedInsts         172168200                       # Number of instructions committed
system.switch_cpus15.committedOps           172168200                       # Number of ops (including micro ops) committed
system.switch_cpus15.num_int_alu_accesses    157357281                       # Number of integer alu accesses
system.switch_cpus15.num_fp_alu_accesses     11321438                       # Number of float alu accesses
system.switch_cpus15.num_func_calls           2538754                       # number of times a function call or return occured
system.switch_cpus15.num_conditional_control_insts     13824252                       # number of instructions that are conditional controls
system.switch_cpus15.num_int_insts          157357281                       # number of integer instructions
system.switch_cpus15.num_fp_insts            11321438                       # number of float instructions
system.switch_cpus15.num_int_register_reads    228765022                       # number of times the integer registers were read
system.switch_cpus15.num_int_register_writes    110653340                       # number of times the integer registers were written
system.switch_cpus15.num_fp_register_reads     12906890                       # number of times the floating registers were read
system.switch_cpus15.num_fp_register_writes     10818273                       # number of times the floating registers were written
system.switch_cpus15.num_mem_refs            71080245                       # number of memory refs
system.switch_cpus15.num_load_insts          39391965                       # Number of load instructions
system.switch_cpus15.num_store_insts         31688280                       # Number of store instructions
system.switch_cpus15.num_idle_cycles     232914331.698289                       # Number of idle cycles
system.switch_cpus15.num_busy_cycles     172345451.301711                       # Number of busy cycles
system.switch_cpus15.not_idle_fraction       0.425272                       # Percentage of non-idle cycles
system.switch_cpus15.idle_fraction           0.574728                       # Percentage of idle cycles
system.switch_cpus15.Branches                19983818                       # Number of branches fetched
system.switch_cpus15.op_class::No_OpClass      1264317      0.73%      0.73% # Class of executed instruction
system.switch_cpus15.op_class::IntAlu        77239811     44.86%     45.60% # Class of executed instruction
system.switch_cpus15.op_class::IntMult         113918      0.07%     45.66% # Class of executed instruction
system.switch_cpus15.op_class::IntDiv               0      0.00%     45.66% # Class of executed instruction
system.switch_cpus15.op_class::FloatAdd       4985896      2.90%     48.56% # Class of executed instruction
system.switch_cpus15.op_class::FloatCmp        173748      0.10%     48.66% # Class of executed instruction
system.switch_cpus15.op_class::FloatCvt       2317592      1.35%     50.01% # Class of executed instruction
system.switch_cpus15.op_class::FloatMult      2439366      1.42%     51.42% # Class of executed instruction
system.switch_cpus15.op_class::FloatDiv          2607      0.00%     51.42% # Class of executed instruction
system.switch_cpus15.op_class::FloatSqrt          824      0.00%     51.43% # Class of executed instruction
system.switch_cpus15.op_class::SimdAdd              0      0.00%     51.43% # Class of executed instruction
system.switch_cpus15.op_class::SimdAddAcc            0      0.00%     51.43% # Class of executed instruction
system.switch_cpus15.op_class::SimdAlu              0      0.00%     51.43% # Class of executed instruction
system.switch_cpus15.op_class::SimdCmp              0      0.00%     51.43% # Class of executed instruction
system.switch_cpus15.op_class::SimdCvt              0      0.00%     51.43% # Class of executed instruction
system.switch_cpus15.op_class::SimdMisc             0      0.00%     51.43% # Class of executed instruction
system.switch_cpus15.op_class::SimdMult             0      0.00%     51.43% # Class of executed instruction
system.switch_cpus15.op_class::SimdMultAcc            0      0.00%     51.43% # Class of executed instruction
system.switch_cpus15.op_class::SimdShift            0      0.00%     51.43% # Class of executed instruction
system.switch_cpus15.op_class::SimdShiftAcc            0      0.00%     51.43% # Class of executed instruction
system.switch_cpus15.op_class::SimdSqrt             0      0.00%     51.43% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAdd            0      0.00%     51.43% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAlu            0      0.00%     51.43% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCmp            0      0.00%     51.43% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCvt            0      0.00%     51.43% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatDiv            0      0.00%     51.43% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMisc            0      0.00%     51.43% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMult            0      0.00%     51.43% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMultAcc            0      0.00%     51.43% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatSqrt            0      0.00%     51.43% # Class of executed instruction
system.switch_cpus15.op_class::MemRead       40022331     23.25%     74.67% # Class of executed instruction
system.switch_cpus15.op_class::MemWrite      31688589     18.41%     93.08% # Class of executed instruction
system.switch_cpus15.op_class::IprAccess     11920161      6.92%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::total        172169160                       # Class of executed instruction
system.system_bus.trans_dist::ReadReq               4                       # Transaction distribution
system.system_bus.trans_dist::ReadResp        2558101                       # Transaction distribution
system.system_bus.trans_dist::WriteReq           3569                       # Transaction distribution
system.system_bus.trans_dist::WriteResp          3569                       # Transaction distribution
system.system_bus.trans_dist::WritebackDirty       653840                       # Transaction distribution
system.system_bus.trans_dist::CleanEvict       544789                       # Transaction distribution
system.system_bus.trans_dist::UpgradeReq        19372                       # Transaction distribution
system.system_bus.trans_dist::SCUpgradeReq      3402401                       # Transaction distribution
system.system_bus.trans_dist::UpgradeResp      1939568                       # Transaction distribution
system.system_bus.trans_dist::ReadExReq        619758                       # Transaction distribution
system.system_bus.trans_dist::ReadExResp       615971                       # Transaction distribution
system.system_bus.trans_dist::ReadSharedReq      2558097                       # Transaction distribution
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side     12783549                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::total     12783549                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side       135490                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::total       135490                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count::total           12919039                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side    241951552                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::total    241951552                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side      3063028                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::total      3063028                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size::total           245014580                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.snoops                     11211461                       # Total snoops (count)
system.system_bus.snoop_fanout::samples      15138711                       # Request fanout histogram
system.system_bus.snoop_fanout::mean         1.484644                       # Request fanout histogram
system.system_bus.snoop_fanout::stdev        0.499764                       # Request fanout histogram
system.system_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::0                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::1             7801830     51.54%     51.54% # Request fanout histogram
system.system_bus.snoop_fanout::2             7336881     48.46%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::min_value            1                       # Request fanout histogram
system.system_bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.system_bus.snoop_fanout::total        15138711                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.780433                       # Number of seconds simulated
sim_ticks                                780433450000                       # Number of ticks simulated
final_tick                               3250754924500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 712041                       # Simulator instruction rate (inst/s)
host_op_rate                                   712041                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               33191972                       # Simulator tick rate (ticks/s)
host_mem_usage                                 869788                       # Number of bytes of host memory used
host_seconds                                 23512.72                       # Real time elapsed on the host
sim_insts                                 16742023847                       # Number of instructions simulated
sim_ops                                   16742023847                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.bytes_read::switch_cpus00.inst      2093632                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus00.data      1947584                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus01.inst      1518272                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus01.data      1337664                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus02.inst      2739136                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus02.data      3955584                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus03.inst      1331520                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus03.data      4881920                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus04.inst       988736                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus04.data      1252288                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus05.inst      1981952                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus05.data      1343040                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus06.inst      2159424                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus06.data      1378240                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus07.inst       897920                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus07.data      1228352                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus08.inst      1324672                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus08.data      1619264                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus09.inst      1272256                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus09.data       749056                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus10.inst      1549376                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus10.data      1655936                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus11.inst      1254720                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus11.data      1196800                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus12.inst      1985408                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus12.data      1349696                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus13.inst      1529920                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus13.data      1189248                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus14.inst      1346432                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus14.data      1410752                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus15.inst      1465728                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus15.data      2419008                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total          54353536                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus00.inst      2093632                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus01.inst      1518272                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus02.inst      2739136                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus03.inst      1331520                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus04.inst       988736                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus05.inst      1981952                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus06.inst      2159424                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus07.inst       897920                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus08.inst      1324672                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus09.inst      1272256                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus10.inst      1549376                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus11.inst      1254720                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus12.inst      1985408                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus13.inst      1529920                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus14.inst      1346432                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus15.inst      1465728                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total     25439104                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::writebacks     12078720                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       12078720                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::switch_cpus00.inst        32713                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus00.data        30431                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus01.inst        23723                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus01.data        20901                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus02.inst        42799                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus02.data        61806                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus03.inst        20805                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus03.data        76280                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus04.inst        15449                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus04.data        19567                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus05.inst        30968                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus05.data        20985                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus06.inst        33741                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus06.data        21535                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus07.inst        14030                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus07.data        19193                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus08.inst        20698                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus08.data        25301                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus09.inst        19879                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus09.data        11704                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus10.inst        24209                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus10.data        25874                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus11.inst        19605                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus11.data        18700                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus12.inst        31022                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus12.data        21089                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus13.inst        23905                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus13.data        18582                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus14.inst        21038                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus14.data        22043                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus15.inst        22902                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus15.data        37797                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             849274                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::writebacks       188730                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            188730                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::switch_cpus00.inst      2682653                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus00.data      2495516                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus01.inst      1945421                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus01.data      1714001                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus02.inst      3509762                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus02.data      5068445                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus03.inst      1706129                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus03.data      6255396                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus04.inst      1266906                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus04.data      1604606                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus05.inst      2539553                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus05.data      1720890                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus06.inst      2766955                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus06.data      1765993                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus07.inst      1150540                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus07.data      1573936                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus08.inst      1697354                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus08.data      2074826                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus09.inst      1630192                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus09.data       959795                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus10.inst      1985276                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus10.data      2121816                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus11.inst      1607722                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus11.data      1533507                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus12.inst      2543981                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus12.data      1729418                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus13.inst      1960347                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus13.data      1523830                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus14.inst      1725236                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus14.data      1807652                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus15.inst      1878095                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus15.data      3099570                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             69645318                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus00.inst      2682653                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus01.inst      1945421                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus02.inst      3509762                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus03.inst      1706129                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus04.inst      1266906                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus05.inst      2539553                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus06.inst      2766955                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus07.inst      1150540                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus08.inst      1697354                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus09.inst      1630192                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus10.inst      1985276                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus11.inst      1607722                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus12.inst      2543981                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus13.inst      1960347                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus14.inst      1725236                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus15.inst      1878095                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total        32596122                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::writebacks       15476938                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            15476938                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::writebacks       15476938                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus00.inst      2682653                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus00.data      2495516                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus01.inst      1945421                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus01.data      1714001                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus02.inst      3509762                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus02.data      5068445                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus03.inst      1706129                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus03.data      6255396                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus04.inst      1266906                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus04.data      1604606                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus05.inst      2539553                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus05.data      1720890                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus06.inst      2766955                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus06.data      1765993                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus07.inst      1150540                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus07.data      1573936                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus08.inst      1697354                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus08.data      2074826                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus09.inst      1630192                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus09.data       959795                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus10.inst      1985276                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus10.data      2121816                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus11.inst      1607722                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus11.data      1533507                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus12.inst      2543981                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus12.data      1729418                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus13.inst      1960347                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus13.data      1523830                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus14.inst      1725236                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus14.data      1807652                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus15.inst      1878095                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus15.data      3099570                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total            85122256                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                            0                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                          nan                       # Average gap between requests
system.mem_ctrls0.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.bytes_read::switch_cpus00.inst       909376                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus00.data     38381440                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus01.inst      2707072                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus01.data     55394880                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus02.inst      1830336                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus02.data    124125632                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus03.inst      1456448                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus03.data     47998848                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus04.inst       746432                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus04.data     39578176                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus05.inst      3170368                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus05.data     59461184                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus06.inst      3787648                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus06.data     60366208                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus07.inst       824832                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus07.data     36226688                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus08.inst      1173056                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus08.data     41452992                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus09.inst      1551488                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus09.data     40975872                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus10.inst      1967232                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus10.data     59460544                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus11.inst      1619392                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus11.data     45723968                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus12.inst      2390400                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus12.data     54150400                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus13.inst      2396224                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus13.data     59449984                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus14.inst      1274944                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus14.data     41991552                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus15.inst      1634560                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus15.data     43830976                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::tsunami.ide       122880                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         878132032                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus00.inst       909376                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus01.inst      2707072                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus02.inst      1830336                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus03.inst      1456448                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus04.inst       746432                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus05.inst      3170368                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus06.inst      3787648                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus07.inst       824832                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus08.inst      1173056                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus09.inst      1551488                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus10.inst      1967232                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus11.inst      1619392                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus12.inst      2390400                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus13.inst      2396224                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus14.inst      1274944                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus15.inst      1634560                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total     29439808                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::writebacks    247324608                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total      247324608                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::switch_cpus00.inst        14209                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus00.data       599710                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus01.inst        42298                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus01.data       865545                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus02.inst        28599                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus02.data      1939463                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus03.inst        22757                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus03.data       749982                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus04.inst        11663                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus04.data       618409                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus05.inst        49537                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus05.data       929081                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus06.inst        59182                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus06.data       943222                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus07.inst        12888                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus07.data       566042                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus08.inst        18329                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus08.data       647703                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus09.inst        24242                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus09.data       640248                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus10.inst        30738                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus10.data       929071                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus11.inst        25303                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus11.data       714437                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus12.inst        37350                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus12.data       846100                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus13.inst        37441                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus13.data       928906                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus14.inst        19921                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus14.data       656118                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus15.inst        25540                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus15.data       684859                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::tsunami.ide         1920                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total           13720813                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::writebacks      3864447                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total           3864447                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::switch_cpus00.inst      1165219                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus00.data     49179645                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus01.inst      3468678                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus01.data     70979633                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus02.inst      2345281                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus02.data    159047042                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus03.inst      1866204                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus03.data     61502807                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus04.inst       956433                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus04.data     50713070                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus05.inst      4062317                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus05.data     76189948                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus06.inst      4853262                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus06.data     77349591                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus07.inst      1056890                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus07.data     46418677                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus08.inst      1503083                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus08.data     53115345                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus09.inst      1987982                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus09.data     52503992                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus10.inst      2520692                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus10.data     76189128                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus11.inst      2074991                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus11.data     58587914                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus12.inst      3062913                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus12.data     69385032                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus13.inst      3070376                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus13.data     76175597                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus14.inst      1633636                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus14.data     53805423                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus15.inst      2094426                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus15.data     56162349                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::tsunami.ide         157451                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total           1125185026                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus00.inst      1165219                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus01.inst      3468678                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus02.inst      2345281                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus03.inst      1866204                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus04.inst       956433                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus05.inst      4062317                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus06.inst      4853262                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus07.inst      1056890                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus08.inst      1503083                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus09.inst      1987982                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus10.inst      2520692                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus11.inst      2074991                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus12.inst      3062913                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus13.inst      3070376                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus14.inst      1633636                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus15.inst      2094426                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total        37722381                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::writebacks      316906724                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           316906724                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::writebacks      316906724                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus00.inst      1165219                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus00.data     49179645                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus01.inst      3468678                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus01.data     70979633                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus02.inst      2345281                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus02.data    159047042                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus03.inst      1866204                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus03.data     61502807                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus04.inst       956433                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus04.data     50713070                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus05.inst      4062317                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus05.data     76189948                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus06.inst      4853262                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus06.data     77349591                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus07.inst      1056890                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus07.data     46418677                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus08.inst      1503083                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus08.data     53115345                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus09.inst      1987982                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus09.data     52503992                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus10.inst      2520692                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus10.data     76189128                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus11.inst      2074991                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus11.data     58587914                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus12.inst      3062913                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus12.data     69385032                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus13.inst      3070376                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus13.data     76175597                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus14.inst      1633636                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus14.data     53805423                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus15.inst      2094426                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus15.data     56162349                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::tsunami.ide        157451                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total          1442091750                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                            0                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                          nan                       # Average gap between requests
system.mem_ctrls1.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.data_hits                          0                       # DTB hits
system.cpu00.dtb.data_misses                        0                       # DTB misses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_accesses                      0                       # DTB accesses
system.cpu00.itb.fetch_hits                         0                       # ITB hits
system.cpu00.itb.fetch_misses                       0                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses                     0                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.numCycles                              0                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu00.kern.inst.quiesce                    687                       # number of quiesce instructions executed
system.cpu00.kern.inst.hwrei                   623421                       # number of hwrei instructions executed
system.cpu00.kern.ipl_count::0                   5314     27.81%     27.81% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::21                    97      0.51%     28.32% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::22                   799      4.18%     32.50% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::30                   329      1.72%     34.22% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::31                 12567     65.78%    100.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::total              19106                       # number of times we switched to this ipl
system.cpu00.kern.ipl_good::0                    5314     46.11%     46.11% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::21                     97      0.84%     46.95% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::22                    799      6.93%     53.89% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::30                    329      2.85%     56.74% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::31                   4985     43.26%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::total               11524                       # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_ticks::0           778447083000     99.79%     99.79% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::21               7275000      0.00%     99.79% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::22              39151000      0.01%     99.79% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::30              44031000      0.01%     99.80% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::31            1571473500      0.20%    100.00% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::total       780109013500                       # number of cycles we spent at this ipl
system.cpu00.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::31               0.396674                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::total            0.603161                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu00.kern.syscall::total                    1                       # number of syscalls executed
system.cpu00.kern.callpal::wripir                 218      0.95%      0.95% # number of callpals executed
system.cpu00.kern.callpal::swpctx                 588      2.56%      3.51% # number of callpals executed
system.cpu00.kern.callpal::tbi                      1      0.00%      3.51% # number of callpals executed
system.cpu00.kern.callpal::swpipl               16220     70.62%     74.14% # number of callpals executed
system.cpu00.kern.callpal::rdps                  1605      6.99%     81.13% # number of callpals executed
system.cpu00.kern.callpal::rti                   1661      7.23%     88.36% # number of callpals executed
system.cpu00.kern.callpal::callsys                428      1.86%     90.22% # number of callpals executed
system.cpu00.kern.callpal::imb                      1      0.00%     90.23% # number of callpals executed
system.cpu00.kern.callpal::rdunique              2245      9.77%    100.00% # number of callpals executed
system.cpu00.kern.callpal::total                22967                       # number of callpals executed
system.cpu00.kern.mode_switch::kernel            2247                       # number of protection mode switches
system.cpu00.kern.mode_switch::user               877                       # number of protection mode switches
system.cpu00.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu00.kern.mode_good::kernel               877                      
system.cpu00.kern.mode_good::user                 877                      
system.cpu00.kern.mode_good::idle                   0                      
system.cpu00.kern.mode_switch_good::kernel     0.390298                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::total     0.561460                       # fraction of useful protection mode switches
system.cpu00.kern.mode_ticks::kernel     376166944000     46.41%     46.41% # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::user       434304322500     53.59%    100.00% # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu00.kern.swap_context                    588                       # number of times the context was actually changed
system.cpu00.committedInsts                         0                       # Number of instructions committed
system.cpu00.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu00.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu00.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu00.num_func_calls                         0                       # number of times a function call or return occured
system.cpu00.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu00.num_int_insts                          0                       # number of integer instructions
system.cpu00.num_fp_insts                           0                       # number of float instructions
system.cpu00.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu00.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu00.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu00.num_mem_refs                           0                       # number of memory refs
system.cpu00.num_load_insts                         0                       # Number of load instructions
system.cpu00.num_store_insts                        0                       # Number of store instructions
system.cpu00.num_idle_cycles                        0                       # Number of idle cycles
system.cpu00.num_busy_cycles                        0                       # Number of busy cycles
system.cpu00.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu00.idle_fraction                          1                       # Percentage of idle cycles
system.cpu00.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu00.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu00.op_class::IntMult                      0                       # Class of executed instruction
system.cpu00.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu00.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu00.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu00.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu00.op_class::MemRead                      0                       # Class of executed instruction
system.cpu00.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu00.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu00.op_class::total                        0                       # Class of executed instruction
system.cpu00.dcache.tags.replacements         8076114                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         502.345971                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs         203320490                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs         8076114                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs           25.175535                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::switch_cpus00.data   502.345971                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::switch_cpus00.data     0.981144                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.981144                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024          444                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::2          122                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::4          320                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024     0.867188                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses       434348174                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses      434348174                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::switch_cpus00.data    152944311                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total     152944311                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::switch_cpus00.data     51998016                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total     51998016                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::switch_cpus00.data        10811                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total        10811                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::switch_cpus00.data         8705                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total         8705                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::switch_cpus00.data    204942327                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total      204942327                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::switch_cpus00.data    204942327                       # number of overall hits
system.cpu00.dcache.overall_hits::total     204942327                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::switch_cpus00.data      7658156                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total      7658156                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::switch_cpus00.data       481658                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total       481658                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::switch_cpus00.data         4206                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total         4206                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::switch_cpus00.data         5988                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total         5988                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::switch_cpus00.data      8139814                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total      8139814                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::switch_cpus00.data      8139814                       # number of overall misses
system.cpu00.dcache.overall_misses::total      8139814                       # number of overall misses
system.cpu00.dcache.ReadReq_accesses::switch_cpus00.data    160602467                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total    160602467                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::switch_cpus00.data     52479674                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total     52479674                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::switch_cpus00.data        15017                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total        15017                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::switch_cpus00.data        14693                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total        14693                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::switch_cpus00.data    213082141                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total    213082141                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::switch_cpus00.data    213082141                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total    213082141                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::switch_cpus00.data     0.047684                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.047684                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::switch_cpus00.data     0.009178                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.009178                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::switch_cpus00.data     0.280083                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.280083                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::switch_cpus00.data     0.407541                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.407541                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::switch_cpus00.data     0.038200                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.038200                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::switch_cpus00.data     0.038200                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.038200                       # miss rate for overall accesses
system.cpu00.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks       673222                       # number of writebacks
system.cpu00.dcache.writebacks::total          673222                       # number of writebacks
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements          745984                       # number of replacements
system.cpu00.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs         858301152                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs          745984                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs         1150.562414                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst     3.002356                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_blocks::switch_cpus00.inst   508.997644                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.005864                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::switch_cpus00.inst     0.994136                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::2          291                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::4          216                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses      1745866272                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses     1745866272                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::switch_cpus00.inst    871814160                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total     871814160                       # number of ReadReq hits
system.cpu00.icache.demand_hits::switch_cpus00.inst    871814160                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total      871814160                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::switch_cpus00.inst    871814160                       # number of overall hits
system.cpu00.icache.overall_hits::total     871814160                       # number of overall hits
system.cpu00.icache.ReadReq_misses::switch_cpus00.inst       745984                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total       745984                       # number of ReadReq misses
system.cpu00.icache.demand_misses::switch_cpus00.inst       745984                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total       745984                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::switch_cpus00.inst       745984                       # number of overall misses
system.cpu00.icache.overall_misses::total       745984                       # number of overall misses
system.cpu00.icache.ReadReq_accesses::switch_cpus00.inst    872560144                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total    872560144                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::switch_cpus00.inst    872560144                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total    872560144                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::switch_cpus00.inst    872560144                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total    872560144                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::switch_cpus00.inst     0.000855                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.000855                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::switch_cpus00.inst     0.000855                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.000855                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::switch_cpus00.inst     0.000855                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.000855                       # miss rate for overall accesses
system.cpu00.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.writebacks::writebacks       745984                       # number of writebacks
system.cpu00.icache.writebacks::total          745984                       # number of writebacks
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.data_hits                          0                       # DTB hits
system.cpu01.dtb.data_misses                        0                       # DTB misses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_accesses                      0                       # DTB accesses
system.cpu01.itb.fetch_hits                         0                       # ITB hits
system.cpu01.itb.fetch_misses                       0                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses                     0                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                              0                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu01.kern.inst.quiesce                    690                       # number of quiesce instructions executed
system.cpu01.kern.inst.hwrei                   625724                       # number of hwrei instructions executed
system.cpu01.kern.ipl_count::0                   4959     30.16%     30.16% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::22                   799      4.86%     35.02% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::30                   336      2.04%     37.07% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::31                 10346     62.93%    100.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::total              16440                       # number of times we switched to this ipl
system.cpu01.kern.ipl_good::0                    4959     46.27%     46.27% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::22                    799      7.46%     53.73% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::30                    336      3.14%     56.86% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::31                   4623     43.14%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::total               10717                       # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_ticks::0           778740925500     99.82%     99.82% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::22              39151000      0.01%     99.83% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::30              44819500      0.01%     99.84% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::31            1285660000      0.16%    100.00% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::total       780110556000                       # number of cycles we spent at this ipl
system.cpu01.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::31               0.446839                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::total            0.651886                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu01.kern.syscall::total                    1                       # number of syscalls executed
system.cpu01.kern.callpal::wripir                 110      0.54%      0.54% # number of callpals executed
system.cpu01.kern.callpal::swpctx                 621      3.05%      3.59% # number of callpals executed
system.cpu01.kern.callpal::tbi                      1      0.00%      3.60% # number of callpals executed
system.cpu01.kern.callpal::swpipl               13709     67.34%     70.93% # number of callpals executed
system.cpu01.kern.callpal::rdps                  1599      7.85%     78.79% # number of callpals executed
system.cpu01.kern.callpal::rti                   1596      7.84%     86.63% # number of callpals executed
system.cpu01.kern.callpal::callsys                458      2.25%     88.87% # number of callpals executed
system.cpu01.kern.callpal::imb                      1      0.00%     88.88% # number of callpals executed
system.cpu01.kern.callpal::rdunique              2264     11.12%    100.00% # number of callpals executed
system.cpu01.kern.callpal::total                20359                       # number of callpals executed
system.cpu01.kern.mode_switch::kernel            1189                       # number of protection mode switches
system.cpu01.kern.mode_switch::user               904                       # number of protection mode switches
system.cpu01.kern.mode_switch::idle              1028                       # number of protection mode switches
system.cpu01.kern.mode_good::kernel              1167                      
system.cpu01.kern.mode_good::user                 904                      
system.cpu01.kern.mode_good::idle                 263                      
system.cpu01.kern.mode_switch_good::kernel     0.981497                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::idle     0.255837                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::total     0.747837                       # fraction of useful protection mode switches
system.cpu01.kern.mode_ticks::kernel       1293648000      0.16%      0.16% # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::user       436127437000     53.81%     53.97% # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::idle       373046461000     46.03%    100.00% # number of ticks spent at the given mode
system.cpu01.kern.swap_context                    621                       # number of times the context was actually changed
system.cpu01.committedInsts                         0                       # Number of instructions committed
system.cpu01.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu01.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu01.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu01.num_func_calls                         0                       # number of times a function call or return occured
system.cpu01.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu01.num_int_insts                          0                       # number of integer instructions
system.cpu01.num_fp_insts                           0                       # number of float instructions
system.cpu01.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu01.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu01.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_mem_refs                           0                       # number of memory refs
system.cpu01.num_load_insts                         0                       # Number of load instructions
system.cpu01.num_store_insts                        0                       # Number of store instructions
system.cpu01.num_idle_cycles                        0                       # Number of idle cycles
system.cpu01.num_busy_cycles                        0                       # Number of busy cycles
system.cpu01.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu01.idle_fraction                          1                       # Percentage of idle cycles
system.cpu01.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu01.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu01.op_class::IntMult                      0                       # Class of executed instruction
system.cpu01.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu01.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu01.op_class::MemRead                      0                       # Class of executed instruction
system.cpu01.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu01.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu01.op_class::total                        0                       # Class of executed instruction
system.cpu01.dcache.tags.replacements         8155739                       # number of replacements
system.cpu01.dcache.tags.tagsinuse         499.522904                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs         203803577                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs         8155739                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs           24.988977                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::switch_cpus01.data   499.522904                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::switch_cpus01.data     0.975631                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.975631                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024          442                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2          119                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::4          319                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.863281                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses       435896933                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses      435896933                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::switch_cpus01.data    153496897                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total     153496897                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::switch_cpus01.data     52083861                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total     52083861                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::switch_cpus01.data         8750                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total         8750                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::switch_cpus01.data         6505                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total         6505                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::switch_cpus01.data    205580758                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total      205580758                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::switch_cpus01.data    205580758                       # number of overall hits
system.cpu01.dcache.overall_hits::total     205580758                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::switch_cpus01.data      7704092                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total      7704092                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::switch_cpus01.data       531237                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total       531237                       # number of WriteReq misses
system.cpu01.dcache.LoadLockedReq_misses::switch_cpus01.data         3001                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total         3001                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::switch_cpus01.data         4954                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total         4954                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::switch_cpus01.data      8235329                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total      8235329                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::switch_cpus01.data      8235329                       # number of overall misses
system.cpu01.dcache.overall_misses::total      8235329                       # number of overall misses
system.cpu01.dcache.ReadReq_accesses::switch_cpus01.data    161200989                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total    161200989                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::switch_cpus01.data     52615098                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total     52615098                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::switch_cpus01.data        11751                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total        11751                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::switch_cpus01.data        11459                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total        11459                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::switch_cpus01.data    213816087                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total    213816087                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::switch_cpus01.data    213816087                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total    213816087                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::switch_cpus01.data     0.047792                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.047792                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::switch_cpus01.data     0.010097                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.010097                       # miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::switch_cpus01.data     0.255383                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.255383                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::switch_cpus01.data     0.432324                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.432324                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::switch_cpus01.data     0.038516                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.038516                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::switch_cpus01.data     0.038516                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.038516                       # miss rate for overall accesses
system.cpu01.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks       706919                       # number of writebacks
system.cpu01.dcache.writebacks::total          706919                       # number of writebacks
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements          718501                       # number of replacements
system.cpu01.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs         856117319                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs          718501                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs         1191.532536                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst     0.001195                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_blocks::switch_cpus01.inst   511.998805                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.000002                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::switch_cpus01.inst     0.999998                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::2          278                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::4          230                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses      1751895175                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses     1751895175                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::switch_cpus01.inst    874869836                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total     874869836                       # number of ReadReq hits
system.cpu01.icache.demand_hits::switch_cpus01.inst    874869836                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total      874869836                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::switch_cpus01.inst    874869836                       # number of overall hits
system.cpu01.icache.overall_hits::total     874869836                       # number of overall hits
system.cpu01.icache.ReadReq_misses::switch_cpus01.inst       718501                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total       718501                       # number of ReadReq misses
system.cpu01.icache.demand_misses::switch_cpus01.inst       718501                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total       718501                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::switch_cpus01.inst       718501                       # number of overall misses
system.cpu01.icache.overall_misses::total       718501                       # number of overall misses
system.cpu01.icache.ReadReq_accesses::switch_cpus01.inst    875588337                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total    875588337                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::switch_cpus01.inst    875588337                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total    875588337                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::switch_cpus01.inst    875588337                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total    875588337                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::switch_cpus01.inst     0.000821                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.000821                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::switch_cpus01.inst     0.000821                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.000821                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::switch_cpus01.inst     0.000821                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.000821                       # miss rate for overall accesses
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.writebacks::writebacks       718501                       # number of writebacks
system.cpu01.icache.writebacks::total          718501                       # number of writebacks
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.data_hits                          0                       # DTB hits
system.cpu02.dtb.data_misses                        0                       # DTB misses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_accesses                      0                       # DTB accesses
system.cpu02.itb.fetch_hits                         0                       # ITB hits
system.cpu02.itb.fetch_misses                       0                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses                     0                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                              0                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu02.kern.inst.quiesce                    483                       # number of quiesce instructions executed
system.cpu02.kern.inst.hwrei                   338521                       # number of hwrei instructions executed
system.cpu02.kern.ipl_count::0                  15628     41.02%     41.02% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::21                     4      0.01%     41.03% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::22                   799      2.10%     43.13% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::30                   192      0.50%     43.63% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::31                 21475     56.37%    100.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::total              38098                       # number of times we switched to this ipl
system.cpu02.kern.ipl_good::0                   15596     48.75%     48.75% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::21                      4      0.01%     48.76% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::22                    799      2.50%     51.25% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::30                    192      0.60%     51.85% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::31                  15404     48.15%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::total               31995                       # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_ticks::0           778400000500     99.74%     99.74% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::21                286000      0.00%     99.74% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::22              39151000      0.01%     99.74% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::30              21504000      0.00%     99.75% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::31            1972381000      0.25%    100.00% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::total       780433322500                       # number of cycles we spent at this ipl
system.cpu02.kern.ipl_used::0                0.997952                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::31               0.717299                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::total            0.839808                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.syscall::3                     1232     53.03%     53.03% # number of syscalls executed
system.cpu02.kern.syscall::4                      912     39.26%     92.29% # number of syscalls executed
system.cpu02.kern.syscall::6                       36      1.55%     93.84% # number of syscalls executed
system.cpu02.kern.syscall::17                      19      0.82%     94.66% # number of syscalls executed
system.cpu02.kern.syscall::45                      36      1.55%     96.21% # number of syscalls executed
system.cpu02.kern.syscall::71                      38      1.64%     97.85% # number of syscalls executed
system.cpu02.kern.syscall::73                      50      2.15%    100.00% # number of syscalls executed
system.cpu02.kern.syscall::total                 2323                       # number of syscalls executed
system.cpu02.kern.callpal::wripir                1268      1.92%      1.92% # number of callpals executed
system.cpu02.kern.callpal::swpctx                 515      0.78%      2.70% # number of callpals executed
system.cpu02.kern.callpal::tbi                      1      0.00%      2.70% # number of callpals executed
system.cpu02.kern.callpal::swpipl               32329     48.91%     51.61% # number of callpals executed
system.cpu02.kern.callpal::rdps                  3488      5.28%     56.89% # number of callpals executed
system.cpu02.kern.callpal::rti                   4774      7.22%     64.11% # number of callpals executed
system.cpu02.kern.callpal::callsys               2854      4.32%     68.43% # number of callpals executed
system.cpu02.kern.callpal::imb                      1      0.00%     68.43% # number of callpals executed
system.cpu02.kern.callpal::rdunique             20866     31.57%    100.00% # number of callpals executed
system.cpu02.kern.callpal::total                66096                       # number of callpals executed
system.cpu02.kern.mode_switch::kernel            5289                       # number of protection mode switches
system.cpu02.kern.mode_switch::user              4258                       # number of protection mode switches
system.cpu02.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu02.kern.mode_good::kernel              4258                      
system.cpu02.kern.mode_good::user                4258                      
system.cpu02.kern.mode_good::idle                   0                      
system.cpu02.kern.mode_switch_good::kernel     0.805067                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::total     0.892008                       # fraction of useful protection mode switches
system.cpu02.kern.mode_ticks::kernel     278343434000     35.67%     35.67% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::user       502089888500     64.33%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.swap_context                    515                       # number of times the context was actually changed
system.cpu02.committedInsts                         0                       # Number of instructions committed
system.cpu02.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu02.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu02.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu02.num_func_calls                         0                       # number of times a function call or return occured
system.cpu02.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu02.num_int_insts                          0                       # number of integer instructions
system.cpu02.num_fp_insts                           0                       # number of float instructions
system.cpu02.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu02.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu02.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_mem_refs                           0                       # number of memory refs
system.cpu02.num_load_insts                         0                       # Number of load instructions
system.cpu02.num_store_insts                        0                       # Number of store instructions
system.cpu02.num_idle_cycles                        0                       # Number of idle cycles
system.cpu02.num_busy_cycles                        0                       # Number of busy cycles
system.cpu02.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu02.idle_fraction                          1                       # Percentage of idle cycles
system.cpu02.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu02.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu02.op_class::IntMult                      0                       # Class of executed instruction
system.cpu02.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu02.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu02.op_class::MemRead                      0                       # Class of executed instruction
system.cpu02.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu02.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu02.op_class::total                        0                       # Class of executed instruction
system.cpu02.dcache.tags.replacements         5536814                       # number of replacements
system.cpu02.dcache.tags.tagsinuse         494.526965                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs         240745796                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs         5536814                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs           43.480925                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::switch_cpus02.data   494.526965                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::switch_cpus02.data     0.965873                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.965873                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::0          206                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::1          224                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2           81                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses       498349145                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses      498349145                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::switch_cpus02.data    186490050                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total     186490050                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::switch_cpus02.data     54118733                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total     54118733                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::switch_cpus02.data        91803                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total        91803                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::switch_cpus02.data        95931                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total        95931                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::switch_cpus02.data    240608783                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total      240608783                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::switch_cpus02.data    240608783                       # number of overall hits
system.cpu02.dcache.overall_hits::total     240608783                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::switch_cpus02.data      4294848                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total      4294848                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::switch_cpus02.data      1282762                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total      1282762                       # number of WriteReq misses
system.cpu02.dcache.LoadLockedReq_misses::switch_cpus02.data         9984                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total         9984                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::switch_cpus02.data         4645                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total         4645                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::switch_cpus02.data      5577610                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total      5577610                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::switch_cpus02.data      5577610                       # number of overall misses
system.cpu02.dcache.overall_misses::total      5577610                       # number of overall misses
system.cpu02.dcache.ReadReq_accesses::switch_cpus02.data    190784898                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total    190784898                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::switch_cpus02.data     55401495                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total     55401495                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::switch_cpus02.data       101787                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total       101787                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::switch_cpus02.data       100576                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total       100576                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::switch_cpus02.data    246186393                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total    246186393                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::switch_cpus02.data    246186393                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total    246186393                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::switch_cpus02.data     0.022511                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.022511                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::switch_cpus02.data     0.023154                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.023154                       # miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::switch_cpus02.data     0.098087                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.098087                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::switch_cpus02.data     0.046184                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.046184                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::switch_cpus02.data     0.022656                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.022656                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::switch_cpus02.data     0.022656                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.022656                       # miss rate for overall accesses
system.cpu02.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks      1515496                       # number of writebacks
system.cpu02.dcache.writebacks::total         1515496                       # number of writebacks
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements          701654                       # number of replacements
system.cpu02.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs        1023292140                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs          701654                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs         1458.399924                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::switch_cpus02.inst          512                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::switch_cpus02.inst            1                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::0          122                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::2          285                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::3           85                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses      2050394178                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses     2050394178                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::switch_cpus02.inst   1024144608                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total    1024144608                       # number of ReadReq hits
system.cpu02.icache.demand_hits::switch_cpus02.inst   1024144608                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total     1024144608                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::switch_cpus02.inst   1024144608                       # number of overall hits
system.cpu02.icache.overall_hits::total    1024144608                       # number of overall hits
system.cpu02.icache.ReadReq_misses::switch_cpus02.inst       701654                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total       701654                       # number of ReadReq misses
system.cpu02.icache.demand_misses::switch_cpus02.inst       701654                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total       701654                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::switch_cpus02.inst       701654                       # number of overall misses
system.cpu02.icache.overall_misses::total       701654                       # number of overall misses
system.cpu02.icache.ReadReq_accesses::switch_cpus02.inst   1024846262                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total   1024846262                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::switch_cpus02.inst   1024846262                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total   1024846262                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::switch_cpus02.inst   1024846262                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total   1024846262                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::switch_cpus02.inst     0.000685                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.000685                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::switch_cpus02.inst     0.000685                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.000685                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::switch_cpus02.inst     0.000685                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.000685                       # miss rate for overall accesses
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.writebacks::writebacks       701654                       # number of writebacks
system.cpu02.icache.writebacks::total          701654                       # number of writebacks
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.data_hits                          0                       # DTB hits
system.cpu03.dtb.data_misses                        0                       # DTB misses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_accesses                      0                       # DTB accesses
system.cpu03.itb.fetch_hits                         0                       # ITB hits
system.cpu03.itb.fetch_misses                       0                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses                     0                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                              0                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu03.kern.inst.quiesce                    693                       # number of quiesce instructions executed
system.cpu03.kern.inst.hwrei                   621115                       # number of hwrei instructions executed
system.cpu03.kern.ipl_count::0                   5561     30.27%     30.27% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::22                   799      4.35%     34.62% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::30                   341      1.86%     36.48% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::31                 11668     63.52%    100.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::total              18369                       # number of times we switched to this ipl
system.cpu03.kern.ipl_good::0                    5561     46.64%     46.64% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::22                    799      6.70%     53.35% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::30                    341      2.86%     56.21% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::31                   5221     43.79%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::total               11922                       # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_ticks::0           778482538500     99.79%     99.79% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::22              39151000      0.01%     99.80% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::30              45360500      0.01%     99.80% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::31            1549348500      0.20%    100.00% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::total       780116398500                       # number of cycles we spent at this ipl
system.cpu03.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::31               0.447463                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::total            0.649028                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu03.kern.syscall::total                    1                       # number of syscalls executed
system.cpu03.kern.callpal::wripir                 455      1.98%      1.98% # number of callpals executed
system.cpu03.kern.callpal::swpctx                 674      2.94%      4.92% # number of callpals executed
system.cpu03.kern.callpal::tbi                      1      0.00%      4.92% # number of callpals executed
system.cpu03.kern.callpal::swpipl               15494     67.47%     72.39% # number of callpals executed
system.cpu03.kern.callpal::rdps                  1599      6.96%     79.36% # number of callpals executed
system.cpu03.kern.callpal::rti                   1735      7.56%     86.91% # number of callpals executed
system.cpu03.kern.callpal::callsys                590      2.57%     89.48% # number of callpals executed
system.cpu03.kern.callpal::imb                      1      0.00%     89.49% # number of callpals executed
system.cpu03.kern.callpal::rdunique              2414     10.51%    100.00% # number of callpals executed
system.cpu03.kern.callpal::total                22963                       # number of callpals executed
system.cpu03.kern.mode_switch::kernel            2409                       # number of protection mode switches
system.cpu03.kern.mode_switch::user              1039                       # number of protection mode switches
system.cpu03.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu03.kern.mode_good::kernel              1039                      
system.cpu03.kern.mode_good::user                1039                      
system.cpu03.kern.mode_good::idle                   0                      
system.cpu03.kern.mode_switch_good::kernel     0.431299                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::total     0.602668                       # fraction of useful protection mode switches
system.cpu03.kern.mode_ticks::kernel     373726256000     46.11%     46.11% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::user       436747690500     53.89%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.swap_context                    674                       # number of times the context was actually changed
system.cpu03.committedInsts                         0                       # Number of instructions committed
system.cpu03.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu03.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu03.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu03.num_func_calls                         0                       # number of times a function call or return occured
system.cpu03.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu03.num_int_insts                          0                       # number of integer instructions
system.cpu03.num_fp_insts                           0                       # number of float instructions
system.cpu03.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu03.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu03.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_mem_refs                           0                       # number of memory refs
system.cpu03.num_load_insts                         0                       # Number of load instructions
system.cpu03.num_store_insts                        0                       # Number of store instructions
system.cpu03.num_idle_cycles                        0                       # Number of idle cycles
system.cpu03.num_busy_cycles                        0                       # Number of busy cycles
system.cpu03.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu03.idle_fraction                          1                       # Percentage of idle cycles
system.cpu03.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu03.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu03.op_class::IntMult                      0                       # Class of executed instruction
system.cpu03.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu03.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu03.op_class::MemRead                      0                       # Class of executed instruction
system.cpu03.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu03.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu03.op_class::total                        0                       # Class of executed instruction
system.cpu03.dcache.tags.replacements         8115076                       # number of replacements
system.cpu03.dcache.tags.tagsinuse         498.708688                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs         204956919                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs         8115076                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs           25.256315                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::switch_cpus03.data   498.708688                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::switch_cpus03.data     0.974040                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.974040                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024          427                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2          145                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::4          278                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.833984                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses       437003528                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses      437003528                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::switch_cpus03.data    153809162                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total     153809162                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::switch_cpus03.data     52351144                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total     52351144                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::switch_cpus03.data        10024                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total        10024                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::switch_cpus03.data         7312                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total         7312                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::switch_cpus03.data    206160306                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total      206160306                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::switch_cpus03.data    206160306                       # number of overall hits
system.cpu03.dcache.overall_hits::total     206160306                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::switch_cpus03.data      7711003                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total      7711003                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::switch_cpus03.data       506508                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total       506508                       # number of WriteReq misses
system.cpu03.dcache.LoadLockedReq_misses::switch_cpus03.data         3990                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total         3990                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::switch_cpus03.data         6352                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total         6352                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::switch_cpus03.data      8217511                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total      8217511                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::switch_cpus03.data      8217511                       # number of overall misses
system.cpu03.dcache.overall_misses::total      8217511                       # number of overall misses
system.cpu03.dcache.ReadReq_accesses::switch_cpus03.data    161520165                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total    161520165                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::switch_cpus03.data     52857652                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total     52857652                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::switch_cpus03.data        14014                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total        14014                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::switch_cpus03.data        13664                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total        13664                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::switch_cpus03.data    214377817                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total    214377817                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::switch_cpus03.data    214377817                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total    214377817                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::switch_cpus03.data     0.047740                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.047740                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::switch_cpus03.data     0.009582                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.009582                       # miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::switch_cpus03.data     0.284715                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.284715                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::switch_cpus03.data     0.464871                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.464871                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::switch_cpus03.data     0.038332                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.038332                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::switch_cpus03.data     0.038332                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.038332                       # miss rate for overall accesses
system.cpu03.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks       659397                       # number of writebacks
system.cpu03.dcache.writebacks::total          659397                       # number of writebacks
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements          726253                       # number of replacements
system.cpu03.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs         868643372                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs          726253                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs         1196.061664                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::switch_cpus03.inst          512                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::switch_cpus03.inst            1                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::2          278                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::4          232                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses      1755621109                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses     1755621109                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::switch_cpus03.inst    876721175                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total     876721175                       # number of ReadReq hits
system.cpu03.icache.demand_hits::switch_cpus03.inst    876721175                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total      876721175                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::switch_cpus03.inst    876721175                       # number of overall hits
system.cpu03.icache.overall_hits::total     876721175                       # number of overall hits
system.cpu03.icache.ReadReq_misses::switch_cpus03.inst       726253                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total       726253                       # number of ReadReq misses
system.cpu03.icache.demand_misses::switch_cpus03.inst       726253                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total       726253                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::switch_cpus03.inst       726253                       # number of overall misses
system.cpu03.icache.overall_misses::total       726253                       # number of overall misses
system.cpu03.icache.ReadReq_accesses::switch_cpus03.inst    877447428                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total    877447428                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::switch_cpus03.inst    877447428                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total    877447428                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::switch_cpus03.inst    877447428                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total    877447428                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::switch_cpus03.inst     0.000828                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.000828                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::switch_cpus03.inst     0.000828                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.000828                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::switch_cpus03.inst     0.000828                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.000828                       # miss rate for overall accesses
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.writebacks::writebacks       726253                       # number of writebacks
system.cpu03.icache.writebacks::total          726253                       # number of writebacks
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.data_hits                          0                       # DTB hits
system.cpu04.dtb.data_misses                        0                       # DTB misses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_accesses                      0                       # DTB accesses
system.cpu04.itb.fetch_hits                         0                       # ITB hits
system.cpu04.itb.fetch_misses                       0                       # ITB misses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_accesses                     0                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                              0                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu04.kern.inst.quiesce                    688                       # number of quiesce instructions executed
system.cpu04.kern.inst.hwrei                   623620                       # number of hwrei instructions executed
system.cpu04.kern.ipl_count::0                   5022     29.97%     29.97% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::22                   799      4.77%     34.74% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::30                   331      1.98%     36.72% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::31                 10603     63.28%    100.00% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::total              16755                       # number of times we switched to this ipl
system.cpu04.kern.ipl_good::0                    5022     46.32%     46.32% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::22                    799      7.37%     53.68% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::30                    331      3.05%     56.74% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::31                   4691     43.26%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::total               10843                       # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_ticks::0           778705093000     99.82%     99.82% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::22              39151000      0.01%     99.82% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::30              44259500      0.01%     99.83% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::31            1323816500      0.17%    100.00% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::total       780112320000                       # number of cycles we spent at this ipl
system.cpu04.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::31               0.442422                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::total            0.647150                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu04.kern.syscall::total                    1                       # number of syscalls executed
system.cpu04.kern.callpal::wripir                 198      0.95%      0.95% # number of callpals executed
system.cpu04.kern.callpal::swpctx                 592      2.85%      3.81% # number of callpals executed
system.cpu04.kern.callpal::tbi                      1      0.00%      3.81% # number of callpals executed
system.cpu04.kern.callpal::swpipl               14012     67.49%     71.30% # number of callpals executed
system.cpu04.kern.callpal::rdps                  1600      7.71%     79.01% # number of callpals executed
system.cpu04.kern.callpal::rti                   1613      7.77%     86.78% # number of callpals executed
system.cpu04.kern.callpal::callsys                473      2.28%     89.06% # number of callpals executed
system.cpu04.kern.callpal::imb                      1      0.00%     89.06% # number of callpals executed
system.cpu04.kern.callpal::rdunique              2271     10.94%    100.00% # number of callpals executed
system.cpu04.kern.callpal::total                20761                       # number of callpals executed
system.cpu04.kern.mode_switch::kernel            2205                       # number of protection mode switches
system.cpu04.kern.mode_switch::user               922                       # number of protection mode switches
system.cpu04.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu04.kern.mode_good::kernel               922                      
system.cpu04.kern.mode_good::user                 922                      
system.cpu04.kern.mode_good::idle                   0                      
system.cpu04.kern.mode_switch_good::kernel     0.418141                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::total     0.589703                       # fraction of useful protection mode switches
system.cpu04.kern.mode_ticks::kernel     374691604500     46.23%     46.23% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::user       435783022000     53.77%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.swap_context                    592                       # number of times the context was actually changed
system.cpu04.committedInsts                         0                       # Number of instructions committed
system.cpu04.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu04.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu04.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu04.num_func_calls                         0                       # number of times a function call or return occured
system.cpu04.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu04.num_int_insts                          0                       # number of integer instructions
system.cpu04.num_fp_insts                           0                       # number of float instructions
system.cpu04.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu04.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu04.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_mem_refs                           0                       # number of memory refs
system.cpu04.num_load_insts                         0                       # Number of load instructions
system.cpu04.num_store_insts                        0                       # Number of store instructions
system.cpu04.num_idle_cycles                        0                       # Number of idle cycles
system.cpu04.num_busy_cycles                        0                       # Number of busy cycles
system.cpu04.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu04.idle_fraction                          0                       # Percentage of idle cycles
system.cpu04.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu04.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu04.op_class::IntMult                      0                       # Class of executed instruction
system.cpu04.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu04.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu04.op_class::MemRead                      0                       # Class of executed instruction
system.cpu04.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu04.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu04.op_class::total                        0                       # Class of executed instruction
system.cpu04.dcache.tags.replacements         8087260                       # number of replacements
system.cpu04.dcache.tags.tagsinuse         497.136767                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs         203804128                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs         8087260                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs           25.200640                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::switch_cpus04.data   497.136767                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::switch_cpus04.data     0.970970                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.970970                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024          446                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2          117                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::4          325                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.871094                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses       435565638                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses      435565638                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::switch_cpus04.data    153389373                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total     153389373                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::switch_cpus04.data     52137923                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total     52137923                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::switch_cpus04.data         8849                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total         8849                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::switch_cpus04.data         6441                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total         6441                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::switch_cpus04.data    205527296                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total      205527296                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::switch_cpus04.data    205527296                       # number of overall hits
system.cpu04.dcache.overall_hits::total     205527296                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::switch_cpus04.data      7679735                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total      7679735                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::switch_cpus04.data       480551                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total       480551                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::switch_cpus04.data         3285                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total         3285                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::switch_cpus04.data         5280                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total         5280                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::switch_cpus04.data      8160286                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total      8160286                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::switch_cpus04.data      8160286                       # number of overall misses
system.cpu04.dcache.overall_misses::total      8160286                       # number of overall misses
system.cpu04.dcache.ReadReq_accesses::switch_cpus04.data    161069108                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total    161069108                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::switch_cpus04.data     52618474                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total     52618474                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::switch_cpus04.data        12134                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total        12134                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::switch_cpus04.data        11721                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total        11721                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::switch_cpus04.data    213687582                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total    213687582                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::switch_cpus04.data    213687582                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total    213687582                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::switch_cpus04.data     0.047680                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.047680                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::switch_cpus04.data     0.009133                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.009133                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::switch_cpus04.data     0.270727                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.270727                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::switch_cpus04.data     0.450474                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.450474                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::switch_cpus04.data     0.038188                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.038188                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::switch_cpus04.data     0.038188                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.038188                       # miss rate for overall accesses
system.cpu04.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks       657177                       # number of writebacks
system.cpu04.dcache.writebacks::total          657177                       # number of writebacks
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements          718964                       # number of replacements
system.cpu04.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs         853112226                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs          718964                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs         1186.585456                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::switch_cpus04.inst          512                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::switch_cpus04.inst            1                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::2          280                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::4          229                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses      1750757696                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses     1750757696                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::switch_cpus04.inst    874300402                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total     874300402                       # number of ReadReq hits
system.cpu04.icache.demand_hits::switch_cpus04.inst    874300402                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total      874300402                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::switch_cpus04.inst    874300402                       # number of overall hits
system.cpu04.icache.overall_hits::total     874300402                       # number of overall hits
system.cpu04.icache.ReadReq_misses::switch_cpus04.inst       718964                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total       718964                       # number of ReadReq misses
system.cpu04.icache.demand_misses::switch_cpus04.inst       718964                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total       718964                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::switch_cpus04.inst       718964                       # number of overall misses
system.cpu04.icache.overall_misses::total       718964                       # number of overall misses
system.cpu04.icache.ReadReq_accesses::switch_cpus04.inst    875019366                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total    875019366                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::switch_cpus04.inst    875019366                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total    875019366                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::switch_cpus04.inst    875019366                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total    875019366                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::switch_cpus04.inst     0.000822                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.000822                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::switch_cpus04.inst     0.000822                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.000822                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::switch_cpus04.inst     0.000822                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.000822                       # miss rate for overall accesses
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.writebacks::writebacks       718964                       # number of writebacks
system.cpu04.icache.writebacks::total          718964                       # number of writebacks
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.data_hits                          0                       # DTB hits
system.cpu05.dtb.data_misses                        0                       # DTB misses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_accesses                      0                       # DTB accesses
system.cpu05.itb.fetch_hits                         0                       # ITB hits
system.cpu05.itb.fetch_misses                       0                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses                     0                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                              0                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu05.kern.inst.quiesce                    681                       # number of quiesce instructions executed
system.cpu05.kern.inst.hwrei                   622596                       # number of hwrei instructions executed
system.cpu05.kern.ipl_count::0                   5025     29.75%     29.75% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::22                   799      4.73%     34.48% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::30                   325      1.92%     36.40% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::31                 10742     63.60%    100.00% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::total              16891                       # number of times we switched to this ipl
system.cpu05.kern.ipl_good::0                    5025     46.32%     46.32% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::22                    799      7.36%     53.68% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::30                    325      3.00%     56.68% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::31                   4700     43.32%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::total               10849                       # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_ticks::0           778681718000     99.82%     99.82% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::22              39151000      0.01%     99.82% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::30              43552500      0.01%     99.83% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::31            1341608000      0.17%    100.00% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::total       780106029500                       # number of cycles we spent at this ipl
system.cpu05.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::31               0.437535                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::total            0.642295                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu05.kern.syscall::total                    1                       # number of syscalls executed
system.cpu05.kern.callpal::wripir                 256      1.22%      1.22% # number of callpals executed
system.cpu05.kern.callpal::swpctx                 580      2.77%      4.00% # number of callpals executed
system.cpu05.kern.callpal::swpipl               14188     67.87%     71.87% # number of callpals executed
system.cpu05.kern.callpal::rdps                  1599      7.65%     79.52% # number of callpals executed
system.cpu05.kern.callpal::rti                   1579      7.55%     87.07% # number of callpals executed
system.cpu05.kern.callpal::callsys                453      2.17%     89.24% # number of callpals executed
system.cpu05.kern.callpal::rdunique              2250     10.76%    100.00% # number of callpals executed
system.cpu05.kern.callpal::total                20905                       # number of callpals executed
system.cpu05.kern.mode_switch::kernel            2159                       # number of protection mode switches
system.cpu05.kern.mode_switch::user               898                       # number of protection mode switches
system.cpu05.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu05.kern.mode_good::kernel               898                      
system.cpu05.kern.mode_good::user                 898                      
system.cpu05.kern.mode_good::idle                   0                      
system.cpu05.kern.mode_switch_good::kernel     0.415933                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::total     0.587504                       # fraction of useful protection mode switches
system.cpu05.kern.mode_ticks::kernel     373435482500     46.08%     46.08% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::user       437029869000     53.92%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.swap_context                    580                       # number of times the context was actually changed
system.cpu05.committedInsts                         0                       # Number of instructions committed
system.cpu05.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu05.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu05.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu05.num_func_calls                         0                       # number of times a function call or return occured
system.cpu05.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu05.num_int_insts                          0                       # number of integer instructions
system.cpu05.num_fp_insts                           0                       # number of float instructions
system.cpu05.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu05.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu05.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_mem_refs                           0                       # number of memory refs
system.cpu05.num_load_insts                         0                       # Number of load instructions
system.cpu05.num_store_insts                        0                       # Number of store instructions
system.cpu05.num_idle_cycles                        0                       # Number of idle cycles
system.cpu05.num_busy_cycles                        0                       # Number of busy cycles
system.cpu05.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu05.idle_fraction                          1                       # Percentage of idle cycles
system.cpu05.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu05.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu05.op_class::IntMult                      0                       # Class of executed instruction
system.cpu05.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu05.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu05.op_class::MemRead                      0                       # Class of executed instruction
system.cpu05.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu05.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu05.op_class::total                        0                       # Class of executed instruction
system.cpu05.dcache.tags.replacements         8116137                       # number of replacements
system.cpu05.dcache.tags.tagsinuse         500.092637                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs         204353421                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs         8116137                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs           25.178656                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::switch_cpus05.data   500.092637                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::switch_cpus05.data     0.976743                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.976743                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024          438                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2          119                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::4          314                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.855469                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses       436836653                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses      436836653                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::switch_cpus05.data    153872758                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total     153872758                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::switch_cpus05.data     52235663                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total     52235663                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::switch_cpus05.data         8893                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total         8893                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::switch_cpus05.data         6442                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total         6442                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::switch_cpus05.data    206108421                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total      206108421                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::switch_cpus05.data    206108421                       # number of overall hits
system.cpu05.dcache.overall_hits::total     206108421                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::switch_cpus05.data      7688570                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total      7688570                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::switch_cpus05.data       507903                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total       507903                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::switch_cpus05.data         3296                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total         3296                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::switch_cpus05.data         5362                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total         5362                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::switch_cpus05.data      8196473                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total      8196473                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::switch_cpus05.data      8196473                       # number of overall misses
system.cpu05.dcache.overall_misses::total      8196473                       # number of overall misses
system.cpu05.dcache.ReadReq_accesses::switch_cpus05.data    161561328                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total    161561328                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::switch_cpus05.data     52743566                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total     52743566                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::switch_cpus05.data        12189                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total        12189                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::switch_cpus05.data        11804                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total        11804                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::switch_cpus05.data    214304894                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total    214304894                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::switch_cpus05.data    214304894                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total    214304894                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::switch_cpus05.data     0.047589                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.047589                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::switch_cpus05.data     0.009630                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.009630                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::switch_cpus05.data     0.270408                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.270408                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::switch_cpus05.data     0.454253                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.454253                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::switch_cpus05.data     0.038247                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.038247                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::switch_cpus05.data     0.038247                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.038247                       # miss rate for overall accesses
system.cpu05.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks       698772                       # number of writebacks
system.cpu05.dcache.writebacks::total          698772                       # number of writebacks
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements          716437                       # number of replacements
system.cpu05.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs         846896165                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs          716437                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs         1182.094399                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst     0.001193                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_blocks::switch_cpus05.inst   511.998807                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.000002                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::switch_cpus05.inst     0.999998                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::2          281                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::4          228                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses      1755718157                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses     1755718157                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::switch_cpus05.inst    876784423                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total     876784423                       # number of ReadReq hits
system.cpu05.icache.demand_hits::switch_cpus05.inst    876784423                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total      876784423                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::switch_cpus05.inst    876784423                       # number of overall hits
system.cpu05.icache.overall_hits::total     876784423                       # number of overall hits
system.cpu05.icache.ReadReq_misses::switch_cpus05.inst       716437                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total       716437                       # number of ReadReq misses
system.cpu05.icache.demand_misses::switch_cpus05.inst       716437                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total       716437                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::switch_cpus05.inst       716437                       # number of overall misses
system.cpu05.icache.overall_misses::total       716437                       # number of overall misses
system.cpu05.icache.ReadReq_accesses::switch_cpus05.inst    877500860                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total    877500860                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::switch_cpus05.inst    877500860                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total    877500860                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::switch_cpus05.inst    877500860                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total    877500860                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::switch_cpus05.inst     0.000816                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.000816                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::switch_cpus05.inst     0.000816                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.000816                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::switch_cpus05.inst     0.000816                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.000816                       # miss rate for overall accesses
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.writebacks::writebacks       716437                       # number of writebacks
system.cpu05.icache.writebacks::total          716437                       # number of writebacks
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.data_hits                          0                       # DTB hits
system.cpu06.dtb.data_misses                        0                       # DTB misses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_accesses                      0                       # DTB accesses
system.cpu06.itb.fetch_hits                         0                       # ITB hits
system.cpu06.itb.fetch_misses                       0                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses                     0                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                              0                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu06.kern.inst.quiesce                    771                       # number of quiesce instructions executed
system.cpu06.kern.inst.hwrei                   518926                       # number of hwrei instructions executed
system.cpu06.kern.ipl_count::0                   5082     30.52%     30.52% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::22                   799      4.80%     35.31% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::30                   348      2.09%     37.40% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::31                 10424     62.60%    100.00% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::total              16653                       # number of times we switched to this ipl
system.cpu06.kern.ipl_good::0                    5082     46.36%     46.36% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::22                    799      7.29%     53.64% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::30                    348      3.17%     56.82% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::31                   4734     43.18%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::total               10963                       # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_ticks::0           778683833000     99.82%     99.82% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::22              39151000      0.01%     99.82% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::30              46124000      0.01%     99.83% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::31            1343487500      0.17%    100.00% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::total       780112595500                       # number of cycles we spent at this ipl
system.cpu06.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::31               0.454144                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::total            0.658320                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu06.kern.syscall::total                    1                       # number of syscalls executed
system.cpu06.kern.callpal::wripir                 108      0.54%      0.54% # number of callpals executed
system.cpu06.kern.callpal::swpctx                 677      3.36%      3.90% # number of callpals executed
system.cpu06.kern.callpal::swpipl               13884     68.90%     72.80% # number of callpals executed
system.cpu06.kern.callpal::rdps                  1609      7.98%     80.78% # number of callpals executed
system.cpu06.kern.callpal::rti                   1622      8.05%     88.83% # number of callpals executed
system.cpu06.kern.callpal::callsys                475      2.36%     91.19% # number of callpals executed
system.cpu06.kern.callpal::rdunique              1776      8.81%    100.00% # number of callpals executed
system.cpu06.kern.callpal::total                20151                       # number of callpals executed
system.cpu06.kern.mode_switch::kernel            2299                       # number of protection mode switches
system.cpu06.kern.mode_switch::user               850                       # number of protection mode switches
system.cpu06.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu06.kern.mode_good::kernel               850                      
system.cpu06.kern.mode_good::user                 850                      
system.cpu06.kern.mode_good::idle                   0                      
system.cpu06.kern.mode_switch_good::kernel     0.369726                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::total     0.539854                       # fraction of useful protection mode switches
system.cpu06.kern.mode_ticks::kernel     613243722500     62.40%     62.40% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::user       369562534500     37.60%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.swap_context                    677                       # number of times the context was actually changed
system.cpu06.committedInsts                         0                       # Number of instructions committed
system.cpu06.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu06.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu06.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu06.num_func_calls                         0                       # number of times a function call or return occured
system.cpu06.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu06.num_int_insts                          0                       # number of integer instructions
system.cpu06.num_fp_insts                           0                       # number of float instructions
system.cpu06.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu06.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu06.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_mem_refs                           0                       # number of memory refs
system.cpu06.num_load_insts                         0                       # Number of load instructions
system.cpu06.num_store_insts                        0                       # Number of store instructions
system.cpu06.num_idle_cycles                        0                       # Number of idle cycles
system.cpu06.num_busy_cycles                        0                       # Number of busy cycles
system.cpu06.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu06.idle_fraction                          1                       # Percentage of idle cycles
system.cpu06.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu06.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu06.op_class::IntMult                      0                       # Class of executed instruction
system.cpu06.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu06.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu06.op_class::MemRead                      0                       # Class of executed instruction
system.cpu06.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu06.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu06.op_class::total                        0                       # Class of executed instruction
system.cpu06.dcache.tags.replacements         6805353                       # number of replacements
system.cpu06.dcache.tags.tagsinuse         481.681640                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs         172239512                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs         6805353                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs           25.309416                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::switch_cpus06.data   481.681640                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::switch_cpus06.data     0.940784                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.940784                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024          457                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2          124                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::4          329                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.892578                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses       368556079                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses      368556079                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::switch_cpus06.data    130272092                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total     130272092                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::switch_cpus06.data     43662732                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total     43662732                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::switch_cpus06.data         8412                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total         8412                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::switch_cpus06.data         6067                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total         6067                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::switch_cpus06.data    173934824                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total      173934824                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::switch_cpus06.data    173934824                       # number of overall hits
system.cpu06.dcache.overall_hits::total     173934824                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::switch_cpus06.data      6459584                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total      6459584                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::switch_cpus06.data       427356                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total       427356                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::switch_cpus06.data         2798                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total         2798                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::switch_cpus06.data         4722                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total         4722                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::switch_cpus06.data      6886940                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total      6886940                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::switch_cpus06.data      6886940                       # number of overall misses
system.cpu06.dcache.overall_misses::total      6886940                       # number of overall misses
system.cpu06.dcache.ReadReq_accesses::switch_cpus06.data    136731676                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total    136731676                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::switch_cpus06.data     44090088                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total     44090088                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::switch_cpus06.data        11210                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total        11210                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::switch_cpus06.data        10789                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total        10789                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::switch_cpus06.data    180821764                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total    180821764                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::switch_cpus06.data    180821764                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total    180821764                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::switch_cpus06.data     0.047243                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.047243                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::switch_cpus06.data     0.009693                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.009693                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::switch_cpus06.data     0.249599                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.249599                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::switch_cpus06.data     0.437668                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.437668                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::switch_cpus06.data     0.038087                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.038087                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::switch_cpus06.data     0.038087                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.038087                       # miss rate for overall accesses
system.cpu06.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks       551828                       # number of writebacks
system.cpu06.dcache.writebacks::total          551828                       # number of writebacks
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements          608886                       # number of replacements
system.cpu06.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs         703490004                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs          608886                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs         1155.372277                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::switch_cpus06.inst          512                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::switch_cpus06.inst            1                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::2          276                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::4          234                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses      1485947406                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses     1485947406                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::switch_cpus06.inst    742060374                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total     742060374                       # number of ReadReq hits
system.cpu06.icache.demand_hits::switch_cpus06.inst    742060374                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total      742060374                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::switch_cpus06.inst    742060374                       # number of overall hits
system.cpu06.icache.overall_hits::total     742060374                       # number of overall hits
system.cpu06.icache.ReadReq_misses::switch_cpus06.inst       608886                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total       608886                       # number of ReadReq misses
system.cpu06.icache.demand_misses::switch_cpus06.inst       608886                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total       608886                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::switch_cpus06.inst       608886                       # number of overall misses
system.cpu06.icache.overall_misses::total       608886                       # number of overall misses
system.cpu06.icache.ReadReq_accesses::switch_cpus06.inst    742669260                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total    742669260                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::switch_cpus06.inst    742669260                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total    742669260                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::switch_cpus06.inst    742669260                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total    742669260                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::switch_cpus06.inst     0.000820                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.000820                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::switch_cpus06.inst     0.000820                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.000820                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::switch_cpus06.inst     0.000820                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.000820                       # miss rate for overall accesses
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.writebacks::writebacks       608886                       # number of writebacks
system.cpu06.icache.writebacks::total          608886                       # number of writebacks
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.data_hits                          0                       # DTB hits
system.cpu07.dtb.data_misses                        0                       # DTB misses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_accesses                      0                       # DTB accesses
system.cpu07.itb.fetch_hits                         0                       # ITB hits
system.cpu07.itb.fetch_misses                       0                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses                     0                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                              0                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu07.kern.inst.quiesce                    683                       # number of quiesce instructions executed
system.cpu07.kern.inst.hwrei                   621676                       # number of hwrei instructions executed
system.cpu07.kern.ipl_count::0                   4934     30.00%     30.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::22                   799      4.86%     34.86% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::30                   329      2.00%     36.86% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::31                 10382     63.14%    100.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::total              16444                       # number of times we switched to this ipl
system.cpu07.kern.ipl_good::0                    4934     46.25%     46.25% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::22                    799      7.49%     53.75% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::30                    329      3.08%     56.83% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::31                   4605     43.17%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::total               10667                       # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_ticks::0           778755075000     99.83%     99.83% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::22              39151000      0.01%     99.83% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::30              43996000      0.01%     99.84% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::31            1276641500      0.16%    100.00% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::total       780114863500                       # number of cycles we spent at this ipl
system.cpu07.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::31               0.443556                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::total            0.648686                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu07.kern.syscall::total                    1                       # number of syscalls executed
system.cpu07.kern.callpal::wripir                 139      0.68%      0.68% # number of callpals executed
system.cpu07.kern.callpal::swpctx                 588      2.88%      3.56% # number of callpals executed
system.cpu07.kern.callpal::swpipl               13710     67.23%     70.79% # number of callpals executed
system.cpu07.kern.callpal::rdps                  1598      7.84%     78.63% # number of callpals executed
system.cpu07.kern.callpal::rti                   1606      7.88%     86.51% # number of callpals executed
system.cpu07.kern.callpal::callsys                476      2.33%     88.84% # number of callpals executed
system.cpu07.kern.callpal::rdunique              2276     11.16%    100.00% # number of callpals executed
system.cpu07.kern.callpal::total                20393                       # number of callpals executed
system.cpu07.kern.mode_switch::kernel            2194                       # number of protection mode switches
system.cpu07.kern.mode_switch::user               922                       # number of protection mode switches
system.cpu07.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu07.kern.mode_good::kernel               922                      
system.cpu07.kern.mode_good::user                 922                      
system.cpu07.kern.mode_good::idle                   0                      
system.cpu07.kern.mode_switch_good::kernel     0.420237                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::total     0.591784                       # fraction of useful protection mode switches
system.cpu07.kern.mode_ticks::kernel     374916707000     46.26%     46.26% # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::user       435561279500     53.74%    100.00% # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu07.kern.swap_context                    588                       # number of times the context was actually changed
system.cpu07.committedInsts                         0                       # Number of instructions committed
system.cpu07.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu07.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu07.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu07.num_func_calls                         0                       # number of times a function call or return occured
system.cpu07.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu07.num_int_insts                          0                       # number of integer instructions
system.cpu07.num_fp_insts                           0                       # number of float instructions
system.cpu07.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu07.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu07.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_mem_refs                           0                       # number of memory refs
system.cpu07.num_load_insts                         0                       # Number of load instructions
system.cpu07.num_store_insts                        0                       # Number of store instructions
system.cpu07.num_idle_cycles                        0                       # Number of idle cycles
system.cpu07.num_busy_cycles                        0                       # Number of busy cycles
system.cpu07.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu07.idle_fraction                          1                       # Percentage of idle cycles
system.cpu07.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu07.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu07.op_class::IntMult                      0                       # Class of executed instruction
system.cpu07.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu07.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu07.op_class::MemRead                      0                       # Class of executed instruction
system.cpu07.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu07.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu07.op_class::total                        0                       # Class of executed instruction
system.cpu07.dcache.tags.replacements         8125814                       # number of replacements
system.cpu07.dcache.tags.tagsinuse         498.143516                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs         203575344                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs         8125814                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs           25.052917                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::switch_cpus07.data   498.143516                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::switch_cpus07.data     0.972937                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.972937                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2          112                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::4          309                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses       435234707                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses      435234707                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::switch_cpus07.data    153217079                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total     153217079                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::switch_cpus07.data     52092739                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total     52092739                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::switch_cpus07.data         8827                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total         8827                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::switch_cpus07.data         6200                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total         6200                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::switch_cpus07.data    205309818                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total      205309818                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::switch_cpus07.data    205309818                       # number of overall hits
system.cpu07.dcache.overall_hits::total     205309818                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::switch_cpus07.data      7705429                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total      7705429                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::switch_cpus07.data       490468                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total       490468                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::switch_cpus07.data         3113                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total         3113                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::switch_cpus07.data         5226                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total         5226                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::switch_cpus07.data      8195897                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total      8195897                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::switch_cpus07.data      8195897                       # number of overall misses
system.cpu07.dcache.overall_misses::total      8195897                       # number of overall misses
system.cpu07.dcache.ReadReq_accesses::switch_cpus07.data    160922508                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total    160922508                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::switch_cpus07.data     52583207                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total     52583207                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::switch_cpus07.data        11940                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total        11940                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::switch_cpus07.data        11426                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total        11426                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::switch_cpus07.data    213505715                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total    213505715                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::switch_cpus07.data    213505715                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total    213505715                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::switch_cpus07.data     0.047883                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.047883                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::switch_cpus07.data     0.009327                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.009327                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::switch_cpus07.data     0.260720                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.260720                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::switch_cpus07.data     0.457378                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.457378                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::switch_cpus07.data     0.038387                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.038387                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::switch_cpus07.data     0.038387                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.038387                       # miss rate for overall accesses
system.cpu07.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks       660673                       # number of writebacks
system.cpu07.dcache.writebacks::total          660673                       # number of writebacks
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements          716446                       # number of replacements
system.cpu07.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs         833555710                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs          716446                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs         1163.459228                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst     0.001188                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_blocks::switch_cpus07.inst   511.998812                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.000002                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::switch_cpus07.inst     0.999998                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::2          246                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::4          264                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses      1749589408                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses     1749589408                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::switch_cpus07.inst    873720035                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total     873720035                       # number of ReadReq hits
system.cpu07.icache.demand_hits::switch_cpus07.inst    873720035                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total      873720035                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::switch_cpus07.inst    873720035                       # number of overall hits
system.cpu07.icache.overall_hits::total     873720035                       # number of overall hits
system.cpu07.icache.ReadReq_misses::switch_cpus07.inst       716446                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total       716446                       # number of ReadReq misses
system.cpu07.icache.demand_misses::switch_cpus07.inst       716446                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total       716446                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::switch_cpus07.inst       716446                       # number of overall misses
system.cpu07.icache.overall_misses::total       716446                       # number of overall misses
system.cpu07.icache.ReadReq_accesses::switch_cpus07.inst    874436481                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total    874436481                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::switch_cpus07.inst    874436481                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total    874436481                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::switch_cpus07.inst    874436481                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total    874436481                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::switch_cpus07.inst     0.000819                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.000819                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::switch_cpus07.inst     0.000819                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.000819                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::switch_cpus07.inst     0.000819                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.000819                       # miss rate for overall accesses
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.writebacks::writebacks       716446                       # number of writebacks
system.cpu07.icache.writebacks::total          716446                       # number of writebacks
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.data_hits                          0                       # DTB hits
system.cpu08.dtb.data_misses                        0                       # DTB misses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_accesses                      0                       # DTB accesses
system.cpu08.itb.fetch_hits                         0                       # ITB hits
system.cpu08.itb.fetch_misses                       0                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses                     0                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                              0                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu08.kern.inst.quiesce                    684                       # number of quiesce instructions executed
system.cpu08.kern.inst.hwrei                   629699                       # number of hwrei instructions executed
system.cpu08.kern.ipl_count::0                   4953     29.76%     29.76% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::22                   799      4.80%     34.57% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::30                   330      1.98%     36.55% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::31                 10559     63.45%    100.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::total              16641                       # number of times we switched to this ipl
system.cpu08.kern.ipl_good::0                    4953     46.27%     46.27% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::22                    799      7.46%     53.73% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::30                    330      3.08%     56.81% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::31                   4623     43.19%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::total               10705                       # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_ticks::0           778715919500     99.82%     99.82% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::22              39151000      0.01%     99.83% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::30              44143000      0.01%     99.83% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::31            1311964000      0.17%    100.00% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::total       780111177500                       # number of cycles we spent at this ipl
system.cpu08.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::31               0.437826                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::total            0.643291                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu08.kern.syscall::total                    1                       # number of syscalls executed
system.cpu08.kern.callpal::wripir                 212      1.03%      1.03% # number of callpals executed
system.cpu08.kern.callpal::swpctx                 590      2.87%      3.90% # number of callpals executed
system.cpu08.kern.callpal::tbi                      1      0.00%      3.91% # number of callpals executed
system.cpu08.kern.callpal::swpipl               13970     67.94%     71.84% # number of callpals executed
system.cpu08.kern.callpal::rdps                  1599      7.78%     79.62% # number of callpals executed
system.cpu08.kern.callpal::rti                   1542      7.50%     87.12% # number of callpals executed
system.cpu08.kern.callpal::callsys                409      1.99%     89.11% # number of callpals executed
system.cpu08.kern.callpal::imb                      1      0.00%     89.11% # number of callpals executed
system.cpu08.kern.callpal::rdunique              2239     10.89%    100.00% # number of callpals executed
system.cpu08.kern.callpal::total                20563                       # number of callpals executed
system.cpu08.kern.mode_switch::kernel            2132                       # number of protection mode switches
system.cpu08.kern.mode_switch::user               858                       # number of protection mode switches
system.cpu08.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu08.kern.mode_good::kernel               858                      
system.cpu08.kern.mode_good::user                 858                      
system.cpu08.kern.mode_good::idle                   0                      
system.cpu08.kern.mode_switch_good::kernel     0.402439                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::total     0.573913                       # fraction of useful protection mode switches
system.cpu08.kern.mode_ticks::kernel     374023023500     46.15%     46.15% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::user       436452947000     53.85%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.swap_context                    590                       # number of times the context was actually changed
system.cpu08.committedInsts                         0                       # Number of instructions committed
system.cpu08.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu08.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu08.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu08.num_func_calls                         0                       # number of times a function call or return occured
system.cpu08.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu08.num_int_insts                          0                       # number of integer instructions
system.cpu08.num_fp_insts                           0                       # number of float instructions
system.cpu08.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu08.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu08.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_mem_refs                           0                       # number of memory refs
system.cpu08.num_load_insts                         0                       # Number of load instructions
system.cpu08.num_store_insts                        0                       # Number of store instructions
system.cpu08.num_idle_cycles                        0                       # Number of idle cycles
system.cpu08.num_busy_cycles                        0                       # Number of busy cycles
system.cpu08.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu08.idle_fraction                          1                       # Percentage of idle cycles
system.cpu08.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu08.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu08.op_class::IntMult                      0                       # Class of executed instruction
system.cpu08.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu08.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu08.op_class::MemRead                      0                       # Class of executed instruction
system.cpu08.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu08.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu08.op_class::total                        0                       # Class of executed instruction
system.cpu08.dcache.tags.replacements         8139704                       # number of replacements
system.cpu08.dcache.tags.tagsinuse         498.575318                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs         209583763                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs         8139704                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs           25.748327                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::switch_cpus08.data   498.575318                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::switch_cpus08.data     0.973780                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.973780                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024          440                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2          118                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::4          318                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.859375                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses       436171229                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses      436171229                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::switch_cpus08.data    153623950                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total     153623950                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::switch_cpus08.data     52106872                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total     52106872                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::switch_cpus08.data         8897                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total         8897                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::switch_cpus08.data         6342                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total         6342                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::switch_cpus08.data    205730822                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total      205730822                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::switch_cpus08.data    205730822                       # number of overall hits
system.cpu08.dcache.overall_hits::total     205730822                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::switch_cpus08.data      7713153                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total      7713153                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::switch_cpus08.data       514330                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total       514330                       # number of WriteReq misses
system.cpu08.dcache.LoadLockedReq_misses::switch_cpus08.data         3174                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total         3174                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::switch_cpus08.data         5257                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total         5257                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::switch_cpus08.data      8227483                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total      8227483                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::switch_cpus08.data      8227483                       # number of overall misses
system.cpu08.dcache.overall_misses::total      8227483                       # number of overall misses
system.cpu08.dcache.ReadReq_accesses::switch_cpus08.data    161337103                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total    161337103                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::switch_cpus08.data     52621202                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total     52621202                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::switch_cpus08.data        12071                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total        12071                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::switch_cpus08.data        11599                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total        11599                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::switch_cpus08.data    213958305                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total    213958305                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::switch_cpus08.data    213958305                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total    213958305                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::switch_cpus08.data     0.047808                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.047808                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::switch_cpus08.data     0.009774                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.009774                       # miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::switch_cpus08.data     0.262944                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.262944                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::switch_cpus08.data     0.453229                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.453229                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::switch_cpus08.data     0.038454                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.038454                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::switch_cpus08.data     0.038454                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.038454                       # miss rate for overall accesses
system.cpu08.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks       691875                       # number of writebacks
system.cpu08.dcache.writebacks::total          691875                       # number of writebacks
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements          713026                       # number of replacements
system.cpu08.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs         889283426                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs          713026                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs         1247.196352                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::switch_cpus08.inst          512                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::switch_cpus08.inst            1                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::2          282                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::4          227                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses      1753237088                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses     1753237088                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::switch_cpus08.inst    875549005                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total     875549005                       # number of ReadReq hits
system.cpu08.icache.demand_hits::switch_cpus08.inst    875549005                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total      875549005                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::switch_cpus08.inst    875549005                       # number of overall hits
system.cpu08.icache.overall_hits::total     875549005                       # number of overall hits
system.cpu08.icache.ReadReq_misses::switch_cpus08.inst       713026                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total       713026                       # number of ReadReq misses
system.cpu08.icache.demand_misses::switch_cpus08.inst       713026                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total       713026                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::switch_cpus08.inst       713026                       # number of overall misses
system.cpu08.icache.overall_misses::total       713026                       # number of overall misses
system.cpu08.icache.ReadReq_accesses::switch_cpus08.inst    876262031                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total    876262031                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::switch_cpus08.inst    876262031                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total    876262031                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::switch_cpus08.inst    876262031                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total    876262031                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::switch_cpus08.inst     0.000814                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.000814                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::switch_cpus08.inst     0.000814                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.000814                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::switch_cpus08.inst     0.000814                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.000814                       # miss rate for overall accesses
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.writebacks::writebacks       713026                       # number of writebacks
system.cpu08.icache.writebacks::total          713026                       # number of writebacks
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.data_hits                          0                       # DTB hits
system.cpu09.dtb.data_misses                        0                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                      0                       # DTB accesses
system.cpu09.itb.fetch_hits                         0                       # ITB hits
system.cpu09.itb.fetch_misses                       0                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses                     0                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                              0                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu09.kern.inst.quiesce                    733                       # number of quiesce instructions executed
system.cpu09.kern.inst.hwrei                   529234                       # number of hwrei instructions executed
system.cpu09.kern.ipl_count::0                   4842     29.73%     29.73% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::22                   800      4.91%     34.64% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::30                   313      1.92%     36.56% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::31                 10333     63.44%    100.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::total              16288                       # number of times we switched to this ipl
system.cpu09.kern.ipl_good::0                    4842     46.18%     46.18% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::22                    800      7.63%     53.81% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::30                    313      2.99%     56.80% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::31                   4530     43.20%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::total               10485                       # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_ticks::0           778786840000     99.83%     99.83% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::22              39166500      0.01%     99.83% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::30              42243500      0.01%     99.84% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::31            1249524000      0.16%    100.00% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::total       780117774000                       # number of cycles we spent at this ipl
system.cpu09.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::31               0.438401                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::total            0.643725                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.syscall::1                        2    100.00%    100.00% # number of syscalls executed
system.cpu09.kern.syscall::total                    2                       # number of syscalls executed
system.cpu09.kern.callpal::wripir                 163      0.83%      0.83% # number of callpals executed
system.cpu09.kern.callpal::swpctx                 559      2.85%      3.68% # number of callpals executed
system.cpu09.kern.callpal::tbi                      1      0.01%      3.69% # number of callpals executed
system.cpu09.kern.callpal::swpipl               13662     69.70%     73.39% # number of callpals executed
system.cpu09.kern.callpal::rdps                  1608      8.20%     81.59% # number of callpals executed
system.cpu09.kern.callpal::rti                   1514      7.72%     89.31% # number of callpals executed
system.cpu09.kern.callpal::callsys                402      2.05%     91.36% # number of callpals executed
system.cpu09.kern.callpal::imb                      1      0.01%     91.37% # number of callpals executed
system.cpu09.kern.callpal::rdunique              1692      8.63%    100.00% # number of callpals executed
system.cpu09.kern.callpal::total                19602                       # number of callpals executed
system.cpu09.kern.mode_switch::kernel            2073                       # number of protection mode switches
system.cpu09.kern.mode_switch::user               779                       # number of protection mode switches
system.cpu09.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu09.kern.mode_good::kernel               779                      
system.cpu09.kern.mode_good::user                 779                      
system.cpu09.kern.mode_good::idle                   0                      
system.cpu09.kern.mode_switch_good::kernel     0.375784                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::total     0.546283                       # fraction of useful protection mode switches
system.cpu09.kern.mode_ticks::kernel     609099455500     62.00%     62.00% # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::user       373268388500     38.00%    100.00% # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu09.kern.swap_context                    559                       # number of times the context was actually changed
system.cpu09.committedInsts                         0                       # Number of instructions committed
system.cpu09.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu09.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu09.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu09.num_func_calls                         0                       # number of times a function call or return occured
system.cpu09.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu09.num_int_insts                          0                       # number of integer instructions
system.cpu09.num_fp_insts                           0                       # number of float instructions
system.cpu09.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu09.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu09.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_mem_refs                           0                       # number of memory refs
system.cpu09.num_load_insts                         0                       # Number of load instructions
system.cpu09.num_store_insts                        0                       # Number of store instructions
system.cpu09.num_idle_cycles                        0                       # Number of idle cycles
system.cpu09.num_busy_cycles                        0                       # Number of busy cycles
system.cpu09.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu09.idle_fraction                          1                       # Percentage of idle cycles
system.cpu09.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu09.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu09.op_class::IntMult                      0                       # Class of executed instruction
system.cpu09.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu09.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu09.op_class::MemRead                      0                       # Class of executed instruction
system.cpu09.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu09.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu09.op_class::total                        0                       # Class of executed instruction
system.cpu09.dcache.tags.replacements         6856419                       # number of replacements
system.cpu09.dcache.tags.tagsinuse         487.906321                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs         174089777                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs         6856419                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs           25.390773                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::switch_cpus09.data   487.906321                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::switch_cpus09.data     0.952942                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.952942                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024          446                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2          200                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::4          241                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.871094                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses       372009776                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses      372009776                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::switch_cpus09.data    131501622                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total     131501622                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::switch_cpus09.data     44110359                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total     44110359                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::switch_cpus09.data         8048                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total         8048                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::switch_cpus09.data         5630                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total         5630                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::switch_cpus09.data    175611981                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total      175611981                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::switch_cpus09.data    175611981                       # number of overall hits
system.cpu09.dcache.overall_hits::total     175611981                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::switch_cpus09.data      6500569                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total      6500569                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::switch_cpus09.data       418081                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total       418081                       # number of WriteReq misses
system.cpu09.dcache.LoadLockedReq_misses::switch_cpus09.data         2637                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total         2637                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::switch_cpus09.data         4543                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total         4543                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::switch_cpus09.data      6918650                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total      6918650                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::switch_cpus09.data      6918650                       # number of overall misses
system.cpu09.dcache.overall_misses::total      6918650                       # number of overall misses
system.cpu09.dcache.ReadReq_accesses::switch_cpus09.data    138002191                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total    138002191                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::switch_cpus09.data     44528440                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total     44528440                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::switch_cpus09.data        10685                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total        10685                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::switch_cpus09.data        10173                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total        10173                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::switch_cpus09.data    182530631                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total    182530631                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::switch_cpus09.data    182530631                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total    182530631                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::switch_cpus09.data     0.047105                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.047105                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::switch_cpus09.data     0.009389                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.009389                       # miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::switch_cpus09.data     0.246795                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.246795                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::switch_cpus09.data     0.446574                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.446574                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::switch_cpus09.data     0.037904                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.037904                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::switch_cpus09.data     0.037904                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.037904                       # miss rate for overall accesses
system.cpu09.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks       569605                       # number of writebacks
system.cpu09.dcache.writebacks::total          569605                       # number of writebacks
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements          609132                       # number of replacements
system.cpu09.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs         714203305                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs          609132                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs         1172.493491                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst     3.477875                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_blocks::switch_cpus09.inst   508.522125                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.006793                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::switch_cpus09.inst     0.993207                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::2          293                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::4          216                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses      1500245958                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses     1500245958                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::switch_cpus09.inst    749209281                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total     749209281                       # number of ReadReq hits
system.cpu09.icache.demand_hits::switch_cpus09.inst    749209281                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total      749209281                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::switch_cpus09.inst    749209281                       # number of overall hits
system.cpu09.icache.overall_hits::total     749209281                       # number of overall hits
system.cpu09.icache.ReadReq_misses::switch_cpus09.inst       609132                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total       609132                       # number of ReadReq misses
system.cpu09.icache.demand_misses::switch_cpus09.inst       609132                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total       609132                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::switch_cpus09.inst       609132                       # number of overall misses
system.cpu09.icache.overall_misses::total       609132                       # number of overall misses
system.cpu09.icache.ReadReq_accesses::switch_cpus09.inst    749818413                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total    749818413                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::switch_cpus09.inst    749818413                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total    749818413                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::switch_cpus09.inst    749818413                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total    749818413                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::switch_cpus09.inst     0.000812                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.000812                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::switch_cpus09.inst     0.000812                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.000812                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::switch_cpus09.inst     0.000812                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.000812                       # miss rate for overall accesses
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.writebacks::writebacks       609132                       # number of writebacks
system.cpu09.icache.writebacks::total          609132                       # number of writebacks
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.data_hits                          0                       # DTB hits
system.cpu10.dtb.data_misses                        0                       # DTB misses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_accesses                      0                       # DTB accesses
system.cpu10.itb.fetch_hits                         0                       # ITB hits
system.cpu10.itb.fetch_misses                       0                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses                     0                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                              0                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu10.kern.inst.quiesce                    687                       # number of quiesce instructions executed
system.cpu10.kern.inst.hwrei                   621802                       # number of hwrei instructions executed
system.cpu10.kern.ipl_count::0                   4958     29.88%     29.88% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::22                   799      4.82%     34.70% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::30                   333      2.01%     36.70% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::31                 10502     63.30%    100.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::total              16592                       # number of times we switched to this ipl
system.cpu10.kern.ipl_good::0                    4958     46.27%     46.27% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::22                    799      7.46%     53.73% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::30                    333      3.11%     56.84% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::31                   4625     43.16%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::total               10715                       # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_ticks::0           778717706500     99.82%     99.82% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::22              39151000      0.01%     99.83% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::30              44483500      0.01%     99.83% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::31            1305374500      0.17%    100.00% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::total       780106715500                       # number of cycles we spent at this ipl
system.cpu10.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::31               0.440392                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::total            0.645793                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu10.kern.syscall::total                    1                       # number of syscalls executed
system.cpu10.kern.callpal::wripir                 183      0.89%      0.89% # number of callpals executed
system.cpu10.kern.callpal::swpctx                 596      2.90%      3.79% # number of callpals executed
system.cpu10.kern.callpal::tbi                      1      0.00%      3.79% # number of callpals executed
system.cpu10.kern.callpal::swpipl               13890     67.57%     71.37% # number of callpals executed
system.cpu10.kern.callpal::rdps                  1599      7.78%     79.14% # number of callpals executed
system.cpu10.kern.callpal::rti                   1570      7.64%     86.78% # number of callpals executed
system.cpu10.kern.callpal::callsys                433      2.11%     88.89% # number of callpals executed
system.cpu10.kern.callpal::imb                      1      0.00%     88.89% # number of callpals executed
system.cpu10.kern.callpal::rdunique              2283     11.11%    100.00% # number of callpals executed
system.cpu10.kern.callpal::total                20556                       # number of callpals executed
system.cpu10.kern.mode_switch::kernel            2166                       # number of protection mode switches
system.cpu10.kern.mode_switch::user               881                       # number of protection mode switches
system.cpu10.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu10.kern.mode_good::kernel               881                      
system.cpu10.kern.mode_good::user                 881                      
system.cpu10.kern.mode_good::idle                   0                      
system.cpu10.kern.mode_switch_good::kernel     0.406741                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::total     0.578274                       # fraction of useful protection mode switches
system.cpu10.kern.mode_ticks::kernel     373019588500     46.02%     46.02% # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::user       437453155000     53.98%    100.00% # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu10.kern.swap_context                    596                       # number of times the context was actually changed
system.cpu10.committedInsts                         0                       # Number of instructions committed
system.cpu10.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu10.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu10.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu10.num_func_calls                         0                       # number of times a function call or return occured
system.cpu10.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu10.num_int_insts                          0                       # number of integer instructions
system.cpu10.num_fp_insts                           0                       # number of float instructions
system.cpu10.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu10.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu10.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_mem_refs                           0                       # number of memory refs
system.cpu10.num_load_insts                         0                       # Number of load instructions
system.cpu10.num_store_insts                        0                       # Number of store instructions
system.cpu10.num_idle_cycles                        0                       # Number of idle cycles
system.cpu10.num_busy_cycles                        0                       # Number of busy cycles
system.cpu10.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu10.idle_fraction                          1                       # Percentage of idle cycles
system.cpu10.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu10.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu10.op_class::IntMult                      0                       # Class of executed instruction
system.cpu10.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu10.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu10.op_class::MemRead                      0                       # Class of executed instruction
system.cpu10.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu10.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu10.op_class::total                        0                       # Class of executed instruction
system.cpu10.dcache.tags.replacements         8135098                       # number of replacements
system.cpu10.dcache.tags.tagsinuse         497.264464                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs         209869374                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs         8135098                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs           25.798014                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::switch_cpus10.data   497.264464                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::switch_cpus10.data     0.971220                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.971220                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024          434                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2          109                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::4          320                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.847656                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses       437231689                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses      437231689                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::switch_cpus10.data    153980926                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total     153980926                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::switch_cpus10.data     52272239                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total     52272239                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::switch_cpus10.data         9007                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total         9007                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::switch_cpus10.data         6378                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total         6378                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::switch_cpus10.data    206253165                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total      206253165                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::switch_cpus10.data    206253165                       # number of overall hits
system.cpu10.dcache.overall_hits::total     206253165                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::switch_cpus10.data      7729864                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total      7729864                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::switch_cpus10.data       503723                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total       503723                       # number of WriteReq misses
system.cpu10.dcache.LoadLockedReq_misses::switch_cpus10.data         3205                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total         3205                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::switch_cpus10.data         5249                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total         5249                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::switch_cpus10.data      8233587                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total      8233587                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::switch_cpus10.data      8233587                       # number of overall misses
system.cpu10.dcache.overall_misses::total      8233587                       # number of overall misses
system.cpu10.dcache.ReadReq_accesses::switch_cpus10.data    161710790                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total    161710790                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::switch_cpus10.data     52775962                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total     52775962                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::switch_cpus10.data        12212                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total        12212                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::switch_cpus10.data        11627                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total        11627                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::switch_cpus10.data    214486752                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total    214486752                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::switch_cpus10.data    214486752                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total    214486752                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::switch_cpus10.data     0.047801                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.047801                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::switch_cpus10.data     0.009545                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.009545                       # miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::switch_cpus10.data     0.262447                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.262447                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::switch_cpus10.data     0.451449                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.451449                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::switch_cpus10.data     0.038387                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.038387                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::switch_cpus10.data     0.038387                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.038387                       # miss rate for overall accesses
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.writebacks::writebacks       660930                       # number of writebacks
system.cpu10.dcache.writebacks::total          660930                       # number of writebacks
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements          717731                       # number of replacements
system.cpu10.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs         890537068                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs          717731                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs         1240.767179                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst     0.001185                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_blocks::switch_cpus10.inst   511.998815                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.000002                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::switch_cpus10.inst     0.999998                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::2          283                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::4          224                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses      1757245291                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses     1757245291                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::switch_cpus10.inst    877546049                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total     877546049                       # number of ReadReq hits
system.cpu10.icache.demand_hits::switch_cpus10.inst    877546049                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total      877546049                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::switch_cpus10.inst    877546049                       # number of overall hits
system.cpu10.icache.overall_hits::total     877546049                       # number of overall hits
system.cpu10.icache.ReadReq_misses::switch_cpus10.inst       717731                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total       717731                       # number of ReadReq misses
system.cpu10.icache.demand_misses::switch_cpus10.inst       717731                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total       717731                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::switch_cpus10.inst       717731                       # number of overall misses
system.cpu10.icache.overall_misses::total       717731                       # number of overall misses
system.cpu10.icache.ReadReq_accesses::switch_cpus10.inst    878263780                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total    878263780                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::switch_cpus10.inst    878263780                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total    878263780                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::switch_cpus10.inst    878263780                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total    878263780                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::switch_cpus10.inst     0.000817                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.000817                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::switch_cpus10.inst     0.000817                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.000817                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::switch_cpus10.inst     0.000817                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.000817                       # miss rate for overall accesses
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.writebacks::writebacks       717731                       # number of writebacks
system.cpu10.icache.writebacks::total          717731                       # number of writebacks
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.data_hits                          0                       # DTB hits
system.cpu11.dtb.data_misses                        0                       # DTB misses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_accesses                      0                       # DTB accesses
system.cpu11.itb.fetch_hits                         0                       # ITB hits
system.cpu11.itb.fetch_misses                       0                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses                     0                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                              0                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu11.kern.inst.quiesce                    681                       # number of quiesce instructions executed
system.cpu11.kern.inst.hwrei                   628513                       # number of hwrei instructions executed
system.cpu11.kern.ipl_count::0                   5022     29.85%     29.85% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::22                   799      4.75%     34.60% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::30                   329      1.96%     36.56% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::31                 10673     63.44%    100.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::total              16823                       # number of times we switched to this ipl
system.cpu11.kern.ipl_good::0                    5022     46.32%     46.32% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::22                    799      7.37%     53.68% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::30                    329      3.03%     56.72% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::31                   4693     43.28%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::total               10843                       # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_ticks::0           778679775500     99.82%     99.82% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::22              39151000      0.01%     99.82% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::30              44031000      0.01%     99.83% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::31            1344590500      0.17%    100.00% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::total       780107548000                       # number of cycles we spent at this ipl
system.cpu11.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::31               0.439708                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::total            0.644534                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu11.kern.syscall::total                    1                       # number of syscalls executed
system.cpu11.kern.callpal::wripir                 232      1.11%      1.11% # number of callpals executed
system.cpu11.kern.callpal::swpctx                 588      2.82%      3.94% # number of callpals executed
system.cpu11.kern.callpal::tbi                      1      0.00%      3.94% # number of callpals executed
system.cpu11.kern.callpal::swpipl               14104     67.68%     71.62% # number of callpals executed
system.cpu11.kern.callpal::rdps                  1599      7.67%     79.30% # number of callpals executed
system.cpu11.kern.callpal::rti                   1591      7.64%     86.93% # number of callpals executed
system.cpu11.kern.callpal::callsys                458      2.20%     89.13% # number of callpals executed
system.cpu11.kern.callpal::imb                      1      0.00%     89.14% # number of callpals executed
system.cpu11.kern.callpal::rdunique              2264     10.86%    100.00% # number of callpals executed
system.cpu11.kern.callpal::total                20838                       # number of callpals executed
system.cpu11.kern.mode_switch::kernel            2179                       # number of protection mode switches
system.cpu11.kern.mode_switch::user               907                       # number of protection mode switches
system.cpu11.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu11.kern.mode_good::kernel               907                      
system.cpu11.kern.mode_good::user                 907                      
system.cpu11.kern.mode_good::idle                   0                      
system.cpu11.kern.mode_switch_good::kernel     0.416246                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::total     0.587816                       # fraction of useful protection mode switches
system.cpu11.kern.mode_ticks::kernel     375389118500     46.32%     46.32% # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::user       435078249000     53.68%    100.00% # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu11.kern.swap_context                    588                       # number of times the context was actually changed
system.cpu11.committedInsts                         0                       # Number of instructions committed
system.cpu11.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu11.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu11.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu11.num_func_calls                         0                       # number of times a function call or return occured
system.cpu11.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu11.num_int_insts                          0                       # number of integer instructions
system.cpu11.num_fp_insts                           0                       # number of float instructions
system.cpu11.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu11.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu11.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_mem_refs                           0                       # number of memory refs
system.cpu11.num_load_insts                         0                       # Number of load instructions
system.cpu11.num_store_insts                        0                       # Number of store instructions
system.cpu11.num_idle_cycles                        0                       # Number of idle cycles
system.cpu11.num_busy_cycles                        0                       # Number of busy cycles
system.cpu11.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu11.idle_fraction                          1                       # Percentage of idle cycles
system.cpu11.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu11.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu11.op_class::IntMult                      0                       # Class of executed instruction
system.cpu11.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu11.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu11.op_class::MemRead                      0                       # Class of executed instruction
system.cpu11.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu11.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu11.op_class::total                        0                       # Class of executed instruction
system.cpu11.dcache.tags.replacements         8051816                       # number of replacements
system.cpu11.dcache.tags.tagsinuse         499.160619                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs         203452753                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs         8051816                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs           25.267934                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::switch_cpus11.data   499.160619                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::switch_cpus11.data     0.974923                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.974923                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024          441                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2          122                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::4          315                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.861328                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses       434798695                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses      434798695                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::switch_cpus11.data    153165916                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total     153165916                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::switch_cpus11.data     52013630                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total     52013630                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::switch_cpus11.data         9189                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total         9189                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::switch_cpus11.data         6386                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total         6386                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::switch_cpus11.data    205179546                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total      205179546                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::switch_cpus11.data    205179546                       # number of overall hits
system.cpu11.dcache.overall_hits::total     205179546                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::switch_cpus11.data      7653429                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total      7653429                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::switch_cpus11.data       483416                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total       483416                       # number of WriteReq misses
system.cpu11.dcache.LoadLockedReq_misses::switch_cpus11.data         3284                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total         3284                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::switch_cpus11.data         5394                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total         5394                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::switch_cpus11.data      8136845                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total      8136845                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::switch_cpus11.data      8136845                       # number of overall misses
system.cpu11.dcache.overall_misses::total      8136845                       # number of overall misses
system.cpu11.dcache.ReadReq_accesses::switch_cpus11.data    160819345                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total    160819345                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::switch_cpus11.data     52497046                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total     52497046                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::switch_cpus11.data        12473                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total        12473                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::switch_cpus11.data        11780                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total        11780                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::switch_cpus11.data    213316391                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total    213316391                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::switch_cpus11.data    213316391                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total    213316391                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::switch_cpus11.data     0.047590                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.047590                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::switch_cpus11.data     0.009208                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.009208                       # miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::switch_cpus11.data     0.263289                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.263289                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::switch_cpus11.data     0.457895                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.457895                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::switch_cpus11.data     0.038144                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.038144                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::switch_cpus11.data     0.038144                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.038144                       # miss rate for overall accesses
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.writebacks::writebacks       656756                       # number of writebacks
system.cpu11.dcache.writebacks::total          656756                       # number of writebacks
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements          710869                       # number of replacements
system.cpu11.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs         835740875                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs          710869                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs         1175.660881                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst     0.001192                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_blocks::switch_cpus11.inst   511.998808                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.000002                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::switch_cpus11.inst     0.999998                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::2          277                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::4          231                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses      1747984677                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses     1747984677                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::switch_cpus11.inst    872926035                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total     872926035                       # number of ReadReq hits
system.cpu11.icache.demand_hits::switch_cpus11.inst    872926035                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total      872926035                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::switch_cpus11.inst    872926035                       # number of overall hits
system.cpu11.icache.overall_hits::total     872926035                       # number of overall hits
system.cpu11.icache.ReadReq_misses::switch_cpus11.inst       710869                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total       710869                       # number of ReadReq misses
system.cpu11.icache.demand_misses::switch_cpus11.inst       710869                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total       710869                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::switch_cpus11.inst       710869                       # number of overall misses
system.cpu11.icache.overall_misses::total       710869                       # number of overall misses
system.cpu11.icache.ReadReq_accesses::switch_cpus11.inst    873636904                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total    873636904                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::switch_cpus11.inst    873636904                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total    873636904                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::switch_cpus11.inst    873636904                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total    873636904                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::switch_cpus11.inst     0.000814                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.000814                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::switch_cpus11.inst     0.000814                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.000814                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::switch_cpus11.inst     0.000814                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.000814                       # miss rate for overall accesses
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.writebacks::writebacks       710869                       # number of writebacks
system.cpu11.icache.writebacks::total          710869                       # number of writebacks
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.data_hits                          0                       # DTB hits
system.cpu12.dtb.data_misses                        0                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                      0                       # DTB accesses
system.cpu12.itb.fetch_hits                         0                       # ITB hits
system.cpu12.itb.fetch_misses                       0                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses                     0                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                              0                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu12.kern.inst.quiesce                    680                       # number of quiesce instructions executed
system.cpu12.kern.inst.hwrei                   622989                       # number of hwrei instructions executed
system.cpu12.kern.ipl_count::0                   5119     29.95%     29.95% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::22                   799      4.67%     34.63% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::30                   332      1.94%     36.57% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::31                 10841     63.43%    100.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::total              17091                       # number of times we switched to this ipl
system.cpu12.kern.ipl_good::0                    5119     46.38%     46.38% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::22                    799      7.24%     53.61% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::30                    332      3.01%     56.62% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::31                   4788     43.38%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::total               11038                       # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_ticks::0           778668828000     99.81%     99.81% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::22              39151000      0.01%     99.82% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::30              44348000      0.01%     99.83% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::31            1360845000      0.17%    100.00% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::total       780113172000                       # number of cycles we spent at this ipl
system.cpu12.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::31               0.441657                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::total            0.645837                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu12.kern.syscall::total                    1                       # number of syscalls executed
system.cpu12.kern.callpal::wripir                 240      1.13%      1.13% # number of callpals executed
system.cpu12.kern.callpal::swpctx                 610      2.88%      4.01% # number of callpals executed
system.cpu12.kern.callpal::tbi                      1      0.00%      4.01% # number of callpals executed
system.cpu12.kern.callpal::swpipl               14328     67.56%     71.57% # number of callpals executed
system.cpu12.kern.callpal::rdps                  1600      7.54%     79.11% # number of callpals executed
system.cpu12.kern.callpal::rti                   1632      7.69%     86.81% # number of callpals executed
system.cpu12.kern.callpal::callsys                499      2.35%     89.16% # number of callpals executed
system.cpu12.kern.callpal::imb                      1      0.00%     89.16% # number of callpals executed
system.cpu12.kern.callpal::rdunique              2298     10.84%    100.00% # number of callpals executed
system.cpu12.kern.callpal::total                21209                       # number of callpals executed
system.cpu12.kern.mode_switch::kernel            2242                       # number of protection mode switches
system.cpu12.kern.mode_switch::user               948                       # number of protection mode switches
system.cpu12.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu12.kern.mode_good::kernel               948                      
system.cpu12.kern.mode_good::user                 948                      
system.cpu12.kern.mode_good::idle                   0                      
system.cpu12.kern.mode_switch_good::kernel     0.422837                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::total     0.594357                       # fraction of useful protection mode switches
system.cpu12.kern.mode_ticks::kernel     373286952500     46.06%     46.06% # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::user       437192378000     53.94%    100.00% # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu12.kern.swap_context                    610                       # number of times the context was actually changed
system.cpu12.committedInsts                         0                       # Number of instructions committed
system.cpu12.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu12.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu12.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu12.num_func_calls                         0                       # number of times a function call or return occured
system.cpu12.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu12.num_int_insts                          0                       # number of integer instructions
system.cpu12.num_fp_insts                           0                       # number of float instructions
system.cpu12.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu12.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu12.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_mem_refs                           0                       # number of memory refs
system.cpu12.num_load_insts                         0                       # Number of load instructions
system.cpu12.num_store_insts                        0                       # Number of store instructions
system.cpu12.num_idle_cycles                        0                       # Number of idle cycles
system.cpu12.num_busy_cycles                        0                       # Number of busy cycles
system.cpu12.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu12.idle_fraction                          1                       # Percentage of idle cycles
system.cpu12.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu12.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu12.op_class::IntMult                      0                       # Class of executed instruction
system.cpu12.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu12.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu12.op_class::MemRead                      0                       # Class of executed instruction
system.cpu12.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu12.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu12.op_class::total                        0                       # Class of executed instruction
system.cpu12.dcache.tags.replacements         8112777                       # number of replacements
system.cpu12.dcache.tags.tagsinuse         496.990909                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs         210216287                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs         8112777                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs           25.911755                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::switch_cpus12.data   496.990909                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::switch_cpus12.data     0.970685                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.970685                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024          446                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2          124                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::4          318                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.871094                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses       437105956                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses      437105956                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::switch_cpus12.data    153934007                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total     153934007                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::switch_cpus12.data     52275798                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total     52275798                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::switch_cpus12.data         9487                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total         9487                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::switch_cpus12.data         6502                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total         6502                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::switch_cpus12.data    206209805                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total      206209805                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::switch_cpus12.data    206209805                       # number of overall hits
system.cpu12.dcache.overall_hits::total     206209805                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::switch_cpus12.data      7716013                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total      7716013                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::switch_cpus12.data       504284                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total       504284                       # number of WriteReq misses
system.cpu12.dcache.LoadLockedReq_misses::switch_cpus12.data         3348                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total         3348                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::switch_cpus12.data         5572                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total         5572                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::switch_cpus12.data      8220297                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total      8220297                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::switch_cpus12.data      8220297                       # number of overall misses
system.cpu12.dcache.overall_misses::total      8220297                       # number of overall misses
system.cpu12.dcache.ReadReq_accesses::switch_cpus12.data    161650020                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total    161650020                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::switch_cpus12.data     52780082                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total     52780082                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::switch_cpus12.data        12835                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total        12835                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::switch_cpus12.data        12074                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total        12074                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::switch_cpus12.data    214430102                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total    214430102                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::switch_cpus12.data    214430102                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total    214430102                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::switch_cpus12.data     0.047733                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.047733                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::switch_cpus12.data     0.009554                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.009554                       # miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::switch_cpus12.data     0.260849                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.260849                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::switch_cpus12.data     0.461487                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.461487                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::switch_cpus12.data     0.038336                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.038336                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::switch_cpus12.data     0.038336                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.038336                       # miss rate for overall accesses
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.writebacks::writebacks       644595                       # number of writebacks
system.cpu12.dcache.writebacks::total          644595                       # number of writebacks
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements          720086                       # number of replacements
system.cpu12.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs         885920425                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs          720086                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs         1230.298082                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst     4.000779                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_blocks::switch_cpus12.inst   507.999221                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.007814                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::switch_cpus12.inst     0.992186                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::2          284                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::4          223                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses      1756524648                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses     1756524648                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::switch_cpus12.inst    877182195                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total     877182195                       # number of ReadReq hits
system.cpu12.icache.demand_hits::switch_cpus12.inst    877182195                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total      877182195                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::switch_cpus12.inst    877182195                       # number of overall hits
system.cpu12.icache.overall_hits::total     877182195                       # number of overall hits
system.cpu12.icache.ReadReq_misses::switch_cpus12.inst       720086                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total       720086                       # number of ReadReq misses
system.cpu12.icache.demand_misses::switch_cpus12.inst       720086                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total       720086                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::switch_cpus12.inst       720086                       # number of overall misses
system.cpu12.icache.overall_misses::total       720086                       # number of overall misses
system.cpu12.icache.ReadReq_accesses::switch_cpus12.inst    877902281                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total    877902281                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::switch_cpus12.inst    877902281                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total    877902281                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::switch_cpus12.inst    877902281                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total    877902281                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::switch_cpus12.inst     0.000820                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.000820                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::switch_cpus12.inst     0.000820                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.000820                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::switch_cpus12.inst     0.000820                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.000820                       # miss rate for overall accesses
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.writebacks::writebacks       720086                       # number of writebacks
system.cpu12.icache.writebacks::total          720086                       # number of writebacks
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.data_hits                          0                       # DTB hits
system.cpu13.dtb.data_misses                        0                       # DTB misses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_accesses                      0                       # DTB accesses
system.cpu13.itb.fetch_hits                         0                       # ITB hits
system.cpu13.itb.fetch_misses                       0                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses                     0                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                              0                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu13.kern.inst.quiesce                    630                       # number of quiesce instructions executed
system.cpu13.kern.inst.hwrei                   626457                       # number of hwrei instructions executed
system.cpu13.kern.ipl_count::0                   5552     28.82%     28.82% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::22                   799      4.15%     32.96% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::30                   280      1.45%     34.42% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::31                 12635     65.58%    100.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::total              19266                       # number of times we switched to this ipl
system.cpu13.kern.ipl_good::0                    5552     46.64%     46.64% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::22                    799      6.71%     53.36% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::30                    280      2.35%     55.71% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::31                   5272     44.29%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::total               11903                       # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_ticks::0           778395256000     99.78%     99.78% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::22              39151000      0.01%     99.78% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::30              38543000      0.00%     99.79% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::31            1640522000      0.21%    100.00% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::total       780113472000                       # number of cycles we spent at this ipl
system.cpu13.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::31               0.417254                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::total            0.617824                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu13.kern.syscall::total                    1                       # number of syscalls executed
system.cpu13.kern.callpal::wripir                 884      3.69%      3.69% # number of callpals executed
system.cpu13.kern.callpal::swpctx                 490      2.04%      5.73% # number of callpals executed
system.cpu13.kern.callpal::tbi                      1      0.00%      5.74% # number of callpals executed
system.cpu13.kern.callpal::swpipl               16623     69.34%     75.08% # number of callpals executed
system.cpu13.kern.callpal::rdps                  1599      6.67%     81.75% # number of callpals executed
system.cpu13.kern.callpal::rti                   1564      6.52%     88.27% # number of callpals executed
system.cpu13.kern.callpal::callsys                461      1.92%     90.20% # number of callpals executed
system.cpu13.kern.callpal::imb                      1      0.00%     90.20% # number of callpals executed
system.cpu13.kern.callpal::rdunique              2349      9.80%    100.00% # number of callpals executed
system.cpu13.kern.callpal::total                23972                       # number of callpals executed
system.cpu13.kern.mode_switch::kernel            2054                       # number of protection mode switches
system.cpu13.kern.mode_switch::user               934                       # number of protection mode switches
system.cpu13.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu13.kern.mode_good::kernel               934                      
system.cpu13.kern.mode_good::user                 934                      
system.cpu13.kern.mode_good::idle                   0                      
system.cpu13.kern.mode_switch_good::kernel     0.454722                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::total     0.625167                       # fraction of useful protection mode switches
system.cpu13.kern.mode_ticks::kernel     372624481000     45.98%     45.98% # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::user       437852833500     54.02%    100.00% # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu13.kern.swap_context                    490                       # number of times the context was actually changed
system.cpu13.committedInsts                         0                       # Number of instructions committed
system.cpu13.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu13.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu13.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu13.num_func_calls                         0                       # number of times a function call or return occured
system.cpu13.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu13.num_int_insts                          0                       # number of integer instructions
system.cpu13.num_fp_insts                           0                       # number of float instructions
system.cpu13.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu13.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu13.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_mem_refs                           0                       # number of memory refs
system.cpu13.num_load_insts                         0                       # Number of load instructions
system.cpu13.num_store_insts                        0                       # Number of store instructions
system.cpu13.num_idle_cycles                        0                       # Number of idle cycles
system.cpu13.num_busy_cycles                        0                       # Number of busy cycles
system.cpu13.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu13.idle_fraction                          1                       # Percentage of idle cycles
system.cpu13.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu13.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu13.op_class::IntMult                      0                       # Class of executed instruction
system.cpu13.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu13.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu13.op_class::MemRead                      0                       # Class of executed instruction
system.cpu13.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu13.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu13.op_class::total                        0                       # Class of executed instruction
system.cpu13.dcache.tags.replacements         8200394                       # number of replacements
system.cpu13.dcache.tags.tagsinuse         493.496987                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs         205651402                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs         8200394                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs           25.078234                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::switch_cpus13.data   493.496987                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::switch_cpus13.data     0.963861                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.963861                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024          454                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2          128                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::4          321                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.886719                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses       439674525                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses      439674525                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::switch_cpus13.data    154321884                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total     154321884                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::switch_cpus13.data     53063177                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total     53063177                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::switch_cpus13.data        10656                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total        10656                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::switch_cpus13.data         7347                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total         7347                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::switch_cpus13.data    207385061                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total      207385061                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::switch_cpus13.data    207385061                       # number of overall hits
system.cpu13.dcache.overall_hits::total     207385061                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::switch_cpus13.data      7675847                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total      7675847                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::switch_cpus13.data       616489                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total       616489                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::switch_cpus13.data         4444                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total         4444                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::switch_cpus13.data         6999                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total         6999                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::switch_cpus13.data      8292336                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total      8292336                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::switch_cpus13.data      8292336                       # number of overall misses
system.cpu13.dcache.overall_misses::total      8292336                       # number of overall misses
system.cpu13.dcache.ReadReq_accesses::switch_cpus13.data    161997731                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total    161997731                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::switch_cpus13.data     53679666                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total     53679666                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::switch_cpus13.data        15100                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total        15100                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::switch_cpus13.data        14346                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total        14346                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::switch_cpus13.data    215677397                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total    215677397                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::switch_cpus13.data    215677397                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total    215677397                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::switch_cpus13.data     0.047382                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.047382                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::switch_cpus13.data     0.011485                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.011485                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::switch_cpus13.data     0.294305                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.294305                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::switch_cpus13.data     0.487871                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.487871                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::switch_cpus13.data     0.038448                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.038448                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::switch_cpus13.data     0.038448                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.038448                       # miss rate for overall accesses
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.writebacks::writebacks       769471                       # number of writebacks
system.cpu13.dcache.writebacks::total          769471                       # number of writebacks
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements          717288                       # number of replacements
system.cpu13.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs         857805891                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs          717288                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs         1195.901634                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst     2.001187                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_blocks::switch_cpus13.inst   509.998813                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.003909                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::switch_cpus13.inst     0.996091                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::2          284                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::4          223                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses      1760540232                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses     1760540232                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::switch_cpus13.inst    879194184                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total     879194184                       # number of ReadReq hits
system.cpu13.icache.demand_hits::switch_cpus13.inst    879194184                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total      879194184                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::switch_cpus13.inst    879194184                       # number of overall hits
system.cpu13.icache.overall_hits::total     879194184                       # number of overall hits
system.cpu13.icache.ReadReq_misses::switch_cpus13.inst       717288                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total       717288                       # number of ReadReq misses
system.cpu13.icache.demand_misses::switch_cpus13.inst       717288                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total       717288                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::switch_cpus13.inst       717288                       # number of overall misses
system.cpu13.icache.overall_misses::total       717288                       # number of overall misses
system.cpu13.icache.ReadReq_accesses::switch_cpus13.inst    879911472                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total    879911472                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::switch_cpus13.inst    879911472                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total    879911472                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::switch_cpus13.inst    879911472                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total    879911472                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::switch_cpus13.inst     0.000815                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.000815                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::switch_cpus13.inst     0.000815                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.000815                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::switch_cpus13.inst     0.000815                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.000815                       # miss rate for overall accesses
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.writebacks::writebacks       717288                       # number of writebacks
system.cpu13.icache.writebacks::total          717288                       # number of writebacks
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.data_hits                          0                       # DTB hits
system.cpu14.dtb.data_misses                        0                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                      0                       # DTB accesses
system.cpu14.itb.fetch_hits                         0                       # ITB hits
system.cpu14.itb.fetch_misses                       0                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses                     0                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                              0                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu14.kern.inst.quiesce                    687                       # number of quiesce instructions executed
system.cpu14.kern.inst.hwrei                   622888                       # number of hwrei instructions executed
system.cpu14.kern.ipl_count::0                   4971     29.92%     29.92% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::22                   799      4.81%     34.73% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::30                   330      1.99%     36.71% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::31                 10516     63.29%    100.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::total              16616                       # number of times we switched to this ipl
system.cpu14.kern.ipl_good::0                    4971     46.28%     46.28% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::22                    799      7.44%     53.72% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::30                    330      3.07%     56.79% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::31                   4641     43.21%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::total               10741                       # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_ticks::0           778726285500     99.82%     99.82% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::22              39151000      0.01%     99.83% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::30              44143000      0.01%     99.83% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::31            1298889500      0.17%    100.00% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::total       780108469000                       # number of cycles we spent at this ipl
system.cpu14.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::31               0.441328                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::total            0.646425                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu14.kern.syscall::total                    1                       # number of syscalls executed
system.cpu14.kern.callpal::wripir                 180      0.87%      0.87% # number of callpals executed
system.cpu14.kern.callpal::swpctx                 590      2.86%      3.74% # number of callpals executed
system.cpu14.kern.callpal::tbi                      1      0.00%      3.74% # number of callpals executed
system.cpu14.kern.callpal::swpipl               13890     67.42%     71.17% # number of callpals executed
system.cpu14.kern.callpal::rdps                  1599      7.76%     78.93% # number of callpals executed
system.cpu14.kern.callpal::rti                   1597      7.75%     86.68% # number of callpals executed
system.cpu14.kern.callpal::callsys                465      2.26%     88.94% # number of callpals executed
system.cpu14.kern.callpal::imb                      1      0.00%     88.94% # number of callpals executed
system.cpu14.kern.callpal::rdunique              2278     11.06%    100.00% # number of callpals executed
system.cpu14.kern.callpal::total                20601                       # number of callpals executed
system.cpu14.kern.mode_switch::kernel            2187                       # number of protection mode switches
system.cpu14.kern.mode_switch::user               910                       # number of protection mode switches
system.cpu14.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu14.kern.mode_good::kernel               910                      
system.cpu14.kern.mode_good::user                 910                      
system.cpu14.kern.mode_good::idle                   0                      
system.cpu14.kern.mode_switch_good::kernel     0.416095                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::total     0.587665                       # fraction of useful protection mode switches
system.cpu14.kern.mode_ticks::kernel     374880184000     46.25%     46.25% # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::user       435589738500     53.75%    100.00% # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu14.kern.swap_context                    590                       # number of times the context was actually changed
system.cpu14.committedInsts                         0                       # Number of instructions committed
system.cpu14.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu14.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu14.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu14.num_func_calls                         0                       # number of times a function call or return occured
system.cpu14.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu14.num_int_insts                          0                       # number of integer instructions
system.cpu14.num_fp_insts                           0                       # number of float instructions
system.cpu14.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu14.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu14.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_mem_refs                           0                       # number of memory refs
system.cpu14.num_load_insts                         0                       # Number of load instructions
system.cpu14.num_store_insts                        0                       # Number of store instructions
system.cpu14.num_idle_cycles                        0                       # Number of idle cycles
system.cpu14.num_busy_cycles                        0                       # Number of busy cycles
system.cpu14.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu14.idle_fraction                          1                       # Percentage of idle cycles
system.cpu14.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu14.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu14.op_class::IntMult                      0                       # Class of executed instruction
system.cpu14.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu14.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu14.op_class::MemRead                      0                       # Class of executed instruction
system.cpu14.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu14.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu14.op_class::total                        0                       # Class of executed instruction
system.cpu14.dcache.tags.replacements         8093064                       # number of replacements
system.cpu14.dcache.tags.tagsinuse         498.893866                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs         203564336                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs         8093064                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs           25.152938                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::switch_cpus14.data   498.893866                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::switch_cpus14.data     0.974402                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.974402                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024          448                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2          119                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::4          325                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses       435364391                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses      435364391                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::switch_cpus14.data    153350461                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total     153350461                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::switch_cpus14.data     52080177                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total     52080177                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::switch_cpus14.data         9197                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total         9197                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::switch_cpus14.data         6310                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total         6310                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::switch_cpus14.data    205430638                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total      205430638                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::switch_cpus14.data    205430638                       # number of overall hits
system.cpu14.dcache.overall_hits::total     205430638                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::switch_cpus14.data      7674511                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total      7674511                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::switch_cpus14.data       482449                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total       482449                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::switch_cpus14.data         3192                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total         3192                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::switch_cpus14.data         5274                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total         5274                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::switch_cpus14.data      8156960                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total      8156960                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::switch_cpus14.data      8156960                       # number of overall misses
system.cpu14.dcache.overall_misses::total      8156960                       # number of overall misses
system.cpu14.dcache.ReadReq_accesses::switch_cpus14.data    161024972                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total    161024972                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::switch_cpus14.data     52562626                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total     52562626                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::switch_cpus14.data        12389                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total        12389                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::switch_cpus14.data        11584                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total        11584                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::switch_cpus14.data    213587598                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total    213587598                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::switch_cpus14.data    213587598                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total    213587598                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::switch_cpus14.data     0.047660                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.047660                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::switch_cpus14.data     0.009179                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.009179                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::switch_cpus14.data     0.257648                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.257648                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::switch_cpus14.data     0.455283                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.455283                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::switch_cpus14.data     0.038190                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.038190                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::switch_cpus14.data     0.038190                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.038190                       # miss rate for overall accesses
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks       659994                       # number of writebacks
system.cpu14.dcache.writebacks::total          659994                       # number of writebacks
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements          717457                       # number of replacements
system.cpu14.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs         854400176                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs          717457                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs         1190.873008                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst     0.001191                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_blocks::switch_cpus14.inst   511.998809                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.000002                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::switch_cpus14.inst     0.999998                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::2          283                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::4          224                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses      1749928299                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses     1749928299                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::switch_cpus14.inst    873887964                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total     873887964                       # number of ReadReq hits
system.cpu14.icache.demand_hits::switch_cpus14.inst    873887964                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total      873887964                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::switch_cpus14.inst    873887964                       # number of overall hits
system.cpu14.icache.overall_hits::total     873887964                       # number of overall hits
system.cpu14.icache.ReadReq_misses::switch_cpus14.inst       717457                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total       717457                       # number of ReadReq misses
system.cpu14.icache.demand_misses::switch_cpus14.inst       717457                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total       717457                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::switch_cpus14.inst       717457                       # number of overall misses
system.cpu14.icache.overall_misses::total       717457                       # number of overall misses
system.cpu14.icache.ReadReq_accesses::switch_cpus14.inst    874605421                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total    874605421                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::switch_cpus14.inst    874605421                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total    874605421                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::switch_cpus14.inst    874605421                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total    874605421                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::switch_cpus14.inst     0.000820                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.000820                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::switch_cpus14.inst     0.000820                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.000820                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::switch_cpus14.inst     0.000820                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.000820                       # miss rate for overall accesses
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.writebacks::writebacks       717457                       # number of writebacks
system.cpu14.icache.writebacks::total          717457                       # number of writebacks
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.data_hits                          0                       # DTB hits
system.cpu15.dtb.data_misses                        0                       # DTB misses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_accesses                      0                       # DTB accesses
system.cpu15.itb.fetch_hits                         0                       # ITB hits
system.cpu15.itb.fetch_misses                       0                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses                     0                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                              0                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu15.kern.inst.quiesce                    674                       # number of quiesce instructions executed
system.cpu15.kern.inst.hwrei                   630667                       # number of hwrei instructions executed
system.cpu15.kern.ipl_count::0                   5131     29.73%     29.73% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::22                   799      4.63%     34.36% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::30                   396      2.29%     36.65% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::31                 10934     63.35%    100.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::total              17260                       # number of times we switched to this ipl
system.cpu15.kern.ipl_good::0                    5131     45.78%     45.78% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::22                    799      7.13%     52.90% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::30                    396      3.53%     56.44% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::31                   4883     43.56%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::total               11209                       # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_ticks::0           778711755500     99.82%     99.82% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::22              39151000      0.01%     99.83% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::30              45504000      0.01%     99.83% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::31            1317665000      0.17%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::total       780114075500                       # number of cycles we spent at this ipl
system.cpu15.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::31               0.446589                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::total            0.649421                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu15.kern.syscall::total                    1                       # number of syscalls executed
system.cpu15.kern.callpal::wripir                 254      1.19%      1.19% # number of callpals executed
system.cpu15.kern.callpal::swpctx                 574      2.69%      3.89% # number of callpals executed
system.cpu15.kern.callpal::tbi                      1      0.00%      3.89% # number of callpals executed
system.cpu15.kern.callpal::swpipl               14552     68.28%     72.17% # number of callpals executed
system.cpu15.kern.callpal::rdps                  1602      7.52%     79.69% # number of callpals executed
system.cpu15.kern.callpal::rti                   1587      7.45%     87.14% # number of callpals executed
system.cpu15.kern.callpal::callsys                464      2.18%     89.32% # number of callpals executed
system.cpu15.kern.callpal::imb                      1      0.00%     89.32% # number of callpals executed
system.cpu15.kern.callpal::rdunique              2276     10.68%    100.00% # number of callpals executed
system.cpu15.kern.callpal::total                21311                       # number of callpals executed
system.cpu15.kern.mode_switch::kernel            2161                       # number of protection mode switches
system.cpu15.kern.mode_switch::user               911                       # number of protection mode switches
system.cpu15.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu15.kern.mode_good::kernel               911                      
system.cpu15.kern.mode_good::user                 911                      
system.cpu15.kern.mode_good::idle                   0                      
system.cpu15.kern.mode_switch_good::kernel     0.421564                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::total     0.593099                       # fraction of useful protection mode switches
system.cpu15.kern.mode_ticks::kernel     374148062000     46.16%     46.16% # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::user       436326564500     53.84%    100.00% # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu15.kern.swap_context                    574                       # number of times the context was actually changed
system.cpu15.committedInsts                         0                       # Number of instructions committed
system.cpu15.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu15.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu15.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu15.num_func_calls                         0                       # number of times a function call or return occured
system.cpu15.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu15.num_int_insts                          0                       # number of integer instructions
system.cpu15.num_fp_insts                           0                       # number of float instructions
system.cpu15.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu15.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu15.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_mem_refs                           0                       # number of memory refs
system.cpu15.num_load_insts                         0                       # Number of load instructions
system.cpu15.num_store_insts                        0                       # Number of store instructions
system.cpu15.num_idle_cycles                        0                       # Number of idle cycles
system.cpu15.num_busy_cycles                        0                       # Number of busy cycles
system.cpu15.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu15.idle_fraction                          1                       # Percentage of idle cycles
system.cpu15.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu15.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu15.op_class::IntMult                      0                       # Class of executed instruction
system.cpu15.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu15.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu15.op_class::MemRead                      0                       # Class of executed instruction
system.cpu15.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu15.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu15.op_class::total                        0                       # Class of executed instruction
system.cpu15.dcache.tags.replacements         8104563                       # number of replacements
system.cpu15.dcache.tags.tagsinuse         499.975578                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs         205802745                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs         8104563                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs           25.393441                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::switch_cpus15.data   499.975578                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::switch_cpus15.data     0.976515                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.976515                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024          439                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2          123                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::3           43                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::4          273                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.857422                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses       436039901                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses      436039901                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::switch_cpus15.data    153577505                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total     153577505                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::switch_cpus15.data     52163231                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total     52163231                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::switch_cpus15.data         9086                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total         9086                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::switch_cpus15.data         6312                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total         6312                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::switch_cpus15.data    205740736                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total      205740736                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::switch_cpus15.data    205740736                       # number of overall hits
system.cpu15.dcache.overall_hits::total     205740736                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::switch_cpus15.data      7692624                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total      7692624                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::switch_cpus15.data       483491                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total       483491                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::switch_cpus15.data         3441                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total         3441                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::switch_cpus15.data         5613                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total         5613                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::switch_cpus15.data      8176115                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total      8176115                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::switch_cpus15.data      8176115                       # number of overall misses
system.cpu15.dcache.overall_misses::total      8176115                       # number of overall misses
system.cpu15.dcache.ReadReq_accesses::switch_cpus15.data    161270129                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total    161270129                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::switch_cpus15.data     52646722                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total     52646722                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::switch_cpus15.data        12527                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total        12527                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::switch_cpus15.data        11925                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total        11925                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::switch_cpus15.data    213916851                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total    213916851                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::switch_cpus15.data    213916851                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total    213916851                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::switch_cpus15.data     0.047700                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.047700                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::switch_cpus15.data     0.009184                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.009184                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::switch_cpus15.data     0.274687                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.274687                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::switch_cpus15.data     0.470692                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.470692                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::switch_cpus15.data     0.038221                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.038221                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::switch_cpus15.data     0.038221                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.038221                       # miss rate for overall accesses
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks       669018                       # number of writebacks
system.cpu15.dcache.writebacks::total          669018                       # number of writebacks
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements          713990                       # number of replacements
system.cpu15.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs         849624402                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs          713990                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs         1189.966809                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst     3.001191                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_blocks::switch_cpus15.inst   508.998809                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.005862                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::switch_cpus15.inst     0.994138                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::2          263                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::4          234                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses      1752878428                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses     1752878428                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::switch_cpus15.inst    875368229                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total     875368229                       # number of ReadReq hits
system.cpu15.icache.demand_hits::switch_cpus15.inst    875368229                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total      875368229                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::switch_cpus15.inst    875368229                       # number of overall hits
system.cpu15.icache.overall_hits::total     875368229                       # number of overall hits
system.cpu15.icache.ReadReq_misses::switch_cpus15.inst       713990                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total       713990                       # number of ReadReq misses
system.cpu15.icache.demand_misses::switch_cpus15.inst       713990                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total       713990                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::switch_cpus15.inst       713990                       # number of overall misses
system.cpu15.icache.overall_misses::total       713990                       # number of overall misses
system.cpu15.icache.ReadReq_accesses::switch_cpus15.inst    876082219                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total    876082219                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::switch_cpus15.inst    876082219                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total    876082219                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::switch_cpus15.inst    876082219                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total    876082219                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::switch_cpus15.inst     0.000815                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.000815                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::switch_cpus15.inst     0.000815                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.000815                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::switch_cpus15.inst     0.000815                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.000815                       # miss rate for overall accesses
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.writebacks::writebacks       713990                       # number of writebacks
system.cpu15.icache.writebacks::total          713990                       # number of writebacks
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  14                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   122880                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         16                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  634                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 634                       # Transaction distribution
system.iobus.trans_dist::WriteReq               25371                       # Transaction distribution
system.iobus.trans_dist::WriteResp              25371                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio        46186                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio            8                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          778                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          994                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          192                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        48158                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side         3852                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total         3852                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   52010                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio       184744                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio         1068                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          497                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          108                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total       186449                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       122928                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       122928                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   309377                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                 1926                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                 1926                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                17334                       # Number of tag accesses
system.iocache.tags.data_accesses               17334                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide            6                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                6                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide         1920                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total         1920                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide            6                       # number of demand (read+write) misses
system.iocache.demand_misses::total                 6                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide            6                       # number of overall misses
system.iocache.overall_misses::total                6                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide            6                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              6                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide         1920                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total         1920                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide            6                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total               6                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide            6                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total              6                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks            1920                       # number of writebacks
system.iocache.writebacks::total                 1920                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2bus0.snoop_filter.tot_requests     134010619                       # Total number of requests made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_requests     38781328                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_requests     70573557                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.snoop_filter.tot_snoops        16411856                       # Total number of snoops made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_snoops     12823649                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_snoops      3588207                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.trans_dist::ReadReq                 628                       # Transaction distribution
system.l2bus0.trans_dist::ReadResp           62588843                       # Transaction distribution
system.l2bus0.trans_dist::WriteReq              12142                       # Transaction distribution
system.l2bus0.trans_dist::WriteResp             12142                       # Transaction distribution
system.l2bus0.trans_dist::WritebackDirty      6123484                       # Transaction distribution
system.l2bus0.trans_dist::WritebackClean       975500                       # Transaction distribution
system.l2bus0.trans_dist::CleanEvict         17394975                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeReq           169810                       # Transaction distribution
system.l2bus0.trans_dist::SCUpgradeReq          42529                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeResp          212339                       # Transaction distribution
system.l2bus0.trans_dist::ReadExReq           4538633                       # Transaction distribution
system.l2bus0.trans_dist::ReadExResp          4538633                       # Transaction distribution
system.l2bus0.trans_dist::ReadCleanReq        5653125                       # Transaction distribution
system.l2bus0.trans_dist::ReadSharedReq      56935090                       # Transaction distribution
system.l2bus0.pkt_count_system.cpu00.icache.mem_side::system.l2cache0.cpu_side      1627313                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu00.dcache.mem_side::system.l2cache0.cpu_side     19529637                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu01.icache.mem_side::system.l2cache0.cpu_side      1502727                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu01.dcache.mem_side::system.l2cache0.cpu_side     19377846                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu02.icache.mem_side::system.l2cache0.cpu_side      1832197                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu02.dcache.mem_side::system.l2cache0.cpu_side     14802456                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu03.icache.mem_side::system.l2cache0.cpu_side      1516806                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu03.dcache.mem_side::system.l2cache0.cpu_side     19188399                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu04.icache.mem_side::system.l2cache0.cpu_side      1527678                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu04.dcache.mem_side::system.l2cache0.cpu_side     19380333                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu05.icache.mem_side::system.l2cache0.cpu_side      1487401                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu05.dcache.mem_side::system.l2cache0.cpu_side     19173418                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu06.icache.mem_side::system.l2cache0.cpu_side      1264627                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu06.dcache.mem_side::system.l2cache0.cpu_side     15961379                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu07.icache.mem_side::system.l2cache0.cpu_side      1523001                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu07.dcache.mem_side::system.l2cache0.cpu_side     19502655                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count::total              159197873                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu00.icache.mem_side::system.l2cache0.cpu_side     56405056                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu00.dcache.mem_side::system.l2cache0.cpu_side    563065522                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu01.icache.mem_side::system.l2cache0.cpu_side     50190464                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu01.dcache.mem_side::system.l2cache0.cpu_side    571226472                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu02.icache.mem_side::system.l2cache0.cpu_side     72354752                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu02.dcache.mem_side::system.l2cache0.cpu_side    453594567                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu03.icache.mem_side::system.l2cache0.cpu_side     50595392                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu03.dcache.mem_side::system.l2cache0.cpu_side    566536600                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu04.icache.mem_side::system.l2cache0.cpu_side     51757696                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu04.dcache.mem_side::system.l2cache0.cpu_side    563206848                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu05.icache.mem_side::system.l2cache0.cpu_side     49341696                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu05.dcache.mem_side::system.l2cache0.cpu_side    568180704                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu06.icache.mem_side::system.l2cache0.cpu_side     41967424                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu06.dcache.mem_side::system.l2cache0.cpu_side    474914424                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu07.icache.mem_side::system.l2cache0.cpu_side     51619520                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu07.dcache.mem_side::system.l2cache0.cpu_side    565592088                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size::total              4750549225                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.snoops                         37898964                       # Total snoops (count)
system.l2bus0.snoop_fanout::samples         171650599                       # Request fanout histogram
system.l2bus0.snoop_fanout::mean             1.419236                       # Request fanout histogram
system.l2bus0.snoop_fanout::stdev            1.715350                       # Request fanout histogram
system.l2bus0.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus0.snoop_fanout::0                70455022     41.05%     41.05% # Request fanout histogram
system.l2bus0.snoop_fanout::1                41116774     23.95%     65.00% # Request fanout histogram
system.l2bus0.snoop_fanout::2                22532015     13.13%     78.13% # Request fanout histogram
system.l2bus0.snoop_fanout::3                14793610      8.62%     86.74% # Request fanout histogram
system.l2bus0.snoop_fanout::4                 9826863      5.72%     92.47% # Request fanout histogram
system.l2bus0.snoop_fanout::5                 6472756      3.77%     96.24% # Request fanout histogram
system.l2bus0.snoop_fanout::6                 4039383      2.35%     98.59% # Request fanout histogram
system.l2bus0.snoop_fanout::7                 2169855      1.26%     99.86% # Request fanout histogram
system.l2bus0.snoop_fanout::8                  244321      0.14%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::9                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::10                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::11                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::12                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::13                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::14                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::15                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::16                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus0.snoop_fanout::max_value               8                       # Request fanout histogram
system.l2bus0.snoop_fanout::total           171650599                       # Request fanout histogram
system.l2bus1.snoop_filter.tot_requests     139365892                       # Total number of requests made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_requests     37364068                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_requests     79249063                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.snoop_filter.tot_snoops         6502926                       # Total number of snoops made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_snoops      3839621                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_snoops      2663305                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.trans_dist::ReadResp           66002314                       # Transaction distribution
system.l2bus1.trans_dist::WriteReq              11309                       # Transaction distribution
system.l2bus1.trans_dist::WriteResp             11309                       # Transaction distribution
system.l2bus1.trans_dist::WritebackDirty      5322244                       # Transaction distribution
system.l2bus1.trans_dist::WritebackClean       615533                       # Transaction distribution
system.l2bus1.trans_dist::CleanEvict         16643328                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeReq           191690                       # Transaction distribution
system.l2bus1.trans_dist::SCUpgradeReq          43901                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeResp          235591                       # Transaction distribution
system.l2bus1.trans_dist::ReadExReq           3814573                       # Transaction distribution
system.l2bus1.trans_dist::ReadExResp          3814573                       # Transaction distribution
system.l2bus1.trans_dist::ReadCleanReq        5619579                       # Transaction distribution
system.l2bus1.trans_dist::ReadSharedReq      60382735                       # Transaction distribution
system.l2bus1.pkt_count_system.cpu08.icache.mem_side::system.l2cache1.cpu_side      1558953                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu08.dcache.mem_side::system.l2cache1.cpu_side     19689352                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu09.icache.mem_side::system.l2cache1.cpu_side      1269867                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu09.dcache.mem_side::system.l2cache1.cpu_side     16092404                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu10.icache.mem_side::system.l2cache1.cpu_side      1492974                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu10.dcache.mem_side::system.l2cache1.cpu_side     18935987                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu11.icache.mem_side::system.l2cache1.cpu_side      1489286                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu11.dcache.mem_side::system.l2cache1.cpu_side     19095303                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu12.icache.mem_side::system.l2cache1.cpu_side      1504135                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu12.dcache.mem_side::system.l2cache1.cpu_side     19063527                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu13.icache.mem_side::system.l2cache1.cpu_side      1511277                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu13.dcache.mem_side::system.l2cache1.cpu_side     19495019                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu14.icache.mem_side::system.l2cache1.cpu_side      1536487                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu14.dcache.mem_side::system.l2cache1.cpu_side     19343666                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu15.icache.mem_side::system.l2cache1.cpu_side      1491712                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu15.dcache.mem_side::system.l2cache1.cpu_side     19138730                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count::total              162708679                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu08.icache.mem_side::system.l2cache1.cpu_side     54139328                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu08.dcache.mem_side::system.l2cache1.cpu_side    569556584                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu09.icache.mem_side::system.l2cache1.cpu_side     42287040                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu09.dcache.mem_side::system.l2cache1.cpu_side    478499992                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu10.icache.mem_side::system.l2cache1.cpu_side     49615552                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu10.dcache.mem_side::system.l2cache1.cpu_side    567782488                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu11.icache.mem_side::system.l2cache1.cpu_side     49818688                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu11.dcache.mem_side::system.l2cache1.cpu_side    561557312                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu12.icache.mem_side::system.l2cache1.cpu_side     50179136                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu12.dcache.mem_side::system.l2cache1.cpu_side    565804824                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu13.icache.mem_side::system.l2cache1.cpu_side     50815296                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu13.dcache.mem_side::system.l2cache1.cpu_side    577955544                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu14.icache.mem_side::system.l2cache1.cpu_side     52417920                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu14.dcache.mem_side::system.l2cache1.cpu_side    563290024                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu15.icache.mem_side::system.l2cache1.cpu_side     49774208                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu15.dcache.mem_side::system.l2cache1.cpu_side    564895032                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size::total              4848388968                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.snoops                         24176847                       # Total snoops (count)
system.l2bus1.snoop_fanout::samples         163272413                       # Request fanout histogram
system.l2bus1.snoop_fanout::mean             1.658553                       # Request fanout histogram
system.l2bus1.snoop_fanout::stdev            1.891899                       # Request fanout histogram
system.l2bus1.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus1.snoop_fanout::0                62814238     38.47%     38.47% # Request fanout histogram
system.l2bus1.snoop_fanout::1                33117728     20.28%     58.76% # Request fanout histogram
system.l2bus1.snoop_fanout::2                23021696     14.10%     72.86% # Request fanout histogram
system.l2bus1.snoop_fanout::3                16230853      9.94%     82.80% # Request fanout histogram
system.l2bus1.snoop_fanout::4                11245497      6.89%     89.68% # Request fanout histogram
system.l2bus1.snoop_fanout::5                 7614408      4.66%     94.35% # Request fanout histogram
system.l2bus1.snoop_fanout::6                 5200490      3.19%     97.53% # Request fanout histogram
system.l2bus1.snoop_fanout::7                 3534742      2.16%     99.70% # Request fanout histogram
system.l2bus1.snoop_fanout::8                  492761      0.30%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::9                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::10                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::11                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::12                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::13                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::14                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::15                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::16                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus1.snoop_fanout::max_value               8                       # Request fanout histogram
system.l2bus1.snoop_fanout::total           163272413                       # Request fanout histogram
system.l2cache0.tags.replacements             8396869                       # number of replacements
system.l2cache0.tags.tagsinuse            3945.256428                       # Cycle average of tags in use
system.l2cache0.tags.total_refs              77036898                       # Total number of references to valid blocks.
system.l2cache0.tags.sampled_refs             8396869                       # Sample count of references to valid blocks.
system.l2cache0.tags.avg_refs                9.174479                       # Average number of references to valid blocks.
system.l2cache0.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache0.tags.occ_blocks::writebacks  1030.850323                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus00.inst    32.034220                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus00.data   252.872912                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus01.inst    22.137657                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus01.data   325.713887                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus02.inst    48.756081                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus02.data   643.379020                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus03.inst    18.155854                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus03.data   286.540761                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus04.inst    15.675257                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus04.data   255.958485                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus05.inst    22.504746                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus05.data   355.067146                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus06.inst    29.707563                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus06.data   353.377656                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus07.inst    13.453082                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus07.data   239.071777                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_percent::writebacks     0.251672                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus00.inst     0.007821                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus00.data     0.061737                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus01.inst     0.005405                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus01.data     0.079520                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus02.inst     0.011903                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus02.data     0.157075                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus03.inst     0.004433                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus03.data     0.069956                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus04.inst     0.003827                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus04.data     0.062490                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus05.inst     0.005494                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus05.data     0.086686                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus06.inst     0.007253                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus06.data     0.086274                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus07.inst     0.003284                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus07.data     0.058367                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::total      0.963197                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_task_id_blocks::1024         4042                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::0          175                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::1          617                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::2         2822                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::3          428                       # Occupied blocks per task id
system.l2cache0.tags.occ_task_id_percent::1024     0.986816                       # Percentage of cache occupancy per task id
system.l2cache0.tags.tag_accesses           744766865                       # Number of tag accesses
system.l2cache0.tags.data_accesses          744766865                       # Number of data accesses
system.l2cache0.WritebackDirty_hits::writebacks      6123484                       # number of WritebackDirty hits
system.l2cache0.WritebackDirty_hits::total      6123484                       # number of WritebackDirty hits
system.l2cache0.WritebackClean_hits::writebacks       975500                       # number of WritebackClean hits
system.l2cache0.WritebackClean_hits::total       975500                       # number of WritebackClean hits
system.l2cache0.UpgradeReq_hits::switch_cpus00.data          535                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus01.data         1213                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus02.data         1243                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus03.data          602                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus04.data          108                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus05.data          499                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus06.data          561                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus07.data           56                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::total           4817                       # number of UpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus00.data          378                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus01.data           15                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus02.data           12                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus03.data           47                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus04.data           31                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus05.data           18                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus06.data           15                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus07.data           16                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::total          532                       # number of SCUpgradeReq hits
system.l2cache0.ReadExReq_hits::switch_cpus00.data       266629                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus01.data       275612                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus02.data       205963                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus03.data       228845                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus04.data       270657                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus05.data       323191                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus06.data       213808                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus07.data       344234                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::total         2128939                       # number of ReadExReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus00.inst       699062                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus01.inst       652480                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus02.inst       630256                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus03.inst       682691                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus04.inst       691852                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus05.inst       635932                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus06.inst       515963                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus07.inst       689528                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::total      5197764                       # number of ReadCleanReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus00.data      7143682                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus01.data      6954057                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus02.data      3298942                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus03.data      7021981                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus04.data      7141156                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus05.data      6820613                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus06.data      5591778                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus07.data      7160053                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::total     51132262                       # number of ReadSharedReq hits
system.l2cache0.demand_hits::switch_cpus00.inst       699062                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus00.data      7410311                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus01.inst       652480                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus01.data      7229669                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus02.inst       630256                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus02.data      3504905                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus03.inst       682691                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus03.data      7250826                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus04.inst       691852                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus04.data      7411813                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus05.inst       635932                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus05.data      7143804                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus06.inst       515963                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus06.data      5805586                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus07.inst       689528                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus07.data      7504287                       # number of demand (read+write) hits
system.l2cache0.demand_hits::total           58458965                       # number of demand (read+write) hits
system.l2cache0.overall_hits::switch_cpus00.inst       699062                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus00.data      7410311                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus01.inst       652480                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus01.data      7229669                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus02.inst       630256                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus02.data      3504905                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus03.inst       682691                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus03.data      7250826                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus04.inst       691852                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus04.data      7411813                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus05.inst       635932                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus05.data      7143804                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus06.inst       515963                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus06.data      5805586                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus07.inst       689528                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus07.data      7504287                       # number of overall hits
system.l2cache0.overall_hits::total          58458965                       # number of overall hits
system.l2cache0.UpgradeReq_misses::switch_cpus00.data        15730                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus01.data        15552                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus02.data        12254                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus03.data        24465                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus04.data        17551                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus05.data        16536                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus06.data        18227                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus07.data        19062                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::total       139377                       # number of UpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus00.data         3606                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus01.data         2849                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus02.data         2852                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus03.data         3871                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus04.data         3055                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus05.data         3167                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus06.data         2988                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus07.data         2801                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::total        25189                       # number of SCUpgradeReq misses
system.l2cache0.ReadExReq_misses::switch_cpus00.data       177447                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus01.data       221537                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus02.data      1050188                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus03.data       238241                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus04.data       169425                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus05.data       152788                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus06.data       184016                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus07.data       112631                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::total       2306273                       # number of ReadExReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus00.inst        46922                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus01.inst        66021                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus02.inst        71398                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus03.inst        43562                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus04.inst        27112                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus05.inst        80505                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus06.inst        92923                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus07.inst        26918                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::total       455361                       # number of ReadCleanReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus00.data       497488                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus01.data       715079                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus02.data       989382                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus03.data       655899                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus04.data       519819                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus05.data       833976                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus06.data       846140                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus07.data       518722                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::total      5576505                       # number of ReadSharedReq misses
system.l2cache0.demand_misses::switch_cpus00.inst        46922                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus00.data       674935                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus01.inst        66021                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus01.data       936616                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus02.inst        71398                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus02.data      2039570                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus03.inst        43562                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus03.data       894140                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus04.inst        27112                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus04.data       689244                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus05.inst        80505                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus05.data       986764                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus06.inst        92923                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus06.data      1030156                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus07.inst        26918                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus07.data       631353                       # number of demand (read+write) misses
system.l2cache0.demand_misses::total          8338139                       # number of demand (read+write) misses
system.l2cache0.overall_misses::switch_cpus00.inst        46922                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus00.data       674935                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus01.inst        66021                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus01.data       936616                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus02.inst        71398                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus02.data      2039570                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus03.inst        43562                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus03.data       894140                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus04.inst        27112                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus04.data       689244                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus05.inst        80505                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus05.data       986764                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus06.inst        92923                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus06.data      1030156                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus07.inst        26918                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus07.data       631353                       # number of overall misses
system.l2cache0.overall_misses::total         8338139                       # number of overall misses
system.l2cache0.WritebackDirty_accesses::writebacks      6123484                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackDirty_accesses::total      6123484                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::writebacks       975500                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::total       975500                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus00.data        16265                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus01.data        16765                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus02.data        13497                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus03.data        25067                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus04.data        17659                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus05.data        17035                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus06.data        18788                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus07.data        19118                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::total       144194                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus00.data         3984                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus01.data         2864                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus02.data         2864                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus03.data         3918                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus04.data         3086                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus05.data         3185                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus06.data         3003                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus07.data         2817                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::total        25721                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus00.data       444076                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus01.data       497149                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus02.data      1256151                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus03.data       467086                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus04.data       440082                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus05.data       475979                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus06.data       397824                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus07.data       456865                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::total      4435212                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus00.inst       745984                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus01.inst       718501                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus02.inst       701654                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus03.inst       726253                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus04.inst       718964                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus05.inst       716437                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus06.inst       608886                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus07.inst       716446                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::total      5653125                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus00.data      7641170                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus01.data      7669136                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus02.data      4288324                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus03.data      7677880                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus04.data      7660975                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus05.data      7654589                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus06.data      6437918                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus07.data      7678775                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::total     56708767                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.demand_accesses::switch_cpus00.inst       745984                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus00.data      8085246                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus01.inst       718501                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus01.data      8166285                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus02.inst       701654                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus02.data      5544475                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus03.inst       726253                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus03.data      8144966                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus04.inst       718964                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus04.data      8101057                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus05.inst       716437                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus05.data      8130568                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus06.inst       608886                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus06.data      6835742                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus07.inst       716446                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus07.data      8135640                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::total       66797104                       # number of demand (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus00.inst       745984                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus00.data      8085246                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus01.inst       718501                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus01.data      8166285                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus02.inst       701654                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus02.data      5544475                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus03.inst       726253                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus03.data      8144966                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus04.inst       718964                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus04.data      8101057                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus05.inst       716437                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus05.data      8130568                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus06.inst       608886                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus06.data      6835742                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus07.inst       716446                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus07.data      8135640                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::total      66797104                       # number of overall (read+write) accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus00.data     0.967107                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus01.data     0.927647                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus02.data     0.907905                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus03.data     0.975984                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus04.data     0.993884                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus05.data     0.970707                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus06.data     0.970141                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus07.data     0.997071                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::total     0.966594                       # miss rate for UpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus00.data     0.905120                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus01.data     0.994763                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus02.data     0.995810                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus03.data     0.988004                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus04.data     0.989955                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus05.data     0.994349                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus06.data     0.995005                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus07.data     0.994320                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::total     0.979317                       # miss rate for SCUpgradeReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus00.data     0.399587                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus01.data     0.445615                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus02.data     0.836036                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus03.data     0.510058                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus04.data     0.384985                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus05.data     0.320997                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus06.data     0.462556                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus07.data     0.246530                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::total     0.519992                       # miss rate for ReadExReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus00.inst     0.062899                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus01.inst     0.091887                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus02.inst     0.101757                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus03.inst     0.059982                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus04.inst     0.037710                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus05.inst     0.112369                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus06.inst     0.152611                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus07.inst     0.037572                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::total     0.080550                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus00.data     0.065106                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus01.data     0.093241                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus02.data     0.230715                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus03.data     0.085427                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus04.data     0.067853                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus05.data     0.108951                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus06.data     0.131431                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus07.data     0.067553                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::total     0.098336                       # miss rate for ReadSharedReq accesses
system.l2cache0.demand_miss_rate::switch_cpus00.inst     0.062899                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus00.data     0.083477                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus01.inst     0.091887                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus01.data     0.114693                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus02.inst     0.101757                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus02.data     0.367856                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus03.inst     0.059982                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus03.data     0.109778                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus04.inst     0.037710                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus04.data     0.085081                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus05.inst     0.112369                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus05.data     0.121365                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus06.inst     0.152611                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus06.data     0.150701                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus07.inst     0.037572                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus07.data     0.077603                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::total      0.124828                       # miss rate for demand accesses
system.l2cache0.overall_miss_rate::switch_cpus00.inst     0.062899                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus00.data     0.083477                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus01.inst     0.091887                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus01.data     0.114693                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus02.inst     0.101757                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus02.data     0.367856                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus03.inst     0.059982                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus03.data     0.109778                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus04.inst     0.037710                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus04.data     0.085081                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus05.inst     0.112369                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus05.data     0.121365                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus06.inst     0.152611                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus06.data     0.150701                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus07.inst     0.037572                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus07.data     0.077603                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::total     0.124828                       # miss rate for overall accesses
system.l2cache0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache0.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache0.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache0.fast_writes                         0                       # number of fast writes performed
system.l2cache0.cache_copies                        0                       # number of cache copies performed
system.l2cache0.writebacks::writebacks        2538324                       # number of writebacks
system.l2cache0.writebacks::total             2538324                       # number of writebacks
system.l2cache0.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache1.tags.replacements             7017280                       # number of replacements
system.l2cache1.tags.tagsinuse            3918.297453                       # Cycle average of tags in use
system.l2cache1.tags.total_refs              80094166                       # Total number of references to valid blocks.
system.l2cache1.tags.sampled_refs             7017280                       # Sample count of references to valid blocks.
system.l2cache1.tags.avg_refs               11.413848                       # Average number of references to valid blocks.
system.l2cache1.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache1.tags.occ_blocks::writebacks   641.282084                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus08.inst    39.165427                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus08.data   303.364041                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus09.inst    30.314881                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus09.data   364.542229                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus10.inst    34.500573                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus10.data   515.409023                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus11.inst    27.739128                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus11.data   328.193397                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus12.inst    41.132859                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus12.data   397.088877                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus13.inst    33.172198                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus13.data   391.685432                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus14.inst    36.282850                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus14.data   328.231403                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus15.inst    39.266450                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus15.data   366.926601                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_percent::writebacks     0.156563                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus08.inst     0.009562                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus08.data     0.074063                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus09.inst     0.007401                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus09.data     0.089000                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus10.inst     0.008423                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus10.data     0.125832                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus11.inst     0.006772                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus11.data     0.080125                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus12.inst     0.010042                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus12.data     0.096946                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus13.inst     0.008099                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus13.data     0.095626                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus14.inst     0.008858                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus14.data     0.080135                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus15.inst     0.009587                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus15.data     0.089582                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::total      0.956616                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_task_id_blocks::1024         3870                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::2          780                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::3           44                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::4         3046                       # Occupied blocks per task id
system.l2cache1.tags.occ_task_id_percent::1024     0.944824                       # Percentage of cache occupancy per task id
system.l2cache1.tags.tag_accesses           748987413                       # Number of tag accesses
system.l2cache1.tags.data_accesses          748987413                       # Number of data accesses
system.l2cache1.WritebackDirty_hits::writebacks      5322244                       # number of WritebackDirty hits
system.l2cache1.WritebackDirty_hits::total      5322244                       # number of WritebackDirty hits
system.l2cache1.WritebackClean_hits::writebacks       615533                       # number of WritebackClean hits
system.l2cache1.WritebackClean_hits::total       615533                       # number of WritebackClean hits
system.l2cache1.UpgradeReq_hits::switch_cpus08.data          351                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus09.data           61                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus10.data          722                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus11.data         1098                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus12.data         1060                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus13.data          105                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus14.data          829                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus15.data           68                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::total           4294                       # number of UpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus08.data           22                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus09.data           13                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus10.data           12                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus11.data           17                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus12.data           24                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus13.data           89                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus14.data           24                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus15.data           27                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::total          228                       # number of SCUpgradeReq hits
system.l2cache1.ReadExReq_hits::switch_cpus08.data       279859                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus09.data       300016                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus10.data       303957                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus11.data       250161                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus12.data       271311                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus13.data       278523                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus14.data       280513                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus15.data       277159                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::total         2241499                       # number of ReadExReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus08.inst       673621                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus09.inst       563256                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus10.inst       661004                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus11.inst       664778                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus12.inst       650204                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus13.inst       653415                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus14.inst       675701                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus15.inst       664328                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::total      5206307                       # number of ReadCleanReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus08.data      7158418                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus09.data      5897602                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus10.data      6861658                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus11.data      7054052                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus12.data      6959018                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus13.data      6960178                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus14.data      7116839                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus15.data      7050289                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::total     55058054                       # number of ReadSharedReq hits
system.l2cache1.demand_hits::switch_cpus08.inst       673621                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus08.data      7438277                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus09.inst       563256                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus09.data      6197618                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus10.inst       661004                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus10.data      7165615                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus11.inst       664778                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus11.data      7304213                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus12.inst       650204                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus12.data      7230329                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus13.inst       653415                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus13.data      7238701                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus14.inst       675701                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus14.data      7397352                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus15.inst       664328                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus15.data      7327448                       # number of demand (read+write) hits
system.l2cache1.demand_hits::total           62505860                       # number of demand (read+write) hits
system.l2cache1.overall_hits::switch_cpus08.inst       673621                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus08.data      7438277                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus09.inst       563256                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus09.data      6197618                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus10.inst       661004                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus10.data      7165615                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus11.inst       664778                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus11.data      7304213                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus12.inst       650204                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus12.data      7230329                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus13.inst       653415                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus13.data      7238701                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus14.inst       675701                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus14.data      7397352                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus15.inst       664328                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus15.data      7327448                       # number of overall hits
system.l2cache1.overall_hits::total          62505860                       # number of overall hits
system.l2cache1.UpgradeReq_misses::switch_cpus08.data        18827                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus09.data        11784                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus10.data        21954                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus11.data        16849                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus12.data        15877                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus13.data        29937                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus14.data        14857                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus15.data        18136                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::total       148221                       # number of UpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus08.data         3331                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus09.data         2795                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus10.data         2808                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus11.data         3008                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus12.data         3074                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus13.data         4167                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus14.data         3308                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus15.data         3095                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::total        25586                       # number of SCUpgradeReq misses
system.l2cache1.ReadExReq_misses::switch_cpus08.data       189264                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus09.data        97681                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus10.data       160882                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus11.data       188629                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus12.data       193830                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus13.data       288329                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus14.data       169503                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus15.data       174406                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::total       1462524                       # number of ReadExReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus08.inst        39405                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus09.inst        45876                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus10.inst        56727                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus11.inst        46091                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus12.inst        69882                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus13.inst        63873                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus14.inst        41756                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus15.inst        49662                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::total       413272                       # number of ReadCleanReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus08.data       534684                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus09.data       579649                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus10.data       843776                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus11.data       568612                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus12.data       716685                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus13.data       696551                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus14.data       543284                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus15.data       627728                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::total      5110969                       # number of ReadSharedReq misses
system.l2cache1.demand_misses::switch_cpus08.inst        39405                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus08.data       723948                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus09.inst        45876                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus09.data       677330                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus10.inst        56727                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus10.data      1004658                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus11.inst        46091                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus11.data       757241                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus12.inst        69882                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus12.data       910515                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus13.inst        63873                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus13.data       984880                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus14.inst        41756                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus14.data       712787                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus15.inst        49662                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus15.data       802134                       # number of demand (read+write) misses
system.l2cache1.demand_misses::total          6986765                       # number of demand (read+write) misses
system.l2cache1.overall_misses::switch_cpus08.inst        39405                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus08.data       723948                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus09.inst        45876                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus09.data       677330                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus10.inst        56727                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus10.data      1004658                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus11.inst        46091                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus11.data       757241                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus12.inst        69882                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus12.data       910515                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus13.inst        63873                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus13.data       984880                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus14.inst        41756                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus14.data       712787                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus15.inst        49662                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus15.data       802134                       # number of overall misses
system.l2cache1.overall_misses::total         6986765                       # number of overall misses
system.l2cache1.WritebackDirty_accesses::writebacks      5322244                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackDirty_accesses::total      5322244                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::writebacks       615533                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::total       615533                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus08.data        19178                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus09.data        11845                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus10.data        22676                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus11.data        17947                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus12.data        16937                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus13.data        30042                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus14.data        15686                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus15.data        18204                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::total       152515                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus08.data         3353                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus09.data         2808                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus10.data         2820                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus11.data         3025                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus12.data         3098                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus13.data         4256                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus14.data         3332                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus15.data         3122                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::total        25814                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus08.data       469123                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus09.data       397697                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus10.data       464839                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus11.data       438790                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus12.data       465141                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus13.data       566852                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus14.data       450016                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus15.data       451565                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::total      3704023                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus08.inst       713026                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus09.inst       609132                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus10.inst       717731                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus11.inst       710869                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus12.inst       720086                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus13.inst       717288                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus14.inst       717457                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus15.inst       713990                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::total      5619579                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus08.data      7693102                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus09.data      6477251                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus10.data      7705434                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus11.data      7622664                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus12.data      7675703                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus13.data      7656729                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus14.data      7660123                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus15.data      7678017                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::total     60169023                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.demand_accesses::switch_cpus08.inst       713026                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus08.data      8162225                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus09.inst       609132                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus09.data      6874948                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus10.inst       717731                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus10.data      8170273                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus11.inst       710869                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus11.data      8061454                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus12.inst       720086                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus12.data      8140844                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus13.inst       717288                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus13.data      8223581                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus14.inst       717457                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus14.data      8110139                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus15.inst       713990                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus15.data      8129582                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::total       69492625                       # number of demand (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus08.inst       713026                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus08.data      8162225                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus09.inst       609132                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus09.data      6874948                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus10.inst       717731                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus10.data      8170273                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus11.inst       710869                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus11.data      8061454                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus12.inst       720086                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus12.data      8140844                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus13.inst       717288                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus13.data      8223581                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus14.inst       717457                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus14.data      8110139                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus15.inst       713990                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus15.data      8129582                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::total      69492625                       # number of overall (read+write) accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus08.data     0.981698                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus09.data     0.994850                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus10.data     0.968160                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus11.data     0.938820                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus12.data     0.937415                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus13.data     0.996505                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus14.data     0.947150                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus15.data     0.996265                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::total     0.971845                       # miss rate for UpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus08.data     0.993439                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus09.data     0.995370                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus10.data     0.995745                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus11.data     0.994380                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus12.data     0.992253                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus13.data     0.979088                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus14.data     0.992797                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus15.data     0.991352                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::total     0.991168                       # miss rate for SCUpgradeReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus08.data     0.403442                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus09.data     0.245617                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus10.data     0.346103                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus11.data     0.429884                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus12.data     0.416712                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus13.data     0.508650                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus14.data     0.376660                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus15.data     0.386226                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::total     0.394847                       # miss rate for ReadExReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus08.inst     0.055264                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus09.inst     0.075314                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus10.inst     0.079037                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus11.inst     0.064838                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus12.inst     0.097047                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus13.inst     0.089048                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus14.inst     0.058200                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus15.inst     0.069556                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::total     0.073541                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus08.data     0.069502                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus09.data     0.089490                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus10.data     0.109504                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus11.data     0.074595                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus12.data     0.093371                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus13.data     0.090972                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus14.data     0.070924                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus15.data     0.081757                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::total     0.084944                       # miss rate for ReadSharedReq accesses
system.l2cache1.demand_miss_rate::switch_cpus08.inst     0.055264                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus08.data     0.088695                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus09.inst     0.075314                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus09.data     0.098521                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus10.inst     0.079037                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus10.data     0.122965                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus11.inst     0.064838                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus11.data     0.093934                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus12.inst     0.097047                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus12.data     0.111845                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus13.inst     0.089048                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus13.data     0.119763                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus14.inst     0.058200                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus14.data     0.087888                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus15.inst     0.069556                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus15.data     0.098669                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::total      0.100540                       # miss rate for demand accesses
system.l2cache1.overall_miss_rate::switch_cpus08.inst     0.055264                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus08.data     0.088695                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus09.inst     0.075314                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus09.data     0.098521                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus10.inst     0.079037                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus10.data     0.122965                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus11.inst     0.064838                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus11.data     0.093934                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus12.inst     0.097047                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus12.data     0.111845                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus13.inst     0.089048                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus13.data     0.119763                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus14.inst     0.058200                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus14.data     0.087888                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus15.inst     0.069556                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus15.data     0.098669                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::total     0.100540                       # miss rate for overall accesses
system.l2cache1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache1.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache1.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache1.fast_writes                         0                       # number of fast writes performed
system.l2cache1.cache_copies                        0                       # number of cache copies performed
system.l2cache1.writebacks::writebacks        1636524                       # number of writebacks
system.l2cache1.writebacks::total             1636524                       # number of writebacks
system.l2cache1.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.membus0.trans_dist::ReadReq                628                       # Transaction distribution
system.membus0.trans_dist::ReadResp           6401269                       # Transaction distribution
system.membus0.trans_dist::WriteReq             23451                       # Transaction distribution
system.membus0.trans_dist::WriteResp            23451                       # Transaction distribution
system.membus0.trans_dist::WritebackDirty      2599734                       # Transaction distribution
system.membus0.trans_dist::CleanEvict         5009030                       # Transaction distribution
system.membus0.trans_dist::UpgradeReq          230870                       # Transaction distribution
system.membus0.trans_dist::SCUpgradeReq         57167                       # Transaction distribution
system.membus0.trans_dist::UpgradeResp         233069                       # Transaction distribution
system.membus0.trans_dist::ReadExReq          2412332                       # Transaction distribution
system.membus0.trans_dist::ReadExResp         2304816                       # Transaction distribution
system.membus0.trans_dist::ReadSharedReq      6400641                       # Transaction distribution
system.membus0.trans_dist::InvalidateReq         1920                       # Transaction distribution
system.membus0.trans_dist::InvalidateResp         1920                       # Transaction distribution
system.membus0.pkt_count_system.l2cache0.mem_side::system.mem_ctrls0.port      1428640                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side     23188125                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.bridge.slave        25540                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::total     24642305                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port      1029603                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.bridge.slave        22618                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::total      1052221                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::system.numa_caches_downward0.cpu_side         5772                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::total         5772                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count::total              25700298                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.mem_ctrls0.port     41788928                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side    652010048                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.bridge.slave        95977                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::total    693894953                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port     29609984                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.bridge.slave        90472                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::total     29700456                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::system.numa_caches_downward0.cpu_side       123264                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::total       123264                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size::total              723718673                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.snoops                        28775159                       # Total snoops (count)
system.membus0.snoop_fanout::samples         45437160                       # Request fanout histogram
system.membus0.snoop_fanout::mean            2.626778                       # Request fanout histogram
system.membus0.snoop_fanout::stdev           0.483660                       # Request fanout histogram
system.membus0.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::2               16958167     37.32%     37.32% # Request fanout histogram
system.membus0.snoop_fanout::3               28478993     62.68%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::min_value              2                       # Request fanout histogram
system.membus0.snoop_fanout::max_value              3                       # Request fanout histogram
system.membus0.snoop_fanout::total           45437160                       # Request fanout histogram
system.membus1.trans_dist::ReadResp          11115402                       # Transaction distribution
system.membus1.trans_dist::WriteReq             11309                       # Transaction distribution
system.membus1.trans_dist::WriteResp            11309                       # Transaction distribution
system.membus1.trans_dist::WritebackDirty      3964063                       # Transaction distribution
system.membus1.trans_dist::CleanEvict         4026646                       # Transaction distribution
system.membus1.trans_dist::UpgradeReq          386065                       # Transaction distribution
system.membus1.trans_dist::SCUpgradeReq         69860                       # Transaction distribution
system.membus1.trans_dist::UpgradeResp         368078                       # Transaction distribution
system.membus1.trans_dist::ReadExReq          3740732                       # Transaction distribution
system.membus1.trans_dist::ReadExResp         3540607                       # Transaction distribution
system.membus1.trans_dist::ReadSharedReq     11115402                       # Transaction distribution
system.membus1.pkt_count_system.l2cache1.mem_side::system.mem_ctrls1.port     16568077                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side      1344467                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::total     17912544                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port     20436929                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::total     20436929                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count::total              38349473                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.mem_ctrls1.port    514627712                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side     35555304                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::total    550183016                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port    641592064                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::total    641592064                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size::total             1191775080                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.snoops                         1852108                       # Total snoops (count)
system.membus1.snoop_fanout::samples         30421762                       # Request fanout histogram
system.membus1.snoop_fanout::mean            1.059087                       # Request fanout histogram
system.membus1.snoop_fanout::stdev           0.235787                       # Request fanout histogram
system.membus1.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::1               28624244     94.09%     94.09% # Request fanout histogram
system.membus1.snoop_fanout::2                1797518      5.91%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus1.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus1.snoop_fanout::total           30421762                       # Request fanout histogram
system.numa_caches_downward0.tags.replacements      7914235                       # number of replacements
system.numa_caches_downward0.tags.tagsinuse    15.533368                       # Cycle average of tags in use
system.numa_caches_downward0.tags.total_refs        80781                       # Total number of references to valid blocks.
system.numa_caches_downward0.tags.sampled_refs      7914235                       # Sample count of references to valid blocks.
system.numa_caches_downward0.tags.avg_refs     0.010207                       # Average number of references to valid blocks.
system.numa_caches_downward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward0.tags.occ_blocks::writebacks     5.300852                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus00.inst     0.039449                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus00.data     0.677519                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus01.inst     0.108607                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus01.data     1.081793                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus02.inst     0.587470                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus02.data     2.725365                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus03.inst     0.059464                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus03.data     0.895400                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus04.inst     0.041941                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus04.data     0.793321                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus05.inst     0.136744                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus05.data     1.055783                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus06.inst     0.146419                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus06.data     1.058027                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus07.inst     0.051886                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus07.data     0.773328                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_percent::writebacks     0.331303                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus00.inst     0.002466                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus00.data     0.042345                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus01.inst     0.006788                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus01.data     0.067612                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus02.inst     0.036717                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus02.data     0.170335                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus03.inst     0.003717                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus03.data     0.055963                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus04.inst     0.002621                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus04.data     0.049583                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus05.inst     0.008547                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus05.data     0.065986                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus06.inst     0.009151                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus06.data     0.066127                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus07.inst     0.003243                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus07.data     0.048333                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::total     0.970836                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.tag_accesses    131165361                       # Number of tag accesses
system.numa_caches_downward0.tags.data_accesses    131165361                       # Number of data accesses
system.numa_caches_downward0.WritebackDirty_hits::writebacks      2411004                       # number of WritebackDirty hits
system.numa_caches_downward0.WritebackDirty_hits::total      2411004                       # number of WritebackDirty hits
system.numa_caches_downward0.UpgradeReq_hits::switch_cpus02.data           49                       # number of UpgradeReq hits
system.numa_caches_downward0.UpgradeReq_hits::switch_cpus04.data            7                       # number of UpgradeReq hits
system.numa_caches_downward0.UpgradeReq_hits::switch_cpus05.data           31                       # number of UpgradeReq hits
system.numa_caches_downward0.UpgradeReq_hits::switch_cpus06.data           11                       # number of UpgradeReq hits
system.numa_caches_downward0.UpgradeReq_hits::total           98                       # number of UpgradeReq hits
system.numa_caches_downward0.SCUpgradeReq_hits::switch_cpus03.data            1                       # number of SCUpgradeReq hits
system.numa_caches_downward0.SCUpgradeReq_hits::total            1                       # number of SCUpgradeReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus00.data         5773                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus01.data         5350                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus02.data         2567                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus03.data         4054                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus04.data         6085                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus05.data         4236                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus06.data         4323                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus07.data         2752                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::total        35140                       # number of ReadExReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus00.data          287                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus01.data         1240                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus02.data          929                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus03.data         1007                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus04.data          604                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus05.data         1216                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus06.data          506                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus07.data          626                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::total         6415                       # number of ReadSharedReq hits
system.numa_caches_downward0.demand_hits::switch_cpus00.data         6060                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus01.data         6590                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus02.data         3496                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus03.data         5061                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus04.data         6689                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus05.data         5452                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus06.data         4829                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus07.data         3378                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::total        41555                       # number of demand (read+write) hits
system.numa_caches_downward0.overall_hits::switch_cpus00.data         6060                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus01.data         6590                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus02.data         3496                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus03.data         5061                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus04.data         6689                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus05.data         5452                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus06.data         4829                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus07.data         3378                       # number of overall hits
system.numa_caches_downward0.overall_hits::total        41555                       # number of overall hits
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus00.data        12869                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus01.data        22534                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus02.data        10862                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus03.data        29203                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus04.data        16282                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus05.data        16773                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus06.data        24344                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus07.data        17844                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::total       150711                       # number of UpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus00.data         2020                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus01.data         1770                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus02.data         1215                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus03.data         2427                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus04.data         1926                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus05.data         2063                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus06.data         1946                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus07.data         1828                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::total        15195                       # number of SCUpgradeReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus00.data       166398                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus01.data       204455                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus02.data      1029549                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus03.data       166399                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus04.data       158312                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus05.data       143413                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus06.data       164462                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus07.data       106683                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::total      2139671                       # number of ReadExReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus00.inst        14209                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus00.data       466065                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus01.inst        42298                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus01.data       689927                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus02.inst        28599                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus02.data       937753                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus03.inst        22757                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus03.data       632473                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus04.inst        11663                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus04.data       498467                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus05.inst        49537                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus05.data       809471                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus06.inst        59182                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus06.data       825112                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus07.inst        12888                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus07.data       496910                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::total      5597311                       # number of ReadSharedReq misses
system.numa_caches_downward0.InvalidateReq_misses::tsunami.ide         1920                       # number of InvalidateReq misses
system.numa_caches_downward0.InvalidateReq_misses::total         1920                       # number of InvalidateReq misses
system.numa_caches_downward0.demand_misses::switch_cpus00.inst        14209                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus00.data       632463                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus01.inst        42298                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus01.data       894382                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus02.inst        28599                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus02.data      1967302                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus03.inst        22757                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus03.data       798872                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus04.inst        11663                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus04.data       656779                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus05.inst        49537                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus05.data       952884                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus06.inst        59182                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus06.data       989574                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus07.inst        12888                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus07.data       603593                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::total      7736982                       # number of demand (read+write) misses
system.numa_caches_downward0.overall_misses::switch_cpus00.inst        14209                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus00.data       632463                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus01.inst        42298                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus01.data       894382                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus02.inst        28599                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus02.data      1967302                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus03.inst        22757                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus03.data       798872                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus04.inst        11663                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus04.data       656779                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus05.inst        49537                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus05.data       952884                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus06.inst        59182                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus06.data       989574                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus07.inst        12888                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus07.data       603593                       # number of overall misses
system.numa_caches_downward0.overall_misses::total      7736982                       # number of overall misses
system.numa_caches_downward0.WritebackDirty_accesses::writebacks      2411004                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.WritebackDirty_accesses::total      2411004                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus00.data        12869                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus01.data        22534                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus02.data        10911                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus03.data        29203                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus04.data        16289                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus05.data        16804                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus06.data        24355                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus07.data        17844                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::total       150809                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus00.data         2020                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus01.data         1770                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus02.data         1215                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus03.data         2428                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus04.data         1926                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus05.data         2063                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus06.data         1946                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus07.data         1828                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::total        15196                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus00.data       172171                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus01.data       209805                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus02.data      1032116                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus03.data       170453                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus04.data       164397                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus05.data       147649                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus06.data       168785                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus07.data       109435                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::total      2174811                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus00.inst        14209                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus00.data       466352                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus01.inst        42298                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus01.data       691167                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus02.inst        28599                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus02.data       938682                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus03.inst        22757                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus03.data       633480                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus04.inst        11663                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus04.data       499071                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus05.inst        49537                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus05.data       810687                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus06.inst        59182                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus06.data       825618                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus07.inst        12888                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus07.data       497536                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::total      5603726                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.InvalidateReq_accesses::tsunami.ide         1920                       # number of InvalidateReq accesses(hits+misses)
system.numa_caches_downward0.InvalidateReq_accesses::total         1920                       # number of InvalidateReq accesses(hits+misses)
system.numa_caches_downward0.demand_accesses::switch_cpus00.inst        14209                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus00.data       638523                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus01.inst        42298                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus01.data       900972                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus02.inst        28599                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus02.data      1970798                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus03.inst        22757                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus03.data       803933                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus04.inst        11663                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus04.data       663468                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus05.inst        49537                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus05.data       958336                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus06.inst        59182                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus06.data       994403                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus07.inst        12888                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus07.data       606971                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::total      7778537                       # number of demand (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus00.inst        14209                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus00.data       638523                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus01.inst        42298                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus01.data       900972                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus02.inst        28599                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus02.data      1970798                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus03.inst        22757                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus03.data       803933                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus04.inst        11663                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus04.data       663468                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus05.inst        49537                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus05.data       958336                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus06.inst        59182                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus06.data       994403                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus07.inst        12888                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus07.data       606971                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::total      7778537                       # number of overall (read+write) accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus01.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus02.data     0.995509                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus03.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus04.data     0.999570                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus05.data     0.998155                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus06.data     0.999548                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::total     0.999350                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus01.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus02.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus03.data     0.999588                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::total     0.999934                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus00.data     0.966469                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus01.data     0.974500                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus02.data     0.997513                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus03.data     0.976216                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus04.data     0.962986                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus05.data     0.971310                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus06.data     0.974388                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus07.data     0.974853                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::total     0.983842                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus00.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus00.data     0.999385                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus01.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus01.data     0.998206                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus02.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus02.data     0.999010                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus03.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus03.data     0.998410                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus04.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus04.data     0.998790                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus05.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus05.data     0.998500                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus06.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus06.data     0.999387                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus07.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus07.data     0.998742                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::total     0.998855                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.InvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for InvalidateReq accesses
system.numa_caches_downward0.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus00.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus00.data     0.990509                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus01.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus01.data     0.992686                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus02.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus02.data     0.998226                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus03.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus03.data     0.993705                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus04.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus04.data     0.989918                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus05.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus05.data     0.994311                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus06.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus06.data     0.995144                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus07.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus07.data     0.994435                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::total     0.994658                       # miss rate for demand accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus00.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus00.data     0.990509                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus01.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus01.data     0.992686                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus02.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus02.data     0.998226                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus03.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus03.data     0.993705                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus04.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus04.data     0.989918                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus05.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus05.data     0.994311                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus06.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus06.data     0.995144                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus07.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus07.data     0.994435                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::total     0.994658                       # miss rate for overall accesses
system.numa_caches_downward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward0.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward0.writebacks::writebacks      2369323                       # number of writebacks
system.numa_caches_downward0.writebacks::total      2369323                       # number of writebacks
system.numa_caches_downward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward1.tags.replacements       428979                       # number of replacements
system.numa_caches_downward1.tags.tagsinuse    12.698556                       # Cycle average of tags in use
system.numa_caches_downward1.tags.total_refs        57207                       # Total number of references to valid blocks.
system.numa_caches_downward1.tags.sampled_refs       428979                       # Sample count of references to valid blocks.
system.numa_caches_downward1.tags.avg_refs     0.133356                       # Average number of references to valid blocks.
system.numa_caches_downward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward1.tags.occ_blocks::writebacks     2.213713                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus08.inst     0.724531                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus08.data     0.688212                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus09.inst     0.762973                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus09.data     0.484556                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus10.inst     0.745246                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus10.data     0.436236                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus11.inst     0.595310                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus11.data     0.496606                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus12.inst     0.803547                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus12.data     0.308427                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus13.inst     0.911089                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus13.data     0.371649                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus14.inst     0.564829                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus14.data     0.531846                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus15.inst     1.379645                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus15.data     0.680142                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_percent::writebacks     0.138357                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus08.inst     0.045283                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus08.data     0.043013                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus09.inst     0.047686                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus09.data     0.030285                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus10.inst     0.046578                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus10.data     0.027265                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus11.inst     0.037207                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus11.data     0.031038                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus12.inst     0.050222                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus12.data     0.019277                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus13.inst     0.056943                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus13.data     0.023228                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus14.inst     0.035302                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus14.data     0.033240                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus15.inst     0.086228                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus15.data     0.042509                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::total     0.793660                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.numa_caches_downward1.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_downward1.tags.tag_accesses      7070092                       # Number of tag accesses
system.numa_caches_downward1.tags.data_accesses      7070092                       # Number of data accesses
system.numa_caches_downward1.WritebackDirty_hits::writebacks        99616                       # number of WritebackDirty hits
system.numa_caches_downward1.WritebackDirty_hits::total        99616                       # number of WritebackDirty hits
system.numa_caches_downward1.UpgradeReq_hits::switch_cpus09.data            2                       # number of UpgradeReq hits
system.numa_caches_downward1.UpgradeReq_hits::switch_cpus12.data            1                       # number of UpgradeReq hits
system.numa_caches_downward1.UpgradeReq_hits::switch_cpus13.data            2                       # number of UpgradeReq hits
system.numa_caches_downward1.UpgradeReq_hits::switch_cpus15.data            3                       # number of UpgradeReq hits
system.numa_caches_downward1.UpgradeReq_hits::total            8                       # number of UpgradeReq hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus08.data            1                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus09.data            1                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus10.data            6                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus11.data            9                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus12.data            2                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus13.data            5                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus14.data            5                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus15.data        22616                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::total        22645                       # number of ReadExReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus08.inst          312                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus08.data           79                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus09.inst          517                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus09.data           66                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus10.inst          763                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus10.data           79                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus11.inst          547                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus11.data          119                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus12.inst          727                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus12.data           99                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus13.inst         1382                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus13.data           99                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus14.inst          402                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus14.data           83                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus15.inst          236                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus15.data          115                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::total         5625                       # number of ReadSharedReq hits
system.numa_caches_downward1.demand_hits::switch_cpus08.inst          312                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus08.data           80                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus09.inst          517                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus09.data           67                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus10.inst          763                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus10.data           85                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus11.inst          547                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus11.data          128                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus12.inst          727                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus12.data          101                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus13.inst         1382                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus13.data          104                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus14.inst          402                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus14.data           88                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus15.inst          236                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus15.data        22731                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::total        28270                       # number of demand (read+write) hits
system.numa_caches_downward1.overall_hits::switch_cpus08.inst          312                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus08.data           80                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus09.inst          517                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus09.data           67                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus10.inst          763                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus10.data           85                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus11.inst          547                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus11.data          128                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus12.inst          727                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus12.data          101                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus13.inst         1382                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus13.data          104                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus14.inst          402                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus14.data           88                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus15.inst          236                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus15.data        22731                       # number of overall hits
system.numa_caches_downward1.overall_hits::total        28270                       # number of overall hits
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus08.data         2709                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus09.data         2367                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus10.data         2690                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus11.data         2710                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus12.data         2888                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus13.data         4125                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus14.data         2645                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus15.data         2921                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::total        23055                       # number of UpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus08.data         1159                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus09.data         1027                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus10.data         1006                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus11.data         1121                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus12.data         1149                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus13.data         1823                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus14.data         1157                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus15.data         1152                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::total         9594                       # number of SCUpgradeReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus08.data         2329                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus09.data         1727                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus10.data         2325                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus11.data         1998                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus12.data         2084                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus13.data         2007                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus14.data         1627                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus15.data        36821                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::total        50918                       # number of ReadExReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus08.inst        20764                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus08.data        28818                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus09.inst        21117                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus09.data        14840                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus10.inst        25226                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus10.data        27606                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus11.inst        20241                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus11.data        21507                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus12.inst        31805                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus12.data        23516                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus13.inst        25050                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus13.data        22585                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus14.inst        21433                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus14.data        25223                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus15.inst        23886                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus15.data        21717                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::total       375334                       # number of ReadSharedReq misses
system.numa_caches_downward1.demand_misses::switch_cpus08.inst        20764                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus08.data        31147                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus09.inst        21117                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus09.data        16567                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus10.inst        25226                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus10.data        29931                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus11.inst        20241                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus11.data        23505                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus12.inst        31805                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus12.data        25600                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus13.inst        25050                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus13.data        24592                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus14.inst        21433                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus14.data        26850                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus15.inst        23886                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus15.data        58538                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::total       426252                       # number of demand (read+write) misses
system.numa_caches_downward1.overall_misses::switch_cpus08.inst        20764                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus08.data        31147                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus09.inst        21117                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus09.data        16567                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus10.inst        25226                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus10.data        29931                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus11.inst        20241                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus11.data        23505                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus12.inst        31805                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus12.data        25600                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus13.inst        25050                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus13.data        24592                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus14.inst        21433                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus14.data        26850                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus15.inst        23886                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus15.data        58538                       # number of overall misses
system.numa_caches_downward1.overall_misses::total       426252                       # number of overall misses
system.numa_caches_downward1.WritebackDirty_accesses::writebacks        99616                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.WritebackDirty_accesses::total        99616                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus08.data         2709                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus09.data         2369                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus10.data         2690                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus11.data         2710                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus12.data         2889                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus13.data         4127                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus14.data         2645                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus15.data         2924                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::total        23063                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus08.data         1159                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus09.data         1027                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus10.data         1006                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus11.data         1121                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus12.data         1149                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus13.data         1823                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus14.data         1157                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus15.data         1152                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::total         9594                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus08.data         2330                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus09.data         1728                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus10.data         2331                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus11.data         2007                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus12.data         2086                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus13.data         2012                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus14.data         1632                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus15.data        59437                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::total        73563                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus08.inst        21076                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus08.data        28897                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus09.inst        21634                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus09.data        14906                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus10.inst        25989                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus10.data        27685                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus11.inst        20788                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus11.data        21626                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus12.inst        32532                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus12.data        23615                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus13.inst        26432                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus13.data        22684                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus14.inst        21835                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus14.data        25306                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus15.inst        24122                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus15.data        21832                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::total       380959                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.demand_accesses::switch_cpus08.inst        21076                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus08.data        31227                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus09.inst        21634                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus09.data        16634                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus10.inst        25989                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus10.data        30016                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus11.inst        20788                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus11.data        23633                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus12.inst        32532                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus12.data        25701                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus13.inst        26432                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus13.data        24696                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus14.inst        21835                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus14.data        26938                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus15.inst        24122                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus15.data        81269                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::total       454522                       # number of demand (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus08.inst        21076                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus08.data        31227                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus09.inst        21634                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus09.data        16634                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus10.inst        25989                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus10.data        30016                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus11.inst        20788                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus11.data        23633                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus12.inst        32532                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus12.data        25701                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus13.inst        26432                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus13.data        24696                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus14.inst        21835                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus14.data        26938                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus15.inst        24122                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus15.data        81269                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::total       454522                       # number of overall (read+write) accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus09.data     0.999156                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus12.data     0.999654                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus13.data     0.999515                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus15.data     0.998974                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::total     0.999653                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus08.data     0.999571                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus09.data     0.999421                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus10.data     0.997426                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus11.data     0.995516                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus12.data     0.999041                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus13.data     0.997515                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus14.data     0.996936                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus15.data     0.619496                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::total     0.692169                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus08.inst     0.985196                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus08.data     0.997266                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus09.inst     0.976102                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus09.data     0.995572                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus10.inst     0.970641                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus10.data     0.997146                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus11.inst     0.973687                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus11.data     0.994497                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus12.inst     0.977653                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus12.data     0.995808                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus13.inst     0.947715                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus13.data     0.995636                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus14.inst     0.981589                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus14.data     0.996720                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus15.inst     0.990216                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus15.data     0.994733                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::total     0.985235                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus08.inst     0.985196                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus08.data     0.997438                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus09.inst     0.976102                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus09.data     0.995972                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus10.inst     0.970641                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus10.data     0.997168                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus11.inst     0.973687                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus11.data     0.994584                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus12.inst     0.977653                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus12.data     0.996070                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus13.inst     0.947715                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus13.data     0.995789                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus14.inst     0.981589                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus14.data     0.996733                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus15.inst     0.990216                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus15.data     0.720299                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::total     0.937803                       # miss rate for demand accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus08.inst     0.985196                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus08.data     0.997438                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus09.inst     0.976102                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus09.data     0.995972                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus10.inst     0.970641                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus10.data     0.997168                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus11.inst     0.973687                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus11.data     0.994584                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus12.inst     0.977653                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus12.data     0.996070                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus13.inst     0.947715                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus13.data     0.995789                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus14.inst     0.981589                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus14.data     0.996733                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus15.inst     0.990216                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus15.data     0.720299                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::total     0.937803                       # miss rate for overall accesses
system.numa_caches_downward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward1.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward1.writebacks::writebacks        76267                       # number of writebacks
system.numa_caches_downward1.writebacks::total        76267                       # number of writebacks
system.numa_caches_downward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward0.tags.replacements       405283                       # number of replacements
system.numa_caches_upward0.tags.tagsinuse    12.562351                       # Cycle average of tags in use
system.numa_caches_upward0.tags.total_refs        48352                       # Total number of references to valid blocks.
system.numa_caches_upward0.tags.sampled_refs       405283                       # Sample count of references to valid blocks.
system.numa_caches_upward0.tags.avg_refs     0.119304                       # Average number of references to valid blocks.
system.numa_caches_upward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward0.tags.occ_blocks::writebacks     1.207013                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus08.inst     0.779262                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus08.data     0.722276                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus09.inst     0.878226                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus09.data     0.518366                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus10.inst     0.803363                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus10.data     0.458755                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus11.inst     0.680480                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus11.data     0.528422                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus12.inst     0.855596                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus12.data     0.328124                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus13.inst     0.937962                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus13.data     0.406602                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus14.inst     0.657418                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus14.data     0.562647                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus15.inst     1.527175                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus15.data     0.710665                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_percent::writebacks     0.075438                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus08.inst     0.048704                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus08.data     0.045142                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus09.inst     0.054889                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus09.data     0.032398                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus10.inst     0.050210                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus10.data     0.028672                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus11.inst     0.042530                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus11.data     0.033026                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus12.inst     0.053475                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus12.data     0.020508                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus13.inst     0.058623                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus13.data     0.025413                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus14.inst     0.041089                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus14.data     0.035165                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus15.inst     0.095448                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus15.data     0.044417                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::total     0.785147                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.numa_caches_upward0.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward0.tags.tag_accesses      6583951                       # Number of tag accesses
system.numa_caches_upward0.tags.data_accesses      6583951                       # Number of data accesses
system.numa_caches_upward0.WritebackDirty_hits::writebacks        76267                       # number of WritebackDirty hits
system.numa_caches_upward0.WritebackDirty_hits::total        76267                       # number of WritebackDirty hits
system.numa_caches_upward0.ReadExReq_hits::switch_cpus09.data            4                       # number of ReadExReq hits
system.numa_caches_upward0.ReadExReq_hits::switch_cpus10.data            2                       # number of ReadExReq hits
system.numa_caches_upward0.ReadExReq_hits::switch_cpus11.data            4                       # number of ReadExReq hits
system.numa_caches_upward0.ReadExReq_hits::switch_cpus12.data            4                       # number of ReadExReq hits
system.numa_caches_upward0.ReadExReq_hits::switch_cpus13.data            1                       # number of ReadExReq hits
system.numa_caches_upward0.ReadExReq_hits::switch_cpus14.data            2                       # number of ReadExReq hits
system.numa_caches_upward0.ReadExReq_hits::switch_cpus15.data        16504                       # number of ReadExReq hits
system.numa_caches_upward0.ReadExReq_hits::total        16521                       # number of ReadExReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus08.inst           66                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus08.data           30                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus09.inst         1238                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus09.data           15                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus10.inst         1017                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus10.data           27                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus11.inst          636                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus11.data           24                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus12.inst          783                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus12.data           24                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus13.inst         1145                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus13.data           43                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus14.inst          395                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus14.data           78                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus15.inst          984                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus15.data           60                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::total         6565                       # number of ReadSharedReq hits
system.numa_caches_upward0.demand_hits::switch_cpus08.inst           66                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus08.data           30                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus09.inst         1238                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus09.data           19                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus10.inst         1017                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus10.data           29                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus11.inst          636                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus11.data           28                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus12.inst          783                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus12.data           28                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus13.inst         1145                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus13.data           44                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus14.inst          395                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus14.data           80                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus15.inst          984                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus15.data        16564                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::total        23086                       # number of demand (read+write) hits
system.numa_caches_upward0.overall_hits::switch_cpus08.inst           66                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus08.data           30                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus09.inst         1238                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus09.data           19                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus10.inst         1017                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus10.data           29                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus11.inst          636                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus11.data           28                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus12.inst          783                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus12.data           28                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus13.inst         1145                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus13.data           44                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus14.inst          395                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus14.data           80                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus15.inst          984                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus15.data        16564                       # number of overall hits
system.numa_caches_upward0.overall_hits::total        23086                       # number of overall hits
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus08.data         2709                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus09.data         2367                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus10.data         2690                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus11.data         2710                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus12.data         2888                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus13.data         4125                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus14.data         2645                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus15.data         2921                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::total        23055                       # number of UpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus08.data         1159                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus09.data         1027                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus10.data         1006                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus11.data         1121                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus12.data         1149                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus13.data         1823                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus14.data         1157                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus15.data         1152                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::total         9594                       # number of SCUpgradeReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus08.data         2329                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus09.data         1723                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus10.data         2323                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus11.data         1994                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus12.data         2080                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus13.data         2006                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus14.data         1625                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus15.data        20317                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::total        34397                       # number of ReadExReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus08.inst        20698                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus08.data        28788                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus09.inst        19879                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus09.data        14825                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus10.inst        24209                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus10.data        27579                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus11.inst        19605                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus11.data        21483                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus12.inst        31022                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus12.data        23492                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus13.inst        23905                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus13.data        22542                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus14.inst        21038                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus14.data        25145                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus15.inst        22902                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus15.data        21657                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::total       368769                       # number of ReadSharedReq misses
system.numa_caches_upward0.demand_misses::switch_cpus08.inst        20698                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus08.data        31117                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus09.inst        19879                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus09.data        16548                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus10.inst        24209                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus10.data        29902                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus11.inst        19605                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus11.data        23477                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus12.inst        31022                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus12.data        25572                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus13.inst        23905                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus13.data        24548                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus14.inst        21038                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus14.data        26770                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus15.inst        22902                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus15.data        41974                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::total       403166                       # number of demand (read+write) misses
system.numa_caches_upward0.overall_misses::switch_cpus08.inst        20698                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus08.data        31117                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus09.inst        19879                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus09.data        16548                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus10.inst        24209                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus10.data        29902                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus11.inst        19605                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus11.data        23477                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus12.inst        31022                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus12.data        25572                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus13.inst        23905                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus13.data        24548                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus14.inst        21038                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus14.data        26770                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus15.inst        22902                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus15.data        41974                       # number of overall misses
system.numa_caches_upward0.overall_misses::total       403166                       # number of overall misses
system.numa_caches_upward0.WritebackDirty_accesses::writebacks        76267                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.WritebackDirty_accesses::total        76267                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus08.data         2709                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus09.data         2367                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus10.data         2690                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus11.data         2710                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus12.data         2888                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus13.data         4125                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus14.data         2645                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus15.data         2921                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::total        23055                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus08.data         1159                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus09.data         1027                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus10.data         1006                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus11.data         1121                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus12.data         1149                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus13.data         1823                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus14.data         1157                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus15.data         1152                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::total         9594                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus08.data         2329                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus09.data         1727                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus10.data         2325                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus11.data         1998                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus12.data         2084                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus13.data         2007                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus14.data         1627                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus15.data        36821                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::total        50918                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus08.inst        20764                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus08.data        28818                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus09.inst        21117                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus09.data        14840                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus10.inst        25226                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus10.data        27606                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus11.inst        20241                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus11.data        21507                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus12.inst        31805                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus12.data        23516                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus13.inst        25050                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus13.data        22585                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus14.inst        21433                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus14.data        25223                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus15.inst        23886                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus15.data        21717                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::total       375334                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.demand_accesses::switch_cpus08.inst        20764                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus08.data        31147                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus09.inst        21117                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus09.data        16567                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus10.inst        25226                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus10.data        29931                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus11.inst        20241                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus11.data        23505                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus12.inst        31805                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus12.data        25600                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus13.inst        25050                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus13.data        24592                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus14.inst        21433                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus14.data        26850                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus15.inst        23886                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus15.data        58538                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::total       426252                       # number of demand (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus08.inst        20764                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus08.data        31147                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus09.inst        21117                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus09.data        16567                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus10.inst        25226                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus10.data        29931                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus11.inst        20241                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus11.data        23505                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus12.inst        31805                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus12.data        25600                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus13.inst        25050                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus13.data        24592                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus14.inst        21433                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus14.data        26850                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus15.inst        23886                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus15.data        58538                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::total       426252                       # number of overall (read+write) accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus08.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus09.data     0.997684                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus10.data     0.999140                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus11.data     0.997998                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus12.data     0.998081                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus13.data     0.999502                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus14.data     0.998771                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus15.data     0.551778                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::total     0.675537                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus08.inst     0.996821                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus08.data     0.998959                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus09.inst     0.941374                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus09.data     0.998989                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus10.inst     0.959684                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus10.data     0.999022                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus11.inst     0.968579                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus11.data     0.998884                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus12.inst     0.975381                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus12.data     0.998979                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus13.inst     0.954291                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus13.data     0.998096                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus14.inst     0.981570                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus14.data     0.996908                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus15.inst     0.958804                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus15.data     0.997237                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::total     0.982509                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus08.inst     0.996821                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus08.data     0.999037                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus09.inst     0.941374                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus09.data     0.998853                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus10.inst     0.959684                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus10.data     0.999031                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus11.inst     0.968579                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus11.data     0.998809                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus12.inst     0.975381                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus12.data     0.998906                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus13.inst     0.954291                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus13.data     0.998211                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus14.inst     0.981570                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus14.data     0.997020                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus15.inst     0.958804                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus15.data     0.717039                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::total     0.945840                       # miss rate for demand accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus08.inst     0.996821                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus08.data     0.999037                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus09.inst     0.941374                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus09.data     0.998853                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus10.inst     0.959684                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus10.data     0.999031                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus11.inst     0.968579                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus11.data     0.998809                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus12.inst     0.975381                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus12.data     0.998906                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus13.inst     0.954291                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus13.data     0.998211                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus14.inst     0.981570                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus14.data     0.997020                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus15.inst     0.958804                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus15.data     0.717039                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::total     0.945840                       # miss rate for overall accesses
system.numa_caches_upward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward0.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward0.writebacks::writebacks        59490                       # number of writebacks
system.numa_caches_upward0.writebacks::total        59490                       # number of writebacks
system.numa_caches_upward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward1.tags.replacements      7866907                       # number of replacements
system.numa_caches_upward1.tags.tagsinuse    15.431215                       # Cycle average of tags in use
system.numa_caches_upward1.tags.total_refs        79854                       # Total number of references to valid blocks.
system.numa_caches_upward1.tags.sampled_refs      7866907                       # Sample count of references to valid blocks.
system.numa_caches_upward1.tags.avg_refs     0.010151                       # Average number of references to valid blocks.
system.numa_caches_upward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward1.tags.occ_blocks::writebacks     5.074574                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus00.inst     0.039334                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus00.data     0.680747                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus01.inst     0.107222                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus01.data     1.106608                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus02.inst     0.617657                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus02.data     2.717235                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus03.inst     0.061094                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus03.data     0.921272                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus04.inst     0.041101                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus04.data     0.793239                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus05.inst     0.137625                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus05.data     1.063352                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus06.inst     0.145422                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus06.data     1.096457                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus07.inst     0.053154                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus07.data     0.775120                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_percent::writebacks     0.317161                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus00.inst     0.002458                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus00.data     0.042547                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus01.inst     0.006701                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus01.data     0.069163                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus02.inst     0.038604                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus02.data     0.169827                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus03.inst     0.003818                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus03.data     0.057579                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus04.inst     0.002569                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus04.data     0.049577                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus05.inst     0.008602                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus05.data     0.066459                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus06.inst     0.009089                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus06.data     0.068529                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus07.inst     0.003322                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus07.data     0.048445                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::total     0.964451                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_upward1.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward1.tags.tag_accesses    130414180                       # Number of tag accesses
system.numa_caches_upward1.tags.data_accesses    130414180                       # Number of data accesses
system.numa_caches_upward1.WritebackDirty_hits::writebacks      2369323                       # number of WritebackDirty hits
system.numa_caches_upward1.WritebackDirty_hits::total      2369323                       # number of WritebackDirty hits
system.numa_caches_upward1.UpgradeReq_hits::switch_cpus00.data            1                       # number of UpgradeReq hits
system.numa_caches_upward1.UpgradeReq_hits::switch_cpus01.data            2                       # number of UpgradeReq hits
system.numa_caches_upward1.UpgradeReq_hits::switch_cpus02.data            4                       # number of UpgradeReq hits
system.numa_caches_upward1.UpgradeReq_hits::switch_cpus05.data            6                       # number of UpgradeReq hits
system.numa_caches_upward1.UpgradeReq_hits::total           13                       # number of UpgradeReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus00.data         5211                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus01.data         5353                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus02.data         2547                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus03.data         3959                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus04.data         5633                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus05.data         4931                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus06.data         4376                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus07.data         3120                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::total        35130                       # number of ReadExReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus00.data          297                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus01.data         1189                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus02.data          674                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus03.data          975                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus04.data         1072                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus05.data         1117                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus06.data          473                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus07.data          353                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::total         6150                       # number of ReadSharedReq hits
system.numa_caches_upward1.demand_hits::switch_cpus00.data         5508                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus01.data         6542                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus02.data         3221                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus03.data         4934                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus04.data         6705                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus05.data         6048                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus06.data         4849                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus07.data         3473                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::total        41280                       # number of demand (read+write) hits
system.numa_caches_upward1.overall_hits::switch_cpus00.data         5508                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus01.data         6542                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus02.data         3221                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus03.data         4934                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus04.data         6705                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus05.data         6048                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus06.data         4849                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus07.data         3473                       # number of overall hits
system.numa_caches_upward1.overall_hits::total        41280                       # number of overall hits
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus00.data        12879                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus01.data        22541                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus02.data        10860                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus03.data        29240                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus04.data        16319                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus05.data        16823                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus06.data        24344                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus07.data        17845                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::total       150851                       # number of UpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus00.data         2020                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus01.data         1770                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus02.data         1215                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus03.data         2427                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus04.data         1926                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus05.data         2063                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus06.data         1946                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus07.data         1828                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::total        15195                       # number of SCUpgradeReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus00.data       161176                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus01.data       199093                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus02.data      1027000                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus03.data       162403                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus04.data       152642                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus05.data       138426                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus06.data       160086                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus07.data       103562                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::tsunami.ide         1920                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::total      2106308                       # number of ReadExReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus00.inst        14209                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus00.data       465768                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus01.inst        42298                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus01.data       688738                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus02.inst        28599                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus02.data       937079                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus03.inst        22757                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus03.data       631498                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus04.inst        11663                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus04.data       497395                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus05.inst        49537                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus05.data       808354                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus06.inst        59182                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus06.data       824639                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus07.inst        12888                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus07.data       496557                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::total      5591161                       # number of ReadSharedReq misses
system.numa_caches_upward1.demand_misses::switch_cpus00.inst        14209                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus00.data       626944                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus01.inst        42298                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus01.data       887831                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus02.inst        28599                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus02.data      1964079                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus03.inst        22757                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus03.data       793901                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus04.inst        11663                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus04.data       650037                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus05.inst        49537                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus05.data       946780                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus06.inst        59182                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus06.data       984725                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus07.inst        12888                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus07.data       600119                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::tsunami.ide         1920                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::total      7697469                       # number of demand (read+write) misses
system.numa_caches_upward1.overall_misses::switch_cpus00.inst        14209                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus00.data       626944                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus01.inst        42298                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus01.data       887831                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus02.inst        28599                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus02.data      1964079                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus03.inst        22757                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus03.data       793901                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus04.inst        11663                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus04.data       650037                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus05.inst        49537                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus05.data       946780                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus06.inst        59182                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus06.data       984725                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus07.inst        12888                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus07.data       600119                       # number of overall misses
system.numa_caches_upward1.overall_misses::tsunami.ide         1920                       # number of overall misses
system.numa_caches_upward1.overall_misses::total      7697469                       # number of overall misses
system.numa_caches_upward1.WritebackDirty_accesses::writebacks      2369323                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.WritebackDirty_accesses::total      2369323                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus00.data        12880                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus01.data        22543                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus02.data        10864                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus03.data        29240                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus04.data        16319                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus05.data        16829                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus06.data        24344                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus07.data        17845                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::total       150864                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus00.data         2020                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus01.data         1770                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus02.data         1215                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus03.data         2427                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus04.data         1926                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus05.data         2063                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus06.data         1946                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus07.data         1828                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::total        15195                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus00.data       166387                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus01.data       204446                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus02.data      1029547                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus03.data       166362                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus04.data       158275                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus05.data       143357                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus06.data       164462                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus07.data       106682                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::tsunami.ide         1920                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::total      2141438                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus00.inst        14209                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus00.data       466065                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus01.inst        42298                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus01.data       689927                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus02.inst        28599                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus02.data       937753                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus03.inst        22757                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus03.data       632473                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus04.inst        11663                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus04.data       498467                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus05.inst        49537                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus05.data       809471                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus06.inst        59182                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus06.data       825112                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus07.inst        12888                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus07.data       496910                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::total      5597311                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.demand_accesses::switch_cpus00.inst        14209                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus00.data       632452                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus01.inst        42298                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus01.data       894373                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus02.inst        28599                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus02.data      1967300                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus03.inst        22757                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus03.data       798835                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus04.inst        11663                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus04.data       656742                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus05.inst        49537                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus05.data       952828                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus06.inst        59182                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus06.data       989574                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus07.inst        12888                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus07.data       603592                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::tsunami.ide         1920                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::total      7738749                       # number of demand (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus00.inst        14209                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus00.data       632452                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus01.inst        42298                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus01.data       894373                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus02.inst        28599                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus02.data      1967300                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus03.inst        22757                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus03.data       798835                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus04.inst        11663                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus04.data       656742                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus05.inst        49537                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus05.data       952828                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus06.inst        59182                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus06.data       989574                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus07.inst        12888                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus07.data       603592                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::tsunami.ide         1920                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::total      7738749                       # number of overall (read+write) accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus00.data     0.999922                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus01.data     0.999911                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus02.data     0.999632                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus03.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus05.data     0.999643                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::total     0.999914                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus01.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus02.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus03.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus00.data     0.968681                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus01.data     0.973817                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus02.data     0.997526                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus03.data     0.976202                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus04.data     0.964410                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus05.data     0.965603                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus06.data     0.973392                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus07.data     0.970754                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::tsunami.ide            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::total     0.983595                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus00.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus00.data     0.999363                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus01.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus01.data     0.998277                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus02.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus02.data     0.999281                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus03.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus03.data     0.998458                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus04.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus04.data     0.997849                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus05.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus05.data     0.998620                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus06.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus06.data     0.999427                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus07.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus07.data     0.999290                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::total     0.998901                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus00.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus00.data     0.991291                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus01.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus01.data     0.992685                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus02.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus02.data     0.998363                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus03.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus03.data     0.993824                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus04.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus04.data     0.989791                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus05.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus05.data     0.993653                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus06.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus06.data     0.995100                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus07.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus07.data     0.994246                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::total     0.994666                       # miss rate for demand accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus00.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus00.data     0.991291                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus01.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus01.data     0.992685                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus02.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus02.data     0.998363                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus03.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus03.data     0.993824                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus04.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus04.data     0.989791                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus05.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus05.data     0.993653                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus06.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus06.data     0.995100                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus07.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus07.data     0.994246                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::total     0.994666                       # miss rate for overall accesses
system.numa_caches_upward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward1.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward1.writebacks::writebacks      2327539                       # number of writebacks
system.numa_caches_upward1.writebacks::total      2327539                       # number of writebacks
system.numa_caches_upward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.switch_cpus00.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus00.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus00.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus00.dtb.read_hits          160524891                       # DTB read hits
system.switch_cpus00.dtb.read_misses           564964                       # DTB read misses
system.switch_cpus00.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.dtb.read_accesses      160236216                       # DTB read accesses
system.switch_cpus00.dtb.write_hits          52494757                       # DTB write hits
system.switch_cpus00.dtb.write_misses           34152                       # DTB write misses
system.switch_cpus00.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.dtb.write_accesses      52090316                       # DTB write accesses
system.switch_cpus00.dtb.data_hits          213019648                       # DTB hits
system.switch_cpus00.dtb.data_misses           599116                       # DTB misses
system.switch_cpus00.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus00.dtb.data_accesses      212326532                       # DTB accesses
system.switch_cpus00.itb.fetch_hits         868895019                       # ITB hits
system.switch_cpus00.itb.fetch_misses             113                       # ITB misses
system.switch_cpus00.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.itb.fetch_accesses     868895132                       # ITB accesses
system.switch_cpus00.itb.read_hits                  0                       # DTB read hits
system.switch_cpus00.itb.read_misses                0                       # DTB read misses
system.switch_cpus00.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.itb.write_hits                 0                       # DTB write hits
system.switch_cpus00.itb.write_misses               0                       # DTB write misses
system.switch_cpus00.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.itb.data_hits                  0                       # DTB hits
system.switch_cpus00.itb.data_misses                0                       # DTB misses
system.switch_cpus00.itb.data_acv                   0                       # DTB access violations
system.switch_cpus00.itb.data_accesses              0                       # DTB accesses
system.switch_cpus00.numCycles             1560218694                       # number of cpu cycles simulated
system.switch_cpus00.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus00.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus00.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus00.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus00.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus00.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_good::kernel            0                      
system.switch_cpus00.kern.mode_good::user            0                      
system.switch_cpus00.kern.mode_good::idle            0                      
system.switch_cpus00.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus00.committedInsts         871961028                       # Number of instructions committed
system.switch_cpus00.committedOps           871961028                       # Number of ops (including micro ops) committed
system.switch_cpus00.num_int_alu_accesses    591806274                       # Number of integer alu accesses
system.switch_cpus00.num_fp_alu_accesses    384095008                       # Number of float alu accesses
system.switch_cpus00.num_func_calls           4973627                       # number of times a function call or return occured
system.switch_cpus00.num_conditional_control_insts     63753628                       # number of instructions that are conditional controls
system.switch_cpus00.num_int_insts          591806274                       # number of integer instructions
system.switch_cpus00.num_fp_insts           384095008                       # number of float instructions
system.switch_cpus00.num_int_register_reads   1164145066                       # number of times the integer registers were read
system.switch_cpus00.num_int_register_writes    397042870                       # number of times the integer registers were written
system.switch_cpus00.num_fp_register_reads    540048302                       # number of times the floating registers were read
system.switch_cpus00.num_fp_register_writes    337983695                       # number of times the floating registers were written
system.switch_cpus00.num_mem_refs           213715053                       # number of memory refs
system.switch_cpus00.num_load_insts         161183034                       # Number of load instructions
system.switch_cpus00.num_store_insts         52532019                       # Number of store instructions
system.switch_cpus00.num_idle_cycles     688021484.679285                       # Number of idle cycles
system.switch_cpus00.num_busy_cycles     872197209.320715                       # Number of busy cycles
system.switch_cpus00.not_idle_fraction       0.559022                       # Percentage of non-idle cycles
system.switch_cpus00.idle_fraction           0.440978                       # Percentage of idle cycles
system.switch_cpus00.Branches                77457404                       # Number of branches fetched
system.switch_cpus00.op_class::No_OpClass      8136368      0.93%      0.93% # Class of executed instruction
system.switch_cpus00.op_class::IntAlu       328517242     37.65%     38.58% # Class of executed instruction
system.switch_cpus00.op_class::IntMult       21748052      2.49%     41.07% # Class of executed instruction
system.switch_cpus00.op_class::IntDiv               0      0.00%     41.07% # Class of executed instruction
system.switch_cpus00.op_class::FloatAdd     160579206     18.40%     59.48% # Class of executed instruction
system.switch_cpus00.op_class::FloatCmp       2238938      0.26%     59.73% # Class of executed instruction
system.switch_cpus00.op_class::FloatCvt      30599443      3.51%     63.24% # Class of executed instruction
system.switch_cpus00.op_class::FloatMult     96235604     11.03%     74.27% # Class of executed instruction
system.switch_cpus00.op_class::FloatDiv       3500987      0.40%     74.67% # Class of executed instruction
system.switch_cpus00.op_class::FloatSqrt      1168304      0.13%     74.81% # Class of executed instruction
system.switch_cpus00.op_class::SimdAdd              0      0.00%     74.81% # Class of executed instruction
system.switch_cpus00.op_class::SimdAddAcc            0      0.00%     74.81% # Class of executed instruction
system.switch_cpus00.op_class::SimdAlu              0      0.00%     74.81% # Class of executed instruction
system.switch_cpus00.op_class::SimdCmp              0      0.00%     74.81% # Class of executed instruction
system.switch_cpus00.op_class::SimdCvt              0      0.00%     74.81% # Class of executed instruction
system.switch_cpus00.op_class::SimdMisc             0      0.00%     74.81% # Class of executed instruction
system.switch_cpus00.op_class::SimdMult             0      0.00%     74.81% # Class of executed instruction
system.switch_cpus00.op_class::SimdMultAcc            0      0.00%     74.81% # Class of executed instruction
system.switch_cpus00.op_class::SimdShift            0      0.00%     74.81% # Class of executed instruction
system.switch_cpus00.op_class::SimdShiftAcc            0      0.00%     74.81% # Class of executed instruction
system.switch_cpus00.op_class::SimdSqrt             0      0.00%     74.81% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAdd            0      0.00%     74.81% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAlu            0      0.00%     74.81% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCmp            0      0.00%     74.81% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCvt            0      0.00%     74.81% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatDiv            0      0.00%     74.81% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMisc            0      0.00%     74.81% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMult            0      0.00%     74.81% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMultAcc            0      0.00%     74.81% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatSqrt            0      0.00%     74.81% # Class of executed instruction
system.switch_cpus00.op_class::MemRead      161207852     18.48%     93.28% # Class of executed instruction
system.switch_cpus00.op_class::MemWrite      52534309      6.02%     99.30% # Class of executed instruction
system.switch_cpus00.op_class::IprAccess      6093839      0.70%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::total        872560144                       # Class of executed instruction
system.switch_cpus01.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus01.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus01.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus01.dtb.read_hits          161134365                       # DTB read hits
system.switch_cpus01.dtb.read_misses           568183                       # DTB read misses
system.switch_cpus01.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.dtb.read_accesses      160982148                       # DTB read accesses
system.switch_cpus01.dtb.write_hits          52626447                       # DTB write hits
system.switch_cpus01.dtb.write_misses           35940                       # DTB write misses
system.switch_cpus01.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.dtb.write_accesses      52306772                       # DTB write accesses
system.switch_cpus01.dtb.data_hits          213760812                       # DTB hits
system.switch_cpus01.dtb.data_misses           604123                       # DTB misses
system.switch_cpus01.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus01.dtb.data_accesses      213288920                       # DTB accesses
system.switch_cpus01.itb.fetch_hits         872510062                       # ITB hits
system.switch_cpus01.itb.fetch_misses             107                       # ITB misses
system.switch_cpus01.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.itb.fetch_accesses     872510169                       # ITB accesses
system.switch_cpus01.itb.read_hits                  0                       # DTB read hits
system.switch_cpus01.itb.read_misses                0                       # DTB read misses
system.switch_cpus01.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.itb.write_hits                 0                       # DTB write hits
system.switch_cpus01.itb.write_misses               0                       # DTB write misses
system.switch_cpus01.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.itb.data_hits                  0                       # DTB hits
system.switch_cpus01.itb.data_misses                0                       # DTB misses
system.switch_cpus01.itb.data_acv                   0                       # DTB access violations
system.switch_cpus01.itb.data_accesses              0                       # DTB accesses
system.switch_cpus01.numCycles             1560221862                       # number of cpu cycles simulated
system.switch_cpus01.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus01.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus01.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus01.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus01.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus01.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_good::kernel            0                      
system.switch_cpus01.kern.mode_good::user            0                      
system.switch_cpus01.kern.mode_good::idle            0                      
system.switch_cpus01.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus01.committedInsts         874984214                       # Number of instructions committed
system.switch_cpus01.committedOps           874984214                       # Number of ops (including micro ops) committed
system.switch_cpus01.num_int_alu_accesses    593587210                       # Number of integer alu accesses
system.switch_cpus01.num_fp_alu_accesses    385908677                       # Number of float alu accesses
system.switch_cpus01.num_func_calls           4927418                       # number of times a function call or return occured
system.switch_cpus01.num_conditional_control_insts     64030451                       # number of instructions that are conditional controls
system.switch_cpus01.num_int_insts          593587210                       # number of integer instructions
system.switch_cpus01.num_fp_insts           385908677                       # number of float instructions
system.switch_cpus01.num_int_register_reads   1168172360                       # number of times the integer registers were read
system.switch_cpus01.num_int_register_writes    398085783                       # number of times the integer registers were written
system.switch_cpus01.num_fp_register_reads    542656069                       # number of times the floating registers were read
system.switch_cpus01.num_fp_register_writes    339574939                       # number of times the floating registers were written
system.switch_cpus01.num_mem_refs           214446418                       # number of memory refs
system.switch_cpus01.num_load_insts         161780923                       # Number of load instructions
system.switch_cpus01.num_store_insts         52665495                       # Number of store instructions
system.switch_cpus01.num_idle_cycles     684995950.111852                       # Number of idle cycles
system.switch_cpus01.num_busy_cycles     875225911.888148                       # Number of busy cycles
system.switch_cpus01.not_idle_fraction       0.560962                       # Percentage of non-idle cycles
system.switch_cpus01.idle_fraction           0.439038                       # Percentage of idle cycles
system.switch_cpus01.Branches                77717433                       # Number of branches fetched
system.switch_cpus01.op_class::No_OpClass      8112831      0.93%      0.93% # Class of executed instruction
system.switch_cpus01.op_class::IntAlu       329350319     37.61%     38.54% # Class of executed instruction
system.switch_cpus01.op_class::IntMult       21834462      2.49%     41.03% # Class of executed instruction
system.switch_cpus01.op_class::IntDiv               0      0.00%     41.03% # Class of executed instruction
system.switch_cpus01.op_class::FloatAdd     161336450     18.43%     59.46% # Class of executed instruction
system.switch_cpus01.op_class::FloatCmp       2192400      0.25%     59.71% # Class of executed instruction
system.switch_cpus01.op_class::FloatCvt      30719606      3.51%     63.22% # Class of executed instruction
system.switch_cpus01.op_class::FloatMult     96751368     11.05%     74.27% # Class of executed instruction
system.switch_cpus01.op_class::FloatDiv       3521057      0.40%     74.67% # Class of executed instruction
system.switch_cpus01.op_class::FloatSqrt      1172912      0.13%     74.81% # Class of executed instruction
system.switch_cpus01.op_class::SimdAdd              0      0.00%     74.81% # Class of executed instruction
system.switch_cpus01.op_class::SimdAddAcc            0      0.00%     74.81% # Class of executed instruction
system.switch_cpus01.op_class::SimdAlu              0      0.00%     74.81% # Class of executed instruction
system.switch_cpus01.op_class::SimdCmp              0      0.00%     74.81% # Class of executed instruction
system.switch_cpus01.op_class::SimdCvt              0      0.00%     74.81% # Class of executed instruction
system.switch_cpus01.op_class::SimdMisc             0      0.00%     74.81% # Class of executed instruction
system.switch_cpus01.op_class::SimdMult             0      0.00%     74.81% # Class of executed instruction
system.switch_cpus01.op_class::SimdMultAcc            0      0.00%     74.81% # Class of executed instruction
system.switch_cpus01.op_class::SimdShift            0      0.00%     74.81% # Class of executed instruction
system.switch_cpus01.op_class::SimdShiftAcc            0      0.00%     74.81% # Class of executed instruction
system.switch_cpus01.op_class::SimdSqrt             0      0.00%     74.81% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAdd            0      0.00%     74.81% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAlu            0      0.00%     74.81% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCmp            0      0.00%     74.81% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCvt            0      0.00%     74.81% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatDiv            0      0.00%     74.81% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMisc            0      0.00%     74.81% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMult            0      0.00%     74.81% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMultAcc            0      0.00%     74.81% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatSqrt            0      0.00%     74.81% # Class of executed instruction
system.switch_cpus01.op_class::MemRead      161798030     18.48%     93.28% # Class of executed instruction
system.switch_cpus01.op_class::MemWrite      52665847      6.01%     99.30% # Class of executed instruction
system.switch_cpus01.op_class::IprAccess      6133055      0.70%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::total        875588337                       # Class of executed instruction
system.switch_cpus02.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus02.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus02.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus02.dtb.read_hits          190830690                       # DTB read hits
system.switch_cpus02.dtb.read_misses           246308                       # DTB read misses
system.switch_cpus02.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.dtb.read_accesses      187850986                       # DTB read accesses
system.switch_cpus02.dtb.write_hits          55505720                       # DTB write hits
system.switch_cpus02.dtb.write_misses           23327                       # DTB write misses
system.switch_cpus02.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus02.dtb.write_accesses      52655425                       # DTB write accesses
system.switch_cpus02.dtb.data_hits          246336410                       # DTB hits
system.switch_cpus02.dtb.data_misses           269635                       # DTB misses
system.switch_cpus02.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus02.dtb.data_accesses      240506411                       # DTB accesses
system.switch_cpus02.itb.fetch_hits        1004716925                       # ITB hits
system.switch_cpus02.itb.fetch_misses            1795                       # ITB misses
system.switch_cpus02.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.itb.fetch_accesses    1004718720                       # ITB accesses
system.switch_cpus02.itb.read_hits                  0                       # DTB read hits
system.switch_cpus02.itb.read_misses                0                       # DTB read misses
system.switch_cpus02.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.itb.write_hits                 0                       # DTB write hits
system.switch_cpus02.itb.write_misses               0                       # DTB write misses
system.switch_cpus02.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus02.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.itb.data_hits                  0                       # DTB hits
system.switch_cpus02.itb.data_misses                0                       # DTB misses
system.switch_cpus02.itb.data_acv                   0                       # DTB access violations
system.switch_cpus02.itb.data_accesses              0                       # DTB accesses
system.switch_cpus02.numCycles             1560867383                       # number of cpu cycles simulated
system.switch_cpus02.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus02.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus02.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus02.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus02.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus02.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_good::kernel            0                      
system.switch_cpus02.kern.mode_good::user            0                      
system.switch_cpus02.kern.mode_good::idle            0                      
system.switch_cpus02.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus02.committedInsts        1024576627                       # Number of instructions committed
system.switch_cpus02.committedOps          1024576627                       # Number of ops (including micro ops) committed
system.switch_cpus02.num_int_alu_accesses    704743289                       # Number of integer alu accesses
system.switch_cpus02.num_fp_alu_accesses    453305701                       # Number of float alu accesses
system.switch_cpus02.num_func_calls          13075802                       # number of times a function call or return occured
system.switch_cpus02.num_conditional_control_insts     57193447                       # number of instructions that are conditional controls
system.switch_cpus02.num_int_insts          704743289                       # number of integer instructions
system.switch_cpus02.num_fp_insts           453305701                       # number of float instructions
system.switch_cpus02.num_int_register_reads   1378690433                       # number of times the integer registers were read
system.switch_cpus02.num_int_register_writes    465957061                       # number of times the integer registers were written
system.switch_cpus02.num_fp_register_reads    564430060                       # number of times the floating registers were read
system.switch_cpus02.num_fp_register_writes    406331307                       # number of times the floating registers were written
system.switch_cpus02.num_mem_refs           246665886                       # number of memory refs
system.switch_cpus02.num_load_insts         191133035                       # Number of load instructions
system.switch_cpus02.num_store_insts         55532851                       # Number of store instructions
system.switch_cpus02.num_idle_cycles     536019490.318969                       # Number of idle cycles
system.switch_cpus02.num_busy_cycles     1024847892.681031                       # Number of busy cycles
system.switch_cpus02.not_idle_fraction       0.656589                       # Percentage of non-idle cycles
system.switch_cpus02.idle_fraction           0.343411                       # Percentage of idle cycles
system.switch_cpus02.Branches                76395776                       # Number of branches fetched
system.switch_cpus02.op_class::No_OpClass     20945396      2.04%      2.04% # Class of executed instruction
system.switch_cpus02.op_class::IntAlu       391723075     38.22%     40.27% # Class of executed instruction
system.switch_cpus02.op_class::IntMult        9744642      0.95%     41.22% # Class of executed instruction
system.switch_cpus02.op_class::IntDiv               0      0.00%     41.22% # Class of executed instruction
system.switch_cpus02.op_class::FloatAdd     189452905     18.49%     59.70% # Class of executed instruction
system.switch_cpus02.op_class::FloatCmp       8366132      0.82%     60.52% # Class of executed instruction
system.switch_cpus02.op_class::FloatCvt      59466719      5.80%     66.32% # Class of executed instruction
system.switch_cpus02.op_class::FloatMult     93438003      9.12%     75.44% # Class of executed instruction
system.switch_cpus02.op_class::FloatDiv       1457006      0.14%     75.58% # Class of executed instruction
system.switch_cpus02.op_class::FloatSqrt       483736      0.05%     75.63% # Class of executed instruction
system.switch_cpus02.op_class::SimdAdd              0      0.00%     75.63% # Class of executed instruction
system.switch_cpus02.op_class::SimdAddAcc            0      0.00%     75.63% # Class of executed instruction
system.switch_cpus02.op_class::SimdAlu              0      0.00%     75.63% # Class of executed instruction
system.switch_cpus02.op_class::SimdCmp              0      0.00%     75.63% # Class of executed instruction
system.switch_cpus02.op_class::SimdCvt              0      0.00%     75.63% # Class of executed instruction
system.switch_cpus02.op_class::SimdMisc             0      0.00%     75.63% # Class of executed instruction
system.switch_cpus02.op_class::SimdMult             0      0.00%     75.63% # Class of executed instruction
system.switch_cpus02.op_class::SimdMultAcc            0      0.00%     75.63% # Class of executed instruction
system.switch_cpus02.op_class::SimdShift            0      0.00%     75.63% # Class of executed instruction
system.switch_cpus02.op_class::SimdShiftAcc            0      0.00%     75.63% # Class of executed instruction
system.switch_cpus02.op_class::SimdSqrt             0      0.00%     75.63% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAdd            0      0.00%     75.63% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAlu            0      0.00%     75.63% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCmp            0      0.00%     75.63% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCvt            0      0.00%     75.63% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatDiv            0      0.00%     75.63% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMisc            0      0.00%     75.63% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMult            0      0.00%     75.63% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMultAcc            0      0.00%     75.63% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatSqrt            0      0.00%     75.63% # Class of executed instruction
system.switch_cpus02.op_class::MemRead      191297869     18.67%     94.29% # Class of executed instruction
system.switch_cpus02.op_class::MemWrite      55536452      5.42%     99.71% # Class of executed instruction
system.switch_cpus02.op_class::IprAccess      2934327      0.29%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::total       1024846262                       # Class of executed instruction
system.switch_cpus03.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus03.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus03.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus03.dtb.read_hits          161455735                       # DTB read hits
system.switch_cpus03.dtb.read_misses           562234                       # DTB read misses
system.switch_cpus03.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.dtb.read_accesses      161181468                       # DTB read accesses
system.switch_cpus03.dtb.write_hits          52871200                       # DTB write hits
system.switch_cpus03.dtb.write_misses           34665                       # DTB write misses
system.switch_cpus03.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.dtb.write_accesses      52478608                       # DTB write accesses
system.switch_cpus03.dtb.data_hits          214326935                       # DTB hits
system.switch_cpus03.dtb.data_misses           596899                       # DTB misses
system.switch_cpus03.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus03.dtb.data_accesses      213660076                       # DTB accesses
system.switch_cpus03.itb.fetch_hits         873777747                       # ITB hits
system.switch_cpus03.itb.fetch_misses             113                       # ITB misses
system.switch_cpus03.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.itb.fetch_accesses     873777860                       # ITB accesses
system.switch_cpus03.itb.read_hits                  0                       # DTB read hits
system.switch_cpus03.itb.read_misses                0                       # DTB read misses
system.switch_cpus03.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.itb.write_hits                 0                       # DTB write hits
system.switch_cpus03.itb.write_misses               0                       # DTB write misses
system.switch_cpus03.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.itb.data_hits                  0                       # DTB hits
system.switch_cpus03.itb.data_misses                0                       # DTB misses
system.switch_cpus03.itb.data_acv                   0                       # DTB access violations
system.switch_cpus03.itb.data_accesses              0                       # DTB accesses
system.switch_cpus03.numCycles             1560233550                       # number of cpu cycles simulated
system.switch_cpus03.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus03.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus03.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus03.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus03.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus03.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_good::kernel            0                      
system.switch_cpus03.kern.mode_good::user            0                      
system.switch_cpus03.kern.mode_good::idle            0                      
system.switch_cpus03.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus03.committedInsts         876850529                       # Number of instructions committed
system.switch_cpus03.committedOps           876850529                       # Number of ops (including micro ops) committed
system.switch_cpus03.num_int_alu_accesses    595050630                       # Number of integer alu accesses
system.switch_cpus03.num_fp_alu_accesses    386430625                       # Number of float alu accesses
system.switch_cpus03.num_func_calls           4996934                       # number of times a function call or return occured
system.switch_cpus03.num_conditional_control_insts     64137397                       # number of instructions that are conditional controls
system.switch_cpus03.num_int_insts          595050630                       # number of integer instructions
system.switch_cpus03.num_fp_insts           386430625                       # number of float instructions
system.switch_cpus03.num_int_register_reads   1170869313                       # number of times the integer registers were read
system.switch_cpus03.num_int_register_writes    399126661                       # number of times the integer registers were written
system.switch_cpus03.num_fp_register_reads    543474453                       # number of times the floating registers were read
system.switch_cpus03.num_fp_register_writes    339987840                       # number of times the floating registers were written
system.switch_cpus03.num_mem_refs           215005895                       # number of memory refs
system.switch_cpus03.num_load_insts         162096413                       # Number of load instructions
system.switch_cpus03.num_store_insts         52909482                       # Number of store instructions
system.switch_cpus03.num_idle_cycles     683142741.943531                       # Number of idle cycles
system.switch_cpus03.num_busy_cycles     877090808.056469                       # Number of busy cycles
system.switch_cpus03.not_idle_fraction       0.562154                       # Percentage of non-idle cycles
system.switch_cpus03.idle_fraction           0.437846                       # Percentage of idle cycles
system.switch_cpus03.Branches                77897416                       # Number of branches fetched
system.switch_cpus03.op_class::No_OpClass      8148233      0.93%      0.93% # Class of executed instruction
system.switch_cpus03.op_class::IntAlu       330277668     37.64%     38.57% # Class of executed instruction
system.switch_cpus03.op_class::IntMult       21895296      2.50%     41.06% # Class of executed instruction
system.switch_cpus03.op_class::IntDiv               0      0.00%     41.06% # Class of executed instruction
system.switch_cpus03.op_class::FloatAdd     161530673     18.41%     59.47% # Class of executed instruction
system.switch_cpus03.op_class::FloatCmp       2242396      0.26%     59.73% # Class of executed instruction
system.switch_cpus03.op_class::FloatCvt      30705218      3.50%     63.23% # Class of executed instruction
system.switch_cpus03.op_class::FloatMult     96843860     11.04%     74.27% # Class of executed instruction
system.switch_cpus03.op_class::FloatDiv       3527653      0.40%     74.67% # Class of executed instruction
system.switch_cpus03.op_class::FloatSqrt      1177016      0.13%     74.80% # Class of executed instruction
system.switch_cpus03.op_class::SimdAdd              0      0.00%     74.80% # Class of executed instruction
system.switch_cpus03.op_class::SimdAddAcc            0      0.00%     74.80% # Class of executed instruction
system.switch_cpus03.op_class::SimdAlu              0      0.00%     74.80% # Class of executed instruction
system.switch_cpus03.op_class::SimdCmp              0      0.00%     74.80% # Class of executed instruction
system.switch_cpus03.op_class::SimdCvt              0      0.00%     74.80% # Class of executed instruction
system.switch_cpus03.op_class::SimdMisc             0      0.00%     74.80% # Class of executed instruction
system.switch_cpus03.op_class::SimdMult             0      0.00%     74.80% # Class of executed instruction
system.switch_cpus03.op_class::SimdMultAcc            0      0.00%     74.80% # Class of executed instruction
system.switch_cpus03.op_class::SimdShift            0      0.00%     74.80% # Class of executed instruction
system.switch_cpus03.op_class::SimdShiftAcc            0      0.00%     74.80% # Class of executed instruction
system.switch_cpus03.op_class::SimdSqrt             0      0.00%     74.80% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAdd            0      0.00%     74.80% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAlu            0      0.00%     74.80% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCmp            0      0.00%     74.80% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCvt            0      0.00%     74.80% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatDiv            0      0.00%     74.80% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMisc            0      0.00%     74.80% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMult            0      0.00%     74.80% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMultAcc            0      0.00%     74.80% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatSqrt            0      0.00%     74.80% # Class of executed instruction
system.switch_cpus03.op_class::MemRead      162117754     18.48%     93.28% # Class of executed instruction
system.switch_cpus03.op_class::MemWrite      52910901      6.03%     99.31% # Class of executed instruction
system.switch_cpus03.op_class::IprAccess      6070760      0.69%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::total        877447428                       # Class of executed instruction
system.switch_cpus04.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus04.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus04.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus04.dtb.read_hits          160987701                       # DTB read hits
system.switch_cpus04.dtb.read_misses           567249                       # DTB read misses
system.switch_cpus04.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.dtb.read_accesses      160816141                       # DTB read accesses
system.switch_cpus04.dtb.write_hits          52630285                       # DTB write hits
system.switch_cpus04.dtb.write_misses           34370                       # DTB write misses
system.switch_cpus04.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus04.dtb.write_accesses      52291851                       # DTB write accesses
system.switch_cpus04.dtb.data_hits          213617986                       # DTB hits
system.switch_cpus04.dtb.data_misses           601619                       # DTB misses
system.switch_cpus04.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus04.dtb.data_accesses      213107992                       # DTB accesses
system.switch_cpus04.itb.fetch_hits         871824389                       # ITB hits
system.switch_cpus04.itb.fetch_misses             110                       # ITB misses
system.switch_cpus04.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.itb.fetch_accesses     871824499                       # ITB accesses
system.switch_cpus04.itb.read_hits                  0                       # DTB read hits
system.switch_cpus04.itb.read_misses                0                       # DTB read misses
system.switch_cpus04.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus04.itb.write_hits                 0                       # DTB write hits
system.switch_cpus04.itb.write_misses               0                       # DTB write misses
system.switch_cpus04.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus04.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus04.itb.data_hits                  0                       # DTB hits
system.switch_cpus04.itb.data_misses                0                       # DTB misses
system.switch_cpus04.itb.data_acv                   0                       # DTB access violations
system.switch_cpus04.itb.data_accesses              0                       # DTB accesses
system.switch_cpus04.numCycles             1560225388                       # number of cpu cycles simulated
system.switch_cpus04.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus04.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus04.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus04.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus04.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus04.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_good::kernel            0                      
system.switch_cpus04.kern.mode_good::user            0                      
system.switch_cpus04.kern.mode_good::idle            0                      
system.switch_cpus04.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus04.committedInsts         874417747                       # Number of instructions committed
system.switch_cpus04.committedOps           874417747                       # Number of ops (including micro ops) committed
system.switch_cpus04.num_int_alu_accesses    593275919                       # Number of integer alu accesses
system.switch_cpus04.num_fp_alu_accesses    385485612                       # Number of float alu accesses
system.switch_cpus04.num_func_calls           4945073                       # number of times a function call or return occured
system.switch_cpus04.num_conditional_control_insts     63971900                       # number of instructions that are conditional controls
system.switch_cpus04.num_int_insts          593275919                       # number of integer instructions
system.switch_cpus04.num_fp_insts           385485612                       # number of float instructions
system.switch_cpus04.num_int_register_reads   1167446258                       # number of times the integer registers were read
system.switch_cpus04.num_int_register_writes    397918733                       # number of times the integer registers were written
system.switch_cpus04.num_fp_register_reads    542077457                       # number of times the floating registers were read
system.switch_cpus04.num_fp_register_writes    339189261                       # number of times the floating registers were written
system.switch_cpus04.num_mem_refs           214316250                       # number of memory refs
system.switch_cpus04.num_load_insts         161648491                       # Number of load instructions
system.switch_cpus04.num_store_insts         52667759                       # Number of store instructions
system.switch_cpus04.num_idle_cycles     685566230.314716                       # Number of idle cycles
system.switch_cpus04.num_busy_cycles     874659157.685284                       # Number of busy cycles
system.switch_cpus04.not_idle_fraction       0.560598                       # Percentage of non-idle cycles
system.switch_cpus04.idle_fraction           0.439402                       # Percentage of idle cycles
system.switch_cpus04.Branches                77667533                       # Number of branches fetched
system.switch_cpus04.op_class::No_OpClass      8159810      0.93%      0.93% # Class of executed instruction
system.switch_cpus04.op_class::IntAlu       329244152     37.63%     38.56% # Class of executed instruction
system.switch_cpus04.op_class::IntMult       21826646      2.49%     41.05% # Class of executed instruction
system.switch_cpus04.op_class::IntDiv               0      0.00%     41.05% # Class of executed instruction
system.switch_cpus04.op_class::FloatAdd     161149797     18.42%     59.47% # Class of executed instruction
system.switch_cpus04.op_class::FloatCmp       2216244      0.25%     59.72% # Class of executed instruction
system.switch_cpus04.op_class::FloatCvt      30668951      3.50%     63.23% # Class of executed instruction
system.switch_cpus04.op_class::FloatMult     96619916     11.04%     74.27% # Class of executed instruction
system.switch_cpus04.op_class::FloatDiv       3517366      0.40%     74.67% # Class of executed instruction
system.switch_cpus04.op_class::FloatSqrt      1172672      0.13%     74.81% # Class of executed instruction
system.switch_cpus04.op_class::SimdAdd              0      0.00%     74.81% # Class of executed instruction
system.switch_cpus04.op_class::SimdAddAcc            0      0.00%     74.81% # Class of executed instruction
system.switch_cpus04.op_class::SimdAlu              0      0.00%     74.81% # Class of executed instruction
system.switch_cpus04.op_class::SimdCmp              0      0.00%     74.81% # Class of executed instruction
system.switch_cpus04.op_class::SimdCvt              0      0.00%     74.81% # Class of executed instruction
system.switch_cpus04.op_class::SimdMisc             0      0.00%     74.81% # Class of executed instruction
system.switch_cpus04.op_class::SimdMult             0      0.00%     74.81% # Class of executed instruction
system.switch_cpus04.op_class::SimdMultAcc            0      0.00%     74.81% # Class of executed instruction
system.switch_cpus04.op_class::SimdShift            0      0.00%     74.81% # Class of executed instruction
system.switch_cpus04.op_class::SimdShiftAcc            0      0.00%     74.81% # Class of executed instruction
system.switch_cpus04.op_class::SimdSqrt             0      0.00%     74.81% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAdd            0      0.00%     74.81% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAlu            0      0.00%     74.81% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCmp            0      0.00%     74.81% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCvt            0      0.00%     74.81% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatDiv            0      0.00%     74.81% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMisc            0      0.00%     74.81% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMult            0      0.00%     74.81% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMultAcc            0      0.00%     74.81% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatSqrt            0      0.00%     74.81% # Class of executed instruction
system.switch_cpus04.op_class::MemRead      161666262     18.48%     93.28% # Class of executed instruction
system.switch_cpus04.op_class::MemWrite      52668376      6.02%     99.30% # Class of executed instruction
system.switch_cpus04.op_class::IprAccess      6109174      0.70%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::total        875019366                       # Class of executed instruction
system.switch_cpus05.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus05.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus05.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus05.dtb.read_hits          161495371                       # DTB read hits
system.switch_cpus05.dtb.read_misses           560792                       # DTB read misses
system.switch_cpus05.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.dtb.read_accesses      161328661                       # DTB read accesses
system.switch_cpus05.dtb.write_hits          52755449                       # DTB write hits
system.switch_cpus05.dtb.write_misses           39668                       # DTB write misses
system.switch_cpus05.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.dtb.write_accesses      52427781                       # DTB write accesses
system.switch_cpus05.dtb.data_hits          214250820                       # DTB hits
system.switch_cpus05.dtb.data_misses           600460                       # DTB misses
system.switch_cpus05.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus05.dtb.data_accesses      213756442                       # DTB accesses
system.switch_cpus05.itb.fetch_hits         874318524                       # ITB hits
system.switch_cpus05.itb.fetch_misses             107                       # ITB misses
system.switch_cpus05.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.itb.fetch_accesses     874318631                       # ITB accesses
system.switch_cpus05.itb.read_hits                  0                       # DTB read hits
system.switch_cpus05.itb.read_misses                0                       # DTB read misses
system.switch_cpus05.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.itb.write_hits                 0                       # DTB write hits
system.switch_cpus05.itb.write_misses               0                       # DTB write misses
system.switch_cpus05.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.itb.data_hits                  0                       # DTB hits
system.switch_cpus05.itb.data_misses                0                       # DTB misses
system.switch_cpus05.itb.data_acv                   0                       # DTB access violations
system.switch_cpus05.itb.data_accesses              0                       # DTB accesses
system.switch_cpus05.numCycles             1560212800                       # number of cpu cycles simulated
system.switch_cpus05.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus05.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus05.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus05.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus05.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus05.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_good::kernel            0                      
system.switch_cpus05.kern.mode_good::user            0                      
system.switch_cpus05.kern.mode_good::idle            0                      
system.switch_cpus05.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus05.committedInsts         876900400                       # Number of instructions committed
system.switch_cpus05.committedOps           876900400                       # Number of ops (including micro ops) committed
system.switch_cpus05.num_int_alu_accesses    595261941                       # Number of integer alu accesses
system.switch_cpus05.num_fp_alu_accesses    386302299                       # Number of float alu accesses
system.switch_cpus05.num_func_calls           4970843                       # number of times a function call or return occured
system.switch_cpus05.num_conditional_control_insts     64166806                       # number of instructions that are conditional controls
system.switch_cpus05.num_int_insts          595261941                       # number of integer instructions
system.switch_cpus05.num_fp_insts           386302299                       # number of float instructions
system.switch_cpus05.num_int_register_reads   1171003238                       # number of times the integer registers were read
system.switch_cpus05.num_int_register_writes    399334511                       # number of times the integer registers were written
system.switch_cpus05.num_fp_register_reads    543011099                       # number of times the floating registers were read
system.switch_cpus05.num_fp_register_writes    339880310                       # number of times the floating registers were written
system.switch_cpus05.num_mem_refs           214932546                       # number of memory refs
system.switch_cpus05.num_load_insts         162134309                       # Number of load instructions
system.switch_cpus05.num_store_insts         52798237                       # Number of store instructions
system.switch_cpus05.num_idle_cycles     683080241.023250                       # Number of idle cycles
system.switch_cpus05.num_busy_cycles     877132558.976750                       # Number of busy cycles
system.switch_cpus05.not_idle_fraction       0.562188                       # Percentage of non-idle cycles
system.switch_cpus05.idle_fraction           0.437812                       # Percentage of idle cycles
system.switch_cpus05.Branches                77944385                       # Number of branches fetched
system.switch_cpus05.op_class::No_OpClass      8144585      0.93%      0.93% # Class of executed instruction
system.switch_cpus05.op_class::IntAlu       330538373     37.67%     38.60% # Class of executed instruction
system.switch_cpus05.op_class::IntMult       21894888      2.50%     41.09% # Class of executed instruction
system.switch_cpus05.op_class::IntDiv               0      0.00%     41.09% # Class of executed instruction
system.switch_cpus05.op_class::FloatAdd     161479248     18.40%     59.49% # Class of executed instruction
system.switch_cpus05.op_class::FloatCmp       2222857      0.25%     59.75% # Class of executed instruction
system.switch_cpus05.op_class::FloatCvt      30730003      3.50%     63.25% # Class of executed instruction
system.switch_cpus05.op_class::FloatMult     96742228     11.02%     74.27% # Class of executed instruction
system.switch_cpus05.op_class::FloatDiv       3523736      0.40%     74.68% # Class of executed instruction
system.switch_cpus05.op_class::FloatSqrt      1175864      0.13%     74.81% # Class of executed instruction
system.switch_cpus05.op_class::SimdAdd              0      0.00%     74.81% # Class of executed instruction
system.switch_cpus05.op_class::SimdAddAcc            0      0.00%     74.81% # Class of executed instruction
system.switch_cpus05.op_class::SimdAlu              0      0.00%     74.81% # Class of executed instruction
system.switch_cpus05.op_class::SimdCmp              0      0.00%     74.81% # Class of executed instruction
system.switch_cpus05.op_class::SimdCvt              0      0.00%     74.81% # Class of executed instruction
system.switch_cpus05.op_class::SimdMisc             0      0.00%     74.81% # Class of executed instruction
system.switch_cpus05.op_class::SimdMult             0      0.00%     74.81% # Class of executed instruction
system.switch_cpus05.op_class::SimdMultAcc            0      0.00%     74.81% # Class of executed instruction
system.switch_cpus05.op_class::SimdShift            0      0.00%     74.81% # Class of executed instruction
system.switch_cpus05.op_class::SimdShiftAcc            0      0.00%     74.81% # Class of executed instruction
system.switch_cpus05.op_class::SimdSqrt             0      0.00%     74.81% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAdd            0      0.00%     74.81% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAlu            0      0.00%     74.81% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCmp            0      0.00%     74.81% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCvt            0      0.00%     74.81% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatDiv            0      0.00%     74.81% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMisc            0      0.00%     74.81% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMult            0      0.00%     74.81% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMultAcc            0      0.00%     74.81% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatSqrt            0      0.00%     74.81% # Class of executed instruction
system.switch_cpus05.op_class::MemRead      162152410     18.48%     93.29% # Class of executed instruction
system.switch_cpus05.op_class::MemWrite      52799030      6.02%     99.31% # Class of executed instruction
system.switch_cpus05.op_class::IprAccess      6097638      0.69%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::total        877500860                       # Class of executed instruction
system.switch_cpus06.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus06.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus06.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus06.dtb.read_hits          136676967                       # DTB read hits
system.switch_cpus06.dtb.read_misses           468698                       # DTB read misses
system.switch_cpus06.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.dtb.read_accesses      136384796                       # DTB read accesses
system.switch_cpus06.dtb.write_hits          44100760                       # DTB write hits
system.switch_cpus06.dtb.write_misses           28823                       # DTB write misses
system.switch_cpus06.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.dtb.write_accesses      43758218                       # DTB write accesses
system.switch_cpus06.dtb.data_hits          180777727                       # DTB hits
system.switch_cpus06.dtb.data_misses           497521                       # DTB misses
system.switch_cpus06.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus06.dtb.data_accesses      180143014                       # DTB accesses
system.switch_cpus06.itb.fetch_hits         739385848                       # ITB hits
system.switch_cpus06.itb.fetch_misses             107                       # ITB misses
system.switch_cpus06.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.itb.fetch_accesses     739385955                       # ITB accesses
system.switch_cpus06.itb.read_hits                  0                       # DTB read hits
system.switch_cpus06.itb.read_misses                0                       # DTB read misses
system.switch_cpus06.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.itb.write_hits                 0                       # DTB write hits
system.switch_cpus06.itb.write_misses               0                       # DTB write misses
system.switch_cpus06.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.itb.data_hits                  0                       # DTB hits
system.switch_cpus06.itb.data_misses                0                       # DTB misses
system.switch_cpus06.itb.data_acv                   0                       # DTB access violations
system.switch_cpus06.itb.data_accesses              0                       # DTB accesses
system.switch_cpus06.numCycles             1560226022                       # number of cpu cycles simulated
system.switch_cpus06.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus06.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus06.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus06.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus06.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus06.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_good::kernel            0                      
system.switch_cpus06.kern.mode_good::user            0                      
system.switch_cpus06.kern.mode_good::idle            0                      
system.switch_cpus06.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus06.committedInsts         742171739                       # Number of instructions committed
system.switch_cpus06.committedOps           742171739                       # Number of ops (including micro ops) committed
system.switch_cpus06.num_int_alu_accesses    503914759                       # Number of integer alu accesses
system.switch_cpus06.num_fp_alu_accesses    326919861                       # Number of float alu accesses
system.switch_cpus06.num_func_calls           4119495                       # number of times a function call or return occured
system.switch_cpus06.num_conditional_control_insts     54314488                       # number of instructions that are conditional controls
system.switch_cpus06.num_int_insts          503914759                       # number of integer instructions
system.switch_cpus06.num_fp_insts           326919861                       # number of float instructions
system.switch_cpus06.num_int_register_reads    990271545                       # number of times the integer registers were read
system.switch_cpus06.num_int_register_writes    338163749                       # number of times the integer registers were written
system.switch_cpus06.num_fp_register_reads    458520431                       # number of times the floating registers were read
system.switch_cpus06.num_fp_register_writes    288038987                       # number of times the floating registers were written
system.switch_cpus06.num_mem_refs           181344453                       # number of memory refs
system.switch_cpus06.num_load_insts         137211584                       # Number of load instructions
system.switch_cpus06.num_store_insts         44132869                       # Number of store instructions
system.switch_cpus06.num_idle_cycles     817862359.089396                       # Number of idle cycles
system.switch_cpus06.num_busy_cycles     742363662.910605                       # Number of busy cycles
system.switch_cpus06.not_idle_fraction       0.475805                       # Percentage of non-idle cycles
system.switch_cpus06.idle_fraction           0.524195                       # Percentage of idle cycles
system.switch_cpus06.Branches                65967143                       # Number of branches fetched
system.switch_cpus06.op_class::No_OpClass      6740500      0.91%      0.91% # Class of executed instruction
system.switch_cpus06.op_class::IntAlu       280173843     37.73%     38.63% # Class of executed instruction
system.switch_cpus06.op_class::IntMult       18276029      2.46%     41.09% # Class of executed instruction
system.switch_cpus06.op_class::IntDiv               0      0.00%     41.09% # Class of executed instruction
system.switch_cpus06.op_class::FloatAdd     136805383     18.42%     59.51% # Class of executed instruction
system.switch_cpus06.op_class::FloatCmp       1866782      0.25%     59.77% # Class of executed instruction
system.switch_cpus06.op_class::FloatCvt      26616996      3.58%     63.35% # Class of executed instruction
system.switch_cpus06.op_class::FloatMult     81838144     11.02%     74.37% # Class of executed instruction
system.switch_cpus06.op_class::FloatDiv       2943201      0.40%     74.77% # Class of executed instruction
system.switch_cpus06.op_class::FloatSqrt       979048      0.13%     74.90% # Class of executed instruction
system.switch_cpus06.op_class::SimdAdd              0      0.00%     74.90% # Class of executed instruction
system.switch_cpus06.op_class::SimdAddAcc            0      0.00%     74.90% # Class of executed instruction
system.switch_cpus06.op_class::SimdAlu              0      0.00%     74.90% # Class of executed instruction
system.switch_cpus06.op_class::SimdCmp              0      0.00%     74.90% # Class of executed instruction
system.switch_cpus06.op_class::SimdCvt              0      0.00%     74.90% # Class of executed instruction
system.switch_cpus06.op_class::SimdMisc             0      0.00%     74.90% # Class of executed instruction
system.switch_cpus06.op_class::SimdMult             0      0.00%     74.90% # Class of executed instruction
system.switch_cpus06.op_class::SimdMultAcc            0      0.00%     74.90% # Class of executed instruction
system.switch_cpus06.op_class::SimdShift            0      0.00%     74.90% # Class of executed instruction
system.switch_cpus06.op_class::SimdShiftAcc            0      0.00%     74.90% # Class of executed instruction
system.switch_cpus06.op_class::SimdSqrt             0      0.00%     74.90% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAdd            0      0.00%     74.90% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAlu            0      0.00%     74.90% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCmp            0      0.00%     74.90% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCvt            0      0.00%     74.90% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatDiv            0      0.00%     74.90% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMisc            0      0.00%     74.90% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMult            0      0.00%     74.90% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMultAcc            0      0.00%     74.90% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatSqrt            0      0.00%     74.90% # Class of executed instruction
system.switch_cpus06.op_class::MemRead      137228168     18.48%     93.38% # Class of executed instruction
system.switch_cpus06.op_class::MemWrite      44133215      5.94%     99.32% # Class of executed instruction
system.switch_cpus06.op_class::IprAccess      5067951      0.68%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::total        742669260                       # Class of executed instruction
system.switch_cpus07.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus07.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus07.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus07.dtb.read_hits          160841424                       # DTB read hits
system.switch_cpus07.dtb.read_misses           565842                       # DTB read misses
system.switch_cpus07.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.dtb.read_accesses      160694510                       # DTB read accesses
system.switch_cpus07.dtb.write_hits          52594835                       # DTB write hits
system.switch_cpus07.dtb.write_misses           34203                       # DTB write misses
system.switch_cpus07.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.dtb.write_accesses      52275561                       # DTB write accesses
system.switch_cpus07.dtb.data_hits          213436259                       # DTB hits
system.switch_cpus07.dtb.data_misses           600045                       # DTB misses
system.switch_cpus07.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus07.dtb.data_accesses      212970071                       # DTB accesses
system.switch_cpus07.itb.fetch_hits         871376671                       # ITB hits
system.switch_cpus07.itb.fetch_misses             110                       # ITB misses
system.switch_cpus07.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.itb.fetch_accesses     871376781                       # ITB accesses
system.switch_cpus07.itb.read_hits                  0                       # DTB read hits
system.switch_cpus07.itb.read_misses                0                       # DTB read misses
system.switch_cpus07.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.itb.write_hits                 0                       # DTB write hits
system.switch_cpus07.itb.write_misses               0                       # DTB write misses
system.switch_cpus07.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.itb.data_hits                  0                       # DTB hits
system.switch_cpus07.itb.data_misses                0                       # DTB misses
system.switch_cpus07.itb.data_acv                   0                       # DTB access violations
system.switch_cpus07.itb.data_accesses              0                       # DTB accesses
system.switch_cpus07.numCycles             1560230470                       # number of cpu cycles simulated
system.switch_cpus07.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus07.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus07.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus07.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus07.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus07.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_good::kernel            0                      
system.switch_cpus07.kern.mode_good::user            0                      
system.switch_cpus07.kern.mode_good::idle            0                      
system.switch_cpus07.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus07.committedInsts         873836436                       # Number of instructions committed
system.switch_cpus07.committedOps           873836436                       # Number of ops (including micro ops) committed
system.switch_cpus07.num_int_alu_accesses    593029780                       # Number of integer alu accesses
system.switch_cpus07.num_fp_alu_accesses    385044856                       # Number of float alu accesses
system.switch_cpus07.num_func_calls           4967229                       # number of times a function call or return occured
system.switch_cpus07.num_conditional_control_insts     63891769                       # number of instructions that are conditional controls
system.switch_cpus07.num_int_insts          593029780                       # number of integer instructions
system.switch_cpus07.num_fp_insts           385044856                       # number of float instructions
system.switch_cpus07.num_int_register_reads   1166790232                       # number of times the integer registers were read
system.switch_cpus07.num_int_register_writes    397827286                       # number of times the integer registers were written
system.switch_cpus07.num_fp_register_reads    541328622                       # number of times the floating registers were read
system.switch_cpus07.num_fp_register_writes    338790025                       # number of times the floating registers were written
system.switch_cpus07.num_mem_refs           214132359                       # number of memory refs
system.switch_cpus07.num_load_insts         161500290                       # Number of load instructions
system.switch_cpus07.num_store_insts         52632069                       # Number of store instructions
system.switch_cpus07.num_idle_cycles     686151105.691635                       # Number of idle cycles
system.switch_cpus07.num_busy_cycles     874079364.308365                       # Number of busy cycles
system.switch_cpus07.not_idle_fraction       0.560225                       # Percentage of non-idle cycles
system.switch_cpus07.idle_fraction           0.439775                       # Percentage of idle cycles
system.switch_cpus07.Branches                77607376                       # Number of branches fetched
system.switch_cpus07.op_class::No_OpClass      8175548      0.93%      0.93% # Class of executed instruction
system.switch_cpus07.op_class::IntAlu       329217551     37.65%     38.58% # Class of executed instruction
system.switch_cpus07.op_class::IntMult       21820866      2.50%     41.08% # Class of executed instruction
system.switch_cpus07.op_class::IntDiv               0      0.00%     41.08% # Class of executed instruction
system.switch_cpus07.op_class::FloatAdd     160956275     18.41%     59.49% # Class of executed instruction
system.switch_cpus07.op_class::FloatCmp       2267738      0.26%     59.75% # Class of executed instruction
system.switch_cpus07.op_class::FloatCvt      30649299      3.51%     63.25% # Class of executed instruction
system.switch_cpus07.op_class::FloatMult     96425209     11.03%     74.28% # Class of executed instruction
system.switch_cpus07.op_class::FloatDiv       3509582      0.40%     74.68% # Class of executed instruction
system.switch_cpus07.op_class::FloatSqrt      1172360      0.13%     74.81% # Class of executed instruction
system.switch_cpus07.op_class::SimdAdd              0      0.00%     74.81% # Class of executed instruction
system.switch_cpus07.op_class::SimdAddAcc            0      0.00%     74.81% # Class of executed instruction
system.switch_cpus07.op_class::SimdAlu              0      0.00%     74.81% # Class of executed instruction
system.switch_cpus07.op_class::SimdCmp              0      0.00%     74.81% # Class of executed instruction
system.switch_cpus07.op_class::SimdCvt              0      0.00%     74.81% # Class of executed instruction
system.switch_cpus07.op_class::SimdMisc             0      0.00%     74.81% # Class of executed instruction
system.switch_cpus07.op_class::SimdMult             0      0.00%     74.81% # Class of executed instruction
system.switch_cpus07.op_class::SimdMultAcc            0      0.00%     74.81% # Class of executed instruction
system.switch_cpus07.op_class::SimdShift            0      0.00%     74.81% # Class of executed instruction
system.switch_cpus07.op_class::SimdShiftAcc            0      0.00%     74.81% # Class of executed instruction
system.switch_cpus07.op_class::SimdSqrt             0      0.00%     74.81% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAdd            0      0.00%     74.81% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAlu            0      0.00%     74.81% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCmp            0      0.00%     74.81% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCvt            0      0.00%     74.81% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatDiv            0      0.00%     74.81% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMisc            0      0.00%     74.81% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMult            0      0.00%     74.81% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMultAcc            0      0.00%     74.81% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatSqrt            0      0.00%     74.81% # Class of executed instruction
system.switch_cpus07.op_class::MemRead      161517442     18.47%     93.28% # Class of executed instruction
system.switch_cpus07.op_class::MemWrite      52632497      6.02%     99.30% # Class of executed instruction
system.switch_cpus07.op_class::IprAccess      6092114      0.70%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::total        874436481                       # Class of executed instruction
system.switch_cpus08.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus08.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus08.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus08.dtb.read_hits          161270529                       # DTB read hits
system.switch_cpus08.dtb.read_misses           567933                       # DTB read misses
system.switch_cpus08.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.dtb.read_accesses      161124163                       # DTB read accesses
system.switch_cpus08.dtb.write_hits          52632931                       # DTB write hits
system.switch_cpus08.dtb.write_misses           39967                       # DTB write misses
system.switch_cpus08.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.dtb.write_accesses      52312219                       # DTB write accesses
system.switch_cpus08.dtb.data_hits          213903460                       # DTB hits
system.switch_cpus08.dtb.data_misses           607900                       # DTB misses
system.switch_cpus08.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus08.dtb.data_accesses      213436382                       # DTB accesses
system.switch_cpus08.itb.fetch_hits         873161800                       # ITB hits
system.switch_cpus08.itb.fetch_misses             107                       # ITB misses
system.switch_cpus08.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.itb.fetch_accesses     873161907                       # ITB accesses
system.switch_cpus08.itb.read_hits                  0                       # DTB read hits
system.switch_cpus08.itb.read_misses                0                       # DTB read misses
system.switch_cpus08.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.itb.write_hits                 0                       # DTB write hits
system.switch_cpus08.itb.write_misses               0                       # DTB write misses
system.switch_cpus08.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.itb.data_hits                  0                       # DTB hits
system.switch_cpus08.itb.data_misses                0                       # DTB misses
system.switch_cpus08.itb.data_acv                   0                       # DTB access violations
system.switch_cpus08.itb.data_accesses              0                       # DTB accesses
system.switch_cpus08.numCycles             1560223099                       # number of cpu cycles simulated
system.switch_cpus08.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus08.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus08.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus08.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus08.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus08.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_good::kernel            0                      
system.switch_cpus08.kern.mode_good::user            0                      
system.switch_cpus08.kern.mode_good::idle            0                      
system.switch_cpus08.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus08.committedInsts         875654131                       # Number of instructions committed
system.switch_cpus08.committedOps           875654131                       # Number of ops (including micro ops) committed
system.switch_cpus08.num_int_alu_accesses    594433762                       # Number of integer alu accesses
system.switch_cpus08.num_fp_alu_accesses    385746616                       # Number of float alu accesses
system.switch_cpus08.num_func_calls           4944681                       # number of times a function call or return occured
system.switch_cpus08.num_conditional_control_insts     64100171                       # number of instructions that are conditional controls
system.switch_cpus08.num_int_insts          594433762                       # number of integer instructions
system.switch_cpus08.num_fp_insts           385746616                       # number of float instructions
system.switch_cpus08.num_int_register_reads   1169207693                       # number of times the integer registers were read
system.switch_cpus08.num_int_register_writes    398771710                       # number of times the integer registers were written
system.switch_cpus08.num_fp_register_reads    542156167                       # number of times the floating registers were read
system.switch_cpus08.num_fp_register_writes    339406397                       # number of times the floating registers were written
system.switch_cpus08.num_mem_refs           214593116                       # number of memory refs
system.switch_cpus08.num_load_insts         161917107                       # Number of load instructions
system.switch_cpus08.num_store_insts         52676009                       # Number of store instructions
system.switch_cpus08.num_idle_cycles     684323071.078097                       # Number of idle cycles
system.switch_cpus08.num_busy_cycles     875900027.921903                       # Number of busy cycles
system.switch_cpus08.not_idle_fraction       0.561394                       # Percentage of non-idle cycles
system.switch_cpus08.idle_fraction           0.438606                       # Percentage of idle cycles
system.switch_cpus08.Branches                77844363                       # Number of branches fetched
system.switch_cpus08.op_class::No_OpClass      8134326      0.93%      0.93% # Class of executed instruction
system.switch_cpus08.op_class::IntAlu       330043426     37.66%     38.59% # Class of executed instruction
system.switch_cpus08.op_class::IntMult       21845339      2.49%     41.09% # Class of executed instruction
system.switch_cpus08.op_class::IntDiv               0      0.00%     41.09% # Class of executed instruction
system.switch_cpus08.op_class::FloatAdd     161250983     18.40%     59.49% # Class of executed instruction
system.switch_cpus08.op_class::FloatCmp       2192808      0.25%     59.74% # Class of executed instruction
system.switch_cpus08.op_class::FloatCvt      30707589      3.50%     63.24% # Class of executed instruction
system.switch_cpus08.op_class::FloatMult     96614709     11.03%     74.27% # Class of executed instruction
system.switch_cpus08.op_class::FloatDiv       3517855      0.40%     74.67% # Class of executed instruction
system.switch_cpus08.op_class::FloatSqrt      1172872      0.13%     74.80% # Class of executed instruction
system.switch_cpus08.op_class::SimdAdd              0      0.00%     74.80% # Class of executed instruction
system.switch_cpus08.op_class::SimdAddAcc            0      0.00%     74.80% # Class of executed instruction
system.switch_cpus08.op_class::SimdAlu              0      0.00%     74.80% # Class of executed instruction
system.switch_cpus08.op_class::SimdCmp              0      0.00%     74.80% # Class of executed instruction
system.switch_cpus08.op_class::SimdCvt              0      0.00%     74.80% # Class of executed instruction
system.switch_cpus08.op_class::SimdMisc             0      0.00%     74.80% # Class of executed instruction
system.switch_cpus08.op_class::SimdMult             0      0.00%     74.80% # Class of executed instruction
system.switch_cpus08.op_class::SimdMultAcc            0      0.00%     74.80% # Class of executed instruction
system.switch_cpus08.op_class::SimdShift            0      0.00%     74.80% # Class of executed instruction
system.switch_cpus08.op_class::SimdShiftAcc            0      0.00%     74.80% # Class of executed instruction
system.switch_cpus08.op_class::SimdSqrt             0      0.00%     74.80% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAdd            0      0.00%     74.80% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAlu            0      0.00%     74.80% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCmp            0      0.00%     74.80% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCvt            0      0.00%     74.80% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatDiv            0      0.00%     74.80% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMisc            0      0.00%     74.80% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMult            0      0.00%     74.80% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMultAcc            0      0.00%     74.80% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatSqrt            0      0.00%     74.80% # Class of executed instruction
system.switch_cpus08.op_class::MemRead      161934744     18.48%     93.28% # Class of executed instruction
system.switch_cpus08.op_class::MemWrite      52676662      6.01%     99.30% # Class of executed instruction
system.switch_cpus08.op_class::IprAccess      6170718      0.70%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::total        876262031                       # Class of executed instruction
system.switch_cpus09.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus09.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus09.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus09.dtb.read_hits          137933711                       # DTB read hits
system.switch_cpus09.dtb.read_misses           479465                       # DTB read misses
system.switch_cpus09.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.dtb.read_accesses      137714513                       # DTB read accesses
system.switch_cpus09.dtb.write_hits          44538847                       # DTB write hits
system.switch_cpus09.dtb.write_misses           28945                       # DTB write misses
system.switch_cpus09.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.dtb.write_accesses      44222766                       # DTB write accesses
system.switch_cpus09.dtb.data_hits          182472558                       # DTB hits
system.switch_cpus09.dtb.data_misses           508410                       # DTB misses
system.switch_cpus09.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus09.dtb.data_accesses      181937279                       # DTB accesses
system.switch_cpus09.itb.fetch_hits         746786842                       # ITB hits
system.switch_cpus09.itb.fetch_misses             110                       # ITB misses
system.switch_cpus09.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.itb.fetch_accesses     746786952                       # ITB accesses
system.switch_cpus09.itb.read_hits                  0                       # DTB read hits
system.switch_cpus09.itb.read_misses                0                       # DTB read misses
system.switch_cpus09.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.itb.write_hits                 0                       # DTB write hits
system.switch_cpus09.itb.write_misses               0                       # DTB write misses
system.switch_cpus09.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.itb.data_hits                  0                       # DTB hits
system.switch_cpus09.itb.data_misses                0                       # DTB misses
system.switch_cpus09.itb.data_acv                   0                       # DTB access violations
system.switch_cpus09.itb.data_accesses              0                       # DTB accesses
system.switch_cpus09.numCycles             1560236341                       # number of cpu cycles simulated
system.switch_cpus09.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus09.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus09.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus09.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus09.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus09.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_good::kernel            0                      
system.switch_cpus09.kern.mode_good::user            0                      
system.switch_cpus09.kern.mode_good::idle            0                      
system.switch_cpus09.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus09.committedInsts         749310003                       # Number of instructions committed
system.switch_cpus09.committedOps           749310003                       # Number of ops (including micro ops) committed
system.switch_cpus09.num_int_alu_accesses    508767702                       # Number of integer alu accesses
system.switch_cpus09.num_fp_alu_accesses    330005900                       # Number of float alu accesses
system.switch_cpus09.num_func_calls           4170029                       # number of times a function call or return occured
system.switch_cpus09.num_conditional_control_insts     54806829                       # number of instructions that are conditional controls
system.switch_cpus09.num_int_insts          508767702                       # number of integer instructions
system.switch_cpus09.num_fp_insts           330005900                       # number of float instructions
system.switch_cpus09.num_int_register_reads    999793415                       # number of times the integer registers were read
system.switch_cpus09.num_int_register_writes    341440289                       # number of times the integer registers were written
system.switch_cpus09.num_fp_register_reads    462832416                       # number of times the floating registers were read
system.switch_cpus09.num_fp_register_writes    290733595                       # number of times the floating registers were written
system.switch_cpus09.num_mem_refs           183063085                       # number of memory refs
system.switch_cpus09.num_load_insts         138492341                       # Number of load instructions
system.switch_cpus09.num_store_insts         44570744                       # Number of store instructions
system.switch_cpus09.num_idle_cycles     810721462.386835                       # Number of idle cycles
system.switch_cpus09.num_busy_cycles     749514878.613165                       # Number of busy cycles
system.switch_cpus09.not_idle_fraction       0.480385                       # Percentage of non-idle cycles
system.switch_cpus09.idle_fraction           0.519615                       # Percentage of idle cycles
system.switch_cpus09.Branches                66577975                       # Number of branches fetched
system.switch_cpus09.op_class::No_OpClass      6870818      0.92%      0.92% # Class of executed instruction
system.switch_cpus09.op_class::IntAlu       282866244     37.72%     38.64% # Class of executed instruction
system.switch_cpus09.op_class::IntMult       18465639      2.46%     41.10% # Class of executed instruction
system.switch_cpus09.op_class::IntDiv               0      0.00%     41.10% # Class of executed instruction
system.switch_cpus09.op_class::FloatAdd     138077873     18.41%     59.52% # Class of executed instruction
system.switch_cpus09.op_class::FloatCmp       1910867      0.25%     59.77% # Class of executed instruction
system.switch_cpus09.op_class::FloatCvt      26839768      3.58%     63.35% # Class of executed instruction
system.switch_cpus09.op_class::FloatMult     82573578     11.01%     74.37% # Class of executed instruction
system.switch_cpus09.op_class::FloatDiv       2971408      0.40%     74.76% # Class of executed instruction
system.switch_cpus09.op_class::FloatSqrt       989688      0.13%     74.89% # Class of executed instruction
system.switch_cpus09.op_class::SimdAdd              0      0.00%     74.89% # Class of executed instruction
system.switch_cpus09.op_class::SimdAddAcc            0      0.00%     74.89% # Class of executed instruction
system.switch_cpus09.op_class::SimdAlu              0      0.00%     74.89% # Class of executed instruction
system.switch_cpus09.op_class::SimdCmp              0      0.00%     74.89% # Class of executed instruction
system.switch_cpus09.op_class::SimdCvt              0      0.00%     74.89% # Class of executed instruction
system.switch_cpus09.op_class::SimdMisc             0      0.00%     74.89% # Class of executed instruction
system.switch_cpus09.op_class::SimdMult             0      0.00%     74.89% # Class of executed instruction
system.switch_cpus09.op_class::SimdMultAcc            0      0.00%     74.89% # Class of executed instruction
system.switch_cpus09.op_class::SimdShift            0      0.00%     74.89% # Class of executed instruction
system.switch_cpus09.op_class::SimdShiftAcc            0      0.00%     74.89% # Class of executed instruction
system.switch_cpus09.op_class::SimdSqrt             0      0.00%     74.89% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAdd            0      0.00%     74.89% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAlu            0      0.00%     74.89% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCmp            0      0.00%     74.89% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCvt            0      0.00%     74.89% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatDiv            0      0.00%     74.89% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMisc            0      0.00%     74.89% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMult            0      0.00%     74.89% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMultAcc            0      0.00%     74.89% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatSqrt            0      0.00%     74.89% # Class of executed instruction
system.switch_cpus09.op_class::MemRead      138508252     18.47%     93.37% # Class of executed instruction
system.switch_cpus09.op_class::MemWrite      44571252      5.94%     99.31% # Class of executed instruction
system.switch_cpus09.op_class::IprAccess      5173026      0.69%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::total        749818413                       # Class of executed instruction
system.switch_cpus10.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus10.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus10.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus10.dtb.read_hits          161644809                       # DTB read hits
system.switch_cpus10.dtb.read_misses           561276                       # DTB read misses
system.switch_cpus10.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.dtb.read_accesses      161490175                       # DTB read accesses
system.switch_cpus10.dtb.write_hits          52787832                       # DTB write hits
system.switch_cpus10.dtb.write_misses           38731                       # DTB write misses
system.switch_cpus10.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.dtb.write_accesses      52464825                       # DTB write accesses
system.switch_cpus10.dtb.data_hits          214432641                       # DTB hits
system.switch_cpus10.dtb.data_misses           600007                       # DTB misses
system.switch_cpus10.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus10.dtb.data_accesses      213955000                       # DTB accesses
system.switch_cpus10.itb.fetch_hits         875162298                       # ITB hits
system.switch_cpus10.itb.fetch_misses             107                       # ITB misses
system.switch_cpus10.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.itb.fetch_accesses     875162405                       # ITB accesses
system.switch_cpus10.itb.read_hits                  0                       # DTB read hits
system.switch_cpus10.itb.read_misses                0                       # DTB read misses
system.switch_cpus10.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.itb.write_hits                 0                       # DTB write hits
system.switch_cpus10.itb.write_misses               0                       # DTB write misses
system.switch_cpus10.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.itb.data_hits                  0                       # DTB hits
system.switch_cpus10.itb.data_misses                0                       # DTB misses
system.switch_cpus10.itb.data_acv                   0                       # DTB access violations
system.switch_cpus10.itb.data_accesses              0                       # DTB accesses
system.switch_cpus10.numCycles             1560214178                       # number of cpu cycles simulated
system.switch_cpus10.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus10.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus10.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus10.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus10.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus10.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_good::kernel            0                      
system.switch_cpus10.kern.mode_good::user            0                      
system.switch_cpus10.kern.mode_good::idle            0                      
system.switch_cpus10.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus10.committedInsts         877663773                       # Number of instructions committed
system.switch_cpus10.committedOps           877663773                       # Number of ops (including micro ops) committed
system.switch_cpus10.num_int_alu_accesses    595489696                       # Number of integer alu accesses
system.switch_cpus10.num_fp_alu_accesses    386982690                       # Number of float alu accesses
system.switch_cpus10.num_func_calls           4945949                       # number of times a function call or return occured
system.switch_cpus10.num_conditional_control_insts     64224489                       # number of instructions that are conditional controls
system.switch_cpus10.num_int_insts          595489696                       # number of integer instructions
system.switch_cpus10.num_fp_insts           386982690                       # number of float instructions
system.switch_cpus10.num_int_register_reads   1171859583                       # number of times the integer registers were read
system.switch_cpus10.num_int_register_writes    399408566                       # number of times the integer registers were written
system.switch_cpus10.num_fp_register_reads    544146185                       # number of times the floating registers were read
system.switch_cpus10.num_fp_register_writes    340516381                       # number of times the floating registers were written
system.switch_cpus10.num_mem_refs           215113944                       # number of memory refs
system.switch_cpus10.num_load_insts         162284278                       # Number of load instructions
system.switch_cpus10.num_store_insts         52829666                       # Number of store instructions
system.switch_cpus10.num_idle_cycles     682318249.363232                       # Number of idle cycles
system.switch_cpus10.num_busy_cycles     877895928.636768                       # Number of busy cycles
system.switch_cpus10.not_idle_fraction       0.562677                       # Percentage of non-idle cycles
system.switch_cpus10.idle_fraction           0.437323                       # Percentage of idle cycles
system.switch_cpus10.Branches                77970337                       # Number of branches fetched
system.switch_cpus10.op_class::No_OpClass      8126370      0.93%      0.93% # Class of executed instruction
system.switch_cpus10.op_class::IntAlu       330502541     37.63%     38.56% # Class of executed instruction
system.switch_cpus10.op_class::IntMult       21911694      2.49%     41.05% # Class of executed instruction
system.switch_cpus10.op_class::IntDiv               0      0.00%     41.05% # Class of executed instruction
system.switch_cpus10.op_class::FloatAdd     161793347     18.42%     59.47% # Class of executed instruction
system.switch_cpus10.op_class::FloatCmp       2193715      0.25%     59.72% # Class of executed instruction
system.switch_cpus10.op_class::FloatCvt      30798677      3.51%     63.23% # Class of executed instruction
system.switch_cpus10.op_class::FloatMult     97005199     11.05%     74.28% # Class of executed instruction
system.switch_cpus10.op_class::FloatDiv       3531563      0.40%     74.68% # Class of executed instruction
system.switch_cpus10.op_class::FloatSqrt      1176600      0.13%     74.81% # Class of executed instruction
system.switch_cpus10.op_class::SimdAdd              0      0.00%     74.81% # Class of executed instruction
system.switch_cpus10.op_class::SimdAddAcc            0      0.00%     74.81% # Class of executed instruction
system.switch_cpus10.op_class::SimdAlu              0      0.00%     74.81% # Class of executed instruction
system.switch_cpus10.op_class::SimdCmp              0      0.00%     74.81% # Class of executed instruction
system.switch_cpus10.op_class::SimdCvt              0      0.00%     74.81% # Class of executed instruction
system.switch_cpus10.op_class::SimdMisc             0      0.00%     74.81% # Class of executed instruction
system.switch_cpus10.op_class::SimdMult             0      0.00%     74.81% # Class of executed instruction
system.switch_cpus10.op_class::SimdMultAcc            0      0.00%     74.81% # Class of executed instruction
system.switch_cpus10.op_class::SimdShift            0      0.00%     74.81% # Class of executed instruction
system.switch_cpus10.op_class::SimdShiftAcc            0      0.00%     74.81% # Class of executed instruction
system.switch_cpus10.op_class::SimdSqrt             0      0.00%     74.81% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAdd            0      0.00%     74.81% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAlu            0      0.00%     74.81% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCmp            0      0.00%     74.81% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCvt            0      0.00%     74.81% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatDiv            0      0.00%     74.81% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMisc            0      0.00%     74.81% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMult            0      0.00%     74.81% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMultAcc            0      0.00%     74.81% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatSqrt            0      0.00%     74.81% # Class of executed instruction
system.switch_cpus10.op_class::MemRead      162301851     18.48%     93.29% # Class of executed instruction
system.switch_cpus10.op_class::MemWrite      52830235      6.02%     99.31% # Class of executed instruction
system.switch_cpus10.op_class::IprAccess      6091988      0.69%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::total        878263780                       # Class of executed instruction
system.switch_cpus11.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus11.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus11.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus11.dtb.read_hits          160739672                       # DTB read hits
system.switch_cpus11.dtb.read_misses           571033                       # DTB read misses
system.switch_cpus11.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.dtb.read_accesses      160559433                       # DTB read accesses
system.switch_cpus11.dtb.write_hits          52509169                       # DTB write hits
system.switch_cpus11.dtb.write_misses           35407                       # DTB write misses
system.switch_cpus11.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.dtb.write_accesses      52175179                       # DTB write accesses
system.switch_cpus11.dtb.data_hits          213248841                       # DTB hits
system.switch_cpus11.dtb.data_misses           606440                       # DTB misses
system.switch_cpus11.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus11.dtb.data_accesses      212734612                       # DTB accesses
system.switch_cpus11.itb.fetch_hits         870415154                       # ITB hits
system.switch_cpus11.itb.fetch_misses             107                       # ITB misses
system.switch_cpus11.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.itb.fetch_accesses     870415261                       # ITB accesses
system.switch_cpus11.itb.read_hits                  0                       # DTB read hits
system.switch_cpus11.itb.read_misses                0                       # DTB read misses
system.switch_cpus11.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.itb.write_hits                 0                       # DTB write hits
system.switch_cpus11.itb.write_misses               0                       # DTB write misses
system.switch_cpus11.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.itb.data_hits                  0                       # DTB hits
system.switch_cpus11.itb.data_misses                0                       # DTB misses
system.switch_cpus11.itb.data_acv                   0                       # DTB access violations
system.switch_cpus11.itb.data_accesses              0                       # DTB accesses
system.switch_cpus11.numCycles             1560215837                       # number of cpu cycles simulated
system.switch_cpus11.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus11.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus11.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus11.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus11.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus11.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_good::kernel            0                      
system.switch_cpus11.kern.mode_good::user            0                      
system.switch_cpus11.kern.mode_good::idle            0                      
system.switch_cpus11.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus11.committedInsts         873030464                       # Number of instructions committed
system.switch_cpus11.committedOps           873030464                       # Number of ops (including micro ops) committed
system.switch_cpus11.num_int_alu_accesses    592564966                       # Number of integer alu accesses
system.switch_cpus11.num_fp_alu_accesses    384598635                       # Number of float alu accesses
system.switch_cpus11.num_func_calls           4946119                       # number of times a function call or return occured
system.switch_cpus11.num_conditional_control_insts     63888399                       # number of instructions that are conditional controls
system.switch_cpus11.num_int_insts          592564966                       # number of integer instructions
system.switch_cpus11.num_fp_insts           384598635                       # number of float instructions
system.switch_cpus11.num_int_register_reads   1165631124                       # number of times the integer registers were read
system.switch_cpus11.num_int_register_writes    397513369                       # number of times the integer registers were written
system.switch_cpus11.num_fp_register_reads    540648297                       # number of times the floating registers were read
system.switch_cpus11.num_fp_register_writes    338401605                       # number of times the floating registers were written
system.switch_cpus11.num_mem_refs           213950551                       # number of memory refs
system.switch_cpus11.num_load_insts         161402851                       # Number of load instructions
system.switch_cpus11.num_store_insts         52547700                       # Number of store instructions
system.switch_cpus11.num_idle_cycles     686943914.940014                       # Number of idle cycles
system.switch_cpus11.num_busy_cycles     873271922.059986                       # Number of busy cycles
system.switch_cpus11.not_idle_fraction       0.559712                       # Percentage of non-idle cycles
system.switch_cpus11.idle_fraction           0.440288                       # Percentage of idle cycles
system.switch_cpus11.Branches                77587771                       # Number of branches fetched
system.switch_cpus11.op_class::No_OpClass      8159424      0.93%      0.93% # Class of executed instruction
system.switch_cpus11.op_class::IntAlu       328949215     37.65%     38.59% # Class of executed instruction
system.switch_cpus11.op_class::IntMult       21783221      2.49%     41.08% # Class of executed instruction
system.switch_cpus11.op_class::IntDiv               0      0.00%     41.08% # Class of executed instruction
system.switch_cpus11.op_class::FloatAdd     160768455     18.40%     59.48% # Class of executed instruction
system.switch_cpus11.op_class::FloatCmp       2222406      0.25%     59.74% # Class of executed instruction
system.switch_cpus11.op_class::FloatCvt      30613730      3.50%     63.24% # Class of executed instruction
system.switch_cpus11.op_class::FloatMult     96336567     11.03%     74.27% # Class of executed instruction
system.switch_cpus11.op_class::FloatDiv       3507049      0.40%     74.67% # Class of executed instruction
system.switch_cpus11.op_class::FloatSqrt      1170176      0.13%     74.80% # Class of executed instruction
system.switch_cpus11.op_class::SimdAdd              0      0.00%     74.80% # Class of executed instruction
system.switch_cpus11.op_class::SimdAddAcc            0      0.00%     74.80% # Class of executed instruction
system.switch_cpus11.op_class::SimdAlu              0      0.00%     74.80% # Class of executed instruction
system.switch_cpus11.op_class::SimdCmp              0      0.00%     74.80% # Class of executed instruction
system.switch_cpus11.op_class::SimdCvt              0      0.00%     74.80% # Class of executed instruction
system.switch_cpus11.op_class::SimdMisc             0      0.00%     74.80% # Class of executed instruction
system.switch_cpus11.op_class::SimdMult             0      0.00%     74.80% # Class of executed instruction
system.switch_cpus11.op_class::SimdMultAcc            0      0.00%     74.80% # Class of executed instruction
system.switch_cpus11.op_class::SimdShift            0      0.00%     74.80% # Class of executed instruction
system.switch_cpus11.op_class::SimdShiftAcc            0      0.00%     74.80% # Class of executed instruction
system.switch_cpus11.op_class::SimdSqrt             0      0.00%     74.80% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAdd            0      0.00%     74.80% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAlu            0      0.00%     74.80% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCmp            0      0.00%     74.80% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCvt            0      0.00%     74.80% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatDiv            0      0.00%     74.80% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMisc            0      0.00%     74.80% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMult            0      0.00%     74.80% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMultAcc            0      0.00%     74.80% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatSqrt            0      0.00%     74.80% # Class of executed instruction
system.switch_cpus11.op_class::MemRead      161420846     18.48%     93.28% # Class of executed instruction
system.switch_cpus11.op_class::MemWrite      52548429      6.01%     99.30% # Class of executed instruction
system.switch_cpus11.op_class::IprAccess      6157386      0.70%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::total        873636904                       # Class of executed instruction
system.switch_cpus12.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus12.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus12.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus12.dtb.read_hits          161582883                       # DTB read hits
system.switch_cpus12.dtb.read_misses           567935                       # DTB read misses
system.switch_cpus12.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.dtb.read_accesses      161401161                       # DTB read accesses
system.switch_cpus12.dtb.write_hits          52792551                       # DTB write hits
system.switch_cpus12.dtb.write_misses           32601                       # DTB write misses
system.switch_cpus12.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.dtb.write_accesses      52448799                       # DTB write accesses
system.switch_cpus12.dtb.data_hits          214375434                       # DTB hits
system.switch_cpus12.dtb.data_misses           600536                       # DTB misses
system.switch_cpus12.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus12.dtb.data_accesses      213849960                       # DTB accesses
system.switch_cpus12.itb.fetch_hits         874647649                       # ITB hits
system.switch_cpus12.itb.fetch_misses             113                       # ITB misses
system.switch_cpus12.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.itb.fetch_accesses     874647762                       # ITB accesses
system.switch_cpus12.itb.read_hits                  0                       # DTB read hits
system.switch_cpus12.itb.read_misses                0                       # DTB read misses
system.switch_cpus12.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.itb.write_hits                 0                       # DTB write hits
system.switch_cpus12.itb.write_misses               0                       # DTB write misses
system.switch_cpus12.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.itb.data_hits                  0                       # DTB hits
system.switch_cpus12.itb.data_misses                0                       # DTB misses
system.switch_cpus12.itb.data_acv                   0                       # DTB access violations
system.switch_cpus12.itb.data_accesses              0                       # DTB accesses
system.switch_cpus12.numCycles             1560227084                       # number of cpu cycles simulated
system.switch_cpus12.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus12.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus12.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus12.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus12.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus12.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_good::kernel            0                      
system.switch_cpus12.kern.mode_good::user            0                      
system.switch_cpus12.kern.mode_good::idle            0                      
system.switch_cpus12.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus12.committedInsts         877301745                       # Number of instructions committed
system.switch_cpus12.committedOps           877301745                       # Number of ops (including micro ops) committed
system.switch_cpus12.num_int_alu_accesses    595262198                       # Number of integer alu accesses
system.switch_cpus12.num_fp_alu_accesses    386769133                       # Number of float alu accesses
system.switch_cpus12.num_func_calls           4951326                       # number of times a function call or return occured
system.switch_cpus12.num_conditional_control_insts     64202747                       # number of instructions that are conditional controls
system.switch_cpus12.num_int_insts          595262198                       # number of integer instructions
system.switch_cpus12.num_fp_insts           386769133                       # number of float instructions
system.switch_cpus12.num_int_register_reads   1171393603                       # number of times the integer registers were read
system.switch_cpus12.num_int_register_writes    399259650                       # number of times the integer registers were written
system.switch_cpus12.num_fp_register_reads    543896238                       # number of times the floating registers were read
system.switch_cpus12.num_fp_register_writes    340319759                       # number of times the floating registers were written
system.switch_cpus12.num_mem_refs           215059143                       # number of memory refs
system.switch_cpus12.num_load_insts         162230790                       # Number of load instructions
system.switch_cpus12.num_store_insts         52828353                       # Number of store instructions
system.switch_cpus12.num_idle_cycles     682685231.282727                       # Number of idle cycles
system.switch_cpus12.num_busy_cycles     877541852.717273                       # Number of busy cycles
system.switch_cpus12.not_idle_fraction       0.562445                       # Percentage of non-idle cycles
system.switch_cpus12.idle_fraction           0.437555                       # Percentage of idle cycles
system.switch_cpus12.Branches                77948632                       # Number of branches fetched
system.switch_cpus12.op_class::No_OpClass      8132305      0.93%      0.93% # Class of executed instruction
system.switch_cpus12.op_class::IntAlu       330363440     37.63%     38.56% # Class of executed instruction
system.switch_cpus12.op_class::IntMult       21906058      2.50%     41.05% # Class of executed instruction
system.switch_cpus12.op_class::IntDiv               0      0.00%     41.05% # Class of executed instruction
system.switch_cpus12.op_class::FloatAdd     161696841     18.42%     59.47% # Class of executed instruction
system.switch_cpus12.op_class::FloatCmp       2193346      0.25%     59.72% # Class of executed instruction
system.switch_cpus12.op_class::FloatCvt      30762150      3.50%     63.23% # Class of executed instruction
system.switch_cpus12.op_class::FloatMult     96962255     11.04%     74.27% # Class of executed instruction
system.switch_cpus12.op_class::FloatDiv       3530923      0.40%     74.67% # Class of executed instruction
system.switch_cpus12.op_class::FloatSqrt      1176400      0.13%     74.81% # Class of executed instruction
system.switch_cpus12.op_class::SimdAdd              0      0.00%     74.81% # Class of executed instruction
system.switch_cpus12.op_class::SimdAddAcc            0      0.00%     74.81% # Class of executed instruction
system.switch_cpus12.op_class::SimdAlu              0      0.00%     74.81% # Class of executed instruction
system.switch_cpus12.op_class::SimdCmp              0      0.00%     74.81% # Class of executed instruction
system.switch_cpus12.op_class::SimdCvt              0      0.00%     74.81% # Class of executed instruction
system.switch_cpus12.op_class::SimdMisc             0      0.00%     74.81% # Class of executed instruction
system.switch_cpus12.op_class::SimdMult             0      0.00%     74.81% # Class of executed instruction
system.switch_cpus12.op_class::SimdMultAcc            0      0.00%     74.81% # Class of executed instruction
system.switch_cpus12.op_class::SimdShift            0      0.00%     74.81% # Class of executed instruction
system.switch_cpus12.op_class::SimdShiftAcc            0      0.00%     74.81% # Class of executed instruction
system.switch_cpus12.op_class::SimdSqrt             0      0.00%     74.81% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAdd            0      0.00%     74.81% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAlu            0      0.00%     74.81% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCmp            0      0.00%     74.81% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCvt            0      0.00%     74.81% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatDiv            0      0.00%     74.81% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMisc            0      0.00%     74.81% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMult            0      0.00%     74.81% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMultAcc            0      0.00%     74.81% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatSqrt            0      0.00%     74.81% # Class of executed instruction
system.switch_cpus12.op_class::MemRead      162249261     18.48%     93.29% # Class of executed instruction
system.switch_cpus12.op_class::MemWrite      52829137      6.02%     99.31% # Class of executed instruction
system.switch_cpus12.op_class::IprAccess      6100165      0.69%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::total        877902281                       # Class of executed instruction
system.switch_cpus13.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus13.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus13.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus13.dtb.read_hits          161935214                       # DTB read hits
system.switch_cpus13.dtb.read_misses           559340                       # DTB read misses
system.switch_cpus13.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.dtb.read_accesses      161598519                       # DTB read accesses
system.switch_cpus13.dtb.write_hits          53694696                       # DTB write hits
system.switch_cpus13.dtb.write_misses           41955                       # DTB write misses
system.switch_cpus13.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.dtb.write_accesses      53280106                       # DTB write accesses
system.switch_cpus13.dtb.data_hits          215629910                       # DTB hits
system.switch_cpus13.dtb.data_misses           601295                       # DTB misses
system.switch_cpus13.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus13.dtb.data_accesses      214878625                       # DTB accesses
system.switch_cpus13.itb.fetch_hits         875989188                       # ITB hits
system.switch_cpus13.itb.fetch_misses             111                       # ITB misses
system.switch_cpus13.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.itb.fetch_accesses     875989299                       # ITB accesses
system.switch_cpus13.itb.read_hits                  0                       # DTB read hits
system.switch_cpus13.itb.read_misses                0                       # DTB read misses
system.switch_cpus13.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.itb.write_hits                 0                       # DTB write hits
system.switch_cpus13.itb.write_misses               0                       # DTB write misses
system.switch_cpus13.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.itb.data_hits                  0                       # DTB hits
system.switch_cpus13.itb.data_misses                0                       # DTB misses
system.switch_cpus13.itb.data_acv                   0                       # DTB access violations
system.switch_cpus13.itb.data_accesses              0                       # DTB accesses
system.switch_cpus13.numCycles             1560227634                       # number of cpu cycles simulated
system.switch_cpus13.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus13.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus13.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus13.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus13.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus13.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_good::kernel            0                      
system.switch_cpus13.kern.mode_good::user            0                      
system.switch_cpus13.kern.mode_good::idle            0                      
system.switch_cpus13.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus13.committedInsts         879310177                       # Number of instructions committed
system.switch_cpus13.committedOps           879310177                       # Number of ops (including micro ops) committed
system.switch_cpus13.num_int_alu_accesses    596739711                       # Number of integer alu accesses
system.switch_cpus13.num_fp_alu_accesses    385396921                       # Number of float alu accesses
system.switch_cpus13.num_func_calls           4990799                       # number of times a function call or return occured
system.switch_cpus13.num_conditional_control_insts     64248113                       # number of instructions that are conditional controls
system.switch_cpus13.num_int_insts          596739711                       # number of integer instructions
system.switch_cpus13.num_fp_insts           385396921                       # number of float instructions
system.switch_cpus13.num_int_register_reads   1172112806                       # number of times the integer registers were read
system.switch_cpus13.num_int_register_writes    400130867                       # number of times the integer registers were written
system.switch_cpus13.num_fp_register_reads    542393535                       # number of times the floating registers were read
system.switch_cpus13.num_fp_register_writes    339065680                       # number of times the floating registers were written
system.switch_cpus13.num_mem_refs           216312255                       # number of memory refs
system.switch_cpus13.num_load_insts         162572171                       # Number of load instructions
system.switch_cpus13.num_store_insts         53740084                       # Number of store instructions
system.switch_cpus13.num_idle_cycles     680677055.838521                       # Number of idle cycles
system.switch_cpus13.num_busy_cycles     879550578.161479                       # Number of busy cycles
system.switch_cpus13.not_idle_fraction       0.563732                       # Percentage of non-idle cycles
system.switch_cpus13.idle_fraction           0.436268                       # Percentage of idle cycles
system.switch_cpus13.Branches                77961468                       # Number of branches fetched
system.switch_cpus13.op_class::No_OpClass      9536576      1.08%      1.08% # Class of executed instruction
system.switch_cpus13.op_class::IntAlu       330781239     37.59%     38.68% # Class of executed instruction
system.switch_cpus13.op_class::IntMult       21853301      2.48%     41.16% # Class of executed instruction
system.switch_cpus13.op_class::IntDiv               0      0.00%     41.16% # Class of executed instruction
system.switch_cpus13.op_class::FloatAdd     161117377     18.31%     59.47% # Class of executed instruction
system.switch_cpus13.op_class::FloatCmp       2197741      0.25%     59.72% # Class of executed instruction
system.switch_cpus13.op_class::FloatCvt      30564707      3.47%     63.19% # Class of executed instruction
system.switch_cpus13.op_class::FloatMult     96707513     10.99%     74.18% # Class of executed instruction
system.switch_cpus13.op_class::FloatDiv       3525414      0.40%     74.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatSqrt      1174272      0.13%     74.72% # Class of executed instruction
system.switch_cpus13.op_class::SimdAdd              0      0.00%     74.72% # Class of executed instruction
system.switch_cpus13.op_class::SimdAddAcc            0      0.00%     74.72% # Class of executed instruction
system.switch_cpus13.op_class::SimdAlu              0      0.00%     74.72% # Class of executed instruction
system.switch_cpus13.op_class::SimdCmp              0      0.00%     74.72% # Class of executed instruction
system.switch_cpus13.op_class::SimdCvt              0      0.00%     74.72% # Class of executed instruction
system.switch_cpus13.op_class::SimdMisc             0      0.00%     74.72% # Class of executed instruction
system.switch_cpus13.op_class::SimdMult             0      0.00%     74.72% # Class of executed instruction
system.switch_cpus13.op_class::SimdMultAcc            0      0.00%     74.72% # Class of executed instruction
system.switch_cpus13.op_class::SimdShift            0      0.00%     74.72% # Class of executed instruction
system.switch_cpus13.op_class::SimdShiftAcc            0      0.00%     74.72% # Class of executed instruction
system.switch_cpus13.op_class::SimdSqrt             0      0.00%     74.72% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAdd            0      0.00%     74.72% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAlu            0      0.00%     74.72% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCmp            0      0.00%     74.72% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCvt            0      0.00%     74.72% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatDiv            0      0.00%     74.72% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMisc            0      0.00%     74.72% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMult            0      0.00%     74.72% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMultAcc            0      0.00%     74.72% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatSqrt            0      0.00%     74.72% # Class of executed instruction
system.switch_cpus13.op_class::MemRead      162595874     18.48%     93.20% # Class of executed instruction
system.switch_cpus13.op_class::MemWrite      53742842      6.11%     99.31% # Class of executed instruction
system.switch_cpus13.op_class::IprAccess      6114616      0.69%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::total        879911472                       # Class of executed instruction
system.switch_cpus14.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus14.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus14.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus14.dtb.read_hits          160943747                       # DTB read hits
system.switch_cpus14.dtb.read_misses           566830                       # DTB read misses
system.switch_cpus14.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.dtb.read_accesses      160766377                       # DTB read accesses
system.switch_cpus14.dtb.write_hits          52574676                       # DTB write hits
system.switch_cpus14.dtb.write_misses           34218                       # DTB write misses
system.switch_cpus14.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.dtb.write_accesses      52247973                       # DTB write accesses
system.switch_cpus14.dtb.data_hits          213518423                       # DTB hits
system.switch_cpus14.dtb.data_misses           601048                       # DTB misses
system.switch_cpus14.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus14.dtb.data_accesses      213014350                       # DTB accesses
system.switch_cpus14.itb.fetch_hits         871435761                       # ITB hits
system.switch_cpus14.itb.fetch_misses             110                       # ITB misses
system.switch_cpus14.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.itb.fetch_accesses     871435871                       # ITB accesses
system.switch_cpus14.itb.read_hits                  0                       # DTB read hits
system.switch_cpus14.itb.read_misses                0                       # DTB read misses
system.switch_cpus14.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.itb.write_hits                 0                       # DTB write hits
system.switch_cpus14.itb.write_misses               0                       # DTB write misses
system.switch_cpus14.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.itb.data_hits                  0                       # DTB hits
system.switch_cpus14.itb.data_misses                0                       # DTB misses
system.switch_cpus14.itb.data_acv                   0                       # DTB access violations
system.switch_cpus14.itb.data_accesses              0                       # DTB accesses
system.switch_cpus14.numCycles             1560217685                       # number of cpu cycles simulated
system.switch_cpus14.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus14.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus14.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus14.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus14.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus14.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_good::kernel            0                      
system.switch_cpus14.kern.mode_good::user            0                      
system.switch_cpus14.kern.mode_good::idle            0                      
system.switch_cpus14.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus14.committedInsts         874004373                       # Number of instructions committed
system.switch_cpus14.committedOps           874004373                       # Number of ops (including micro ops) committed
system.switch_cpus14.num_int_alu_accesses    593181612                       # Number of integer alu accesses
system.switch_cpus14.num_fp_alu_accesses    385102863                       # Number of float alu accesses
system.switch_cpus14.num_func_calls           4944659                       # number of times a function call or return occured
system.switch_cpus14.num_conditional_control_insts     63975186                       # number of instructions that are conditional controls
system.switch_cpus14.num_int_insts          593181612                       # number of integer instructions
system.switch_cpus14.num_fp_insts           385102863                       # number of float instructions
system.switch_cpus14.num_int_register_reads   1166959033                       # number of times the integer registers were read
system.switch_cpus14.num_int_register_writes    397893184                       # number of times the integer registers were written
system.switch_cpus14.num_fp_register_reads    541393114                       # number of times the floating registers were read
system.switch_cpus14.num_fp_register_writes    338843618                       # number of times the floating registers were written
system.switch_cpus14.num_mem_refs           214216164                       # number of memory refs
system.switch_cpus14.num_load_insts         161604191                       # Number of load instructions
system.switch_cpus14.num_store_insts         52611973                       # Number of store instructions
system.switch_cpus14.num_idle_cycles     685976617.428052                       # Number of idle cycles
system.switch_cpus14.num_busy_cycles     874241067.571948                       # Number of busy cycles
system.switch_cpus14.not_idle_fraction       0.560333                       # Percentage of non-idle cycles
system.switch_cpus14.idle_fraction           0.439667                       # Percentage of idle cycles
system.switch_cpus14.Branches                77684181                       # Number of branches fetched
system.switch_cpus14.op_class::No_OpClass      8156799      0.93%      0.93% # Class of executed instruction
system.switch_cpus14.op_class::IntAlu       329307030     37.65%     38.58% # Class of executed instruction
system.switch_cpus14.op_class::IntMult       21812198      2.49%     41.08% # Class of executed instruction
system.switch_cpus14.op_class::IntDiv               0      0.00%     41.08% # Class of executed instruction
system.switch_cpus14.op_class::FloatAdd     160980014     18.41%     59.48% # Class of executed instruction
system.switch_cpus14.op_class::FloatCmp       2210475      0.25%     59.74% # Class of executed instruction
system.switch_cpus14.op_class::FloatCvt      30638086      3.50%     63.24% # Class of executed instruction
system.switch_cpus14.op_class::FloatMult     96478817     11.03%     74.27% # Class of executed instruction
system.switch_cpus14.op_class::FloatDiv       3513232      0.40%     74.67% # Class of executed instruction
system.switch_cpus14.op_class::FloatSqrt      1171768      0.13%     74.81% # Class of executed instruction
system.switch_cpus14.op_class::SimdAdd              0      0.00%     74.81% # Class of executed instruction
system.switch_cpus14.op_class::SimdAddAcc            0      0.00%     74.81% # Class of executed instruction
system.switch_cpus14.op_class::SimdAlu              0      0.00%     74.81% # Class of executed instruction
system.switch_cpus14.op_class::SimdCmp              0      0.00%     74.81% # Class of executed instruction
system.switch_cpus14.op_class::SimdCvt              0      0.00%     74.81% # Class of executed instruction
system.switch_cpus14.op_class::SimdMisc             0      0.00%     74.81% # Class of executed instruction
system.switch_cpus14.op_class::SimdMult             0      0.00%     74.81% # Class of executed instruction
system.switch_cpus14.op_class::SimdMultAcc            0      0.00%     74.81% # Class of executed instruction
system.switch_cpus14.op_class::SimdShift            0      0.00%     74.81% # Class of executed instruction
system.switch_cpus14.op_class::SimdShiftAcc            0      0.00%     74.81% # Class of executed instruction
system.switch_cpus14.op_class::SimdSqrt             0      0.00%     74.81% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAdd            0      0.00%     74.81% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAlu            0      0.00%     74.81% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCmp            0      0.00%     74.81% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCvt            0      0.00%     74.81% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatDiv            0      0.00%     74.81% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMisc            0      0.00%     74.81% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMult            0      0.00%     74.81% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMultAcc            0      0.00%     74.81% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatSqrt            0      0.00%     74.81% # Class of executed instruction
system.switch_cpus14.op_class::MemRead      161621719     18.48%     93.29% # Class of executed instruction
system.switch_cpus14.op_class::MemWrite      52612536      6.02%     99.30% # Class of executed instruction
system.switch_cpus14.op_class::IprAccess      6102747      0.70%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::total        874605421                       # Class of executed instruction
system.switch_cpus15.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus15.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus15.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus15.dtb.read_hits          161188542                       # DTB read hits
system.switch_cpus15.dtb.read_misses           568216                       # DTB read misses
system.switch_cpus15.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.dtb.read_accesses      161019359                       # DTB read accesses
system.switch_cpus15.dtb.write_hits          52658953                       # DTB write hits
system.switch_cpus15.dtb.write_misses           39909                       # DTB write misses
system.switch_cpus15.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.dtb.write_accesses      52332374                       # DTB write accesses
system.switch_cpus15.dtb.data_hits          213847495                       # DTB hits
system.switch_cpus15.dtb.data_misses           608125                       # DTB misses
system.switch_cpus15.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus15.dtb.data_accesses      213351733                       # DTB accesses
system.switch_cpus15.itb.fetch_hits         872915049                       # ITB hits
system.switch_cpus15.itb.fetch_misses             110                       # ITB misses
system.switch_cpus15.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.itb.fetch_accesses     872915159                       # ITB accesses
system.switch_cpus15.itb.read_hits                  0                       # DTB read hits
system.switch_cpus15.itb.read_misses                0                       # DTB read misses
system.switch_cpus15.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.itb.write_hits                 0                       # DTB write hits
system.switch_cpus15.itb.write_misses               0                       # DTB write misses
system.switch_cpus15.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.itb.data_hits                  0                       # DTB hits
system.switch_cpus15.itb.data_misses                0                       # DTB misses
system.switch_cpus15.itb.data_acv                   0                       # DTB access violations
system.switch_cpus15.itb.data_accesses              0                       # DTB accesses
system.switch_cpus15.numCycles             1560228885                       # number of cpu cycles simulated
system.switch_cpus15.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus15.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus15.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus15.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus15.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus15.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_good::kernel            0                      
system.switch_cpus15.kern.mode_good::user            0                      
system.switch_cpus15.kern.mode_good::idle            0                      
system.switch_cpus15.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus15.committedInsts         875474094                       # Number of instructions committed
system.switch_cpus15.committedOps           875474094                       # Number of ops (including micro ops) committed
system.switch_cpus15.num_int_alu_accesses    594220799                       # Number of integer alu accesses
system.switch_cpus15.num_fp_alu_accesses    385667166                       # Number of float alu accesses
system.switch_cpus15.num_func_calls           4957631                       # number of times a function call or return occured
system.switch_cpus15.num_conditional_control_insts     64065982                       # number of instructions that are conditional controls
system.switch_cpus15.num_int_insts          594220799                       # number of integer instructions
system.switch_cpus15.num_fp_insts           385667166                       # number of float instructions
system.switch_cpus15.num_int_register_reads   1168894020                       # number of times the integer registers were read
system.switch_cpus15.num_int_register_writes    398636875                       # number of times the integer registers were written
system.switch_cpus15.num_fp_register_reads    542179122                       # number of times the floating registers were read
system.switch_cpus15.num_fp_register_writes    339333523                       # number of times the floating registers were written
system.switch_cpus15.num_mem_refs           214552831                       # number of memory refs
system.switch_cpus15.num_load_insts         161850872                       # Number of load instructions
system.switch_cpus15.num_store_insts         52701959                       # Number of store instructions
system.switch_cpus15.num_idle_cycles     684505334.357820                       # Number of idle cycles
system.switch_cpus15.num_busy_cycles     875723550.642180                       # Number of busy cycles
system.switch_cpus15.not_idle_fraction       0.561279                       # Percentage of non-idle cycles
system.switch_cpus15.idle_fraction           0.438721                       # Percentage of idle cycles
system.switch_cpus15.Branches                77805228                       # Number of branches fetched
system.switch_cpus15.op_class::No_OpClass      8184678      0.93%      0.93% # Class of executed instruction
system.switch_cpus15.op_class::IntAlu       329876280     37.65%     38.59% # Class of executed instruction
system.switch_cpus15.op_class::IntMult       21849177      2.49%     41.08% # Class of executed instruction
system.switch_cpus15.op_class::IntDiv               0      0.00%     41.08% # Class of executed instruction
system.switch_cpus15.op_class::FloatAdd     161220942     18.40%     59.48% # Class of executed instruction
system.switch_cpus15.op_class::FloatCmp       2219095      0.25%     59.74% # Class of executed instruction
system.switch_cpus15.op_class::FloatCvt      30684996      3.50%     63.24% # Class of executed instruction
system.switch_cpus15.op_class::FloatMult     96607501     11.03%     74.27% # Class of executed instruction
system.switch_cpus15.op_class::FloatDiv       3517924      0.40%     74.67% # Class of executed instruction
system.switch_cpus15.op_class::FloatSqrt      1173672      0.13%     74.80% # Class of executed instruction
system.switch_cpus15.op_class::SimdAdd              0      0.00%     74.80% # Class of executed instruction
system.switch_cpus15.op_class::SimdAddAcc            0      0.00%     74.80% # Class of executed instruction
system.switch_cpus15.op_class::SimdAlu              0      0.00%     74.80% # Class of executed instruction
system.switch_cpus15.op_class::SimdCmp              0      0.00%     74.80% # Class of executed instruction
system.switch_cpus15.op_class::SimdCvt              0      0.00%     74.80% # Class of executed instruction
system.switch_cpus15.op_class::SimdMisc             0      0.00%     74.80% # Class of executed instruction
system.switch_cpus15.op_class::SimdMult             0      0.00%     74.80% # Class of executed instruction
system.switch_cpus15.op_class::SimdMultAcc            0      0.00%     74.80% # Class of executed instruction
system.switch_cpus15.op_class::SimdShift            0      0.00%     74.80% # Class of executed instruction
system.switch_cpus15.op_class::SimdShiftAcc            0      0.00%     74.80% # Class of executed instruction
system.switch_cpus15.op_class::SimdSqrt             0      0.00%     74.80% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAdd            0      0.00%     74.80% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAlu            0      0.00%     74.80% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCmp            0      0.00%     74.80% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCvt            0      0.00%     74.80% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatDiv            0      0.00%     74.80% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMisc            0      0.00%     74.80% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMult            0      0.00%     74.80% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMultAcc            0      0.00%     74.80% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatSqrt            0      0.00%     74.80% # Class of executed instruction
system.switch_cpus15.op_class::MemRead      161869261     18.48%     93.28% # Class of executed instruction
system.switch_cpus15.op_class::MemWrite      52702842      6.02%     99.30% # Class of executed instruction
system.switch_cpus15.op_class::IprAccess      6175851      0.70%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::total        876082219                       # Class of executed instruction
system.system_bus.trans_dist::ReadResp        5972645                       # Transaction distribution
system.system_bus.trans_dist::WriteReq          11309                       # Transaction distribution
system.system_bus.trans_dist::WriteResp         11309                       # Transaction distribution
system.system_bus.trans_dist::WritebackDirty      2445590                       # Transaction distribution
system.system_bus.trans_dist::CleanEvict      4997207                       # Transaction distribution
system.system_bus.trans_dist::UpgradeReq       200480                       # Transaction distribution
system.system_bus.trans_dist::SCUpgradeReq        41357                       # Transaction distribution
system.system_bus.trans_dist::UpgradeResp       198708                       # Transaction distribution
system.system_bus.trans_dist::ReadExReq       2286026                       # Transaction distribution
system.system_bus.trans_dist::ReadExResp      2192356                       # Transaction distribution
system.system_bus.trans_dist::ReadSharedReq      5972645                       # Transaction distribution
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side     23068408                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::total     23068408                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side      1261224                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::total      1261224                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count::total           24329632                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side    646916608                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::total    646916608                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side     32251688                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::total     32251688                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size::total           679168296                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.snoops                     22284596                       # Total snoops (count)
system.system_bus.snoop_fanout::samples      37887911                       # Request fanout histogram
system.system_bus.snoop_fanout::mean         1.578900                       # Request fanout histogram
system.system_bus.snoop_fanout::stdev        0.493736                       # Request fanout histogram
system.system_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::0                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::1            15954614     42.11%     42.11% # Request fanout histogram
system.system_bus.snoop_fanout::2            21933297     57.89%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::min_value            1                       # Request fanout histogram
system.system_bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.system_bus.snoop_fanout::total        37887911                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001572                       # Number of seconds simulated
sim_ticks                                  1571792500                       # Number of ticks simulated
final_tick                               3252326717000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                             4445643692                       # Simulator instruction rate (inst/s)
host_op_rate                               4445611221                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              417280840                       # Simulator tick rate (ticks/s)
host_mem_usage                                 869788                       # Number of bytes of host memory used
host_seconds                                     3.77                       # Real time elapsed on the host
sim_insts                                 16745395172                       # Number of instructions simulated
sim_ops                                   16745395172                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.bytes_read::switch_cpus00.inst         8256                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus00.data         3008                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus01.data          192                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus02.inst       179520                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus02.data       176512                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus03.inst        37952                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus03.data        22976                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus04.inst       107776                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus04.data       220544                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus05.inst          128                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus05.data          192                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus06.inst           64                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus06.data          192                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus07.inst         1600                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus07.data          192                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus08.data          128                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus09.data           64                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus10.data           64                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus11.data           64                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus15.data           64                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total            759488                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus00.inst         8256                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus02.inst       179520                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus03.inst        37952                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus04.inst       107776                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus05.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus06.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus07.inst         1600                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total       335296                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::writebacks       194496                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total         194496                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::switch_cpus00.inst          129                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus00.data           47                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus01.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus02.inst         2805                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus02.data         2758                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus03.inst          593                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus03.data          359                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus04.inst         1684                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus04.data         3446                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus05.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus05.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus06.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus06.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus07.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus07.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus08.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus09.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus10.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus11.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus15.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total              11867                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::writebacks         3039                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total              3039                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::switch_cpus00.inst      5252602                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus00.data      1913739                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus01.data       122154                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus02.inst    114213549                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus02.data    112299811                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus03.inst     24145681                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus03.data     14617706                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus04.inst     68568847                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus04.data    140313686                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus05.inst        81436                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus05.data       122154                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus06.inst        40718                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus06.data       122154                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus07.inst      1017946                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus07.data       122154                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus08.data        81436                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus09.data        40718                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus10.data        40718                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus11.data        40718                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus15.data        40718                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            483198641                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus00.inst      5252602                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus02.inst    114213549                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus03.inst     24145681                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus04.inst     68568847                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus05.inst        81436                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus06.inst        40718                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus07.inst      1017946                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total       213320779                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::writebacks      123741524                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total           123741524                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::writebacks      123741524                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus00.inst      5252602                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus00.data      1913739                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus01.data       122154                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus02.inst    114213549                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus02.data    112299811                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus03.inst     24145681                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus03.data     14617706                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus04.inst     68568847                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus04.data    140313686                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus05.inst        81436                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus05.data       122154                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus06.inst        40718                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus06.data       122154                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus07.inst      1017946                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus07.data       122154                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus08.data        81436                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus09.data        40718                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus10.data        40718                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus11.data        40718                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus15.data        40718                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           606940165                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                            0                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                          nan                       # Average gap between requests
system.mem_ctrls0.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.bytes_read::switch_cpus00.data          192                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus01.data          128                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus02.inst        62400                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus02.data      1056000                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus03.inst          768                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus03.data        64128                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus04.inst          960                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus04.data       386816                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus05.data          256                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus06.data          128                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus07.data           64                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus08.data           64                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus09.data           64                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus10.data          128                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus11.data          128                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus12.data           64                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus13.data           64                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus14.data          128                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus15.data          128                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total           1572608                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus02.inst        62400                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus03.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus04.inst          960                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total        64128                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::writebacks       855552                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total         855552                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::switch_cpus00.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus01.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus02.inst          975                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus02.data        16500                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus03.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus03.data         1002                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus04.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus04.data         6044                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus05.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus06.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus07.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus08.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus09.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus10.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus11.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus12.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus13.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus14.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus15.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total              24572                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::writebacks        13368                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total             13368                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::switch_cpus00.data       122154                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus01.data        81436                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus02.inst     39699897                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus02.data    671844407                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus03.inst       488614                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus03.data     40799279                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus04.inst       610768                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus04.data    246098642                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus05.data       162871                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus06.data        81436                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus07.data        40718                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus08.data        40718                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus09.data        40718                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus10.data        81436                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus11.data        81436                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus12.data        40718                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus13.data        40718                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus14.data        81436                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus15.data        81436                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total           1000518834                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus02.inst     39699897                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus03.inst       488614                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus04.inst       610768                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total        40799279                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::writebacks      544316123                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           544316123                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::writebacks      544316123                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus00.data       122154                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus01.data        81436                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus02.inst     39699897                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus02.data    671844407                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus03.inst       488614                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus03.data     40799279                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus04.inst       610768                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus04.data    246098642                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus05.data       162871                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus06.data        81436                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus07.data        40718                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus08.data        40718                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus09.data        40718                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus10.data        81436                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus11.data        81436                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus12.data        40718                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus13.data        40718                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus14.data        81436                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus15.data        81436                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total          1544834958                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                            0                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                          nan                       # Average gap between requests
system.mem_ctrls1.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.data_hits                          0                       # DTB hits
system.cpu00.dtb.data_misses                        0                       # DTB misses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_accesses                      0                       # DTB accesses
system.cpu00.itb.fetch_hits                         0                       # ITB hits
system.cpu00.itb.fetch_misses                       0                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses                     0                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.numCycles                              0                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu00.kern.inst.quiesce                      6                       # number of quiesce instructions executed
system.cpu00.kern.inst.hwrei                      723                       # number of hwrei instructions executed
system.cpu00.kern.ipl_count::0                    295     41.20%     41.20% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::21                    92     12.85%     54.05% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::22                     2      0.28%     54.33% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::30                     1      0.14%     54.47% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::31                   326     45.53%    100.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::total                716                       # number of times we switched to this ipl
system.cpu00.kern.ipl_good::0                     295     43.13%     43.13% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::21                     92     13.45%     56.58% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::22                      2      0.29%     56.87% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::30                      1      0.15%     57.02% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::31                    294     42.98%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::total                 684                       # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_ticks::0             1641026500     97.05%     97.05% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::21               6900000      0.41%     97.46% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::22                 98000      0.01%     97.47% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::30                164500      0.01%     97.48% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::31              42658000      2.52%    100.00% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::total         1690847000                       # number of cycles we spent at this ipl
system.cpu00.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::31               0.901840                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::total            0.955307                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.callpal::swpipl                 526     83.76%     83.76% # number of callpals executed
system.cpu00.kern.callpal::rdps                     7      1.11%     84.87% # number of callpals executed
system.cpu00.kern.callpal::rti                     95     15.13%    100.00% # number of callpals executed
system.cpu00.kern.callpal::total                  628                       # number of callpals executed
system.cpu00.kern.mode_switch::kernel              95                       # number of protection mode switches
system.cpu00.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu00.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu00.kern.mode_good::kernel                 0                      
system.cpu00.kern.mode_good::user                   0                      
system.cpu00.kern.mode_good::idle                   0                      
system.cpu00.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu00.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu00.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu00.committedInsts                         0                       # Number of instructions committed
system.cpu00.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu00.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu00.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu00.num_func_calls                         0                       # number of times a function call or return occured
system.cpu00.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu00.num_int_insts                          0                       # number of integer instructions
system.cpu00.num_fp_insts                           0                       # number of float instructions
system.cpu00.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu00.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu00.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu00.num_mem_refs                           0                       # number of memory refs
system.cpu00.num_load_insts                         0                       # Number of load instructions
system.cpu00.num_store_insts                        0                       # Number of store instructions
system.cpu00.num_idle_cycles                        0                       # Number of idle cycles
system.cpu00.num_busy_cycles                        0                       # Number of busy cycles
system.cpu00.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu00.idle_fraction                          1                       # Percentage of idle cycles
system.cpu00.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu00.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu00.op_class::IntMult                      0                       # Class of executed instruction
system.cpu00.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu00.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu00.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu00.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu00.op_class::MemRead                      0                       # Class of executed instruction
system.cpu00.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu00.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu00.op_class::total                        0                       # Class of executed instruction
system.cpu00.dcache.tags.replacements              64                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         450.564755                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs           1732779                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs             500                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs         3465.558000                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::switch_cpus00.data   450.564755                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::switch_cpus00.data     0.880009                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.880009                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024          436                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::3          138                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::4          284                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024     0.851562                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses           79156                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses          79156                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::switch_cpus00.data        24402                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total         24402                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::switch_cpus00.data        13679                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total        13679                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::switch_cpus00.data          676                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total          676                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::switch_cpus00.data          573                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total          573                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::switch_cpus00.data        38081                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total          38081                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::switch_cpus00.data        38081                       # number of overall hits
system.cpu00.dcache.overall_hits::total         38081                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::switch_cpus00.data          118                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total          118                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::switch_cpus00.data           32                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total           32                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::switch_cpus00.data           14                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total           14                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::switch_cpus00.data           12                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total           12                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::switch_cpus00.data          150                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total          150                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::switch_cpus00.data          150                       # number of overall misses
system.cpu00.dcache.overall_misses::total          150                       # number of overall misses
system.cpu00.dcache.ReadReq_accesses::switch_cpus00.data        24520                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total        24520                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::switch_cpus00.data        13711                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total        13711                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::switch_cpus00.data          690                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total          690                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::switch_cpus00.data          585                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total          585                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::switch_cpus00.data        38231                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total        38231                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::switch_cpus00.data        38231                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total        38231                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::switch_cpus00.data     0.004812                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.004812                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::switch_cpus00.data     0.002334                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.002334                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::switch_cpus00.data     0.020290                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.020290                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::switch_cpus00.data     0.020513                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.020513                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::switch_cpus00.data     0.003924                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.003924                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::switch_cpus00.data     0.003924                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.003924                       # miss rate for overall accesses
system.cpu00.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks           18                       # number of writebacks
system.cpu00.dcache.writebacks::total              18                       # number of writebacks
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements             279                       # number of replacements
system.cpu00.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs          21728810                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs             791                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs        27470.050569                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst            3                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_blocks::switch_cpus00.inst          509                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.005859                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::switch_cpus00.inst     0.994141                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::2           37                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3          307                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::4          168                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses          259141                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses         259141                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::switch_cpus00.inst       129152                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total        129152                       # number of ReadReq hits
system.cpu00.icache.demand_hits::switch_cpus00.inst       129152                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total         129152                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::switch_cpus00.inst       129152                       # number of overall hits
system.cpu00.icache.overall_hits::total        129152                       # number of overall hits
system.cpu00.icache.ReadReq_misses::switch_cpus00.inst          279                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total          279                       # number of ReadReq misses
system.cpu00.icache.demand_misses::switch_cpus00.inst          279                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total          279                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::switch_cpus00.inst          279                       # number of overall misses
system.cpu00.icache.overall_misses::total          279                       # number of overall misses
system.cpu00.icache.ReadReq_accesses::switch_cpus00.inst       129431                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total       129431                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::switch_cpus00.inst       129431                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total       129431                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::switch_cpus00.inst       129431                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total       129431                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::switch_cpus00.inst     0.002156                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.002156                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::switch_cpus00.inst     0.002156                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.002156                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::switch_cpus00.inst     0.002156                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.002156                       # miss rate for overall accesses
system.cpu00.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.writebacks::writebacks          279                       # number of writebacks
system.cpu00.icache.writebacks::total             279                       # number of writebacks
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.data_hits                          0                       # DTB hits
system.cpu01.dtb.data_misses                        0                       # DTB misses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_accesses                      0                       # DTB accesses
system.cpu01.itb.fetch_hits                         0                       # ITB hits
system.cpu01.itb.fetch_misses                       0                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses                     0                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                              0                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu01.kern.inst.quiesce                      3                       # number of quiesce instructions executed
system.cpu01.kern.inst.hwrei                       42                       # number of hwrei instructions executed
system.cpu01.kern.ipl_count::0                     10     26.32%     26.32% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::22                     2      5.26%     31.58% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::30                     1      2.63%     34.21% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::31                    25     65.79%    100.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::total                 38                       # number of times we switched to this ipl
system.cpu01.kern.ipl_good::0                      10     45.45%     45.45% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::22                      2      9.09%     54.55% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::30                      1      4.55%     59.09% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::31                      9     40.91%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::total                  22                       # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_ticks::0             1688795500     99.92%     99.92% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::22                 98000      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::30                164500      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::31               1129500      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::total         1690187500                       # number of cycles we spent at this ipl
system.cpu01.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::31               0.360000                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::total            0.578947                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.callpal::swpipl                  32     82.05%     82.05% # number of callpals executed
system.cpu01.kern.callpal::rdps                     4     10.26%     92.31% # number of callpals executed
system.cpu01.kern.callpal::rti                      3      7.69%    100.00% # number of callpals executed
system.cpu01.kern.callpal::total                   39                       # number of callpals executed
system.cpu01.kern.mode_switch::kernel               0                       # number of protection mode switches
system.cpu01.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu01.kern.mode_switch::idle                 3                       # number of protection mode switches
system.cpu01.kern.mode_good::kernel                 0                      
system.cpu01.kern.mode_good::user                   0                      
system.cpu01.kern.mode_good::idle                   0                      
system.cpu01.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::idle            0                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu01.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu01.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu01.committedInsts                         0                       # Number of instructions committed
system.cpu01.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu01.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu01.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu01.num_func_calls                         0                       # number of times a function call or return occured
system.cpu01.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu01.num_int_insts                          0                       # number of integer instructions
system.cpu01.num_fp_insts                           0                       # number of float instructions
system.cpu01.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu01.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu01.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_mem_refs                           0                       # number of memory refs
system.cpu01.num_load_insts                         0                       # Number of load instructions
system.cpu01.num_store_insts                        0                       # Number of store instructions
system.cpu01.num_idle_cycles                        0                       # Number of idle cycles
system.cpu01.num_busy_cycles                        0                       # Number of busy cycles
system.cpu01.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu01.idle_fraction                          1                       # Percentage of idle cycles
system.cpu01.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu01.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu01.op_class::IntMult                      0                       # Class of executed instruction
system.cpu01.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu01.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu01.op_class::MemRead                      0                       # Class of executed instruction
system.cpu01.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu01.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu01.op_class::total                        0                       # Class of executed instruction
system.cpu01.dcache.tags.replacements              16                       # number of replacements
system.cpu01.dcache.tags.tagsinuse         432.810155                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs           1821560                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs             437                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs         4168.329519                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::switch_cpus01.data   432.810155                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::switch_cpus01.data     0.845332                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.845332                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024          421                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::3          110                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::4          309                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.822266                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses            2772                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses           2772                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::switch_cpus01.data          837                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total           837                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::switch_cpus01.data          419                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total          419                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::switch_cpus01.data           22                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total           22                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::switch_cpus01.data            7                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total            7                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::switch_cpus01.data         1256                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total           1256                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::switch_cpus01.data         1256                       # number of overall hits
system.cpu01.dcache.overall_hits::total          1256                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::switch_cpus01.data           60                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total           60                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::switch_cpus01.data            3                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total            3                       # number of WriteReq misses
system.cpu01.dcache.LoadLockedReq_misses::switch_cpus01.data            2                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::switch_cpus01.data            5                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::switch_cpus01.data           63                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total           63                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::switch_cpus01.data           63                       # number of overall misses
system.cpu01.dcache.overall_misses::total           63                       # number of overall misses
system.cpu01.dcache.ReadReq_accesses::switch_cpus01.data          897                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total          897                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::switch_cpus01.data          422                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total          422                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::switch_cpus01.data           24                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total           24                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::switch_cpus01.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::switch_cpus01.data         1319                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total         1319                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::switch_cpus01.data         1319                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total         1319                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::switch_cpus01.data     0.066890                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.066890                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::switch_cpus01.data     0.007109                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.007109                       # miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::switch_cpus01.data     0.083333                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.083333                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::switch_cpus01.data     0.416667                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.416667                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::switch_cpus01.data     0.047763                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.047763                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::switch_cpus01.data     0.047763                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.047763                       # miss rate for overall accesses
system.cpu01.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks            3                       # number of writebacks
system.cpu01.dcache.writebacks::total               3                       # number of writebacks
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements              89                       # number of replacements
system.cpu01.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs          37924311                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs             601                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs        63102.014975                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::switch_cpus01.inst          512                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::switch_cpus01.inst            1                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::3          284                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::4          219                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses            7749                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses           7749                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::switch_cpus01.inst         3741                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total          3741                       # number of ReadReq hits
system.cpu01.icache.demand_hits::switch_cpus01.inst         3741                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total           3741                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::switch_cpus01.inst         3741                       # number of overall hits
system.cpu01.icache.overall_hits::total          3741                       # number of overall hits
system.cpu01.icache.ReadReq_misses::switch_cpus01.inst           89                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total           89                       # number of ReadReq misses
system.cpu01.icache.demand_misses::switch_cpus01.inst           89                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total           89                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::switch_cpus01.inst           89                       # number of overall misses
system.cpu01.icache.overall_misses::total           89                       # number of overall misses
system.cpu01.icache.ReadReq_accesses::switch_cpus01.inst         3830                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total         3830                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::switch_cpus01.inst         3830                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total         3830                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::switch_cpus01.inst         3830                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total         3830                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::switch_cpus01.inst     0.023238                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.023238                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::switch_cpus01.inst     0.023238                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.023238                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::switch_cpus01.inst     0.023238                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.023238                       # miss rate for overall accesses
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.writebacks::writebacks           89                       # number of writebacks
system.cpu01.icache.writebacks::total              89                       # number of writebacks
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.data_hits                          0                       # DTB hits
system.cpu02.dtb.data_misses                        0                       # DTB misses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_accesses                      0                       # DTB accesses
system.cpu02.itb.fetch_hits                         0                       # ITB hits
system.cpu02.itb.fetch_misses                       0                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses                     0                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                              0                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu02.kern.inst.quiesce                      2                       # number of quiesce instructions executed
system.cpu02.kern.inst.hwrei                     3559                       # number of hwrei instructions executed
system.cpu02.kern.ipl_count::0                   1244     48.65%     48.65% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::22                     2      0.08%     48.73% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::30                     1      0.04%     48.77% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::31                  1310     51.23%    100.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::total               2557                       # number of times we switched to this ipl
system.cpu02.kern.ipl_good::0                    1244     49.96%     49.96% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::22                      2      0.08%     50.04% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::30                      1      0.04%     50.08% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::31                   1243     49.92%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::total                2490                       # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_ticks::0             1134304500     83.00%     83.00% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::22                 98000      0.01%     83.01% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::30                164500      0.01%     83.02% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::31             232053500     16.98%    100.00% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::total         1366620500                       # number of cycles we spent at this ipl
system.cpu02.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::31               0.948855                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::total            0.973797                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.syscall::2                        1      8.33%      8.33% # number of syscalls executed
system.cpu02.kern.syscall::3                        1      8.33%     16.67% # number of syscalls executed
system.cpu02.kern.syscall::4                        4     33.33%     50.00% # number of syscalls executed
system.cpu02.kern.syscall::6                        1      8.33%     58.33% # number of syscalls executed
system.cpu02.kern.syscall::17                       1      8.33%     66.67% # number of syscalls executed
system.cpu02.kern.syscall::19                       1      8.33%     75.00% # number of syscalls executed
system.cpu02.kern.syscall::54                       1      8.33%     83.33% # number of syscalls executed
system.cpu02.kern.syscall::71                       1      8.33%     91.67% # number of syscalls executed
system.cpu02.kern.syscall::73                       1      8.33%    100.00% # number of syscalls executed
system.cpu02.kern.syscall::total                   12                       # number of syscalls executed
system.cpu02.kern.callpal::wripir                   1      0.04%      0.04% # number of callpals executed
system.cpu02.kern.callpal::swpctx                  22      0.83%      0.87% # number of callpals executed
system.cpu02.kern.callpal::tbi                      2      0.08%      0.95% # number of callpals executed
system.cpu02.kern.callpal::swpipl                2513     95.08%     96.03% # number of callpals executed
system.cpu02.kern.callpal::rdps                     4      0.15%     96.18% # number of callpals executed
system.cpu02.kern.callpal::rdusp                    1      0.04%     96.22% # number of callpals executed
system.cpu02.kern.callpal::rti                     41      1.55%     97.77% # number of callpals executed
system.cpu02.kern.callpal::callsys                 21      0.79%     98.56% # number of callpals executed
system.cpu02.kern.callpal::imb                      5      0.19%     98.75% # number of callpals executed
system.cpu02.kern.callpal::rdunique                33      1.25%    100.00% # number of callpals executed
system.cpu02.kern.callpal::total                 2643                       # number of callpals executed
system.cpu02.kern.mode_switch::kernel              64                       # number of protection mode switches
system.cpu02.kern.mode_switch::user                39                       # number of protection mode switches
system.cpu02.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu02.kern.mode_good::kernel                40                      
system.cpu02.kern.mode_good::user                  39                      
system.cpu02.kern.mode_good::idle                   0                      
system.cpu02.kern.mode_switch_good::kernel     0.625000                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::total     0.766990                       # fraction of useful protection mode switches
system.cpu02.kern.mode_ticks::kernel        461196500     35.69%     35.69% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::user          831100000     64.31%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.swap_context                     22                       # number of times the context was actually changed
system.cpu02.committedInsts                         0                       # Number of instructions committed
system.cpu02.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu02.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu02.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu02.num_func_calls                         0                       # number of times a function call or return occured
system.cpu02.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu02.num_int_insts                          0                       # number of integer instructions
system.cpu02.num_fp_insts                           0                       # number of float instructions
system.cpu02.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu02.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu02.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_mem_refs                           0                       # number of memory refs
system.cpu02.num_load_insts                         0                       # Number of load instructions
system.cpu02.num_store_insts                        0                       # Number of store instructions
system.cpu02.num_idle_cycles                        0                       # Number of idle cycles
system.cpu02.num_busy_cycles                        0                       # Number of busy cycles
system.cpu02.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu02.idle_fraction                          1                       # Percentage of idle cycles
system.cpu02.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu02.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu02.op_class::IntMult                      0                       # Class of executed instruction
system.cpu02.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu02.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu02.op_class::MemRead                      0                       # Class of executed instruction
system.cpu02.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu02.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu02.op_class::total                        0                       # Class of executed instruction
system.cpu02.dcache.tags.replacements           25489                       # number of replacements
system.cpu02.dcache.tags.tagsinuse         511.053750                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs            867962                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs           25994                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs           33.390859                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::switch_cpus02.data   511.053750                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::switch_cpus02.data     0.998152                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.998152                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024          505                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2          505                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.986328                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses         1654517                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses        1654517                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::switch_cpus02.data       464358                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total        464358                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::switch_cpus02.data       284785                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total       284785                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::switch_cpus02.data        19655                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total        19655                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::switch_cpus02.data        19982                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total        19982                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::switch_cpus02.data       749143                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total         749143                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::switch_cpus02.data       749143                       # number of overall hits
system.cpu02.dcache.overall_hits::total        749143                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::switch_cpus02.data        21668                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total        21668                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::switch_cpus02.data         3631                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total         3631                       # number of WriteReq misses
system.cpu02.dcache.LoadLockedReq_misses::switch_cpus02.data          371                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total          371                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::switch_cpus02.data           41                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total           41                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::switch_cpus02.data        25299                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total        25299                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::switch_cpus02.data        25299                       # number of overall misses
system.cpu02.dcache.overall_misses::total        25299                       # number of overall misses
system.cpu02.dcache.ReadReq_accesses::switch_cpus02.data       486026                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total       486026                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::switch_cpus02.data       288416                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total       288416                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::switch_cpus02.data        20026                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total        20026                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::switch_cpus02.data        20023                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total        20023                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::switch_cpus02.data       774442                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total       774442                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::switch_cpus02.data       774442                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total       774442                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::switch_cpus02.data     0.044582                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.044582                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::switch_cpus02.data     0.012589                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.012589                       # miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::switch_cpus02.data     0.018526                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.018526                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::switch_cpus02.data     0.002048                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.002048                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::switch_cpus02.data     0.032667                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.032667                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::switch_cpus02.data     0.032667                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.032667                       # miss rate for overall accesses
system.cpu02.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks        16906                       # number of writebacks
system.cpu02.dcache.writebacks::total           16906                       # number of writebacks
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements            5770                       # number of replacements
system.cpu02.icache.tags.tagsinuse         511.971636                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs           3450845                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs            6282                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs          549.322668                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::switch_cpus02.inst   511.971636                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::switch_cpus02.inst     0.999945                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total     0.999945                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses         5184477                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses        5184477                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::switch_cpus02.inst      2583576                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total       2583576                       # number of ReadReq hits
system.cpu02.icache.demand_hits::switch_cpus02.inst      2583576                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total        2583576                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::switch_cpus02.inst      2583576                       # number of overall hits
system.cpu02.icache.overall_hits::total       2583576                       # number of overall hits
system.cpu02.icache.ReadReq_misses::switch_cpus02.inst         5775                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total         5775                       # number of ReadReq misses
system.cpu02.icache.demand_misses::switch_cpus02.inst         5775                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total         5775                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::switch_cpus02.inst         5775                       # number of overall misses
system.cpu02.icache.overall_misses::total         5775                       # number of overall misses
system.cpu02.icache.ReadReq_accesses::switch_cpus02.inst      2589351                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total      2589351                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::switch_cpus02.inst      2589351                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total      2589351                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::switch_cpus02.inst      2589351                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total      2589351                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::switch_cpus02.inst     0.002230                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.002230                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::switch_cpus02.inst     0.002230                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.002230                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::switch_cpus02.inst     0.002230                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.002230                       # miss rate for overall accesses
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.writebacks::writebacks         5770                       # number of writebacks
system.cpu02.icache.writebacks::total            5770                       # number of writebacks
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.data_hits                          0                       # DTB hits
system.cpu03.dtb.data_misses                        0                       # DTB misses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_accesses                      0                       # DTB accesses
system.cpu03.itb.fetch_hits                         0                       # ITB hits
system.cpu03.itb.fetch_misses                       0                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses                     0                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                              0                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu03.kern.inst.quiesce                      4                       # number of quiesce instructions executed
system.cpu03.kern.inst.hwrei                      857                       # number of hwrei instructions executed
system.cpu03.kern.ipl_count::0                    119     44.40%     44.40% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::22                     2      0.75%     45.15% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::30                     2      0.75%     45.90% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::31                   145     54.10%    100.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::total                268                       # number of times we switched to this ipl
system.cpu03.kern.ipl_good::0                     119     49.58%     49.58% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::22                      2      0.83%     50.42% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::30                      2      0.83%     51.25% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::31                    117     48.75%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::total                 240                       # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_ticks::0             1674187000     99.39%     99.39% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::22                 98000      0.01%     99.40% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::30                330500      0.02%     99.42% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::31               9826000      0.58%    100.00% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::total         1684441500                       # number of cycles we spent at this ipl
system.cpu03.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::31               0.806897                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::total            0.895522                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.syscall::6                        1     33.33%     33.33% # number of syscalls executed
system.cpu03.kern.syscall::48                       1     33.33%     66.67% # number of syscalls executed
system.cpu03.kern.syscall::59                       1     33.33%    100.00% # number of syscalls executed
system.cpu03.kern.syscall::total                    3                       # number of syscalls executed
system.cpu03.kern.callpal::wripir                   1      0.29%      0.29% # number of callpals executed
system.cpu03.kern.callpal::swpctx                  58     16.96%     17.25% # number of callpals executed
system.cpu03.kern.callpal::tbi                      4      1.17%     18.42% # number of callpals executed
system.cpu03.kern.callpal::swpipl                 193     56.43%     74.85% # number of callpals executed
system.cpu03.kern.callpal::rdps                     5      1.46%     76.32% # number of callpals executed
system.cpu03.kern.callpal::rti                     71     20.76%     97.08% # number of callpals executed
system.cpu03.kern.callpal::callsys                  9      2.63%     99.71% # number of callpals executed
system.cpu03.kern.callpal::imb                      1      0.29%    100.00% # number of callpals executed
system.cpu03.kern.callpal::total                  342                       # number of callpals executed
system.cpu03.kern.mode_switch::kernel             129                       # number of protection mode switches
system.cpu03.kern.mode_switch::user                67                       # number of protection mode switches
system.cpu03.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu03.kern.mode_good::kernel                67                      
system.cpu03.kern.mode_good::user                  67                      
system.cpu03.kern.mode_good::idle                   0                      
system.cpu03.kern.mode_switch_good::kernel     0.519380                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::total     0.683673                       # fraction of useful protection mode switches
system.cpu03.kern.mode_ticks::kernel       1653341000     99.51%     99.51% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::user            8194500      0.49%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.swap_context                     58                       # number of times the context was actually changed
system.cpu03.committedInsts                         0                       # Number of instructions committed
system.cpu03.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu03.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu03.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu03.num_func_calls                         0                       # number of times a function call or return occured
system.cpu03.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu03.num_int_insts                          0                       # number of integer instructions
system.cpu03.num_fp_insts                           0                       # number of float instructions
system.cpu03.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu03.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu03.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_mem_refs                           0                       # number of memory refs
system.cpu03.num_load_insts                         0                       # Number of load instructions
system.cpu03.num_store_insts                        0                       # Number of store instructions
system.cpu03.num_idle_cycles                        0                       # Number of idle cycles
system.cpu03.num_busy_cycles                        0                       # Number of busy cycles
system.cpu03.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu03.idle_fraction                          1                       # Percentage of idle cycles
system.cpu03.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu03.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu03.op_class::IntMult                      0                       # Class of executed instruction
system.cpu03.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu03.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu03.op_class::MemRead                      0                       # Class of executed instruction
system.cpu03.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu03.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu03.op_class::total                        0                       # Class of executed instruction
system.cpu03.dcache.tags.replacements            2209                       # number of replacements
system.cpu03.dcache.tags.tagsinuse         426.962435                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs           1885342                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs            2664                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs          707.710961                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::switch_cpus03.data   426.962435                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::switch_cpus03.data     0.833911                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.833911                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024          455                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2          455                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.888672                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses           87022                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses          87022                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::switch_cpus03.data        25159                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total         25159                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::switch_cpus03.data        13708                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total        13708                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::switch_cpus03.data          502                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total          502                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::switch_cpus03.data          511                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total          511                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::switch_cpus03.data        38867                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total          38867                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::switch_cpus03.data        38867                       # number of overall hits
system.cpu03.dcache.overall_hits::total         38867                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::switch_cpus03.data         1729                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total         1729                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::switch_cpus03.data          650                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total          650                       # number of WriteReq misses
system.cpu03.dcache.LoadLockedReq_misses::switch_cpus03.data           39                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total           39                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::switch_cpus03.data           18                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total           18                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::switch_cpus03.data         2379                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total         2379                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::switch_cpus03.data         2379                       # number of overall misses
system.cpu03.dcache.overall_misses::total         2379                       # number of overall misses
system.cpu03.dcache.ReadReq_accesses::switch_cpus03.data        26888                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total        26888                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::switch_cpus03.data        14358                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total        14358                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::switch_cpus03.data          541                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total          541                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::switch_cpus03.data          529                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total          529                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::switch_cpus03.data        41246                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total        41246                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::switch_cpus03.data        41246                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total        41246                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::switch_cpus03.data     0.064304                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.064304                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::switch_cpus03.data     0.045271                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.045271                       # miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::switch_cpus03.data     0.072089                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.072089                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::switch_cpus03.data     0.034026                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.034026                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::switch_cpus03.data     0.057678                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.057678                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::switch_cpus03.data     0.057678                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.057678                       # miss rate for overall accesses
system.cpu03.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks          937                       # number of writebacks
system.cpu03.dcache.writebacks::total             937                       # number of writebacks
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements            1459                       # number of replacements
system.cpu03.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs          39091463                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs            1971                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs        19833.314561                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::switch_cpus03.inst          512                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::switch_cpus03.inst            1                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::2          470                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::4           24                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses          303147                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses         303147                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::switch_cpus03.inst       149385                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total        149385                       # number of ReadReq hits
system.cpu03.icache.demand_hits::switch_cpus03.inst       149385                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total         149385                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::switch_cpus03.inst       149385                       # number of overall hits
system.cpu03.icache.overall_hits::total        149385                       # number of overall hits
system.cpu03.icache.ReadReq_misses::switch_cpus03.inst         1459                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total         1459                       # number of ReadReq misses
system.cpu03.icache.demand_misses::switch_cpus03.inst         1459                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total         1459                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::switch_cpus03.inst         1459                       # number of overall misses
system.cpu03.icache.overall_misses::total         1459                       # number of overall misses
system.cpu03.icache.ReadReq_accesses::switch_cpus03.inst       150844                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total       150844                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::switch_cpus03.inst       150844                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total       150844                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::switch_cpus03.inst       150844                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total       150844                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::switch_cpus03.inst     0.009672                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.009672                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::switch_cpus03.inst     0.009672                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.009672                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::switch_cpus03.inst     0.009672                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.009672                       # miss rate for overall accesses
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.writebacks::writebacks         1459                       # number of writebacks
system.cpu03.icache.writebacks::total            1459                       # number of writebacks
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.data_hits                          0                       # DTB hits
system.cpu04.dtb.data_misses                        0                       # DTB misses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_accesses                      0                       # DTB accesses
system.cpu04.itb.fetch_hits                         0                       # ITB hits
system.cpu04.itb.fetch_misses                       0                       # ITB misses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_accesses                     0                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                              0                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu04.kern.inst.quiesce                      2                       # number of quiesce instructions executed
system.cpu04.kern.inst.hwrei                     1259                       # number of hwrei instructions executed
system.cpu04.kern.ipl_count::0                    259     48.50%     48.50% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::22                     2      0.37%     48.88% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::30                     1      0.19%     49.06% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::31                   272     50.94%    100.00% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::total                534                       # number of times we switched to this ipl
system.cpu04.kern.ipl_good::0                     257     49.81%     49.81% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::22                      2      0.39%     50.19% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::30                      1      0.19%     50.39% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::31                    256     49.61%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::total                 516                       # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_ticks::0             1882312500     99.41%     99.41% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::22                 98000      0.01%     99.41% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::30                112000      0.01%     99.42% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::31              10999000      0.58%    100.00% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::total         1893521500                       # number of cycles we spent at this ipl
system.cpu04.kern.ipl_used::0                0.992278                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::31               0.941176                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::total            0.966292                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.syscall::3                        1      8.33%      8.33% # number of syscalls executed
system.cpu04.kern.syscall::6                        1      8.33%     16.67% # number of syscalls executed
system.cpu04.kern.syscall::17                       1      8.33%     25.00% # number of syscalls executed
system.cpu04.kern.syscall::33                       1      8.33%     33.33% # number of syscalls executed
system.cpu04.kern.syscall::45                       3     25.00%     58.33% # number of syscalls executed
system.cpu04.kern.syscall::71                       4     33.33%     91.67% # number of syscalls executed
system.cpu04.kern.syscall::74                       1      8.33%    100.00% # number of syscalls executed
system.cpu04.kern.syscall::total                   12                       # number of syscalls executed
system.cpu04.kern.callpal::wripir                  15      2.41%      2.41% # number of callpals executed
system.cpu04.kern.callpal::swpctx                  53      8.52%     10.93% # number of callpals executed
system.cpu04.kern.callpal::swpipl                 429     68.97%     79.90% # number of callpals executed
system.cpu04.kern.callpal::rdps                     5      0.80%     80.71% # number of callpals executed
system.cpu04.kern.callpal::wrusp                    1      0.16%     80.87% # number of callpals executed
system.cpu04.kern.callpal::rti                    102     16.40%     97.27% # number of callpals executed
system.cpu04.kern.callpal::callsys                 15      2.41%     99.68% # number of callpals executed
system.cpu04.kern.callpal::imb                      2      0.32%    100.00% # number of callpals executed
system.cpu04.kern.callpal::total                  622                       # number of callpals executed
system.cpu04.kern.mode_switch::kernel             154                       # number of protection mode switches
system.cpu04.kern.mode_switch::user                97                       # number of protection mode switches
system.cpu04.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu04.kern.mode_good::kernel                96                      
system.cpu04.kern.mode_good::user                  97                      
system.cpu04.kern.mode_good::idle                   0                      
system.cpu04.kern.mode_switch_good::kernel     0.623377                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::total     0.768924                       # fraction of useful protection mode switches
system.cpu04.kern.mode_ticks::kernel       1822603500     96.02%     96.02% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::user           75501500      3.98%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.swap_context                     53                       # number of times the context was actually changed
system.cpu04.committedInsts                         0                       # Number of instructions committed
system.cpu04.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu04.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu04.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu04.num_func_calls                         0                       # number of times a function call or return occured
system.cpu04.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu04.num_int_insts                          0                       # number of integer instructions
system.cpu04.num_fp_insts                           0                       # number of float instructions
system.cpu04.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu04.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu04.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_mem_refs                           0                       # number of memory refs
system.cpu04.num_load_insts                         0                       # Number of load instructions
system.cpu04.num_store_insts                        0                       # Number of store instructions
system.cpu04.num_idle_cycles                        0                       # Number of idle cycles
system.cpu04.num_busy_cycles                        0                       # Number of busy cycles
system.cpu04.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu04.idle_fraction                          0                       # Percentage of idle cycles
system.cpu04.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu04.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu04.op_class::IntMult                      0                       # Class of executed instruction
system.cpu04.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu04.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu04.op_class::MemRead                      0                       # Class of executed instruction
system.cpu04.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu04.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu04.op_class::total                        0                       # Class of executed instruction
system.cpu04.dcache.tags.replacements           12699                       # number of replacements
system.cpu04.dcache.tags.tagsinuse         448.381031                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs           1981279                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs           13211                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs          149.971917                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::switch_cpus04.data   448.381031                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::switch_cpus04.data     0.875744                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.875744                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::0          458                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::1           52                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses          360083                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses         360083                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::switch_cpus04.data        77725                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total         77725                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::switch_cpus04.data        80508                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total        80508                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::switch_cpus04.data         1170                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total         1170                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::switch_cpus04.data         1272                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total         1272                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::switch_cpus04.data       158233                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total         158233                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::switch_cpus04.data       158233                       # number of overall hits
system.cpu04.dcache.overall_hits::total        158233                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::switch_cpus04.data         5894                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total         5894                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::switch_cpus04.data         6857                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total         6857                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::switch_cpus04.data          151                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total          151                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::switch_cpus04.data           33                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total           33                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::switch_cpus04.data        12751                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total        12751                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::switch_cpus04.data        12751                       # number of overall misses
system.cpu04.dcache.overall_misses::total        12751                       # number of overall misses
system.cpu04.dcache.ReadReq_accesses::switch_cpus04.data        83619                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total        83619                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::switch_cpus04.data        87365                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total        87365                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::switch_cpus04.data         1321                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total         1321                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::switch_cpus04.data         1305                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total         1305                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::switch_cpus04.data       170984                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total       170984                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::switch_cpus04.data       170984                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total       170984                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::switch_cpus04.data     0.070486                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.070486                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::switch_cpus04.data     0.078487                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.078487                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::switch_cpus04.data     0.114307                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.114307                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::switch_cpus04.data     0.025287                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.025287                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::switch_cpus04.data     0.074574                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.074574                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::switch_cpus04.data     0.074574                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.074574                       # miss rate for overall accesses
system.cpu04.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks         8161                       # number of writebacks
system.cpu04.dcache.writebacks::total            8161                       # number of writebacks
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements            4601                       # number of replacements
system.cpu04.icache.tags.tagsinuse         511.980571                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs          29639280                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs            5113                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs         5796.847252                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::switch_cpus04.inst   511.980571                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::switch_cpus04.inst     0.999962                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total     0.999962                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::1          131                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::2          325                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses          924635                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses         924635                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::switch_cpus04.inst       455413                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total        455413                       # number of ReadReq hits
system.cpu04.icache.demand_hits::switch_cpus04.inst       455413                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total         455413                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::switch_cpus04.inst       455413                       # number of overall hits
system.cpu04.icache.overall_hits::total        455413                       # number of overall hits
system.cpu04.icache.ReadReq_misses::switch_cpus04.inst         4603                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total         4603                       # number of ReadReq misses
system.cpu04.icache.demand_misses::switch_cpus04.inst         4603                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total         4603                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::switch_cpus04.inst         4603                       # number of overall misses
system.cpu04.icache.overall_misses::total         4603                       # number of overall misses
system.cpu04.icache.ReadReq_accesses::switch_cpus04.inst       460016                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total       460016                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::switch_cpus04.inst       460016                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total       460016                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::switch_cpus04.inst       460016                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total       460016                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::switch_cpus04.inst     0.010006                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.010006                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::switch_cpus04.inst     0.010006                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.010006                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::switch_cpus04.inst     0.010006                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.010006                       # miss rate for overall accesses
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.writebacks::writebacks         4601                       # number of writebacks
system.cpu04.icache.writebacks::total            4601                       # number of writebacks
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.data_hits                          0                       # DTB hits
system.cpu05.dtb.data_misses                        0                       # DTB misses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_accesses                      0                       # DTB accesses
system.cpu05.itb.fetch_hits                         0                       # ITB hits
system.cpu05.itb.fetch_misses                       0                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses                     0                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                              0                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu05.kern.inst.quiesce                      3                       # number of quiesce instructions executed
system.cpu05.kern.inst.hwrei                       42                       # number of hwrei instructions executed
system.cpu05.kern.ipl_count::0                     10     26.32%     26.32% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::22                     2      5.26%     31.58% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::30                     1      2.63%     34.21% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::31                    25     65.79%    100.00% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::total                 38                       # number of times we switched to this ipl
system.cpu05.kern.ipl_good::0                      10     45.45%     45.45% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::22                      2      9.09%     54.55% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::30                      1      4.55%     59.09% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::31                      9     40.91%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::total                  22                       # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_ticks::0             1693311000     99.92%     99.92% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::22                 98000      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::30                164500      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::31               1129500      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::total         1694703000                       # number of cycles we spent at this ipl
system.cpu05.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::31               0.360000                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::total            0.578947                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.callpal::swpipl                  32     82.05%     82.05% # number of callpals executed
system.cpu05.kern.callpal::rdps                     4     10.26%     92.31% # number of callpals executed
system.cpu05.kern.callpal::rti                      3      7.69%    100.00% # number of callpals executed
system.cpu05.kern.callpal::total                   39                       # number of callpals executed
system.cpu05.kern.mode_switch::kernel               3                       # number of protection mode switches
system.cpu05.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu05.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu05.kern.mode_good::kernel                 0                      
system.cpu05.kern.mode_good::user                   0                      
system.cpu05.kern.mode_good::idle                   0                      
system.cpu05.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu05.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu05.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu05.committedInsts                         0                       # Number of instructions committed
system.cpu05.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu05.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu05.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu05.num_func_calls                         0                       # number of times a function call or return occured
system.cpu05.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu05.num_int_insts                          0                       # number of integer instructions
system.cpu05.num_fp_insts                           0                       # number of float instructions
system.cpu05.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu05.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu05.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_mem_refs                           0                       # number of memory refs
system.cpu05.num_load_insts                         0                       # Number of load instructions
system.cpu05.num_store_insts                        0                       # Number of store instructions
system.cpu05.num_idle_cycles                        0                       # Number of idle cycles
system.cpu05.num_busy_cycles                        0                       # Number of busy cycles
system.cpu05.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu05.idle_fraction                          1                       # Percentage of idle cycles
system.cpu05.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu05.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu05.op_class::IntMult                      0                       # Class of executed instruction
system.cpu05.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu05.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu05.op_class::MemRead                      0                       # Class of executed instruction
system.cpu05.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu05.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu05.op_class::total                        0                       # Class of executed instruction
system.cpu05.dcache.tags.replacements              19                       # number of replacements
system.cpu05.dcache.tags.tagsinuse         431.787408                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs           1807512                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs             439                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs         4117.339408                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::switch_cpus05.data   431.787408                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::switch_cpus05.data     0.843335                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.843335                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024          420                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::3          114                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::4          302                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.820312                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses            2691                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses           2691                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::switch_cpus05.data          805                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total           805                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::switch_cpus05.data          416                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total          416                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::switch_cpus05.data           19                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total           19                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::switch_cpus05.data            6                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total            6                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::switch_cpus05.data         1221                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total           1221                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::switch_cpus05.data         1221                       # number of overall hits
system.cpu05.dcache.overall_hits::total          1221                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::switch_cpus05.data           56                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::switch_cpus05.data            6                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total            6                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::switch_cpus05.data            2                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::switch_cpus05.data            6                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::switch_cpus05.data           62                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total           62                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::switch_cpus05.data           62                       # number of overall misses
system.cpu05.dcache.overall_misses::total           62                       # number of overall misses
system.cpu05.dcache.ReadReq_accesses::switch_cpus05.data          861                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total          861                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::switch_cpus05.data          422                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total          422                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::switch_cpus05.data           21                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total           21                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::switch_cpus05.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::switch_cpus05.data         1283                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total         1283                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::switch_cpus05.data         1283                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total         1283                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::switch_cpus05.data     0.065041                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.065041                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::switch_cpus05.data     0.014218                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.014218                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::switch_cpus05.data     0.095238                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.095238                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::switch_cpus05.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::switch_cpus05.data     0.048324                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.048324                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::switch_cpus05.data     0.048324                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.048324                       # miss rate for overall accesses
system.cpu05.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks            6                       # number of writebacks
system.cpu05.dcache.writebacks::total               6                       # number of writebacks
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements              93                       # number of replacements
system.cpu05.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs          30258931                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs             605                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs        50014.761983                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::switch_cpus05.inst          512                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::switch_cpus05.inst            1                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::3          285                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::4          218                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses            7573                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses           7573                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::switch_cpus05.inst         3647                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total          3647                       # number of ReadReq hits
system.cpu05.icache.demand_hits::switch_cpus05.inst         3647                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total           3647                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::switch_cpus05.inst         3647                       # number of overall hits
system.cpu05.icache.overall_hits::total          3647                       # number of overall hits
system.cpu05.icache.ReadReq_misses::switch_cpus05.inst           93                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total           93                       # number of ReadReq misses
system.cpu05.icache.demand_misses::switch_cpus05.inst           93                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total           93                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::switch_cpus05.inst           93                       # number of overall misses
system.cpu05.icache.overall_misses::total           93                       # number of overall misses
system.cpu05.icache.ReadReq_accesses::switch_cpus05.inst         3740                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total         3740                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::switch_cpus05.inst         3740                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total         3740                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::switch_cpus05.inst         3740                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total         3740                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::switch_cpus05.inst     0.024866                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.024866                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::switch_cpus05.inst     0.024866                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.024866                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::switch_cpus05.inst     0.024866                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.024866                       # miss rate for overall accesses
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.writebacks::writebacks           93                       # number of writebacks
system.cpu05.icache.writebacks::total              93                       # number of writebacks
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.data_hits                          0                       # DTB hits
system.cpu06.dtb.data_misses                        0                       # DTB misses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_accesses                      0                       # DTB accesses
system.cpu06.itb.fetch_hits                         0                       # ITB hits
system.cpu06.itb.fetch_misses                       0                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses                     0                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                              0                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu06.kern.inst.quiesce                      3                       # number of quiesce instructions executed
system.cpu06.kern.inst.hwrei                       42                       # number of hwrei instructions executed
system.cpu06.kern.ipl_count::0                     10     26.32%     26.32% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::22                     2      5.26%     31.58% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::30                     1      2.63%     34.21% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::31                    25     65.79%    100.00% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::total                 38                       # number of times we switched to this ipl
system.cpu06.kern.ipl_good::0                      10     45.45%     45.45% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::22                      2      9.09%     54.55% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::30                      1      4.55%     59.09% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::31                      9     40.91%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::total                  22                       # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_ticks::0             1686799500     99.92%     99.92% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::22                 98000      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::30                164500      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::31               1129500      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::total         1688191500                       # number of cycles we spent at this ipl
system.cpu06.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::31               0.360000                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::total            0.578947                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.callpal::swpipl                  32     82.05%     82.05% # number of callpals executed
system.cpu06.kern.callpal::rdps                     4     10.26%     92.31% # number of callpals executed
system.cpu06.kern.callpal::rti                      3      7.69%    100.00% # number of callpals executed
system.cpu06.kern.callpal::total                   39                       # number of callpals executed
system.cpu06.kern.mode_switch::kernel               3                       # number of protection mode switches
system.cpu06.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu06.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu06.kern.mode_good::kernel                 0                      
system.cpu06.kern.mode_good::user                   0                      
system.cpu06.kern.mode_good::idle                   0                      
system.cpu06.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu06.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu06.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu06.committedInsts                         0                       # Number of instructions committed
system.cpu06.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu06.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu06.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu06.num_func_calls                         0                       # number of times a function call or return occured
system.cpu06.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu06.num_int_insts                          0                       # number of integer instructions
system.cpu06.num_fp_insts                           0                       # number of float instructions
system.cpu06.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu06.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu06.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_mem_refs                           0                       # number of memory refs
system.cpu06.num_load_insts                         0                       # Number of load instructions
system.cpu06.num_store_insts                        0                       # Number of store instructions
system.cpu06.num_idle_cycles                        0                       # Number of idle cycles
system.cpu06.num_busy_cycles                        0                       # Number of busy cycles
system.cpu06.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu06.idle_fraction                          1                       # Percentage of idle cycles
system.cpu06.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu06.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu06.op_class::IntMult                      0                       # Class of executed instruction
system.cpu06.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu06.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu06.op_class::MemRead                      0                       # Class of executed instruction
system.cpu06.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu06.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu06.op_class::total                        0                       # Class of executed instruction
system.cpu06.dcache.tags.replacements              17                       # number of replacements
system.cpu06.dcache.tags.tagsinuse         444.987870                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs           1836735                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs             451                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs         4072.583149                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::switch_cpus06.data   444.987870                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::switch_cpus06.data     0.869117                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.869117                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024          434                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::3          106                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::4          324                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.847656                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses            2655                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses           2655                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::switch_cpus06.data          802                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total           802                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::switch_cpus06.data          419                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total          419                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::switch_cpus06.data           18                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total           18                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::switch_cpus06.data            7                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total            7                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::switch_cpus06.data         1221                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total           1221                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::switch_cpus06.data         1221                       # number of overall hits
system.cpu06.dcache.overall_hits::total          1221                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::switch_cpus06.data           47                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::switch_cpus06.data            3                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total            3                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::switch_cpus06.data            2                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::switch_cpus06.data            5                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::switch_cpus06.data           50                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total           50                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::switch_cpus06.data           50                       # number of overall misses
system.cpu06.dcache.overall_misses::total           50                       # number of overall misses
system.cpu06.dcache.ReadReq_accesses::switch_cpus06.data          849                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total          849                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::switch_cpus06.data          422                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total          422                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::switch_cpus06.data           20                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total           20                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::switch_cpus06.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::switch_cpus06.data         1271                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total         1271                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::switch_cpus06.data         1271                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total         1271                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::switch_cpus06.data     0.055359                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.055359                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::switch_cpus06.data     0.007109                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.007109                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::switch_cpus06.data     0.100000                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.100000                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::switch_cpus06.data     0.416667                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.416667                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::switch_cpus06.data     0.039339                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.039339                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::switch_cpus06.data     0.039339                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.039339                       # miss rate for overall accesses
system.cpu06.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks            2                       # number of writebacks
system.cpu06.dcache.writebacks::total               2                       # number of writebacks
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements              90                       # number of replacements
system.cpu06.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs          38945857                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs             602                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs        64694.114618                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::switch_cpus06.inst          512                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::switch_cpus06.inst            1                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::3          280                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::4          223                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses            7510                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses           7510                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::switch_cpus06.inst         3620                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total          3620                       # number of ReadReq hits
system.cpu06.icache.demand_hits::switch_cpus06.inst         3620                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total           3620                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::switch_cpus06.inst         3620                       # number of overall hits
system.cpu06.icache.overall_hits::total          3620                       # number of overall hits
system.cpu06.icache.ReadReq_misses::switch_cpus06.inst           90                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total           90                       # number of ReadReq misses
system.cpu06.icache.demand_misses::switch_cpus06.inst           90                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total           90                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::switch_cpus06.inst           90                       # number of overall misses
system.cpu06.icache.overall_misses::total           90                       # number of overall misses
system.cpu06.icache.ReadReq_accesses::switch_cpus06.inst         3710                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total         3710                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::switch_cpus06.inst         3710                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total         3710                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::switch_cpus06.inst         3710                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total         3710                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::switch_cpus06.inst     0.024259                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.024259                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::switch_cpus06.inst     0.024259                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.024259                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::switch_cpus06.inst     0.024259                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.024259                       # miss rate for overall accesses
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.writebacks::writebacks           90                       # number of writebacks
system.cpu06.icache.writebacks::total              90                       # number of writebacks
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.data_hits                          0                       # DTB hits
system.cpu07.dtb.data_misses                        0                       # DTB misses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_accesses                      0                       # DTB accesses
system.cpu07.itb.fetch_hits                         0                       # ITB hits
system.cpu07.itb.fetch_misses                       0                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses                     0                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                              0                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu07.kern.inst.quiesce                      3                       # number of quiesce instructions executed
system.cpu07.kern.inst.hwrei                       42                       # number of hwrei instructions executed
system.cpu07.kern.ipl_count::0                     10     26.32%     26.32% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::22                     2      5.26%     31.58% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::30                     1      2.63%     34.21% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::31                    25     65.79%    100.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::total                 38                       # number of times we switched to this ipl
system.cpu07.kern.ipl_good::0                      10     45.45%     45.45% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::22                      2      9.09%     54.55% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::30                      1      4.55%     59.09% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::31                      9     40.91%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::total                  22                       # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_ticks::0             1684488000     99.92%     99.92% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::22                 98000      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::30                164500      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::31               1129500      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::total         1685880000                       # number of cycles we spent at this ipl
system.cpu07.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::31               0.360000                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::total            0.578947                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.callpal::swpipl                  32     82.05%     82.05% # number of callpals executed
system.cpu07.kern.callpal::rdps                     4     10.26%     92.31% # number of callpals executed
system.cpu07.kern.callpal::rti                      3      7.69%    100.00% # number of callpals executed
system.cpu07.kern.callpal::total                   39                       # number of callpals executed
system.cpu07.kern.mode_switch::kernel               3                       # number of protection mode switches
system.cpu07.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu07.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu07.kern.mode_good::kernel                 0                      
system.cpu07.kern.mode_good::user                   0                      
system.cpu07.kern.mode_good::idle                   0                      
system.cpu07.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu07.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu07.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu07.committedInsts                         0                       # Number of instructions committed
system.cpu07.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu07.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu07.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu07.num_func_calls                         0                       # number of times a function call or return occured
system.cpu07.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu07.num_int_insts                          0                       # number of integer instructions
system.cpu07.num_fp_insts                           0                       # number of float instructions
system.cpu07.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu07.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu07.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_mem_refs                           0                       # number of memory refs
system.cpu07.num_load_insts                         0                       # Number of load instructions
system.cpu07.num_store_insts                        0                       # Number of store instructions
system.cpu07.num_idle_cycles                        0                       # Number of idle cycles
system.cpu07.num_busy_cycles                        0                       # Number of busy cycles
system.cpu07.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu07.idle_fraction                          1                       # Percentage of idle cycles
system.cpu07.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu07.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu07.op_class::IntMult                      0                       # Class of executed instruction
system.cpu07.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu07.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu07.op_class::MemRead                      0                       # Class of executed instruction
system.cpu07.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu07.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu07.op_class::total                        0                       # Class of executed instruction
system.cpu07.dcache.tags.replacements              17                       # number of replacements
system.cpu07.dcache.tags.tagsinuse         409.795731                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs           1812799                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs             415                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs         4368.190361                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::switch_cpus07.data   409.795731                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::switch_cpus07.data     0.800382                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.800382                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024          398                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::3           99                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::4          296                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.777344                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses            2626                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses           2626                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::switch_cpus07.data          793                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total           793                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::switch_cpus07.data          419                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total          419                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::switch_cpus07.data           17                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total           17                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::switch_cpus07.data            7                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total            7                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::switch_cpus07.data         1212                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total           1212                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::switch_cpus07.data         1212                       # number of overall hits
system.cpu07.dcache.overall_hits::total          1212                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::switch_cpus07.data           44                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total           44                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::switch_cpus07.data            3                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total            3                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::switch_cpus07.data            2                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::switch_cpus07.data            5                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::switch_cpus07.data           47                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total           47                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::switch_cpus07.data           47                       # number of overall misses
system.cpu07.dcache.overall_misses::total           47                       # number of overall misses
system.cpu07.dcache.ReadReq_accesses::switch_cpus07.data          837                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total          837                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::switch_cpus07.data          422                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total          422                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::switch_cpus07.data           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::switch_cpus07.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::switch_cpus07.data         1259                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total         1259                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::switch_cpus07.data         1259                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total         1259                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::switch_cpus07.data     0.052569                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.052569                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::switch_cpus07.data     0.007109                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.007109                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::switch_cpus07.data     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::switch_cpus07.data     0.416667                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.416667                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::switch_cpus07.data     0.037331                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.037331                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::switch_cpus07.data     0.037331                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.037331                       # miss rate for overall accesses
system.cpu07.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks            2                       # number of writebacks
system.cpu07.dcache.writebacks::total               2                       # number of writebacks
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements              89                       # number of replacements
system.cpu07.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs          48174731                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs             601                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs        80157.622296                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::switch_cpus07.inst          512                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::switch_cpus07.inst            1                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::3          253                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::4          250                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses            7449                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses           7449                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::switch_cpus07.inst         3591                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total          3591                       # number of ReadReq hits
system.cpu07.icache.demand_hits::switch_cpus07.inst         3591                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total           3591                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::switch_cpus07.inst         3591                       # number of overall hits
system.cpu07.icache.overall_hits::total          3591                       # number of overall hits
system.cpu07.icache.ReadReq_misses::switch_cpus07.inst           89                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total           89                       # number of ReadReq misses
system.cpu07.icache.demand_misses::switch_cpus07.inst           89                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total           89                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::switch_cpus07.inst           89                       # number of overall misses
system.cpu07.icache.overall_misses::total           89                       # number of overall misses
system.cpu07.icache.ReadReq_accesses::switch_cpus07.inst         3680                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total         3680                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::switch_cpus07.inst         3680                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total         3680                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::switch_cpus07.inst         3680                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total         3680                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::switch_cpus07.inst     0.024185                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.024185                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::switch_cpus07.inst     0.024185                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.024185                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::switch_cpus07.inst     0.024185                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.024185                       # miss rate for overall accesses
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.writebacks::writebacks           89                       # number of writebacks
system.cpu07.icache.writebacks::total              89                       # number of writebacks
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.data_hits                          0                       # DTB hits
system.cpu08.dtb.data_misses                        0                       # DTB misses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_accesses                      0                       # DTB accesses
system.cpu08.itb.fetch_hits                         0                       # ITB hits
system.cpu08.itb.fetch_misses                       0                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses                     0                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                              0                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu08.kern.inst.quiesce                      3                       # number of quiesce instructions executed
system.cpu08.kern.inst.hwrei                       42                       # number of hwrei instructions executed
system.cpu08.kern.ipl_count::0                     10     26.32%     26.32% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::22                     2      5.26%     31.58% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::30                     1      2.63%     34.21% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::31                    25     65.79%    100.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::total                 38                       # number of times we switched to this ipl
system.cpu08.kern.ipl_good::0                      10     45.45%     45.45% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::22                      2      9.09%     54.55% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::30                      1      4.55%     59.09% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::31                      9     40.91%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::total                  22                       # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_ticks::0             1688163000     99.92%     99.92% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::22                 98000      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::30                164500      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::31               1129500      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::total         1689555000                       # number of cycles we spent at this ipl
system.cpu08.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::31               0.360000                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::total            0.578947                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.callpal::swpipl                  32     82.05%     82.05% # number of callpals executed
system.cpu08.kern.callpal::rdps                     4     10.26%     92.31% # number of callpals executed
system.cpu08.kern.callpal::rti                      3      7.69%    100.00% # number of callpals executed
system.cpu08.kern.callpal::total                   39                       # number of callpals executed
system.cpu08.kern.mode_switch::kernel               3                       # number of protection mode switches
system.cpu08.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu08.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu08.kern.mode_good::kernel                 0                      
system.cpu08.kern.mode_good::user                   0                      
system.cpu08.kern.mode_good::idle                   0                      
system.cpu08.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu08.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu08.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu08.committedInsts                         0                       # Number of instructions committed
system.cpu08.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu08.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu08.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu08.num_func_calls                         0                       # number of times a function call or return occured
system.cpu08.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu08.num_int_insts                          0                       # number of integer instructions
system.cpu08.num_fp_insts                           0                       # number of float instructions
system.cpu08.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu08.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu08.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_mem_refs                           0                       # number of memory refs
system.cpu08.num_load_insts                         0                       # Number of load instructions
system.cpu08.num_store_insts                        0                       # Number of store instructions
system.cpu08.num_idle_cycles                        0                       # Number of idle cycles
system.cpu08.num_busy_cycles                        0                       # Number of busy cycles
system.cpu08.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu08.idle_fraction                          1                       # Percentage of idle cycles
system.cpu08.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu08.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu08.op_class::IntMult                      0                       # Class of executed instruction
system.cpu08.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu08.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu08.op_class::MemRead                      0                       # Class of executed instruction
system.cpu08.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu08.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu08.op_class::total                        0                       # Class of executed instruction
system.cpu08.dcache.tags.replacements              23                       # number of replacements
system.cpu08.dcache.tags.tagsinuse         430.954061                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs           1818303                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs             442                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs         4113.807692                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::switch_cpus08.data   430.954061                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::switch_cpus08.data     0.841707                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.841707                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024          419                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::3          104                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::4          307                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.818359                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses            2605                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses           2605                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::switch_cpus08.data          777                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total           777                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::switch_cpus08.data          418                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total          418                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::switch_cpus08.data           15                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total           15                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::switch_cpus08.data            5                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total            5                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::switch_cpus08.data         1195                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total           1195                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::switch_cpus08.data         1195                       # number of overall hits
system.cpu08.dcache.overall_hits::total          1195                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::switch_cpus08.data           48                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::switch_cpus08.data            4                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total            4                       # number of WriteReq misses
system.cpu08.dcache.LoadLockedReq_misses::switch_cpus08.data            3                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::switch_cpus08.data            7                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total            7                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::switch_cpus08.data           52                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total           52                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::switch_cpus08.data           52                       # number of overall misses
system.cpu08.dcache.overall_misses::total           52                       # number of overall misses
system.cpu08.dcache.ReadReq_accesses::switch_cpus08.data          825                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total          825                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::switch_cpus08.data          422                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total          422                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::switch_cpus08.data           18                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total           18                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::switch_cpus08.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::switch_cpus08.data         1247                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total         1247                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::switch_cpus08.data         1247                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total         1247                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::switch_cpus08.data     0.058182                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.058182                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::switch_cpus08.data     0.009479                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.009479                       # miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::switch_cpus08.data     0.166667                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.166667                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::switch_cpus08.data     0.583333                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.583333                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::switch_cpus08.data     0.041700                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.041700                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::switch_cpus08.data     0.041700                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.041700                       # miss rate for overall accesses
system.cpu08.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks            9                       # number of writebacks
system.cpu08.dcache.writebacks::total               9                       # number of writebacks
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements              93                       # number of replacements
system.cpu08.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs          31802488                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs             605                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs        52566.095868                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::switch_cpus08.inst          512                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::switch_cpus08.inst            1                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::3          286                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::4          217                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses            7393                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses           7393                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::switch_cpus08.inst         3557                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total          3557                       # number of ReadReq hits
system.cpu08.icache.demand_hits::switch_cpus08.inst         3557                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total           3557                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::switch_cpus08.inst         3557                       # number of overall hits
system.cpu08.icache.overall_hits::total          3557                       # number of overall hits
system.cpu08.icache.ReadReq_misses::switch_cpus08.inst           93                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total           93                       # number of ReadReq misses
system.cpu08.icache.demand_misses::switch_cpus08.inst           93                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total           93                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::switch_cpus08.inst           93                       # number of overall misses
system.cpu08.icache.overall_misses::total           93                       # number of overall misses
system.cpu08.icache.ReadReq_accesses::switch_cpus08.inst         3650                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total         3650                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::switch_cpus08.inst         3650                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total         3650                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::switch_cpus08.inst         3650                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total         3650                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::switch_cpus08.inst     0.025479                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.025479                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::switch_cpus08.inst     0.025479                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.025479                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::switch_cpus08.inst     0.025479                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.025479                       # miss rate for overall accesses
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.writebacks::writebacks           93                       # number of writebacks
system.cpu08.icache.writebacks::total              93                       # number of writebacks
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.data_hits                          0                       # DTB hits
system.cpu09.dtb.data_misses                        0                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                      0                       # DTB accesses
system.cpu09.itb.fetch_hits                         0                       # ITB hits
system.cpu09.itb.fetch_misses                       0                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses                     0                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                              0                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu09.kern.inst.quiesce                      3                       # number of quiesce instructions executed
system.cpu09.kern.inst.hwrei                       42                       # number of hwrei instructions executed
system.cpu09.kern.ipl_count::0                     10     26.32%     26.32% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::22                     2      5.26%     31.58% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::30                     1      2.63%     34.21% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::31                    25     65.79%    100.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::total                 38                       # number of times we switched to this ipl
system.cpu09.kern.ipl_good::0                      10     45.45%     45.45% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::22                      2      9.09%     54.55% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::30                      1      4.55%     59.09% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::31                      9     40.91%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::total                  22                       # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_ticks::0             1681621000     99.92%     99.92% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::22                 98000      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::30                164500      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::31               1129500      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::total         1683013000                       # number of cycles we spent at this ipl
system.cpu09.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::31               0.360000                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::total            0.578947                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.callpal::swpipl                  32     82.05%     82.05% # number of callpals executed
system.cpu09.kern.callpal::rdps                     4     10.26%     92.31% # number of callpals executed
system.cpu09.kern.callpal::rti                      3      7.69%    100.00% # number of callpals executed
system.cpu09.kern.callpal::total                   39                       # number of callpals executed
system.cpu09.kern.mode_switch::kernel               3                       # number of protection mode switches
system.cpu09.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu09.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu09.kern.mode_good::kernel                 0                      
system.cpu09.kern.mode_good::user                   0                      
system.cpu09.kern.mode_good::idle                   0                      
system.cpu09.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu09.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu09.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu09.committedInsts                         0                       # Number of instructions committed
system.cpu09.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu09.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu09.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu09.num_func_calls                         0                       # number of times a function call or return occured
system.cpu09.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu09.num_int_insts                          0                       # number of integer instructions
system.cpu09.num_fp_insts                           0                       # number of float instructions
system.cpu09.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu09.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu09.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_mem_refs                           0                       # number of memory refs
system.cpu09.num_load_insts                         0                       # Number of load instructions
system.cpu09.num_store_insts                        0                       # Number of store instructions
system.cpu09.num_idle_cycles                        0                       # Number of idle cycles
system.cpu09.num_busy_cycles                        0                       # Number of busy cycles
system.cpu09.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu09.idle_fraction                          1                       # Percentage of idle cycles
system.cpu09.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu09.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu09.op_class::IntMult                      0                       # Class of executed instruction
system.cpu09.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu09.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu09.op_class::MemRead                      0                       # Class of executed instruction
system.cpu09.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu09.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu09.op_class::total                        0                       # Class of executed instruction
system.cpu09.dcache.tags.replacements              25                       # number of replacements
system.cpu09.dcache.tags.tagsinuse         427.183798                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs             52196                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs             422                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs          123.687204                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::switch_cpus09.data   427.183798                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::switch_cpus09.data     0.834343                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.834343                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024          397                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::3          164                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::4          228                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.775391                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses            2580                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses           2580                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::switch_cpus09.data          765                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total           765                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::switch_cpus09.data          419                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total          419                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::switch_cpus09.data           15                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total           15                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::switch_cpus09.data            8                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total            8                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::switch_cpus09.data         1184                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total           1184                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::switch_cpus09.data         1184                       # number of overall hits
system.cpu09.dcache.overall_hits::total          1184                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::switch_cpus09.data           48                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::switch_cpus09.data            3                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total            3                       # number of WriteReq misses
system.cpu09.dcache.LoadLockedReq_misses::switch_cpus09.data            2                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::switch_cpus09.data            4                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::switch_cpus09.data           51                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total           51                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::switch_cpus09.data           51                       # number of overall misses
system.cpu09.dcache.overall_misses::total           51                       # number of overall misses
system.cpu09.dcache.ReadReq_accesses::switch_cpus09.data          813                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total          813                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::switch_cpus09.data          422                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total          422                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::switch_cpus09.data           17                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total           17                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::switch_cpus09.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::switch_cpus09.data         1235                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total         1235                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::switch_cpus09.data         1235                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total         1235                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::switch_cpus09.data     0.059041                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.059041                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::switch_cpus09.data     0.007109                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.007109                       # miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::switch_cpus09.data     0.117647                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.117647                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::switch_cpus09.data     0.333333                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.333333                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::switch_cpus09.data     0.041296                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.041296                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::switch_cpus09.data     0.041296                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.041296                       # miss rate for overall accesses
system.cpu09.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks            7                       # number of writebacks
system.cpu09.dcache.writebacks::total               7                       # number of writebacks
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements              99                       # number of replacements
system.cpu09.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs          35377386                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs             611                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs        57900.795417                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::switch_cpus09.inst          512                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::switch_cpus09.inst            1                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::3          294                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::4          208                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses            7339                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses           7339                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::switch_cpus09.inst         3521                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total          3521                       # number of ReadReq hits
system.cpu09.icache.demand_hits::switch_cpus09.inst         3521                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total           3521                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::switch_cpus09.inst         3521                       # number of overall hits
system.cpu09.icache.overall_hits::total          3521                       # number of overall hits
system.cpu09.icache.ReadReq_misses::switch_cpus09.inst           99                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total           99                       # number of ReadReq misses
system.cpu09.icache.demand_misses::switch_cpus09.inst           99                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total           99                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::switch_cpus09.inst           99                       # number of overall misses
system.cpu09.icache.overall_misses::total           99                       # number of overall misses
system.cpu09.icache.ReadReq_accesses::switch_cpus09.inst         3620                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total         3620                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::switch_cpus09.inst         3620                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total         3620                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::switch_cpus09.inst         3620                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total         3620                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::switch_cpus09.inst     0.027348                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.027348                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::switch_cpus09.inst     0.027348                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.027348                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::switch_cpus09.inst     0.027348                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.027348                       # miss rate for overall accesses
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.writebacks::writebacks           99                       # number of writebacks
system.cpu09.icache.writebacks::total              99                       # number of writebacks
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.data_hits                          0                       # DTB hits
system.cpu10.dtb.data_misses                        0                       # DTB misses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_accesses                      0                       # DTB accesses
system.cpu10.itb.fetch_hits                         0                       # ITB hits
system.cpu10.itb.fetch_misses                       0                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses                     0                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                              0                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu10.kern.inst.quiesce                      3                       # number of quiesce instructions executed
system.cpu10.kern.inst.hwrei                       42                       # number of hwrei instructions executed
system.cpu10.kern.ipl_count::0                     10     26.32%     26.32% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::22                     2      5.26%     31.58% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::30                     1      2.63%     34.21% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::31                    25     65.79%    100.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::total                 38                       # number of times we switched to this ipl
system.cpu10.kern.ipl_good::0                      10     45.45%     45.45% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::22                      2      9.09%     54.55% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::30                      1      4.55%     59.09% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::31                      9     40.91%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::total                  22                       # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_ticks::0             1692636000     99.92%     99.92% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::22                 98000      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::30                164500      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::31               1129500      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::total         1694028000                       # number of cycles we spent at this ipl
system.cpu10.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::31               0.360000                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::total            0.578947                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.callpal::swpipl                  32     82.05%     82.05% # number of callpals executed
system.cpu10.kern.callpal::rdps                     4     10.26%     92.31% # number of callpals executed
system.cpu10.kern.callpal::rti                      3      7.69%    100.00% # number of callpals executed
system.cpu10.kern.callpal::total                   39                       # number of callpals executed
system.cpu10.kern.mode_switch::kernel               3                       # number of protection mode switches
system.cpu10.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu10.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu10.kern.mode_good::kernel                 0                      
system.cpu10.kern.mode_good::user                   0                      
system.cpu10.kern.mode_good::idle                   0                      
system.cpu10.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu10.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu10.committedInsts                         0                       # Number of instructions committed
system.cpu10.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu10.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu10.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu10.num_func_calls                         0                       # number of times a function call or return occured
system.cpu10.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu10.num_int_insts                          0                       # number of integer instructions
system.cpu10.num_fp_insts                           0                       # number of float instructions
system.cpu10.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu10.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu10.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_mem_refs                           0                       # number of memory refs
system.cpu10.num_load_insts                         0                       # Number of load instructions
system.cpu10.num_store_insts                        0                       # Number of store instructions
system.cpu10.num_idle_cycles                        0                       # Number of idle cycles
system.cpu10.num_busy_cycles                        0                       # Number of busy cycles
system.cpu10.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu10.idle_fraction                          1                       # Percentage of idle cycles
system.cpu10.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu10.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu10.op_class::IntMult                      0                       # Class of executed instruction
system.cpu10.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu10.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu10.op_class::MemRead                      0                       # Class of executed instruction
system.cpu10.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu10.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu10.op_class::total                        0                       # Class of executed instruction
system.cpu10.dcache.tags.replacements              19                       # number of replacements
system.cpu10.dcache.tags.tagsinuse         430.344585                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs           1634863                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs             438                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs         3732.563927                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::switch_cpus10.data   430.344585                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::switch_cpus10.data     0.840517                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.840517                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024          419                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::3          106                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::4          309                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.818359                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses            2545                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses           2545                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::switch_cpus10.data          762                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total           762                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::switch_cpus10.data          417                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total          417                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::switch_cpus10.data           14                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total           14                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::switch_cpus10.data            7                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total            7                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::switch_cpus10.data         1179                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total           1179                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::switch_cpus10.data         1179                       # number of overall hits
system.cpu10.dcache.overall_hits::total          1179                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::switch_cpus10.data           39                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total           39                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::switch_cpus10.data            5                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total            5                       # number of WriteReq misses
system.cpu10.dcache.LoadLockedReq_misses::switch_cpus10.data            2                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::switch_cpus10.data            5                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::switch_cpus10.data           44                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total           44                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::switch_cpus10.data           44                       # number of overall misses
system.cpu10.dcache.overall_misses::total           44                       # number of overall misses
system.cpu10.dcache.ReadReq_accesses::switch_cpus10.data          801                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total          801                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::switch_cpus10.data          422                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total          422                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::switch_cpus10.data           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::switch_cpus10.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::switch_cpus10.data         1223                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total         1223                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::switch_cpus10.data         1223                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total         1223                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::switch_cpus10.data     0.048689                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.048689                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::switch_cpus10.data     0.011848                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.011848                       # miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::switch_cpus10.data     0.125000                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.125000                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::switch_cpus10.data     0.416667                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.416667                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::switch_cpus10.data     0.035977                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.035977                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::switch_cpus10.data     0.035977                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.035977                       # miss rate for overall accesses
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.writebacks::writebacks            6                       # number of writebacks
system.cpu10.dcache.writebacks::total               6                       # number of writebacks
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements              92                       # number of replacements
system.cpu10.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs          30931202                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs             604                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs        51210.599338                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::switch_cpus10.inst          512                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::switch_cpus10.inst            1                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::3          289                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::4          214                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses            7272                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses           7272                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::switch_cpus10.inst         3498                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total          3498                       # number of ReadReq hits
system.cpu10.icache.demand_hits::switch_cpus10.inst         3498                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total           3498                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::switch_cpus10.inst         3498                       # number of overall hits
system.cpu10.icache.overall_hits::total          3498                       # number of overall hits
system.cpu10.icache.ReadReq_misses::switch_cpus10.inst           92                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total           92                       # number of ReadReq misses
system.cpu10.icache.demand_misses::switch_cpus10.inst           92                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total           92                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::switch_cpus10.inst           92                       # number of overall misses
system.cpu10.icache.overall_misses::total           92                       # number of overall misses
system.cpu10.icache.ReadReq_accesses::switch_cpus10.inst         3590                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total         3590                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::switch_cpus10.inst         3590                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total         3590                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::switch_cpus10.inst         3590                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total         3590                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::switch_cpus10.inst     0.025627                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.025627                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::switch_cpus10.inst     0.025627                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.025627                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::switch_cpus10.inst     0.025627                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.025627                       # miss rate for overall accesses
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.writebacks::writebacks           92                       # number of writebacks
system.cpu10.icache.writebacks::total              92                       # number of writebacks
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.data_hits                          0                       # DTB hits
system.cpu11.dtb.data_misses                        0                       # DTB misses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_accesses                      0                       # DTB accesses
system.cpu11.itb.fetch_hits                         0                       # ITB hits
system.cpu11.itb.fetch_misses                       0                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses                     0                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                              0                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu11.kern.inst.quiesce                      3                       # number of quiesce instructions executed
system.cpu11.kern.inst.hwrei                       42                       # number of hwrei instructions executed
system.cpu11.kern.ipl_count::0                     10     26.32%     26.32% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::22                     2      5.26%     31.58% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::30                     1      2.63%     34.21% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::31                    25     65.79%    100.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::total                 38                       # number of times we switched to this ipl
system.cpu11.kern.ipl_good::0                      10     45.45%     45.45% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::22                      2      9.09%     54.55% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::30                      1      4.55%     59.09% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::31                      9     40.91%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::total                  22                       # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_ticks::0             1691803500     99.92%     99.92% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::22                 98000      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::30                164500      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::31               1129500      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::total         1693195500                       # number of cycles we spent at this ipl
system.cpu11.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::31               0.360000                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::total            0.578947                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.callpal::swpipl                  32     82.05%     82.05% # number of callpals executed
system.cpu11.kern.callpal::rdps                     4     10.26%     92.31% # number of callpals executed
system.cpu11.kern.callpal::rti                      3      7.69%    100.00% # number of callpals executed
system.cpu11.kern.callpal::total                   39                       # number of callpals executed
system.cpu11.kern.mode_switch::kernel               3                       # number of protection mode switches
system.cpu11.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu11.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu11.kern.mode_good::kernel                 0                      
system.cpu11.kern.mode_good::user                   0                      
system.cpu11.kern.mode_good::idle                   0                      
system.cpu11.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu11.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu11.committedInsts                         0                       # Number of instructions committed
system.cpu11.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu11.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu11.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu11.num_func_calls                         0                       # number of times a function call or return occured
system.cpu11.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu11.num_int_insts                          0                       # number of integer instructions
system.cpu11.num_fp_insts                           0                       # number of float instructions
system.cpu11.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu11.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu11.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_mem_refs                           0                       # number of memory refs
system.cpu11.num_load_insts                         0                       # Number of load instructions
system.cpu11.num_store_insts                        0                       # Number of store instructions
system.cpu11.num_idle_cycles                        0                       # Number of idle cycles
system.cpu11.num_busy_cycles                        0                       # Number of busy cycles
system.cpu11.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu11.idle_fraction                          1                       # Percentage of idle cycles
system.cpu11.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu11.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu11.op_class::IntMult                      0                       # Class of executed instruction
system.cpu11.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu11.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu11.op_class::MemRead                      0                       # Class of executed instruction
system.cpu11.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu11.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu11.op_class::total                        0                       # Class of executed instruction
system.cpu11.dcache.tags.replacements              19                       # number of replacements
system.cpu11.dcache.tags.tagsinuse         433.153698                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs           1805477                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs             441                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs         4094.052154                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::switch_cpus11.data   433.153698                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::switch_cpus11.data     0.846003                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.846003                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024          422                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::3          114                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::4          304                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.824219                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses            2514                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses           2514                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::switch_cpus11.data          755                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total           755                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::switch_cpus11.data          417                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total          417                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::switch_cpus11.data           13                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total           13                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::switch_cpus11.data            7                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total            7                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::switch_cpus11.data         1172                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total           1172                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::switch_cpus11.data         1172                       # number of overall hits
system.cpu11.dcache.overall_hits::total          1172                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::switch_cpus11.data           34                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total           34                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::switch_cpus11.data            5                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total            5                       # number of WriteReq misses
system.cpu11.dcache.LoadLockedReq_misses::switch_cpus11.data            2                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::switch_cpus11.data            5                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::switch_cpus11.data           39                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total           39                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::switch_cpus11.data           39                       # number of overall misses
system.cpu11.dcache.overall_misses::total           39                       # number of overall misses
system.cpu11.dcache.ReadReq_accesses::switch_cpus11.data          789                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total          789                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::switch_cpus11.data          422                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total          422                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::switch_cpus11.data           15                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total           15                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::switch_cpus11.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::switch_cpus11.data         1211                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total         1211                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::switch_cpus11.data         1211                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total         1211                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::switch_cpus11.data     0.043093                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.043093                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::switch_cpus11.data     0.011848                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.011848                       # miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::switch_cpus11.data     0.133333                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.133333                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::switch_cpus11.data     0.416667                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.416667                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::switch_cpus11.data     0.032205                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.032205                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::switch_cpus11.data     0.032205                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.032205                       # miss rate for overall accesses
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.writebacks::writebacks            5                       # number of writebacks
system.cpu11.dcache.writebacks::total               5                       # number of writebacks
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements              89                       # number of replacements
system.cpu11.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs          37536675                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs             601                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs        62457.029950                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::switch_cpus11.inst          512                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::switch_cpus11.inst            1                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::3          283                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::4          220                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses            7209                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses           7209                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::switch_cpus11.inst         3471                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total          3471                       # number of ReadReq hits
system.cpu11.icache.demand_hits::switch_cpus11.inst         3471                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total           3471                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::switch_cpus11.inst         3471                       # number of overall hits
system.cpu11.icache.overall_hits::total          3471                       # number of overall hits
system.cpu11.icache.ReadReq_misses::switch_cpus11.inst           89                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total           89                       # number of ReadReq misses
system.cpu11.icache.demand_misses::switch_cpus11.inst           89                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total           89                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::switch_cpus11.inst           89                       # number of overall misses
system.cpu11.icache.overall_misses::total           89                       # number of overall misses
system.cpu11.icache.ReadReq_accesses::switch_cpus11.inst         3560                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total         3560                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::switch_cpus11.inst         3560                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total         3560                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::switch_cpus11.inst         3560                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total         3560                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::switch_cpus11.inst     0.025000                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.025000                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::switch_cpus11.inst     0.025000                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.025000                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::switch_cpus11.inst     0.025000                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.025000                       # miss rate for overall accesses
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.writebacks::writebacks           89                       # number of writebacks
system.cpu11.icache.writebacks::total              89                       # number of writebacks
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.data_hits                          0                       # DTB hits
system.cpu12.dtb.data_misses                        0                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                      0                       # DTB accesses
system.cpu12.itb.fetch_hits                         0                       # ITB hits
system.cpu12.itb.fetch_misses                       0                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses                     0                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                              0                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu12.kern.inst.quiesce                      3                       # number of quiesce instructions executed
system.cpu12.kern.inst.hwrei                       42                       # number of hwrei instructions executed
system.cpu12.kern.ipl_count::0                     10     26.32%     26.32% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::22                     2      5.26%     31.58% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::30                     1      2.63%     34.21% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::31                    25     65.79%    100.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::total                 38                       # number of times we switched to this ipl
system.cpu12.kern.ipl_good::0                      10     45.45%     45.45% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::22                      2      9.09%     54.55% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::30                      1      4.55%     59.09% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::31                      9     40.91%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::total                  22                       # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_ticks::0             1686179500     99.92%     99.92% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::22                 98000      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::30                164500      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::31               1129500      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::total         1687571500                       # number of cycles we spent at this ipl
system.cpu12.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::31               0.360000                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::total            0.578947                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.callpal::swpipl                  32     82.05%     82.05% # number of callpals executed
system.cpu12.kern.callpal::rdps                     4     10.26%     92.31% # number of callpals executed
system.cpu12.kern.callpal::rti                      3      7.69%    100.00% # number of callpals executed
system.cpu12.kern.callpal::total                   39                       # number of callpals executed
system.cpu12.kern.mode_switch::kernel               3                       # number of protection mode switches
system.cpu12.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu12.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu12.kern.mode_good::kernel                 0                      
system.cpu12.kern.mode_good::user                   0                      
system.cpu12.kern.mode_good::idle                   0                      
system.cpu12.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu12.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu12.committedInsts                         0                       # Number of instructions committed
system.cpu12.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu12.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu12.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu12.num_func_calls                         0                       # number of times a function call or return occured
system.cpu12.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu12.num_int_insts                          0                       # number of integer instructions
system.cpu12.num_fp_insts                           0                       # number of float instructions
system.cpu12.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu12.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu12.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_mem_refs                           0                       # number of memory refs
system.cpu12.num_load_insts                         0                       # Number of load instructions
system.cpu12.num_store_insts                        0                       # Number of store instructions
system.cpu12.num_idle_cycles                        0                       # Number of idle cycles
system.cpu12.num_busy_cycles                        0                       # Number of busy cycles
system.cpu12.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu12.idle_fraction                          1                       # Percentage of idle cycles
system.cpu12.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu12.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu12.op_class::IntMult                      0                       # Class of executed instruction
system.cpu12.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu12.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu12.op_class::MemRead                      0                       # Class of executed instruction
system.cpu12.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu12.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu12.op_class::total                        0                       # Class of executed instruction
system.cpu12.dcache.tags.replacements              16                       # number of replacements
system.cpu12.dcache.tags.tagsinuse         433.345394                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs           1809404                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs             438                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs         4131.059361                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::switch_cpus12.data   433.345394                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::switch_cpus12.data     0.846378                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.846378                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024          422                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::3          111                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::4          308                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.824219                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses            2482                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses           2482                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::switch_cpus12.data          747                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total           747                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::switch_cpus12.data          419                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total          419                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::switch_cpus12.data           12                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total           12                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::switch_cpus12.data            7                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total            7                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::switch_cpus12.data         1166                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total           1166                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::switch_cpus12.data         1166                       # number of overall hits
system.cpu12.dcache.overall_hits::total          1166                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::switch_cpus12.data           30                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total           30                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::switch_cpus12.data            3                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total            3                       # number of WriteReq misses
system.cpu12.dcache.LoadLockedReq_misses::switch_cpus12.data            2                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::switch_cpus12.data            5                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::switch_cpus12.data           33                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total           33                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::switch_cpus12.data           33                       # number of overall misses
system.cpu12.dcache.overall_misses::total           33                       # number of overall misses
system.cpu12.dcache.ReadReq_accesses::switch_cpus12.data          777                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total          777                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::switch_cpus12.data          422                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total          422                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::switch_cpus12.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::switch_cpus12.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::switch_cpus12.data         1199                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total         1199                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::switch_cpus12.data         1199                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total         1199                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::switch_cpus12.data     0.038610                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.038610                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::switch_cpus12.data     0.007109                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.007109                       # miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::switch_cpus12.data     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::switch_cpus12.data     0.416667                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.416667                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::switch_cpus12.data     0.027523                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.027523                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::switch_cpus12.data     0.027523                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.027523                       # miss rate for overall accesses
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.writebacks::writebacks            4                       # number of writebacks
system.cpu12.dcache.writebacks::total               4                       # number of writebacks
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements              92                       # number of replacements
system.cpu12.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs          28888818                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs             604                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs        47829.168874                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst            3                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_blocks::switch_cpus12.inst          509                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.005859                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::switch_cpus12.inst     0.994141                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::3          290                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::4          213                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses            7152                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses           7152                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::switch_cpus12.inst         3438                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total          3438                       # number of ReadReq hits
system.cpu12.icache.demand_hits::switch_cpus12.inst         3438                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total           3438                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::switch_cpus12.inst         3438                       # number of overall hits
system.cpu12.icache.overall_hits::total          3438                       # number of overall hits
system.cpu12.icache.ReadReq_misses::switch_cpus12.inst           92                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total           92                       # number of ReadReq misses
system.cpu12.icache.demand_misses::switch_cpus12.inst           92                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total           92                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::switch_cpus12.inst           92                       # number of overall misses
system.cpu12.icache.overall_misses::total           92                       # number of overall misses
system.cpu12.icache.ReadReq_accesses::switch_cpus12.inst         3530                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total         3530                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::switch_cpus12.inst         3530                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total         3530                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::switch_cpus12.inst         3530                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total         3530                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::switch_cpus12.inst     0.026062                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.026062                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::switch_cpus12.inst     0.026062                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.026062                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::switch_cpus12.inst     0.026062                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.026062                       # miss rate for overall accesses
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.writebacks::writebacks           92                       # number of writebacks
system.cpu12.icache.writebacks::total              92                       # number of writebacks
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.data_hits                          0                       # DTB hits
system.cpu13.dtb.data_misses                        0                       # DTB misses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_accesses                      0                       # DTB accesses
system.cpu13.itb.fetch_hits                         0                       # ITB hits
system.cpu13.itb.fetch_misses                       0                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses                     0                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                              0                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu13.kern.inst.quiesce                      3                       # number of quiesce instructions executed
system.cpu13.kern.inst.hwrei                       42                       # number of hwrei instructions executed
system.cpu13.kern.ipl_count::0                     10     26.32%     26.32% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::22                     2      5.26%     31.58% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::30                     1      2.63%     34.21% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::31                    25     65.79%    100.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::total                 38                       # number of times we switched to this ipl
system.cpu13.kern.ipl_good::0                      10     45.45%     45.45% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::22                      2      9.09%     54.55% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::30                      1      4.55%     59.09% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::31                      9     40.91%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::total                  22                       # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_ticks::0             1685879500     99.92%     99.92% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::22                 98000      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::30                164500      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::31               1129500      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::total         1687271500                       # number of cycles we spent at this ipl
system.cpu13.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::31               0.360000                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::total            0.578947                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.callpal::swpipl                  32     82.05%     82.05% # number of callpals executed
system.cpu13.kern.callpal::rdps                     4     10.26%     92.31% # number of callpals executed
system.cpu13.kern.callpal::rti                      3      7.69%    100.00% # number of callpals executed
system.cpu13.kern.callpal::total                   39                       # number of callpals executed
system.cpu13.kern.mode_switch::kernel               3                       # number of protection mode switches
system.cpu13.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu13.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu13.kern.mode_good::kernel                 0                      
system.cpu13.kern.mode_good::user                   0                      
system.cpu13.kern.mode_good::idle                   0                      
system.cpu13.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu13.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu13.committedInsts                         0                       # Number of instructions committed
system.cpu13.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu13.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu13.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu13.num_func_calls                         0                       # number of times a function call or return occured
system.cpu13.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu13.num_int_insts                          0                       # number of integer instructions
system.cpu13.num_fp_insts                           0                       # number of float instructions
system.cpu13.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu13.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu13.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_mem_refs                           0                       # number of memory refs
system.cpu13.num_load_insts                         0                       # Number of load instructions
system.cpu13.num_store_insts                        0                       # Number of store instructions
system.cpu13.num_idle_cycles                        0                       # Number of idle cycles
system.cpu13.num_busy_cycles                        0                       # Number of busy cycles
system.cpu13.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu13.idle_fraction                          1                       # Percentage of idle cycles
system.cpu13.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu13.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu13.op_class::IntMult                      0                       # Class of executed instruction
system.cpu13.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu13.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu13.op_class::MemRead                      0                       # Class of executed instruction
system.cpu13.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu13.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu13.op_class::total                        0                       # Class of executed instruction
system.cpu13.dcache.tags.replacements              20                       # number of replacements
system.cpu13.dcache.tags.tagsinuse         439.966226                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs           1829967                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs             447                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs         4093.885906                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::switch_cpus13.data   439.966226                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::switch_cpus13.data     0.859309                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.859309                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024          427                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::3          114                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::4          310                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.833984                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses            2456                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses           2456                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::switch_cpus13.data          737                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total           737                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::switch_cpus13.data          415                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total          415                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::switch_cpus13.data           11                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total           11                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::switch_cpus13.data            6                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total            6                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::switch_cpus13.data         1152                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total           1152                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::switch_cpus13.data         1152                       # number of overall hits
system.cpu13.dcache.overall_hits::total          1152                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::switch_cpus13.data           28                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total           28                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::switch_cpus13.data            7                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total            7                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::switch_cpus13.data            2                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::switch_cpus13.data            6                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::switch_cpus13.data           35                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total           35                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::switch_cpus13.data           35                       # number of overall misses
system.cpu13.dcache.overall_misses::total           35                       # number of overall misses
system.cpu13.dcache.ReadReq_accesses::switch_cpus13.data          765                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total          765                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::switch_cpus13.data          422                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total          422                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::switch_cpus13.data           13                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total           13                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::switch_cpus13.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::switch_cpus13.data         1187                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total         1187                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::switch_cpus13.data         1187                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total         1187                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::switch_cpus13.data     0.036601                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.036601                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::switch_cpus13.data     0.016588                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.016588                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::switch_cpus13.data     0.153846                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.153846                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::switch_cpus13.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::switch_cpus13.data     0.029486                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.029486                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::switch_cpus13.data     0.029486                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.029486                       # miss rate for overall accesses
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.writebacks::writebacks            6                       # number of writebacks
system.cpu13.dcache.writebacks::total               6                       # number of writebacks
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements              92                       # number of replacements
system.cpu13.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs          29438113                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs             604                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs        48738.597682                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst            2                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_blocks::switch_cpus13.inst          510                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.003906                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::switch_cpus13.inst     0.996094                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::3          290                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::4          213                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses            7092                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses           7092                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::switch_cpus13.inst         3408                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total          3408                       # number of ReadReq hits
system.cpu13.icache.demand_hits::switch_cpus13.inst         3408                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total           3408                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::switch_cpus13.inst         3408                       # number of overall hits
system.cpu13.icache.overall_hits::total          3408                       # number of overall hits
system.cpu13.icache.ReadReq_misses::switch_cpus13.inst           92                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total           92                       # number of ReadReq misses
system.cpu13.icache.demand_misses::switch_cpus13.inst           92                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total           92                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::switch_cpus13.inst           92                       # number of overall misses
system.cpu13.icache.overall_misses::total           92                       # number of overall misses
system.cpu13.icache.ReadReq_accesses::switch_cpus13.inst         3500                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total         3500                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::switch_cpus13.inst         3500                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total         3500                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::switch_cpus13.inst         3500                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total         3500                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::switch_cpus13.inst     0.026286                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.026286                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::switch_cpus13.inst     0.026286                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.026286                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::switch_cpus13.inst     0.026286                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.026286                       # miss rate for overall accesses
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.writebacks::writebacks           92                       # number of writebacks
system.cpu13.icache.writebacks::total              92                       # number of writebacks
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.data_hits                          0                       # DTB hits
system.cpu14.dtb.data_misses                        0                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                      0                       # DTB accesses
system.cpu14.itb.fetch_hits                         0                       # ITB hits
system.cpu14.itb.fetch_misses                       0                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses                     0                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                              0                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu14.kern.inst.quiesce                      3                       # number of quiesce instructions executed
system.cpu14.kern.inst.hwrei                       42                       # number of hwrei instructions executed
system.cpu14.kern.ipl_count::0                     10     26.32%     26.32% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::22                     2      5.26%     31.58% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::30                     1      2.63%     34.21% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::31                    25     65.79%    100.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::total                 38                       # number of times we switched to this ipl
system.cpu14.kern.ipl_good::0                      10     45.45%     45.45% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::22                      2      9.09%     54.55% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::30                      1      4.55%     59.09% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::31                      9     40.91%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::total                  22                       # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_ticks::0             1690882500     99.92%     99.92% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::22                 98000      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::30                164500      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::31               1129500      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::total         1692274500                       # number of cycles we spent at this ipl
system.cpu14.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::31               0.360000                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::total            0.578947                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.callpal::swpipl                  32     82.05%     82.05% # number of callpals executed
system.cpu14.kern.callpal::rdps                     4     10.26%     92.31% # number of callpals executed
system.cpu14.kern.callpal::rti                      3      7.69%    100.00% # number of callpals executed
system.cpu14.kern.callpal::total                   39                       # number of callpals executed
system.cpu14.kern.mode_switch::kernel               3                       # number of protection mode switches
system.cpu14.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu14.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu14.kern.mode_good::kernel                 0                      
system.cpu14.kern.mode_good::user                   0                      
system.cpu14.kern.mode_good::idle                   0                      
system.cpu14.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu14.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu14.committedInsts                         0                       # Number of instructions committed
system.cpu14.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu14.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu14.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu14.num_func_calls                         0                       # number of times a function call or return occured
system.cpu14.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu14.num_int_insts                          0                       # number of integer instructions
system.cpu14.num_fp_insts                           0                       # number of float instructions
system.cpu14.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu14.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu14.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_mem_refs                           0                       # number of memory refs
system.cpu14.num_load_insts                         0                       # Number of load instructions
system.cpu14.num_store_insts                        0                       # Number of store instructions
system.cpu14.num_idle_cycles                        0                       # Number of idle cycles
system.cpu14.num_busy_cycles                        0                       # Number of busy cycles
system.cpu14.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu14.idle_fraction                          1                       # Percentage of idle cycles
system.cpu14.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu14.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu14.op_class::IntMult                      0                       # Class of executed instruction
system.cpu14.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu14.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu14.op_class::MemRead                      0                       # Class of executed instruction
system.cpu14.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu14.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu14.op_class::total                        0                       # Class of executed instruction
system.cpu14.dcache.tags.replacements              17                       # number of replacements
system.cpu14.dcache.tags.tagsinuse         440.097596                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs           1941025                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs             444                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs         4371.677928                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::switch_cpus14.data   440.097596                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::switch_cpus14.data     0.859566                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.859566                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024          427                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::3          106                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::4          316                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.833984                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses            2427                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses           2427                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::switch_cpus14.data          726                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total           726                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::switch_cpus14.data          418                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total          418                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::switch_cpus14.data           10                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total           10                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::switch_cpus14.data            6                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total            6                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::switch_cpus14.data         1144                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total           1144                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::switch_cpus14.data         1144                       # number of overall hits
system.cpu14.dcache.overall_hits::total          1144                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::switch_cpus14.data           27                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total           27                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::switch_cpus14.data            4                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total            4                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::switch_cpus14.data            2                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::switch_cpus14.data            6                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::switch_cpus14.data           31                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total           31                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::switch_cpus14.data           31                       # number of overall misses
system.cpu14.dcache.overall_misses::total           31                       # number of overall misses
system.cpu14.dcache.ReadReq_accesses::switch_cpus14.data          753                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total          753                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::switch_cpus14.data          422                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total          422                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::switch_cpus14.data           12                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total           12                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::switch_cpus14.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::switch_cpus14.data         1175                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total         1175                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::switch_cpus14.data         1175                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total         1175                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::switch_cpus14.data     0.035857                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.035857                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::switch_cpus14.data     0.009479                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.009479                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::switch_cpus14.data     0.166667                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.166667                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::switch_cpus14.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::switch_cpus14.data     0.026383                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.026383                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::switch_cpus14.data     0.026383                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.026383                       # miss rate for overall accesses
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks            4                       # number of writebacks
system.cpu14.dcache.writebacks::total               4                       # number of writebacks
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements              92                       # number of replacements
system.cpu14.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs          27491821                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs             604                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs        45516.259934                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::switch_cpus14.inst          512                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::switch_cpus14.inst            1                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::3          289                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::4          214                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses            7032                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses           7032                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::switch_cpus14.inst         3378                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total          3378                       # number of ReadReq hits
system.cpu14.icache.demand_hits::switch_cpus14.inst         3378                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total           3378                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::switch_cpus14.inst         3378                       # number of overall hits
system.cpu14.icache.overall_hits::total          3378                       # number of overall hits
system.cpu14.icache.ReadReq_misses::switch_cpus14.inst           92                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total           92                       # number of ReadReq misses
system.cpu14.icache.demand_misses::switch_cpus14.inst           92                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total           92                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::switch_cpus14.inst           92                       # number of overall misses
system.cpu14.icache.overall_misses::total           92                       # number of overall misses
system.cpu14.icache.ReadReq_accesses::switch_cpus14.inst         3470                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total         3470                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::switch_cpus14.inst         3470                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total         3470                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::switch_cpus14.inst         3470                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total         3470                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::switch_cpus14.inst     0.026513                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.026513                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::switch_cpus14.inst     0.026513                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.026513                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::switch_cpus14.inst     0.026513                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.026513                       # miss rate for overall accesses
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.writebacks::writebacks           92                       # number of writebacks
system.cpu14.icache.writebacks::total              92                       # number of writebacks
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.data_hits                          0                       # DTB hits
system.cpu15.dtb.data_misses                        0                       # DTB misses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_accesses                      0                       # DTB accesses
system.cpu15.itb.fetch_hits                         0                       # ITB hits
system.cpu15.itb.fetch_misses                       0                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses                     0                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                              0                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu15.kern.inst.quiesce                      3                       # number of quiesce instructions executed
system.cpu15.kern.inst.hwrei                       40                       # number of hwrei instructions executed
system.cpu15.kern.ipl_count::0                      9     25.00%     25.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::22                     2      5.56%     30.56% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::30                     2      5.56%     36.11% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::31                    23     63.89%    100.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::total                 36                       # number of times we switched to this ipl
system.cpu15.kern.ipl_good::0                       9     40.91%     40.91% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::22                      2      9.09%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::30                      2      9.09%     59.09% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::31                      9     40.91%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::total                  22                       # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_ticks::0             1685286500     99.92%     99.92% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::22                 98000      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::30                195000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::31               1088500      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::total         1686668000                       # number of cycles we spent at this ipl
system.cpu15.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::31               0.391304                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::total            0.611111                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.callpal::swpipl                  30     81.08%     81.08% # number of callpals executed
system.cpu15.kern.callpal::rdps                     4     10.81%     91.89% # number of callpals executed
system.cpu15.kern.callpal::rti                      3      8.11%    100.00% # number of callpals executed
system.cpu15.kern.callpal::total                   37                       # number of callpals executed
system.cpu15.kern.mode_switch::kernel               3                       # number of protection mode switches
system.cpu15.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu15.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu15.kern.mode_good::kernel                 0                      
system.cpu15.kern.mode_good::user                   0                      
system.cpu15.kern.mode_good::idle                   0                      
system.cpu15.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu15.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu15.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu15.committedInsts                         0                       # Number of instructions committed
system.cpu15.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu15.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu15.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu15.num_func_calls                         0                       # number of times a function call or return occured
system.cpu15.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu15.num_int_insts                          0                       # number of integer instructions
system.cpu15.num_fp_insts                           0                       # number of float instructions
system.cpu15.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu15.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu15.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_mem_refs                           0                       # number of memory refs
system.cpu15.num_load_insts                         0                       # Number of load instructions
system.cpu15.num_store_insts                        0                       # Number of store instructions
system.cpu15.num_idle_cycles                        0                       # Number of idle cycles
system.cpu15.num_busy_cycles                        0                       # Number of busy cycles
system.cpu15.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu15.idle_fraction                          1                       # Percentage of idle cycles
system.cpu15.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu15.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu15.op_class::IntMult                      0                       # Class of executed instruction
system.cpu15.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu15.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu15.op_class::MemRead                      0                       # Class of executed instruction
system.cpu15.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu15.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu15.op_class::total                        0                       # Class of executed instruction
system.cpu15.dcache.tags.replacements              22                       # number of replacements
system.cpu15.dcache.tags.tagsinuse         425.924791                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs             36974                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs             437                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs           84.608696                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::switch_cpus15.data   425.924791                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::switch_cpus15.data     0.831884                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.831884                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024          415                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::3          139                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::4          266                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.810547                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses            2322                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses           2322                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::switch_cpus15.data          690                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total           690                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::switch_cpus15.data          398                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total          398                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::switch_cpus15.data            9                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total            9                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::switch_cpus15.data            6                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total            6                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::switch_cpus15.data         1088                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total           1088                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::switch_cpus15.data         1088                       # number of overall hits
system.cpu15.dcache.overall_hits::total          1088                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::switch_cpus15.data           27                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total           27                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::switch_cpus15.data            9                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total            9                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::switch_cpus15.data            2                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::switch_cpus15.data            5                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::switch_cpus15.data           36                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total           36                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::switch_cpus15.data           36                       # number of overall misses
system.cpu15.dcache.overall_misses::total           36                       # number of overall misses
system.cpu15.dcache.ReadReq_accesses::switch_cpus15.data          717                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total          717                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::switch_cpus15.data          407                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total          407                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::switch_cpus15.data           11                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total           11                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::switch_cpus15.data           11                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total           11                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::switch_cpus15.data         1124                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total         1124                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::switch_cpus15.data         1124                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total         1124                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::switch_cpus15.data     0.037657                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.037657                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::switch_cpus15.data     0.022113                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.022113                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::switch_cpus15.data     0.181818                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.181818                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::switch_cpus15.data     0.454545                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.454545                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::switch_cpus15.data     0.032028                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.032028                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::switch_cpus15.data     0.032028                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.032028                       # miss rate for overall accesses
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks            4                       # number of writebacks
system.cpu15.dcache.writebacks::total               4                       # number of writebacks
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements              88                       # number of replacements
system.cpu15.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs          31799024                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs             600                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs        52998.373333                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst            3                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_blocks::switch_cpus15.inst          509                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.005859                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::switch_cpus15.inst     0.994141                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::3          264                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::4          224                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses            6646                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses           6646                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::switch_cpus15.inst         3191                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total          3191                       # number of ReadReq hits
system.cpu15.icache.demand_hits::switch_cpus15.inst         3191                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total           3191                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::switch_cpus15.inst         3191                       # number of overall hits
system.cpu15.icache.overall_hits::total          3191                       # number of overall hits
system.cpu15.icache.ReadReq_misses::switch_cpus15.inst           88                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total           88                       # number of ReadReq misses
system.cpu15.icache.demand_misses::switch_cpus15.inst           88                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total           88                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::switch_cpus15.inst           88                       # number of overall misses
system.cpu15.icache.overall_misses::total           88                       # number of overall misses
system.cpu15.icache.ReadReq_accesses::switch_cpus15.inst         3279                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total         3279                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::switch_cpus15.inst         3279                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total         3279                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::switch_cpus15.inst         3279                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total         3279                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::switch_cpus15.inst     0.026837                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.026837                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::switch_cpus15.inst     0.026837                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.026837                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::switch_cpus15.inst     0.026837                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.026837                       # miss rate for overall accesses
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.writebacks::writebacks           88                       # number of writebacks
system.cpu15.icache.writebacks::total              88                       # number of writebacks
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  552                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 552                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 440                       # Transaction distribution
system.iobus.trans_dist::WriteResp                440                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          316                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          736                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          932                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         1984                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    1984                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         1264                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio         1012                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          466                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2742                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     2742                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2bus0.snoop_filter.tot_requests        106986                       # Total number of requests made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_requests        49547                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_requests         9120                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.snoop_filter.tot_snoops           38706                       # Total number of snoops made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_snoops        36992                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_snoops         1714                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.trans_dist::ReadReq                 552                       # Transaction distribution
system.l2bus0.trans_dist::ReadResp              43228                       # Transaction distribution
system.l2bus0.trans_dist::WriteReq                416                       # Transaction distribution
system.l2bus0.trans_dist::WriteResp               416                       # Transaction distribution
system.l2bus0.trans_dist::WritebackDirty        26035                       # Transaction distribution
system.l2bus0.trans_dist::WritebackClean         8756                       # Transaction distribution
system.l2bus0.trans_dist::CleanEvict            12310                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeReq              236                       # Transaction distribution
system.l2bus0.trans_dist::SCUpgradeReq            125                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeResp             361                       # Transaction distribution
system.l2bus0.trans_dist::ReadExReq             10949                       # Transaction distribution
system.l2bus0.trans_dist::ReadExResp            10949                       # Transaction distribution
system.l2bus0.trans_dist::ReadCleanReq          12477                       # Transaction distribution
system.l2bus0.trans_dist::ReadSharedReq         30199                       # Transaction distribution
system.l2bus0.pkt_count_system.cpu00.icache.mem_side::system.l2cache0.cpu_side          653                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu00.dcache.mem_side::system.l2cache0.cpu_side         2231                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu01.icache.mem_side::system.l2cache0.cpu_side          203                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu01.dcache.mem_side::system.l2cache0.cpu_side          153                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu02.icache.mem_side::system.l2cache0.cpu_side        16484                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu02.dcache.mem_side::system.l2cache0.cpu_side        76242                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu03.icache.mem_side::system.l2cache0.cpu_side         3535                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu03.dcache.mem_side::system.l2cache0.cpu_side         6619                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu04.icache.mem_side::system.l2cache0.cpu_side        12265                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu04.dcache.mem_side::system.l2cache0.cpu_side        37649                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu05.icache.mem_side::system.l2cache0.cpu_side          187                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu05.dcache.mem_side::system.l2cache0.cpu_side          158                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu06.icache.mem_side::system.l2cache0.cpu_side          180                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu06.dcache.mem_side::system.l2cache0.cpu_side          125                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu07.icache.mem_side::system.l2cache0.cpu_side          203                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu07.dcache.mem_side::system.l2cache0.cpu_side          122                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count::total                 157009                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu00.icache.mem_side::system.l2cache0.cpu_side        23936                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu00.dcache.mem_side::system.l2cache0.cpu_side        12603                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu01.icache.mem_side::system.l2cache0.cpu_side         7296                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu01.dcache.mem_side::system.l2cache0.cpu_side         4184                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu02.icache.mem_side::system.l2cache0.cpu_side       685376                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu02.dcache.mem_side::system.l2cache0.cpu_side      2716259                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu03.icache.mem_side::system.l2cache0.cpu_side       132864                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu03.dcache.mem_side::system.l2cache0.cpu_side       212968                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu04.icache.mem_side::system.l2cache0.cpu_side       490368                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu04.dcache.mem_side::system.l2cache0.cpu_side      1345680                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu05.icache.mem_side::system.l2cache0.cpu_side         6016                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu05.dcache.mem_side::system.l2cache0.cpu_side         4184                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu06.icache.mem_side::system.l2cache0.cpu_side         5760                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu06.dcache.mem_side::system.l2cache0.cpu_side         3288                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu07.icache.mem_side::system.l2cache0.cpu_side         7296                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu07.dcache.mem_side::system.l2cache0.cpu_side         3096                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size::total                 5661174                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.snoops                            98842                       # Total snoops (count)
system.l2bus0.snoop_fanout::samples            206769                       # Request fanout histogram
system.l2bus0.snoop_fanout::mean             0.433967                       # Request fanout histogram
system.l2bus0.snoop_fanout::stdev            1.205703                       # Request fanout histogram
system.l2bus0.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus0.snoop_fanout::0                  156584     75.73%     75.73% # Request fanout histogram
system.l2bus0.snoop_fanout::1                   41552     20.10%     95.82% # Request fanout histogram
system.l2bus0.snoop_fanout::2                    1183      0.57%     96.40% # Request fanout histogram
system.l2bus0.snoop_fanout::3                     471      0.23%     96.62% # Request fanout histogram
system.l2bus0.snoop_fanout::4                     439      0.21%     96.84% # Request fanout histogram
system.l2bus0.snoop_fanout::5                     905      0.44%     97.27% # Request fanout histogram
system.l2bus0.snoop_fanout::6                    1563      0.76%     98.03% # Request fanout histogram
system.l2bus0.snoop_fanout::7                    3835      1.85%     99.89% # Request fanout histogram
system.l2bus0.snoop_fanout::8                     237      0.11%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::9                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::10                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::11                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::12                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::13                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::14                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::15                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::16                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus0.snoop_fanout::max_value               8                       # Request fanout histogram
system.l2bus0.snoop_fanout::total              206769                       # Request fanout histogram
system.l2bus1.snoop_filter.tot_requests          2016                       # Total number of requests made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_requests          336                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_requests         1505                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.snoop_filter.tot_snoops            1332                       # Total number of snoops made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_snoops          365                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_snoops          967                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.trans_dist::ReadResp               1035                       # Transaction distribution
system.l2bus1.trans_dist::WriteReq                 24                       # Transaction distribution
system.l2bus1.trans_dist::WriteResp                24                       # Transaction distribution
system.l2bus1.trans_dist::WritebackDirty           45                       # Transaction distribution
system.l2bus1.trans_dist::WritebackClean           92                       # Transaction distribution
system.l2bus1.trans_dist::CleanEvict               42                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeReq               31                       # Transaction distribution
system.l2bus1.trans_dist::SCUpgradeReq             43                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeResp              74                       # Transaction distribution
system.l2bus1.trans_dist::ReadExReq                 9                       # Transaction distribution
system.l2bus1.trans_dist::ReadExResp                9                       # Transaction distribution
system.l2bus1.trans_dist::ReadCleanReq            737                       # Transaction distribution
system.l2bus1.trans_dist::ReadSharedReq           298                       # Transaction distribution
system.l2bus1.pkt_count_system.cpu08.icache.mem_side::system.l2cache1.cpu_side          227                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu08.dcache.mem_side::system.l2cache1.cpu_side          145                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu09.icache.mem_side::system.l2cache1.cpu_side          206                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu09.dcache.mem_side::system.l2cache1.cpu_side          136                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu10.icache.mem_side::system.l2cache1.cpu_side          184                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu10.dcache.mem_side::system.l2cache1.cpu_side          118                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu11.icache.mem_side::system.l2cache1.cpu_side          178                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu11.dcache.mem_side::system.l2cache1.cpu_side          109                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu12.icache.mem_side::system.l2cache1.cpu_side          184                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu12.dcache.mem_side::system.l2cache1.cpu_side           93                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu13.icache.mem_side::system.l2cache1.cpu_side          184                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu13.dcache.mem_side::system.l2cache1.cpu_side          100                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu14.icache.mem_side::system.l2cache1.cpu_side          191                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu14.dcache.mem_side::system.l2cache1.cpu_side           93                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu15.icache.mem_side::system.l2cache1.cpu_side          212                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu15.dcache.mem_side::system.l2cache1.cpu_side          103                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count::total                   2463                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu08.icache.mem_side::system.l2cache1.cpu_side         8576                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu08.dcache.mem_side::system.l2cache1.cpu_side         3864                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu09.icache.mem_side::system.l2cache1.cpu_side         6848                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu09.dcache.mem_side::system.l2cache1.cpu_side         3800                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu10.icache.mem_side::system.l2cache1.cpu_side         5888                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu10.dcache.mem_side::system.l2cache1.cpu_side         3160                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu11.icache.mem_side::system.l2cache1.cpu_side         5696                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu11.dcache.mem_side::system.l2cache1.cpu_side         2776                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu12.icache.mem_side::system.l2cache1.cpu_side         5888                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu12.dcache.mem_side::system.l2cache1.cpu_side         2328                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu13.icache.mem_side::system.l2cache1.cpu_side         5888                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu13.dcache.mem_side::system.l2cache1.cpu_side         2456                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu14.icache.mem_side::system.l2cache1.cpu_side         6336                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu14.dcache.mem_side::system.l2cache1.cpu_side         2136                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu15.icache.mem_side::system.l2cache1.cpu_side         7936                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu15.dcache.mem_side::system.l2cache1.cpu_side         2200                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size::total                   75776                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.snoops                            71286                       # Total snoops (count)
system.l2bus1.snoop_fanout::samples             73162                       # Request fanout histogram
system.l2bus1.snoop_fanout::mean             0.190058                       # Request fanout histogram
system.l2bus1.snoop_fanout::stdev            1.074298                       # Request fanout histogram
system.l2bus1.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus1.snoop_fanout::0                   70191     95.94%     95.94% # Request fanout histogram
system.l2bus1.snoop_fanout::1                     627      0.86%     96.80% # Request fanout histogram
system.l2bus1.snoop_fanout::2                     282      0.39%     97.18% # Request fanout histogram
system.l2bus1.snoop_fanout::3                     260      0.36%     97.54% # Request fanout histogram
system.l2bus1.snoop_fanout::4                     248      0.34%     97.88% # Request fanout histogram
system.l2bus1.snoop_fanout::5                     238      0.33%     98.20% # Request fanout histogram
system.l2bus1.snoop_fanout::6                     241      0.33%     98.53% # Request fanout histogram
system.l2bus1.snoop_fanout::7                     294      0.40%     98.93% # Request fanout histogram
system.l2bus1.snoop_fanout::8                     781      1.07%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::9                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::10                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::11                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::12                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::13                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::14                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::15                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::16                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus1.snoop_fanout::max_value               8                       # Request fanout histogram
system.l2bus1.snoop_fanout::total               73162                       # Request fanout histogram
system.l2cache0.tags.replacements               37422                       # number of replacements
system.l2cache0.tags.tagsinuse            4048.184768                       # Cycle average of tags in use
system.l2cache0.tags.total_refs                 76532                       # Total number of references to valid blocks.
system.l2cache0.tags.sampled_refs               41470                       # Sample count of references to valid blocks.
system.l2cache0.tags.avg_refs                1.845479                       # Average number of references to valid blocks.
system.l2cache0.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache0.tags.occ_blocks::writebacks   612.382542                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus00.inst    15.246612                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus00.data     5.781674                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus01.data     1.195820                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus02.inst   376.652522                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus02.data  2666.429967                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus03.inst    35.913262                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus03.data    41.197175                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus04.inst    99.646957                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus04.data   176.062331                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus05.inst     7.892679                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus05.data     3.189509                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus06.inst     0.422997                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus06.data     1.750757                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus07.inst     2.922327                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus07.data     1.497636                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_percent::writebacks     0.149507                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus00.inst     0.003722                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus00.data     0.001412                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus01.data     0.000292                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus02.inst     0.091956                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus02.data     0.650984                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus03.inst     0.008768                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus03.data     0.010058                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus04.inst     0.024328                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus04.data     0.042984                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus05.inst     0.001927                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus05.data     0.000779                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus06.inst     0.000103                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus06.data     0.000427                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus07.inst     0.000713                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus07.data     0.000366                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::total      0.988326                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_task_id_blocks::1024         4048                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::0         1015                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::1         2947                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::2           86                       # Occupied blocks per task id
system.l2cache0.tags.occ_task_id_percent::1024     0.988281                       # Percentage of cache occupancy per task id
system.l2cache0.tags.tag_accesses              852064                       # Number of tag accesses
system.l2cache0.tags.data_accesses             852064                       # Number of data accesses
system.l2cache0.WritebackDirty_hits::writebacks        26035                       # number of WritebackDirty hits
system.l2cache0.WritebackDirty_hits::total        26035                       # number of WritebackDirty hits
system.l2cache0.WritebackClean_hits::writebacks         8756                       # number of WritebackClean hits
system.l2cache0.WritebackClean_hits::total         8756                       # number of WritebackClean hits
system.l2cache0.UpgradeReq_hits::switch_cpus00.data            1                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus03.data            4                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus04.data            3                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::total              8                       # number of UpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus02.data            2                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus04.data            1                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::total            3                       # number of SCUpgradeReq hits
system.l2cache0.ReadExReq_hits::switch_cpus00.data            1                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus02.data          778                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus03.data           69                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus04.data          553                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::total            1401                       # number of ReadExReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus00.inst          150                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus01.inst           89                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus02.inst         1995                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus03.inst          854                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus04.inst         2904                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus05.inst           91                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus06.inst           89                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus07.inst           64                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::total         6236                       # number of ReadCleanReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus00.data           48                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus01.data           36                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus02.data         5201                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus03.data          829                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus04.data         2636                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus05.data           40                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus06.data           35                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus07.data           15                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::total         8840                       # number of ReadSharedReq hits
system.l2cache0.demand_hits::switch_cpus00.inst          150                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus00.data           49                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus01.inst           89                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus01.data           36                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus02.inst         1995                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus02.data         5979                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus03.inst          854                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus03.data          898                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus04.inst         2904                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus04.data         3189                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus05.inst           91                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus05.data           40                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus06.inst           89                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus06.data           35                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus07.inst           64                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus07.data           15                       # number of demand (read+write) hits
system.l2cache0.demand_hits::total              16477                       # number of demand (read+write) hits
system.l2cache0.overall_hits::switch_cpus00.inst          150                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus00.data           49                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus01.inst           89                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus01.data           36                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus02.inst         1995                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus02.data         5979                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus03.inst          854                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus03.data          898                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus04.inst         2904                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus04.data         3189                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus05.inst           91                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus05.data           40                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus06.inst           89                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus06.data           35                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus07.inst           64                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus07.data           15                       # number of overall hits
system.l2cache0.overall_hits::total             16477                       # number of overall hits
system.l2cache0.UpgradeReq_misses::switch_cpus00.data           12                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus01.data            3                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus02.data          115                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus03.data            8                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus04.data            9                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus05.data            5                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus06.data            3                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus07.data            3                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::total          158                       # number of UpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus00.data            3                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus01.data            2                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus02.data           21                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus03.data            3                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus04.data           11                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus05.data            3                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus06.data            2                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus07.data            3                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::total           48                       # number of SCUpgradeReq misses
system.l2cache0.ReadExReq_misses::switch_cpus00.data           11                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus02.data         2717                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus03.data          551                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus04.data         6246                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus05.data            1                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::total          9526                       # number of ReadExReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus00.inst          129                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus02.inst         3780                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus03.inst          605                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus04.inst         1699                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus05.inst            2                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus06.inst            1                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus07.inst           25                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::total         6241                       # number of ReadCleanReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus00.data           39                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus01.data            5                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus02.data        16687                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus03.data          819                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus04.data         3284                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus05.data            6                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus06.data            5                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus07.data           26                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::total        20871                       # number of ReadSharedReq misses
system.l2cache0.demand_misses::switch_cpus00.inst          129                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus00.data           50                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus01.data            5                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus02.inst         3780                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus02.data        19404                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus03.inst          605                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus03.data         1370                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus04.inst         1699                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus04.data         9530                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus05.inst            2                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus05.data            7                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus06.inst            1                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus06.data            5                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus07.inst           25                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus07.data           26                       # number of demand (read+write) misses
system.l2cache0.demand_misses::total            36638                       # number of demand (read+write) misses
system.l2cache0.overall_misses::switch_cpus00.inst          129                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus00.data           50                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus01.data            5                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus02.inst         3780                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus02.data        19404                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus03.inst          605                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus03.data         1370                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus04.inst         1699                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus04.data         9530                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus05.inst            2                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus05.data            7                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus06.inst            1                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus06.data            5                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus07.inst           25                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus07.data           26                       # number of overall misses
system.l2cache0.overall_misses::total           36638                       # number of overall misses
system.l2cache0.WritebackDirty_accesses::writebacks        26035                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackDirty_accesses::total        26035                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::writebacks         8756                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::total         8756                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus00.data           13                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus01.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus02.data          115                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus03.data           12                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus04.data           12                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus05.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus06.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus07.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::total          166                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus00.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus01.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus02.data           23                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus03.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus04.data           12                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus05.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus06.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus07.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::total           51                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus00.data           12                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus02.data         3495                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus03.data          620                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus04.data         6799                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus05.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::total        10927                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus00.inst          279                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus01.inst           89                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus02.inst         5775                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus03.inst         1459                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus04.inst         4603                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus05.inst           93                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus06.inst           90                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus07.inst           89                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::total        12477                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus00.data           87                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus01.data           41                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus02.data        21888                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus03.data         1648                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus04.data         5920                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus05.data           46                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus06.data           40                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus07.data           41                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::total        29711                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.demand_accesses::switch_cpus00.inst          279                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus00.data           99                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus01.inst           89                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus01.data           41                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus02.inst         5775                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus02.data        25383                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus03.inst         1459                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus03.data         2268                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus04.inst         4603                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus04.data        12719                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus05.inst           93                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus05.data           47                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus06.inst           90                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus06.data           40                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus07.inst           89                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus07.data           41                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::total          53115                       # number of demand (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus00.inst          279                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus00.data           99                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus01.inst           89                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus01.data           41                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus02.inst         5775                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus02.data        25383                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus03.inst         1459                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus03.data         2268                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus04.inst         4603                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus04.data        12719                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus05.inst           93                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus05.data           47                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus06.inst           90                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus06.data           40                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus07.inst           89                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus07.data           41                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::total         53115                       # number of overall (read+write) accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus00.data     0.923077                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus01.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus02.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus03.data     0.666667                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus04.data     0.750000                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::total     0.951807                       # miss rate for UpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus01.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus02.data     0.913043                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus03.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus04.data     0.916667                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::total     0.941176                       # miss rate for SCUpgradeReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus00.data     0.916667                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus02.data     0.777396                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus03.data     0.888710                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus04.data     0.918665                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus05.data            1                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::total     0.871785                       # miss rate for ReadExReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus00.inst     0.462366                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus02.inst     0.654545                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus03.inst     0.414668                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus04.inst     0.369107                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus05.inst     0.021505                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus06.inst     0.011111                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus07.inst     0.280899                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::total     0.500200                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus00.data     0.448276                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus01.data     0.121951                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus02.data     0.762381                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus03.data     0.496966                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus04.data     0.554730                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus05.data     0.130435                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus06.data     0.125000                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus07.data     0.634146                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::total     0.702467                       # miss rate for ReadSharedReq accesses
system.l2cache0.demand_miss_rate::switch_cpus00.inst     0.462366                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus00.data     0.505051                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus01.data     0.121951                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus02.inst     0.654545                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus02.data     0.764449                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus03.inst     0.414668                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus03.data     0.604056                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus04.inst     0.369107                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus04.data     0.749273                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus05.inst     0.021505                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus05.data     0.148936                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus06.inst     0.011111                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus06.data     0.125000                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus07.inst     0.280899                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus07.data     0.634146                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::total      0.689786                       # miss rate for demand accesses
system.l2cache0.overall_miss_rate::switch_cpus00.inst     0.462366                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus00.data     0.505051                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus01.data     0.121951                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus02.inst     0.654545                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus02.data     0.764449                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus03.inst     0.414668                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus03.data     0.604056                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus04.inst     0.369107                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus04.data     0.749273                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus05.inst     0.021505                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus05.data     0.148936                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus06.inst     0.011111                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus06.data     0.125000                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus07.inst     0.280899                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus07.data     0.634146                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::total     0.689786                       # miss rate for overall accesses
system.l2cache0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache0.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache0.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache0.fast_writes                         0                       # number of fast writes performed
system.l2cache0.cache_copies                        0                       # number of cache copies performed
system.l2cache0.writebacks::writebacks          16450                       # number of writebacks
system.l2cache0.writebacks::total               16450                       # number of writebacks
system.l2cache0.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache1.tags.replacements                  26                       # number of replacements
system.l2cache1.tags.tagsinuse            3793.969082                       # Cycle average of tags in use
system.l2cache1.tags.total_refs                656275                       # Total number of references to valid blocks.
system.l2cache1.tags.sampled_refs                3749                       # Sample count of references to valid blocks.
system.l2cache1.tags.avg_refs              175.053348                       # Average number of references to valid blocks.
system.l2cache1.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache1.tags.occ_blocks::writebacks   726.068205                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus08.inst           89                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus08.data   178.750602                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus09.inst           69                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus09.data   234.458801                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus10.inst   321.706470                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus10.data   457.368433                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus11.inst            7                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus11.data   413.197611                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus12.inst           77                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus12.data   361.414715                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus13.data   222.569654                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus14.inst           18                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus14.data   158.314376                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus15.inst          128                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus15.data   332.120214                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_percent::writebacks     0.177263                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus08.inst     0.021729                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus08.data     0.043640                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus09.inst     0.016846                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus09.data     0.057241                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus10.inst     0.078542                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus10.data     0.111662                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus11.inst     0.001709                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus11.data     0.100878                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus12.inst     0.018799                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus12.data     0.088236                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus13.data     0.054338                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus14.inst     0.004395                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus14.data     0.038651                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus15.inst     0.031250                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus15.data     0.081084                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::total      0.926262                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_task_id_blocks::1024         3723                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::3          774                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::4         2946                       # Occupied blocks per task id
system.l2cache1.tags.occ_task_id_percent::1024     0.908936                       # Percentage of cache occupancy per task id
system.l2cache1.tags.tag_accesses                9760                       # Number of tag accesses
system.l2cache1.tags.data_accesses               9760                       # Number of data accesses
system.l2cache1.WritebackDirty_hits::writebacks           45                       # number of WritebackDirty hits
system.l2cache1.WritebackDirty_hits::total           45                       # number of WritebackDirty hits
system.l2cache1.WritebackClean_hits::writebacks           92                       # number of WritebackClean hits
system.l2cache1.WritebackClean_hits::total           92                       # number of WritebackClean hits
system.l2cache1.ReadExReq_hits::switch_cpus09.data            2                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus10.data            2                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus11.data            2                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus13.data            2                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::total               8                       # number of ReadExReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus08.inst           93                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus09.inst           99                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus10.inst           92                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus11.inst           89                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus12.inst           92                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus13.inst           92                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus14.inst           92                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus15.inst           88                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::total          737                       # number of ReadCleanReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus08.data           22                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus09.data           31                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus10.data           24                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus11.data           21                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus12.data           23                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus13.data           24                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus14.data           25                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus15.data           23                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::total          193                       # number of ReadSharedReq hits
system.l2cache1.demand_hits::switch_cpus08.inst           93                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus08.data           22                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus09.inst           99                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus09.data           33                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus10.inst           92                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus10.data           26                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus11.inst           89                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus11.data           23                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus12.inst           92                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus12.data           23                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus13.inst           92                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus13.data           26                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus14.inst           92                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus14.data           25                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus15.inst           88                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus15.data           23                       # number of demand (read+write) hits
system.l2cache1.demand_hits::total                938                       # number of demand (read+write) hits
system.l2cache1.overall_hits::switch_cpus08.inst           93                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus08.data           22                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus09.inst           99                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus09.data           33                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus10.inst           92                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus10.data           26                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus11.inst           89                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus11.data           23                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus12.inst           92                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus12.data           23                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus13.inst           92                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus13.data           26                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus14.inst           92                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus14.data           25                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus15.inst           88                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus15.data           23                       # number of overall hits
system.l2cache1.overall_hits::total               938                       # number of overall hits
system.l2cache1.UpgradeReq_misses::switch_cpus08.data            4                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus09.data            1                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus10.data            3                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus11.data            2                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus12.data            3                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus13.data            5                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus14.data            4                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus15.data            8                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::total           30                       # number of UpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus08.data            6                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus09.data            2                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus10.data            3                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus11.data            3                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus12.data            3                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus13.data            4                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus14.data            5                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus15.data            4                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::total           30                       # number of SCUpgradeReq misses
system.l2cache1.ReadExReq_misses::switch_cpus15.data            1                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::total             1                       # number of ReadExReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus08.data           11                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus09.data            3                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus10.data            4                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus11.data            4                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus12.data            2                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus13.data            2                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus14.data            3                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus15.data            5                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::total           34                       # number of ReadSharedReq misses
system.l2cache1.demand_misses::switch_cpus08.data           11                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus09.data            3                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus10.data            4                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus11.data            4                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus12.data            2                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus13.data            2                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus14.data            3                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus15.data            6                       # number of demand (read+write) misses
system.l2cache1.demand_misses::total               35                       # number of demand (read+write) misses
system.l2cache1.overall_misses::switch_cpus08.data           11                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus09.data            3                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus10.data            4                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus11.data            4                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus12.data            2                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus13.data            2                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus14.data            3                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus15.data            6                       # number of overall misses
system.l2cache1.overall_misses::total              35                       # number of overall misses
system.l2cache1.WritebackDirty_accesses::writebacks           45                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackDirty_accesses::total           45                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::writebacks           92                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::total           92                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus08.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus09.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus10.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus11.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus12.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus13.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus14.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus15.data            8                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::total           30                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus08.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus09.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus10.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus11.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus12.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus13.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus14.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus15.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::total           30                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus09.data            2                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus10.data            2                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus11.data            2                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus13.data            2                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus15.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::total            9                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus08.inst           93                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus09.inst           99                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus10.inst           92                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus11.inst           89                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus12.inst           92                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus13.inst           92                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus14.inst           92                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus15.inst           88                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::total          737                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus08.data           33                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus09.data           34                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus10.data           28                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus11.data           25                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus12.data           25                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus13.data           26                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus14.data           28                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus15.data           28                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::total          227                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.demand_accesses::switch_cpus08.inst           93                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus08.data           33                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus09.inst           99                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus09.data           36                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus10.inst           92                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus10.data           30                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus11.inst           89                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus11.data           27                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus12.inst           92                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus12.data           25                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus13.inst           92                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus13.data           28                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus14.inst           92                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus14.data           28                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus15.inst           88                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus15.data           29                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::total            973                       # number of demand (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus08.inst           93                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus08.data           33                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus09.inst           99                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus09.data           36                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus10.inst           92                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus10.data           30                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus11.inst           89                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus11.data           27                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus12.inst           92                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus12.data           25                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus13.inst           92                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus13.data           28                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus14.inst           92                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus14.data           28                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus15.inst           88                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus15.data           29                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::total           973                       # number of overall (read+write) accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus15.data            1                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::total     0.111111                       # miss rate for ReadExReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus08.data     0.333333                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus09.data     0.088235                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus10.data     0.142857                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus11.data     0.160000                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus12.data     0.080000                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus13.data     0.076923                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus14.data     0.107143                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus15.data     0.178571                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::total     0.149780                       # miss rate for ReadSharedReq accesses
system.l2cache1.demand_miss_rate::switch_cpus08.data     0.333333                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus09.data     0.083333                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus10.data     0.133333                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus11.data     0.148148                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus12.data     0.080000                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus13.data     0.071429                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus14.data     0.107143                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus15.data     0.206897                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::total      0.035971                       # miss rate for demand accesses
system.l2cache1.overall_miss_rate::switch_cpus08.data     0.333333                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus09.data     0.083333                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus10.data     0.133333                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus11.data     0.148148                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus12.data     0.080000                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus13.data     0.071429                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus14.data     0.107143                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus15.data     0.206897                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::total     0.035971                       # miss rate for overall accesses
system.l2cache1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache1.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache1.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache1.fast_writes                         0                       # number of fast writes performed
system.l2cache1.cache_copies                        0                       # number of cache copies performed
system.l2cache1.writebacks::writebacks              5                       # number of writebacks
system.l2cache1.writebacks::total                   5                       # number of writebacks
system.l2cache1.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.membus0.trans_dist::ReadReq                552                       # Transaction distribution
system.membus0.trans_dist::ReadResp             27684                       # Transaction distribution
system.membus0.trans_dist::WriteReq               440                       # Transaction distribution
system.membus0.trans_dist::WriteResp              440                       # Transaction distribution
system.membus0.trans_dist::WritebackDirty        16450                       # Transaction distribution
system.membus0.trans_dist::CleanEvict           16214                       # Transaction distribution
system.membus0.trans_dist::UpgradeReq             264                       # Transaction distribution
system.membus0.trans_dist::SCUpgradeReq           154                       # Transaction distribution
system.membus0.trans_dist::UpgradeResp            267                       # Transaction distribution
system.membus0.trans_dist::ReadExReq             9535                       # Transaction distribution
system.membus0.trans_dist::ReadExResp            9513                       # Transaction distribution
system.membus0.trans_dist::ReadSharedReq        27132                       # Transaction distribution
system.membus0.pkt_count_system.l2cache0.mem_side::system.mem_ctrls0.port        32708                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side        73806                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.bridge.slave         1936                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::total       108450                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port          147                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.bridge.slave           48                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::total          195                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count::total                108645                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.mem_ctrls0.port       960256                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side      2436544                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.bridge.slave         2550                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::total      3399350                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port         1280                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.bridge.slave          192                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::total         1472                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size::total                3400822                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.snoops                           61292                       # Total snoops (count)
system.membus0.snoop_fanout::samples           132555                       # Request fanout histogram
system.membus0.snoop_fanout::mean            2.462359                       # Request fanout histogram
system.membus0.snoop_fanout::stdev           0.498583                       # Request fanout histogram
system.membus0.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::2                  71267     53.76%     53.76% # Request fanout histogram
system.membus0.snoop_fanout::3                  61288     46.24%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::min_value              2                       # Request fanout histogram
system.membus0.snoop_fanout::max_value              3                       # Request fanout histogram
system.membus0.snoop_fanout::total             132555                       # Request fanout histogram
system.membus1.trans_dist::ReadResp             17339                       # Transaction distribution
system.membus1.trans_dist::WriteReq                24                       # Transaction distribution
system.membus1.trans_dist::WriteResp               24                       # Transaction distribution
system.membus1.trans_dist::WritebackDirty        13368                       # Transaction distribution
system.membus1.trans_dist::CleanEvict           10491                       # Transaction distribution
system.membus1.trans_dist::UpgradeReq             204                       # Transaction distribution
system.membus1.trans_dist::SCUpgradeReq            79                       # Transaction distribution
system.membus1.trans_dist::UpgradeResp            199                       # Transaction distribution
system.membus1.trans_dist::ReadExReq             7350                       # Transaction distribution
system.membus1.trans_dist::ReadExResp            7333                       # Transaction distribution
system.membus1.trans_dist::ReadSharedReq        17339                       # Transaction distribution
system.membus1.pkt_count_system.l2cache1.mem_side::system.mem_ctrls1.port           77                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side          197                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::total          274                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port        73476                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::total        73476                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count::total                 73750                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.mem_ctrls1.port         1280                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side         1472                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::total         2752                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port      2432000                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::total      2432000                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size::total                2434752                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.snoops                           22284                       # Total snoops (count)
system.membus1.snoop_fanout::samples            71251                       # Request fanout histogram
system.membus1.snoop_fanout::mean            1.310985                       # Request fanout histogram
system.membus1.snoop_fanout::stdev           0.462900                       # Request fanout histogram
system.membus1.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::1                  49093     68.90%     68.90% # Request fanout histogram
system.membus1.snoop_fanout::2                  22158     31.10%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus1.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus1.snoop_fanout::total              71251                       # Request fanout histogram
system.numa_caches_downward0.tags.replacements        30634                       # number of replacements
system.numa_caches_downward0.tags.tagsinuse    15.888404                       # Cycle average of tags in use
system.numa_caches_downward0.tags.total_refs           82                       # Total number of references to valid blocks.
system.numa_caches_downward0.tags.sampled_refs        30650                       # Sample count of references to valid blocks.
system.numa_caches_downward0.tags.avg_refs     0.002675                       # Average number of references to valid blocks.
system.numa_caches_downward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward0.tags.occ_blocks::writebacks     8.410026                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus00.data     0.000474                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus01.data     0.000042                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus02.inst     0.227436                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus02.data     6.431283                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus03.inst     0.015012                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus03.data     0.177174                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus04.inst     0.012468                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus04.data     0.614219                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus05.data     0.000157                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus06.data     0.000065                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus07.data     0.000048                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_percent::writebacks     0.525627                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus00.data     0.000030                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus01.data     0.000003                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus02.inst     0.014215                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus02.data     0.401955                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus03.inst     0.000938                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus03.data     0.011073                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus04.inst     0.000779                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus04.data     0.038389                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus05.data     0.000010                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus06.data     0.000004                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus07.data     0.000003                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::total     0.993025                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.tag_accesses       429426                       # Number of tag accesses
system.numa_caches_downward0.tags.data_accesses       429426                       # Number of data accesses
system.numa_caches_downward0.WritebackDirty_hits::writebacks        13411                       # number of WritebackDirty hits
system.numa_caches_downward0.WritebackDirty_hits::total        13411                       # number of WritebackDirty hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus02.data            1                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus03.data            1                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus04.data            5                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::total            7                       # number of ReadExReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus02.data            1                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus03.data            3                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus04.data            2                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::total            6                       # number of ReadSharedReq hits
system.numa_caches_downward0.demand_hits::switch_cpus02.data            2                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus03.data            4                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus04.data            7                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::total           13                       # number of demand (read+write) hits
system.numa_caches_downward0.overall_hits::switch_cpus02.data            2                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus03.data            4                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus04.data            7                       # number of overall hits
system.numa_caches_downward0.overall_hits::total           13                       # number of overall hits
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus00.data            1                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus02.data          113                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus03.data            3                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus04.data            8                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus05.data            2                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::total          127                       # number of UpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus02.data           10                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus05.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::total           11                       # number of SCUpgradeReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus02.data         2390                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus03.data          416                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus04.data         4528                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus05.data            1                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::total         7335                       # number of ReadExReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus00.data            3                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus01.data            2                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus02.inst          975                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus02.data        14177                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus03.inst           12                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus03.data          586                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus04.inst           15                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus04.data         1536                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus05.data            3                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus06.data            2                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus07.data            1                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::total        17312                       # number of ReadSharedReq misses
system.numa_caches_downward0.demand_misses::switch_cpus00.data            3                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus01.data            2                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus02.inst          975                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus02.data        16567                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus03.inst           12                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus03.data         1002                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus04.inst           15                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus04.data         6064                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus05.data            4                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus06.data            2                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus07.data            1                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::total        24647                       # number of demand (read+write) misses
system.numa_caches_downward0.overall_misses::switch_cpus00.data            3                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus01.data            2                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus02.inst          975                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus02.data        16567                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus03.inst           12                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus03.data         1002                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus04.inst           15                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus04.data         6064                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus05.data            4                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus06.data            2                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus07.data            1                       # number of overall misses
system.numa_caches_downward0.overall_misses::total        24647                       # number of overall misses
system.numa_caches_downward0.WritebackDirty_accesses::writebacks        13411                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.WritebackDirty_accesses::total        13411                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus00.data            1                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus02.data          113                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus03.data            3                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus04.data            8                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus05.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::total          127                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus02.data           10                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus05.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::total           11                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus02.data         2391                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus03.data          417                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus04.data         4533                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus05.data            1                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::total         7342                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus00.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus01.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus02.inst          975                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus02.data        14178                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus03.inst           12                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus03.data          589                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus04.inst           15                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus04.data         1538                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus05.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus06.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus07.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::total        17318                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.demand_accesses::switch_cpus00.data            3                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus01.data            2                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus02.inst          975                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus02.data        16569                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus03.inst           12                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus03.data         1006                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus04.inst           15                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus04.data         6071                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus05.data            4                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus06.data            2                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus07.data            1                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::total        24660                       # number of demand (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus00.data            3                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus01.data            2                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus02.inst          975                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus02.data        16569                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus03.inst           12                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus03.data         1006                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus04.inst           15                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus04.data         6071                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus05.data            4                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus06.data            2                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus07.data            1                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::total        24660                       # number of overall (read+write) accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus02.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus03.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus02.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus02.data     0.999582                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus03.data     0.997602                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus04.data     0.998897                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus05.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::total     0.999047                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus00.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus01.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus02.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus02.data     0.999929                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus03.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus03.data     0.994907                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus04.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus04.data     0.998700                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus05.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus06.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus07.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::total     0.999654                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus00.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus01.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus02.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus02.data     0.999879                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus03.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus03.data     0.996024                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus04.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus04.data     0.998847                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus05.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus06.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus07.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::total     0.999473                       # miss rate for demand accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus00.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus01.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus02.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus02.data     0.999879                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus03.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus03.data     0.996024                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus04.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus04.data     0.998847                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus05.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus06.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus07.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::total     0.999473                       # miss rate for overall accesses
system.numa_caches_downward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward0.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward0.writebacks::writebacks        13385                       # number of writebacks
system.numa_caches_downward0.writebacks::total        13385                       # number of writebacks
system.numa_caches_downward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward1.tags.replacements            2                       # number of replacements
system.numa_caches_downward1.tags.tagsinuse    13.042898                       # Cycle average of tags in use
system.numa_caches_downward1.tags.total_refs            4                       # Total number of references to valid blocks.
system.numa_caches_downward1.tags.sampled_refs           13                       # Sample count of references to valid blocks.
system.numa_caches_downward1.tags.avg_refs     0.307692                       # Average number of references to valid blocks.
system.numa_caches_downward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward1.tags.occ_blocks::switch_cpus08.data     0.860112                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus09.inst     3.762538                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus09.data     5.562059                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus10.data     0.858510                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus11.data     0.858519                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus12.data     0.000001                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus13.data     0.282462                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus14.data     0.000001                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus15.data     0.858696                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_percent::switch_cpus08.data     0.053757                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus09.inst     0.235159                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus09.data     0.347629                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus10.data     0.053657                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus11.data     0.053657                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus12.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus13.data     0.017654                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus14.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus15.data     0.053668                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::total     0.815181                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_task_id_blocks::1024           11                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.numa_caches_downward1.tags.occ_task_id_percent::1024     0.687500                       # Percentage of cache occupancy per task id
system.numa_caches_downward1.tags.tag_accesses          612                       # Number of tag accesses
system.numa_caches_downward1.tags.data_accesses          612                       # Number of data accesses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus08.data            4                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus09.data            1                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus10.data            3                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus11.data            2                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus12.data            3                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus13.data            3                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus14.data            3                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus15.data            3                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::total           22                       # number of UpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus08.data            5                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus09.data            2                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus10.data            3                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus11.data            3                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus12.data            3                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus13.data            3                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus14.data            4                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus15.data            3                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::total           26                       # number of SCUpgradeReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus08.data            8                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus09.data            2                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus10.data            2                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus11.data            2                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus12.data            1                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus13.data            1                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus14.data            1                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus15.data            3                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::total           20                       # number of ReadSharedReq misses
system.numa_caches_downward1.demand_misses::switch_cpus08.data            8                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus09.data            2                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus10.data            2                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus11.data            2                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus12.data            1                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus13.data            1                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus14.data            1                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus15.data            3                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::total           20                       # number of demand (read+write) misses
system.numa_caches_downward1.overall_misses::switch_cpus08.data            8                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus09.data            2                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus10.data            2                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus11.data            2                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus12.data            1                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus13.data            1                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus14.data            1                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus15.data            3                       # number of overall misses
system.numa_caches_downward1.overall_misses::total           20                       # number of overall misses
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus08.data            4                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus09.data            1                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus10.data            3                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus11.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus12.data            3                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus13.data            3                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus14.data            3                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus15.data            3                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::total           22                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus08.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus09.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus10.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus11.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus12.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus13.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus14.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus15.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::total           26                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus08.data            8                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus09.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus10.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus11.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus12.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus13.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus14.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus15.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::total           20                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.demand_accesses::switch_cpus08.data            8                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus09.data            2                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus10.data            2                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus11.data            2                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus12.data            1                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus13.data            1                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus14.data            1                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus15.data            3                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::total           20                       # number of demand (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus08.data            8                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus09.data            2                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus10.data            2                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus11.data            2                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus12.data            1                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus13.data            1                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus14.data            1                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus15.data            3                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::total           20                       # number of overall (read+write) accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus08.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus09.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus10.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus11.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus12.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus13.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus14.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus15.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus08.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus09.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus10.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus11.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus12.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus13.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus14.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus15.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus08.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus09.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus10.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus11.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus12.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus13.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus14.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus15.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_downward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward1.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward0.tags.replacements            2                       # number of replacements
system.numa_caches_upward0.tags.tagsinuse    13.042898                       # Cycle average of tags in use
system.numa_caches_upward0.tags.total_refs            3                       # Total number of references to valid blocks.
system.numa_caches_upward0.tags.sampled_refs           13                       # Sample count of references to valid blocks.
system.numa_caches_upward0.tags.avg_refs     0.230769                       # Average number of references to valid blocks.
system.numa_caches_upward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward0.tags.occ_blocks::switch_cpus08.data     0.860112                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus09.inst     2.903682                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus09.data     6.420915                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus10.data     0.858510                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus11.data     0.858519                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus12.data     0.000001                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus13.data     0.282462                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus14.data     0.000001                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus15.data     0.858696                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_percent::switch_cpus08.data     0.053757                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus09.inst     0.181480                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus09.data     0.401307                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus10.data     0.053657                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus11.data     0.053657                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus12.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus13.data     0.017654                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus14.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus15.data     0.053668                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::total     0.815181                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_task_id_blocks::1024           11                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.numa_caches_upward0.tags.occ_task_id_percent::1024     0.687500                       # Percentage of cache occupancy per task id
system.numa_caches_upward0.tags.tag_accesses          612                       # Number of tag accesses
system.numa_caches_upward0.tags.data_accesses          612                       # Number of data accesses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus08.data            4                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus09.data            1                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus10.data            3                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus11.data            2                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus12.data            3                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus13.data            3                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus14.data            3                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus15.data            3                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::total           22                       # number of UpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus08.data            5                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus09.data            2                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus10.data            3                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus11.data            3                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus12.data            3                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus13.data            3                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus14.data            4                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus15.data            3                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::total           26                       # number of SCUpgradeReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus08.data            8                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus09.data            2                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus10.data            2                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus11.data            2                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus12.data            1                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus13.data            1                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus14.data            1                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus15.data            3                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::total           20                       # number of ReadSharedReq misses
system.numa_caches_upward0.demand_misses::switch_cpus08.data            8                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus09.data            2                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus10.data            2                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus11.data            2                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus12.data            1                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus13.data            1                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus14.data            1                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus15.data            3                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::total           20                       # number of demand (read+write) misses
system.numa_caches_upward0.overall_misses::switch_cpus08.data            8                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus09.data            2                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus10.data            2                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus11.data            2                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus12.data            1                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus13.data            1                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus14.data            1                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus15.data            3                       # number of overall misses
system.numa_caches_upward0.overall_misses::total           20                       # number of overall misses
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus08.data            4                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus09.data            1                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus10.data            3                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus11.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus12.data            3                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus13.data            3                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus14.data            3                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus15.data            3                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::total           22                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus08.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus09.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus10.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus11.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus12.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus13.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus14.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus15.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::total           26                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus08.data            8                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus09.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus10.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus11.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus12.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus13.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus14.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus15.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::total           20                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.demand_accesses::switch_cpus08.data            8                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus09.data            2                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus10.data            2                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus11.data            2                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus12.data            1                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus13.data            1                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus14.data            1                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus15.data            3                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::total           20                       # number of demand (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus08.data            8                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus09.data            2                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus10.data            2                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus11.data            2                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus12.data            1                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus13.data            1                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus14.data            1                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus15.data            3                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::total           20                       # number of overall (read+write) accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus08.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus09.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus10.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus11.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus12.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus13.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus14.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus15.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus08.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus09.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus10.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus11.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus12.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus13.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus14.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus15.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus08.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus09.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus10.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus11.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus12.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus13.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus14.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus15.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_upward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward0.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward1.tags.replacements        30604                       # number of replacements
system.numa_caches_upward1.tags.tagsinuse    15.884838                       # Cycle average of tags in use
system.numa_caches_upward1.tags.total_refs           80                       # Total number of references to valid blocks.
system.numa_caches_upward1.tags.sampled_refs        30620                       # Sample count of references to valid blocks.
system.numa_caches_upward1.tags.avg_refs     0.002613                       # Average number of references to valid blocks.
system.numa_caches_upward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward1.tags.occ_blocks::writebacks     8.260749                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus00.data     0.000380                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus01.data     0.000004                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus02.inst     0.238747                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus02.data     6.549856                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus03.inst     0.013371                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus03.data     0.185560                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus04.inst     0.010571                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus04.data     0.625030                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus05.data     0.000204                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus06.data     0.000117                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus07.data     0.000249                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_percent::writebacks     0.516297                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus00.data     0.000024                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus01.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus02.inst     0.014922                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus02.data     0.409366                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus03.inst     0.000836                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus03.data     0.011598                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus04.inst     0.000661                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus04.data     0.039064                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus05.data     0.000013                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus06.data     0.000007                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus07.data     0.000016                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::total     0.992802                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_upward1.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward1.tags.tag_accesses       429078                       # Number of tag accesses
system.numa_caches_upward1.tags.data_accesses       429078                       # Number of data accesses
system.numa_caches_upward1.WritebackDirty_hits::writebacks        13385                       # number of WritebackDirty hits
system.numa_caches_upward1.WritebackDirty_hits::total        13385                       # number of WritebackDirty hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus04.data            2                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::total            2                       # number of ReadExReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus02.data            2                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus04.data            5                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::total            7                       # number of ReadSharedReq hits
system.numa_caches_upward1.demand_hits::switch_cpus02.data            2                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus04.data            7                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::total            9                       # number of demand (read+write) hits
system.numa_caches_upward1.overall_hits::switch_cpus02.data            2                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus04.data            7                       # number of overall hits
system.numa_caches_upward1.overall_hits::total            9                       # number of overall hits
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus00.data            1                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus02.data          113                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus03.data            3                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus04.data            8                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus05.data            2                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::total          127                       # number of UpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus02.data           10                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus05.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::total           11                       # number of SCUpgradeReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus02.data         2390                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus03.data          416                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus04.data         4526                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus05.data            1                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::total         7333                       # number of ReadExReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus00.data            3                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus01.data            2                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus02.inst          975                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus02.data        14175                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus03.inst           12                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus03.data          586                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus04.inst           15                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus04.data         1531                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus05.data            3                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus06.data            2                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus07.data            1                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::total        17305                       # number of ReadSharedReq misses
system.numa_caches_upward1.demand_misses::switch_cpus00.data            3                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus01.data            2                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus02.inst          975                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus02.data        16565                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus03.inst           12                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus03.data         1002                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus04.inst           15                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus04.data         6057                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus05.data            4                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus06.data            2                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus07.data            1                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::total        24638                       # number of demand (read+write) misses
system.numa_caches_upward1.overall_misses::switch_cpus00.data            3                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus01.data            2                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus02.inst          975                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus02.data        16565                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus03.inst           12                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus03.data         1002                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus04.inst           15                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus04.data         6057                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus05.data            4                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus06.data            2                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus07.data            1                       # number of overall misses
system.numa_caches_upward1.overall_misses::total        24638                       # number of overall misses
system.numa_caches_upward1.WritebackDirty_accesses::writebacks        13385                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.WritebackDirty_accesses::total        13385                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus00.data            1                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus02.data          113                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus03.data            3                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus04.data            8                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus05.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::total          127                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus02.data           10                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus05.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::total           11                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus02.data         2390                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus03.data          416                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus04.data         4528                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus05.data            1                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::total         7335                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus00.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus01.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus02.inst          975                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus02.data        14177                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus03.inst           12                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus03.data          586                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus04.inst           15                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus04.data         1536                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus05.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus06.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus07.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::total        17312                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.demand_accesses::switch_cpus00.data            3                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus01.data            2                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus02.inst          975                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus02.data        16567                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus03.inst           12                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus03.data         1002                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus04.inst           15                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus04.data         6064                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus05.data            4                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus06.data            2                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus07.data            1                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::total        24647                       # number of demand (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus00.data            3                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus01.data            2                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus02.inst          975                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus02.data        16567                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus03.inst           12                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus03.data         1002                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus04.inst           15                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus04.data         6064                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus05.data            4                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus06.data            2                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus07.data            1                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::total        24647                       # number of overall (read+write) accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus02.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus03.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus02.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus02.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus03.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus04.data     0.999558                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus05.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::total     0.999727                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus00.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus01.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus02.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus02.data     0.999859                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus03.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus03.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus04.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus04.data     0.996745                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus05.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus06.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus07.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::total     0.999596                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus00.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus01.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus02.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus02.data     0.999879                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus03.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus03.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus04.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus04.data     0.998846                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus05.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus06.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus07.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::total     0.999635                       # miss rate for demand accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus00.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus01.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus02.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus02.data     0.999879                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus03.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus03.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus04.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus04.data     0.998846                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus05.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus06.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus07.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::total     0.999635                       # miss rate for overall accesses
system.numa_caches_upward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward1.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward1.writebacks::writebacks        13363                       # number of writebacks
system.numa_caches_upward1.writebacks::total        13363                       # number of writebacks
system.numa_caches_upward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.switch_cpus00.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus00.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus00.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus00.dtb.read_hits              25578                       # DTB read hits
system.switch_cpus00.dtb.read_misses                0                       # DTB read misses
system.switch_cpus00.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.dtb.write_hits             14775                       # DTB write hits
system.switch_cpus00.dtb.write_misses               0                       # DTB write misses
system.switch_cpus00.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.dtb.data_hits              40353                       # DTB hits
system.switch_cpus00.dtb.data_misses                0                       # DTB misses
system.switch_cpus00.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus00.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus00.itb.fetch_hits             14104                       # ITB hits
system.switch_cpus00.itb.fetch_misses               0                       # ITB misses
system.switch_cpus00.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.itb.fetch_accesses         14104                       # ITB accesses
system.switch_cpus00.itb.read_hits                  0                       # DTB read hits
system.switch_cpus00.itb.read_misses                0                       # DTB read misses
system.switch_cpus00.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.itb.write_hits                 0                       # DTB write hits
system.switch_cpus00.itb.write_misses               0                       # DTB write misses
system.switch_cpus00.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.itb.data_hits                  0                       # DTB hits
system.switch_cpus00.itb.data_misses                0                       # DTB misses
system.switch_cpus00.itb.data_acv                   0                       # DTB access violations
system.switch_cpus00.itb.data_accesses              0                       # DTB accesses
system.switch_cpus00.numCycles                3381640                       # number of cpu cycles simulated
system.switch_cpus00.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus00.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus00.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus00.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus00.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus00.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_good::kernel            0                      
system.switch_cpus00.kern.mode_good::user            0                      
system.switch_cpus00.kern.mode_good::idle            0                      
system.switch_cpus00.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus00.committedInsts            129431                       # Number of instructions committed
system.switch_cpus00.committedOps              129431                       # Number of ops (including micro ops) committed
system.switch_cpus00.num_int_alu_accesses       124302                       # Number of integer alu accesses
system.switch_cpus00.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus00.num_func_calls             11694                       # number of times a function call or return occured
system.switch_cpus00.num_conditional_control_insts         8745                       # number of instructions that are conditional controls
system.switch_cpus00.num_int_insts             124302                       # number of integer instructions
system.switch_cpus00.num_fp_insts                   0                       # number of float instructions
system.switch_cpus00.num_int_register_reads       158154                       # number of times the integer registers were read
system.switch_cpus00.num_int_register_writes        96251                       # number of times the integer registers were written
system.switch_cpus00.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus00.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus00.num_mem_refs               40540                       # number of memory refs
system.switch_cpus00.num_load_insts             25762                       # Number of load instructions
system.switch_cpus00.num_store_insts            14778                       # Number of store instructions
system.switch_cpus00.num_idle_cycles     3242414.002700                       # Number of idle cycles
system.switch_cpus00.num_busy_cycles     139225.997300                       # Number of busy cycles
system.switch_cpus00.not_idle_fraction       0.041171                       # Percentage of non-idle cycles
system.switch_cpus00.idle_fraction           0.958829                       # Percentage of idle cycles
system.switch_cpus00.Branches                   22165                       # Number of branches fetched
system.switch_cpus00.op_class::No_OpClass          580      0.45%      0.45% # Class of executed instruction
system.switch_cpus00.op_class::IntAlu           82392     63.66%     64.11% # Class of executed instruction
system.switch_cpus00.op_class::IntMult            106      0.08%     64.19% # Class of executed instruction
system.switch_cpus00.op_class::IntDiv               0      0.00%     64.19% # Class of executed instruction
system.switch_cpus00.op_class::FloatAdd             0      0.00%     64.19% # Class of executed instruction
system.switch_cpus00.op_class::FloatCmp             0      0.00%     64.19% # Class of executed instruction
system.switch_cpus00.op_class::FloatCvt             0      0.00%     64.19% # Class of executed instruction
system.switch_cpus00.op_class::FloatMult            0      0.00%     64.19% # Class of executed instruction
system.switch_cpus00.op_class::FloatDiv             0      0.00%     64.19% # Class of executed instruction
system.switch_cpus00.op_class::FloatSqrt            0      0.00%     64.19% # Class of executed instruction
system.switch_cpus00.op_class::SimdAdd              0      0.00%     64.19% # Class of executed instruction
system.switch_cpus00.op_class::SimdAddAcc            0      0.00%     64.19% # Class of executed instruction
system.switch_cpus00.op_class::SimdAlu              0      0.00%     64.19% # Class of executed instruction
system.switch_cpus00.op_class::SimdCmp              0      0.00%     64.19% # Class of executed instruction
system.switch_cpus00.op_class::SimdCvt              0      0.00%     64.19% # Class of executed instruction
system.switch_cpus00.op_class::SimdMisc             0      0.00%     64.19% # Class of executed instruction
system.switch_cpus00.op_class::SimdMult             0      0.00%     64.19% # Class of executed instruction
system.switch_cpus00.op_class::SimdMultAcc            0      0.00%     64.19% # Class of executed instruction
system.switch_cpus00.op_class::SimdShift            0      0.00%     64.19% # Class of executed instruction
system.switch_cpus00.op_class::SimdShiftAcc            0      0.00%     64.19% # Class of executed instruction
system.switch_cpus00.op_class::SimdSqrt             0      0.00%     64.19% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAdd            0      0.00%     64.19% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAlu            0      0.00%     64.19% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCmp            0      0.00%     64.19% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCvt            0      0.00%     64.19% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatDiv            0      0.00%     64.19% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMisc            0      0.00%     64.19% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMult            0      0.00%     64.19% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMultAcc            0      0.00%     64.19% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatSqrt            0      0.00%     64.19% # Class of executed instruction
system.switch_cpus00.op_class::MemRead          27851     21.52%     85.71% # Class of executed instruction
system.switch_cpus00.op_class::MemWrite         14783     11.42%     97.13% # Class of executed instruction
system.switch_cpus00.op_class::IprAccess         3719      2.87%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::total           129431                       # Class of executed instruction
system.switch_cpus01.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus01.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus01.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus01.dtb.read_hits                921                       # DTB read hits
system.switch_cpus01.dtb.read_misses                0                       # DTB read misses
system.switch_cpus01.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.dtb.write_hits               449                       # DTB write hits
system.switch_cpus01.dtb.write_misses               0                       # DTB write misses
system.switch_cpus01.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.dtb.data_hits               1370                       # DTB hits
system.switch_cpus01.dtb.data_misses                0                       # DTB misses
system.switch_cpus01.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus01.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus01.itb.fetch_hits               541                       # ITB hits
system.switch_cpus01.itb.fetch_misses               0                       # ITB misses
system.switch_cpus01.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.itb.fetch_accesses           541                       # ITB accesses
system.switch_cpus01.itb.read_hits                  0                       # DTB read hits
system.switch_cpus01.itb.read_misses                0                       # DTB read misses
system.switch_cpus01.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.itb.write_hits                 0                       # DTB write hits
system.switch_cpus01.itb.write_misses               0                       # DTB write misses
system.switch_cpus01.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.itb.data_hits                  0                       # DTB hits
system.switch_cpus01.itb.data_misses                0                       # DTB misses
system.switch_cpus01.itb.data_acv                   0                       # DTB access violations
system.switch_cpus01.itb.data_accesses              0                       # DTB accesses
system.switch_cpus01.numCycles                3380318                       # number of cpu cycles simulated
system.switch_cpus01.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus01.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus01.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus01.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus01.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus01.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_good::kernel            0                      
system.switch_cpus01.kern.mode_good::user            0                      
system.switch_cpus01.kern.mode_good::idle            0                      
system.switch_cpus01.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus01.committedInsts              3830                       # Number of instructions committed
system.switch_cpus01.committedOps                3830                       # Number of ops (including micro ops) committed
system.switch_cpus01.num_int_alu_accesses         3655                       # Number of integer alu accesses
system.switch_cpus01.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus01.num_func_calls               146                       # number of times a function call or return occured
system.switch_cpus01.num_conditional_control_insts          413                       # number of instructions that are conditional controls
system.switch_cpus01.num_int_insts               3655                       # number of integer instructions
system.switch_cpus01.num_fp_insts                   0                       # number of float instructions
system.switch_cpus01.num_int_register_reads         4806                       # number of times the integer registers were read
system.switch_cpus01.num_int_register_writes         2781                       # number of times the integer registers were written
system.switch_cpus01.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus01.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus01.num_mem_refs                1373                       # number of memory refs
system.switch_cpus01.num_load_insts               921                       # Number of load instructions
system.switch_cpus01.num_store_insts              452                       # Number of store instructions
system.switch_cpus01.num_idle_cycles     3376202.801277                       # Number of idle cycles
system.switch_cpus01.num_busy_cycles      4115.198723                       # Number of busy cycles
system.switch_cpus01.not_idle_fraction       0.001217                       # Percentage of non-idle cycles
system.switch_cpus01.idle_fraction           0.998783                       # Percentage of idle cycles
system.switch_cpus01.Branches                     645                       # Number of branches fetched
system.switch_cpus01.op_class::No_OpClass           16      0.42%      0.42% # Class of executed instruction
system.switch_cpus01.op_class::IntAlu            2224     58.07%     58.49% # Class of executed instruction
system.switch_cpus01.op_class::IntMult             10      0.26%     58.75% # Class of executed instruction
system.switch_cpus01.op_class::IntDiv               0      0.00%     58.75% # Class of executed instruction
system.switch_cpus01.op_class::FloatAdd             0      0.00%     58.75% # Class of executed instruction
system.switch_cpus01.op_class::FloatCmp             0      0.00%     58.75% # Class of executed instruction
system.switch_cpus01.op_class::FloatCvt             0      0.00%     58.75% # Class of executed instruction
system.switch_cpus01.op_class::FloatMult            0      0.00%     58.75% # Class of executed instruction
system.switch_cpus01.op_class::FloatDiv             0      0.00%     58.75% # Class of executed instruction
system.switch_cpus01.op_class::FloatSqrt            0      0.00%     58.75% # Class of executed instruction
system.switch_cpus01.op_class::SimdAdd              0      0.00%     58.75% # Class of executed instruction
system.switch_cpus01.op_class::SimdAddAcc            0      0.00%     58.75% # Class of executed instruction
system.switch_cpus01.op_class::SimdAlu              0      0.00%     58.75% # Class of executed instruction
system.switch_cpus01.op_class::SimdCmp              0      0.00%     58.75% # Class of executed instruction
system.switch_cpus01.op_class::SimdCvt              0      0.00%     58.75% # Class of executed instruction
system.switch_cpus01.op_class::SimdMisc             0      0.00%     58.75% # Class of executed instruction
system.switch_cpus01.op_class::SimdMult             0      0.00%     58.75% # Class of executed instruction
system.switch_cpus01.op_class::SimdMultAcc            0      0.00%     58.75% # Class of executed instruction
system.switch_cpus01.op_class::SimdShift            0      0.00%     58.75% # Class of executed instruction
system.switch_cpus01.op_class::SimdShiftAcc            0      0.00%     58.75% # Class of executed instruction
system.switch_cpus01.op_class::SimdSqrt             0      0.00%     58.75% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAdd            0      0.00%     58.75% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAlu            0      0.00%     58.75% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCmp            0      0.00%     58.75% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCvt            0      0.00%     58.75% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatDiv            0      0.00%     58.75% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMisc            0      0.00%     58.75% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMult            0      0.00%     58.75% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMultAcc            0      0.00%     58.75% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatSqrt            0      0.00%     58.75% # Class of executed instruction
system.switch_cpus01.op_class::MemRead            949     24.78%     83.52% # Class of executed instruction
system.switch_cpus01.op_class::MemWrite           452     11.80%     95.33% # Class of executed instruction
system.switch_cpus01.op_class::IprAccess          179      4.67%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::total             3830                       # Class of executed instruction
system.switch_cpus02.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus02.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus02.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus02.dtb.read_hits             505771                       # DTB read hits
system.switch_cpus02.dtb.read_misses              562                       # DTB read misses
system.switch_cpus02.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.dtb.read_accesses         348171                       # DTB read accesses
system.switch_cpus02.dtb.write_hits            308417                       # DTB write hits
system.switch_cpus02.dtb.write_misses              34                       # DTB write misses
system.switch_cpus02.dtb.write_acv                 12                       # DTB write access violations
system.switch_cpus02.dtb.write_accesses        223211                       # DTB write accesses
system.switch_cpus02.dtb.data_hits             814188                       # DTB hits
system.switch_cpus02.dtb.data_misses              596                       # DTB misses
system.switch_cpus02.dtb.data_acv                  12                       # DTB access violations
system.switch_cpus02.dtb.data_accesses         571382                       # DTB accesses
system.switch_cpus02.itb.fetch_hits           1686739                       # ITB hits
system.switch_cpus02.itb.fetch_misses             305                       # ITB misses
system.switch_cpus02.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.itb.fetch_accesses       1687044                       # ITB accesses
system.switch_cpus02.itb.read_hits                  0                       # DTB read hits
system.switch_cpus02.itb.read_misses                0                       # DTB read misses
system.switch_cpus02.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.itb.write_hits                 0                       # DTB write hits
system.switch_cpus02.itb.write_misses               0                       # DTB write misses
system.switch_cpus02.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus02.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.itb.data_hits                  0                       # DTB hits
system.switch_cpus02.itb.data_misses                0                       # DTB misses
system.switch_cpus02.itb.data_acv                   0                       # DTB access violations
system.switch_cpus02.itb.data_accesses              0                       # DTB accesses
system.switch_cpus02.numCycles                2732913                       # number of cpu cycles simulated
system.switch_cpus02.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus02.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus02.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus02.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus02.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus02.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_good::kernel            0                      
system.switch_cpus02.kern.mode_good::user            0                      
system.switch_cpus02.kern.mode_good::idle            0                      
system.switch_cpus02.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus02.committedInsts           2588743                       # Number of instructions committed
system.switch_cpus02.committedOps             2588743                       # Number of ops (including micro ops) committed
system.switch_cpus02.num_int_alu_accesses      2481242                       # Number of integer alu accesses
system.switch_cpus02.num_fp_alu_accesses         8921                       # Number of float alu accesses
system.switch_cpus02.num_func_calls             74467                       # number of times a function call or return occured
system.switch_cpus02.num_conditional_control_insts       386585                       # number of instructions that are conditional controls
system.switch_cpus02.num_int_insts            2481242                       # number of integer instructions
system.switch_cpus02.num_fp_insts                8921                       # number of float instructions
system.switch_cpus02.num_int_register_reads      3300840                       # number of times the integer registers were read
system.switch_cpus02.num_int_register_writes      1767870                       # number of times the integer registers were written
system.switch_cpus02.num_fp_register_reads         6021                       # number of times the floating registers were read
system.switch_cpus02.num_fp_register_writes         5963                       # number of times the floating registers were written
system.switch_cpus02.num_mem_refs              815147                       # number of memory refs
system.switch_cpus02.num_load_insts            506614                       # Number of load instructions
system.switch_cpus02.num_store_insts           308533                       # Number of store instructions
system.switch_cpus02.num_idle_cycles     481565.633693                       # Number of idle cycles
system.switch_cpus02.num_busy_cycles     2251347.366307                       # Number of busy cycles
system.switch_cpus02.not_idle_fraction       0.823790                       # Percentage of non-idle cycles
system.switch_cpus02.idle_fraction           0.176210                       # Percentage of idle cycles
system.switch_cpus02.Branches                  479226                       # Number of branches fetched
system.switch_cpus02.op_class::No_OpClass        60462      2.34%      2.34% # Class of executed instruction
system.switch_cpus02.op_class::IntAlu         1663652     64.25%     66.58% # Class of executed instruction
system.switch_cpus02.op_class::IntMult           3851      0.15%     66.73% # Class of executed instruction
system.switch_cpus02.op_class::IntDiv               0      0.00%     66.73% # Class of executed instruction
system.switch_cpus02.op_class::FloatAdd          2693      0.10%     66.84% # Class of executed instruction
system.switch_cpus02.op_class::FloatCmp             1      0.00%     66.84% # Class of executed instruction
system.switch_cpus02.op_class::FloatCvt          1718      0.07%     66.90% # Class of executed instruction
system.switch_cpus02.op_class::FloatMult            1      0.00%     66.90% # Class of executed instruction
system.switch_cpus02.op_class::FloatDiv           447      0.02%     66.92% # Class of executed instruction
system.switch_cpus02.op_class::FloatSqrt            0      0.00%     66.92% # Class of executed instruction
system.switch_cpus02.op_class::SimdAdd              0      0.00%     66.92% # Class of executed instruction
system.switch_cpus02.op_class::SimdAddAcc            0      0.00%     66.92% # Class of executed instruction
system.switch_cpus02.op_class::SimdAlu              0      0.00%     66.92% # Class of executed instruction
system.switch_cpus02.op_class::SimdCmp              0      0.00%     66.92% # Class of executed instruction
system.switch_cpus02.op_class::SimdCvt              0      0.00%     66.92% # Class of executed instruction
system.switch_cpus02.op_class::SimdMisc             0      0.00%     66.92% # Class of executed instruction
system.switch_cpus02.op_class::SimdMult             0      0.00%     66.92% # Class of executed instruction
system.switch_cpus02.op_class::SimdMultAcc            0      0.00%     66.92% # Class of executed instruction
system.switch_cpus02.op_class::SimdShift            0      0.00%     66.92% # Class of executed instruction
system.switch_cpus02.op_class::SimdShiftAcc            0      0.00%     66.92% # Class of executed instruction
system.switch_cpus02.op_class::SimdSqrt             0      0.00%     66.92% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAdd            0      0.00%     66.92% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAlu            0      0.00%     66.92% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCmp            0      0.00%     66.92% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCvt            0      0.00%     66.92% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatDiv            0      0.00%     66.92% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMisc            0      0.00%     66.92% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMult            0      0.00%     66.92% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMultAcc            0      0.00%     66.92% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatSqrt            0      0.00%     66.92% # Class of executed instruction
system.switch_cpus02.op_class::MemRead         529258     20.44%     87.36% # Class of executed instruction
system.switch_cpus02.op_class::MemWrite        308820     11.93%     99.29% # Class of executed instruction
system.switch_cpus02.op_class::IprAccess        18448      0.71%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::total          2589351                       # Class of executed instruction
system.switch_cpus03.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus03.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus03.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus03.dtb.read_hits              26883                       # DTB read hits
system.switch_cpus03.dtb.read_misses              327                       # DTB read misses
system.switch_cpus03.dtb.read_acv                  12                       # DTB read access violations
system.switch_cpus03.dtb.read_accesses           1826                       # DTB read accesses
system.switch_cpus03.dtb.write_hits             14795                       # DTB write hits
system.switch_cpus03.dtb.write_misses              38                       # DTB write misses
system.switch_cpus03.dtb.write_acv                  9                       # DTB write access violations
system.switch_cpus03.dtb.write_accesses           875                       # DTB write accesses
system.switch_cpus03.dtb.data_hits              41678                       # DTB hits
system.switch_cpus03.dtb.data_misses              365                       # DTB misses
system.switch_cpus03.dtb.data_acv                  21                       # DTB access violations
system.switch_cpus03.dtb.data_accesses           2701                       # DTB accesses
system.switch_cpus03.itb.fetch_hits             23881                       # ITB hits
system.switch_cpus03.itb.fetch_misses             125                       # ITB misses
system.switch_cpus03.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.itb.fetch_accesses         24006                       # ITB accesses
system.switch_cpus03.itb.read_hits                  0                       # DTB read hits
system.switch_cpus03.itb.read_misses                0                       # DTB read misses
system.switch_cpus03.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.itb.write_hits                 0                       # DTB write hits
system.switch_cpus03.itb.write_misses               0                       # DTB write misses
system.switch_cpus03.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.itb.data_hits                  0                       # DTB hits
system.switch_cpus03.itb.data_misses                0                       # DTB misses
system.switch_cpus03.itb.data_acv                   0                       # DTB access violations
system.switch_cpus03.itb.data_accesses              0                       # DTB accesses
system.switch_cpus03.numCycles                3368827                       # number of cpu cycles simulated
system.switch_cpus03.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus03.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus03.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus03.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus03.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus03.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_good::kernel            0                      
system.switch_cpus03.kern.mode_good::user            0                      
system.switch_cpus03.kern.mode_good::idle            0                      
system.switch_cpus03.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus03.committedInsts            150458                       # Number of instructions committed
system.switch_cpus03.committedOps              150458                       # Number of ops (including micro ops) committed
system.switch_cpus03.num_int_alu_accesses       144848                       # Number of integer alu accesses
system.switch_cpus03.num_fp_alu_accesses          297                       # Number of float alu accesses
system.switch_cpus03.num_func_calls              3137                       # number of times a function call or return occured
system.switch_cpus03.num_conditional_control_insts        18686                       # number of instructions that are conditional controls
system.switch_cpus03.num_int_insts             144848                       # number of integer instructions
system.switch_cpus03.num_fp_insts                 297                       # number of float instructions
system.switch_cpus03.num_int_register_reads       192274                       # number of times the integer registers were read
system.switch_cpus03.num_int_register_writes       110055                       # number of times the integer registers were written
system.switch_cpus03.num_fp_register_reads          153                       # number of times the floating registers were read
system.switch_cpus03.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus03.num_mem_refs               42789                       # number of memory refs
system.switch_cpus03.num_load_insts             27768                       # Number of load instructions
system.switch_cpus03.num_store_insts            15021                       # Number of store instructions
system.switch_cpus03.num_idle_cycles     3207045.159289                       # Number of idle cycles
system.switch_cpus03.num_busy_cycles     161781.840711                       # Number of busy cycles
system.switch_cpus03.not_idle_fraction       0.048023                       # Percentage of non-idle cycles
system.switch_cpus03.idle_fraction           0.951977                       # Percentage of idle cycles
system.switch_cpus03.Branches                   23037                       # Number of branches fetched
system.switch_cpus03.op_class::No_OpClass         2814      1.87%      1.87% # Class of executed instruction
system.switch_cpus03.op_class::IntAlu           97297     64.50%     66.37% # Class of executed instruction
system.switch_cpus03.op_class::IntMult            131      0.09%     66.45% # Class of executed instruction
system.switch_cpus03.op_class::IntDiv               0      0.00%     66.45% # Class of executed instruction
system.switch_cpus03.op_class::FloatAdd            25      0.02%     66.47% # Class of executed instruction
system.switch_cpus03.op_class::FloatCmp             0      0.00%     66.47% # Class of executed instruction
system.switch_cpus03.op_class::FloatCvt             0      0.00%     66.47% # Class of executed instruction
system.switch_cpus03.op_class::FloatMult            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus03.op_class::FloatDiv             3      0.00%     66.47% # Class of executed instruction
system.switch_cpus03.op_class::FloatSqrt            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus03.op_class::SimdAdd              0      0.00%     66.47% # Class of executed instruction
system.switch_cpus03.op_class::SimdAddAcc            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus03.op_class::SimdAlu              0      0.00%     66.47% # Class of executed instruction
system.switch_cpus03.op_class::SimdCmp              0      0.00%     66.47% # Class of executed instruction
system.switch_cpus03.op_class::SimdCvt              0      0.00%     66.47% # Class of executed instruction
system.switch_cpus03.op_class::SimdMisc             0      0.00%     66.47% # Class of executed instruction
system.switch_cpus03.op_class::SimdMult             0      0.00%     66.47% # Class of executed instruction
system.switch_cpus03.op_class::SimdMultAcc            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus03.op_class::SimdShift            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus03.op_class::SimdShiftAcc            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus03.op_class::SimdSqrt             0      0.00%     66.47% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAdd            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAlu            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCmp            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCvt            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatDiv            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMisc            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMult            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMultAcc            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatSqrt            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus03.op_class::MemRead          28870     19.14%     85.61% # Class of executed instruction
system.switch_cpus03.op_class::MemWrite         15030      9.96%     95.58% # Class of executed instruction
system.switch_cpus03.op_class::IprAccess         6674      4.42%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::total           150844                       # Class of executed instruction
system.switch_cpus04.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus04.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus04.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus04.dtb.read_hits              84472                       # DTB read hits
system.switch_cpus04.dtb.read_misses              371                       # DTB read misses
system.switch_cpus04.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.dtb.read_accesses          34049                       # DTB read accesses
system.switch_cpus04.dtb.write_hits             88623                       # DTB write hits
system.switch_cpus04.dtb.write_misses             106                       # DTB write misses
system.switch_cpus04.dtb.write_acv                  5                       # DTB write access violations
system.switch_cpus04.dtb.write_accesses         15516                       # DTB write accesses
system.switch_cpus04.dtb.data_hits             173095                       # DTB hits
system.switch_cpus04.dtb.data_misses              477                       # DTB misses
system.switch_cpus04.dtb.data_acv                   5                       # DTB access violations
system.switch_cpus04.dtb.data_accesses          49565                       # DTB accesses
system.switch_cpus04.itb.fetch_hits            162402                       # ITB hits
system.switch_cpus04.itb.fetch_misses             152                       # ITB misses
system.switch_cpus04.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.itb.fetch_accesses        162554                       # ITB accesses
system.switch_cpus04.itb.read_hits                  0                       # DTB read hits
system.switch_cpus04.itb.read_misses                0                       # DTB read misses
system.switch_cpus04.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus04.itb.write_hits                 0                       # DTB write hits
system.switch_cpus04.itb.write_misses               0                       # DTB write misses
system.switch_cpus04.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus04.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus04.itb.data_hits                  0                       # DTB hits
system.switch_cpus04.itb.data_misses                0                       # DTB misses
system.switch_cpus04.itb.data_acv                   0                       # DTB access violations
system.switch_cpus04.itb.data_accesses              0                       # DTB accesses
system.switch_cpus04.numCycles                3787378                       # number of cpu cycles simulated
system.switch_cpus04.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus04.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus04.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus04.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus04.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus04.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_good::kernel            0                      
system.switch_cpus04.kern.mode_good::user            0                      
system.switch_cpus04.kern.mode_good::idle            0                      
system.switch_cpus04.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus04.committedInsts            459534                       # Number of instructions committed
system.switch_cpus04.committedOps              459534                       # Number of ops (including micro ops) committed
system.switch_cpus04.num_int_alu_accesses       442374                       # Number of integer alu accesses
system.switch_cpus04.num_fp_alu_accesses         3618                       # Number of float alu accesses
system.switch_cpus04.num_func_calls              8819                       # number of times a function call or return occured
system.switch_cpus04.num_conditional_control_insts        48795                       # number of instructions that are conditional controls
system.switch_cpus04.num_int_insts             442374                       # number of integer instructions
system.switch_cpus04.num_fp_insts                3618                       # number of float instructions
system.switch_cpus04.num_int_register_reads       635238                       # number of times the integer registers were read
system.switch_cpus04.num_int_register_writes       300681                       # number of times the integer registers were written
system.switch_cpus04.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus04.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus04.num_mem_refs              174222                       # number of memory refs
system.switch_cpus04.num_load_insts             85311                       # Number of load instructions
system.switch_cpus04.num_store_insts            88911                       # Number of store instructions
system.switch_cpus04.num_idle_cycles     3232973.139360                       # Number of idle cycles
system.switch_cpus04.num_busy_cycles     554404.860640                       # Number of busy cycles
system.switch_cpus04.not_idle_fraction       0.146382                       # Percentage of non-idle cycles
system.switch_cpus04.idle_fraction           0.853618                       # Percentage of idle cycles
system.switch_cpus04.Branches                   60583                       # Number of branches fetched
system.switch_cpus04.op_class::No_OpClass         9732      2.12%      2.12% # Class of executed instruction
system.switch_cpus04.op_class::IntAlu          262623     57.09%     59.21% # Class of executed instruction
system.switch_cpus04.op_class::IntMult            523      0.11%     59.32% # Class of executed instruction
system.switch_cpus04.op_class::IntDiv               0      0.00%     59.32% # Class of executed instruction
system.switch_cpus04.op_class::FloatAdd          1172      0.25%     59.57% # Class of executed instruction
system.switch_cpus04.op_class::FloatCmp             0      0.00%     59.57% # Class of executed instruction
system.switch_cpus04.op_class::FloatCvt             0      0.00%     59.57% # Class of executed instruction
system.switch_cpus04.op_class::FloatMult            0      0.00%     59.57% # Class of executed instruction
system.switch_cpus04.op_class::FloatDiv           227      0.05%     59.62% # Class of executed instruction
system.switch_cpus04.op_class::FloatSqrt            0      0.00%     59.62% # Class of executed instruction
system.switch_cpus04.op_class::SimdAdd              0      0.00%     59.62% # Class of executed instruction
system.switch_cpus04.op_class::SimdAddAcc            0      0.00%     59.62% # Class of executed instruction
system.switch_cpus04.op_class::SimdAlu              0      0.00%     59.62% # Class of executed instruction
system.switch_cpus04.op_class::SimdCmp              0      0.00%     59.62% # Class of executed instruction
system.switch_cpus04.op_class::SimdCvt              0      0.00%     59.62% # Class of executed instruction
system.switch_cpus04.op_class::SimdMisc             0      0.00%     59.62% # Class of executed instruction
system.switch_cpus04.op_class::SimdMult             0      0.00%     59.62% # Class of executed instruction
system.switch_cpus04.op_class::SimdMultAcc            0      0.00%     59.62% # Class of executed instruction
system.switch_cpus04.op_class::SimdShift            0      0.00%     59.62% # Class of executed instruction
system.switch_cpus04.op_class::SimdShiftAcc            0      0.00%     59.62% # Class of executed instruction
system.switch_cpus04.op_class::SimdSqrt             0      0.00%     59.62% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAdd            0      0.00%     59.62% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAlu            0      0.00%     59.62% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCmp            0      0.00%     59.62% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCvt            0      0.00%     59.62% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatDiv            0      0.00%     59.62% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMisc            0      0.00%     59.62% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMult            0      0.00%     59.62% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMultAcc            0      0.00%     59.62% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatSqrt            0      0.00%     59.62% # Class of executed instruction
system.switch_cpus04.op_class::MemRead          87594     19.04%     78.66% # Class of executed instruction
system.switch_cpus04.op_class::MemWrite         88990     19.34%     98.01% # Class of executed instruction
system.switch_cpus04.op_class::IprAccess         9155      1.99%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::total           460016                       # Class of executed instruction
system.switch_cpus05.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus05.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus05.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus05.dtb.read_hits                882                       # DTB read hits
system.switch_cpus05.dtb.read_misses                0                       # DTB read misses
system.switch_cpus05.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.dtb.write_hits               446                       # DTB write hits
system.switch_cpus05.dtb.write_misses               0                       # DTB write misses
system.switch_cpus05.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.dtb.data_hits               1328                       # DTB hits
system.switch_cpus05.dtb.data_misses                0                       # DTB misses
system.switch_cpus05.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus05.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus05.itb.fetch_hits               541                       # ITB hits
system.switch_cpus05.itb.fetch_misses               0                       # ITB misses
system.switch_cpus05.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.itb.fetch_accesses           541                       # ITB accesses
system.switch_cpus05.itb.read_hits                  0                       # DTB read hits
system.switch_cpus05.itb.read_misses                0                       # DTB read misses
system.switch_cpus05.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.itb.write_hits                 0                       # DTB write hits
system.switch_cpus05.itb.write_misses               0                       # DTB write misses
system.switch_cpus05.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.itb.data_hits                  0                       # DTB hits
system.switch_cpus05.itb.data_misses                0                       # DTB misses
system.switch_cpus05.itb.data_acv                   0                       # DTB access violations
system.switch_cpus05.itb.data_accesses              0                       # DTB accesses
system.switch_cpus05.numCycles                3389349                       # number of cpu cycles simulated
system.switch_cpus05.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus05.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus05.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus05.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus05.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus05.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_good::kernel            0                      
system.switch_cpus05.kern.mode_good::user            0                      
system.switch_cpus05.kern.mode_good::idle            0                      
system.switch_cpus05.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus05.committedInsts              3740                       # Number of instructions committed
system.switch_cpus05.committedOps                3740                       # Number of ops (including micro ops) committed
system.switch_cpus05.num_int_alu_accesses         3568                       # Number of integer alu accesses
system.switch_cpus05.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus05.num_func_calls               146                       # number of times a function call or return occured
system.switch_cpus05.num_conditional_control_insts          371                       # number of instructions that are conditional controls
system.switch_cpus05.num_int_insts               3568                       # number of integer instructions
system.switch_cpus05.num_fp_insts                   0                       # number of float instructions
system.switch_cpus05.num_int_register_reads         4716                       # number of times the integer registers were read
system.switch_cpus05.num_int_register_writes         2736                       # number of times the integer registers were written
system.switch_cpus05.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus05.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus05.num_mem_refs                1331                       # number of memory refs
system.switch_cpus05.num_load_insts               882                       # Number of load instructions
system.switch_cpus05.num_store_insts              449                       # Number of store instructions
system.switch_cpus05.num_idle_cycles     3385319.843096                       # Number of idle cycles
system.switch_cpus05.num_busy_cycles      4029.156904                       # Number of busy cycles
system.switch_cpus05.not_idle_fraction       0.001189                       # Percentage of non-idle cycles
system.switch_cpus05.idle_fraction           0.998811                       # Percentage of idle cycles
system.switch_cpus05.Branches                     600                       # Number of branches fetched
system.switch_cpus05.op_class::No_OpClass           16      0.43%      0.43% # Class of executed instruction
system.switch_cpus05.op_class::IntAlu            2176     58.18%     58.61% # Class of executed instruction
system.switch_cpus05.op_class::IntMult             10      0.27%     58.88% # Class of executed instruction
system.switch_cpus05.op_class::IntDiv               0      0.00%     58.88% # Class of executed instruction
system.switch_cpus05.op_class::FloatAdd             0      0.00%     58.88% # Class of executed instruction
system.switch_cpus05.op_class::FloatCmp             0      0.00%     58.88% # Class of executed instruction
system.switch_cpus05.op_class::FloatCvt             0      0.00%     58.88% # Class of executed instruction
system.switch_cpus05.op_class::FloatMult            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus05.op_class::FloatDiv             0      0.00%     58.88% # Class of executed instruction
system.switch_cpus05.op_class::FloatSqrt            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus05.op_class::SimdAdd              0      0.00%     58.88% # Class of executed instruction
system.switch_cpus05.op_class::SimdAddAcc            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus05.op_class::SimdAlu              0      0.00%     58.88% # Class of executed instruction
system.switch_cpus05.op_class::SimdCmp              0      0.00%     58.88% # Class of executed instruction
system.switch_cpus05.op_class::SimdCvt              0      0.00%     58.88% # Class of executed instruction
system.switch_cpus05.op_class::SimdMisc             0      0.00%     58.88% # Class of executed instruction
system.switch_cpus05.op_class::SimdMult             0      0.00%     58.88% # Class of executed instruction
system.switch_cpus05.op_class::SimdMultAcc            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus05.op_class::SimdShift            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus05.op_class::SimdShiftAcc            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus05.op_class::SimdSqrt             0      0.00%     58.88% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAdd            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAlu            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCmp            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCvt            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatDiv            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMisc            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMult            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMultAcc            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatSqrt            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus05.op_class::MemRead            910     24.33%     83.21% # Class of executed instruction
system.switch_cpus05.op_class::MemWrite           449     12.01%     95.21% # Class of executed instruction
system.switch_cpus05.op_class::IprAccess          179      4.79%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::total             3740                       # Class of executed instruction
system.switch_cpus06.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus06.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus06.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus06.dtb.read_hits                869                       # DTB read hits
system.switch_cpus06.dtb.read_misses                0                       # DTB read misses
system.switch_cpus06.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.dtb.write_hits               445                       # DTB write hits
system.switch_cpus06.dtb.write_misses               0                       # DTB write misses
system.switch_cpus06.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.dtb.data_hits               1314                       # DTB hits
system.switch_cpus06.dtb.data_misses                0                       # DTB misses
system.switch_cpus06.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus06.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus06.itb.fetch_hits               541                       # ITB hits
system.switch_cpus06.itb.fetch_misses               0                       # ITB misses
system.switch_cpus06.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.itb.fetch_accesses           541                       # ITB accesses
system.switch_cpus06.itb.read_hits                  0                       # DTB read hits
system.switch_cpus06.itb.read_misses                0                       # DTB read misses
system.switch_cpus06.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.itb.write_hits                 0                       # DTB write hits
system.switch_cpus06.itb.write_misses               0                       # DTB write misses
system.switch_cpus06.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.itb.data_hits                  0                       # DTB hits
system.switch_cpus06.itb.data_misses                0                       # DTB misses
system.switch_cpus06.itb.data_acv                   0                       # DTB access violations
system.switch_cpus06.itb.data_accesses              0                       # DTB accesses
system.switch_cpus06.numCycles                3376326                       # number of cpu cycles simulated
system.switch_cpus06.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus06.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus06.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus06.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus06.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus06.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_good::kernel            0                      
system.switch_cpus06.kern.mode_good::user            0                      
system.switch_cpus06.kern.mode_good::idle            0                      
system.switch_cpus06.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus06.committedInsts              3710                       # Number of instructions committed
system.switch_cpus06.committedOps                3710                       # Number of ops (including micro ops) committed
system.switch_cpus06.num_int_alu_accesses         3539                       # Number of integer alu accesses
system.switch_cpus06.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus06.num_func_calls               146                       # number of times a function call or return occured
system.switch_cpus06.num_conditional_control_insts          357                       # number of instructions that are conditional controls
system.switch_cpus06.num_int_insts               3539                       # number of integer instructions
system.switch_cpus06.num_fp_insts                   0                       # number of float instructions
system.switch_cpus06.num_int_register_reads         4686                       # number of times the integer registers were read
system.switch_cpus06.num_int_register_writes         2721                       # number of times the integer registers were written
system.switch_cpus06.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus06.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus06.num_mem_refs                1317                       # number of memory refs
system.switch_cpus06.num_load_insts               869                       # Number of load instructions
system.switch_cpus06.num_store_insts              448                       # Number of store instructions
system.switch_cpus06.num_idle_cycles     3372344.545554                       # Number of idle cycles
system.switch_cpus06.num_busy_cycles      3981.454446                       # Number of busy cycles
system.switch_cpus06.not_idle_fraction       0.001179                       # Percentage of non-idle cycles
system.switch_cpus06.idle_fraction           0.998821                       # Percentage of idle cycles
system.switch_cpus06.Branches                     585                       # Number of branches fetched
system.switch_cpus06.op_class::No_OpClass           16      0.43%      0.43% # Class of executed instruction
system.switch_cpus06.op_class::IntAlu            2160     58.22%     58.65% # Class of executed instruction
system.switch_cpus06.op_class::IntMult             10      0.27%     58.92% # Class of executed instruction
system.switch_cpus06.op_class::IntDiv               0      0.00%     58.92% # Class of executed instruction
system.switch_cpus06.op_class::FloatAdd             0      0.00%     58.92% # Class of executed instruction
system.switch_cpus06.op_class::FloatCmp             0      0.00%     58.92% # Class of executed instruction
system.switch_cpus06.op_class::FloatCvt             0      0.00%     58.92% # Class of executed instruction
system.switch_cpus06.op_class::FloatMult            0      0.00%     58.92% # Class of executed instruction
system.switch_cpus06.op_class::FloatDiv             0      0.00%     58.92% # Class of executed instruction
system.switch_cpus06.op_class::FloatSqrt            0      0.00%     58.92% # Class of executed instruction
system.switch_cpus06.op_class::SimdAdd              0      0.00%     58.92% # Class of executed instruction
system.switch_cpus06.op_class::SimdAddAcc            0      0.00%     58.92% # Class of executed instruction
system.switch_cpus06.op_class::SimdAlu              0      0.00%     58.92% # Class of executed instruction
system.switch_cpus06.op_class::SimdCmp              0      0.00%     58.92% # Class of executed instruction
system.switch_cpus06.op_class::SimdCvt              0      0.00%     58.92% # Class of executed instruction
system.switch_cpus06.op_class::SimdMisc             0      0.00%     58.92% # Class of executed instruction
system.switch_cpus06.op_class::SimdMult             0      0.00%     58.92% # Class of executed instruction
system.switch_cpus06.op_class::SimdMultAcc            0      0.00%     58.92% # Class of executed instruction
system.switch_cpus06.op_class::SimdShift            0      0.00%     58.92% # Class of executed instruction
system.switch_cpus06.op_class::SimdShiftAcc            0      0.00%     58.92% # Class of executed instruction
system.switch_cpus06.op_class::SimdSqrt             0      0.00%     58.92% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAdd            0      0.00%     58.92% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAlu            0      0.00%     58.92% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCmp            0      0.00%     58.92% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCvt            0      0.00%     58.92% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatDiv            0      0.00%     58.92% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMisc            0      0.00%     58.92% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMult            0      0.00%     58.92% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMultAcc            0      0.00%     58.92% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatSqrt            0      0.00%     58.92% # Class of executed instruction
system.switch_cpus06.op_class::MemRead            897     24.18%     83.10% # Class of executed instruction
system.switch_cpus06.op_class::MemWrite           448     12.08%     95.18% # Class of executed instruction
system.switch_cpus06.op_class::IprAccess          179      4.82%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::total             3710                       # Class of executed instruction
system.switch_cpus07.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus07.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus07.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus07.dtb.read_hits                856                       # DTB read hits
system.switch_cpus07.dtb.read_misses                0                       # DTB read misses
system.switch_cpus07.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.dtb.write_hits               444                       # DTB write hits
system.switch_cpus07.dtb.write_misses               0                       # DTB write misses
system.switch_cpus07.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.dtb.data_hits               1300                       # DTB hits
system.switch_cpus07.dtb.data_misses                0                       # DTB misses
system.switch_cpus07.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus07.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus07.itb.fetch_hits               541                       # ITB hits
system.switch_cpus07.itb.fetch_misses               0                       # ITB misses
system.switch_cpus07.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.itb.fetch_accesses           541                       # ITB accesses
system.switch_cpus07.itb.read_hits                  0                       # DTB read hits
system.switch_cpus07.itb.read_misses                0                       # DTB read misses
system.switch_cpus07.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.itb.write_hits                 0                       # DTB write hits
system.switch_cpus07.itb.write_misses               0                       # DTB write misses
system.switch_cpus07.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.itb.data_hits                  0                       # DTB hits
system.switch_cpus07.itb.data_misses                0                       # DTB misses
system.switch_cpus07.itb.data_acv                   0                       # DTB access violations
system.switch_cpus07.itb.data_accesses              0                       # DTB accesses
system.switch_cpus07.numCycles                3371703                       # number of cpu cycles simulated
system.switch_cpus07.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus07.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus07.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus07.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus07.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus07.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_good::kernel            0                      
system.switch_cpus07.kern.mode_good::user            0                      
system.switch_cpus07.kern.mode_good::idle            0                      
system.switch_cpus07.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus07.committedInsts              3680                       # Number of instructions committed
system.switch_cpus07.committedOps                3680                       # Number of ops (including micro ops) committed
system.switch_cpus07.num_int_alu_accesses         3510                       # Number of integer alu accesses
system.switch_cpus07.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus07.num_func_calls               146                       # number of times a function call or return occured
system.switch_cpus07.num_conditional_control_insts          343                       # number of instructions that are conditional controls
system.switch_cpus07.num_int_insts               3510                       # number of integer instructions
system.switch_cpus07.num_fp_insts                   0                       # number of float instructions
system.switch_cpus07.num_int_register_reads         4656                       # number of times the integer registers were read
system.switch_cpus07.num_int_register_writes         2706                       # number of times the integer registers were written
system.switch_cpus07.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus07.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus07.num_mem_refs                1303                       # number of memory refs
system.switch_cpus07.num_load_insts               856                       # Number of load instructions
system.switch_cpus07.num_store_insts              447                       # Number of store instructions
system.switch_cpus07.num_idle_cycles     3367759.174106                       # Number of idle cycles
system.switch_cpus07.num_busy_cycles      3943.825894                       # Number of busy cycles
system.switch_cpus07.not_idle_fraction       0.001170                       # Percentage of non-idle cycles
system.switch_cpus07.idle_fraction           0.998830                       # Percentage of idle cycles
system.switch_cpus07.Branches                     570                       # Number of branches fetched
system.switch_cpus07.op_class::No_OpClass           16      0.43%      0.43% # Class of executed instruction
system.switch_cpus07.op_class::IntAlu            2144     58.26%     58.70% # Class of executed instruction
system.switch_cpus07.op_class::IntMult             10      0.27%     58.97% # Class of executed instruction
system.switch_cpus07.op_class::IntDiv               0      0.00%     58.97% # Class of executed instruction
system.switch_cpus07.op_class::FloatAdd             0      0.00%     58.97% # Class of executed instruction
system.switch_cpus07.op_class::FloatCmp             0      0.00%     58.97% # Class of executed instruction
system.switch_cpus07.op_class::FloatCvt             0      0.00%     58.97% # Class of executed instruction
system.switch_cpus07.op_class::FloatMult            0      0.00%     58.97% # Class of executed instruction
system.switch_cpus07.op_class::FloatDiv             0      0.00%     58.97% # Class of executed instruction
system.switch_cpus07.op_class::FloatSqrt            0      0.00%     58.97% # Class of executed instruction
system.switch_cpus07.op_class::SimdAdd              0      0.00%     58.97% # Class of executed instruction
system.switch_cpus07.op_class::SimdAddAcc            0      0.00%     58.97% # Class of executed instruction
system.switch_cpus07.op_class::SimdAlu              0      0.00%     58.97% # Class of executed instruction
system.switch_cpus07.op_class::SimdCmp              0      0.00%     58.97% # Class of executed instruction
system.switch_cpus07.op_class::SimdCvt              0      0.00%     58.97% # Class of executed instruction
system.switch_cpus07.op_class::SimdMisc             0      0.00%     58.97% # Class of executed instruction
system.switch_cpus07.op_class::SimdMult             0      0.00%     58.97% # Class of executed instruction
system.switch_cpus07.op_class::SimdMultAcc            0      0.00%     58.97% # Class of executed instruction
system.switch_cpus07.op_class::SimdShift            0      0.00%     58.97% # Class of executed instruction
system.switch_cpus07.op_class::SimdShiftAcc            0      0.00%     58.97% # Class of executed instruction
system.switch_cpus07.op_class::SimdSqrt             0      0.00%     58.97% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAdd            0      0.00%     58.97% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAlu            0      0.00%     58.97% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCmp            0      0.00%     58.97% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCvt            0      0.00%     58.97% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatDiv            0      0.00%     58.97% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMisc            0      0.00%     58.97% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMult            0      0.00%     58.97% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMultAcc            0      0.00%     58.97% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatSqrt            0      0.00%     58.97% # Class of executed instruction
system.switch_cpus07.op_class::MemRead            884     24.02%     82.99% # Class of executed instruction
system.switch_cpus07.op_class::MemWrite           447     12.15%     95.14% # Class of executed instruction
system.switch_cpus07.op_class::IprAccess          179      4.86%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::total             3680                       # Class of executed instruction
system.switch_cpus08.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus08.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus08.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus08.dtb.read_hits                843                       # DTB read hits
system.switch_cpus08.dtb.read_misses                0                       # DTB read misses
system.switch_cpus08.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.dtb.write_hits               443                       # DTB write hits
system.switch_cpus08.dtb.write_misses               0                       # DTB write misses
system.switch_cpus08.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.dtb.data_hits               1286                       # DTB hits
system.switch_cpus08.dtb.data_misses                0                       # DTB misses
system.switch_cpus08.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus08.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus08.itb.fetch_hits               541                       # ITB hits
system.switch_cpus08.itb.fetch_misses               0                       # ITB misses
system.switch_cpus08.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.itb.fetch_accesses           541                       # ITB accesses
system.switch_cpus08.itb.read_hits                  0                       # DTB read hits
system.switch_cpus08.itb.read_misses                0                       # DTB read misses
system.switch_cpus08.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.itb.write_hits                 0                       # DTB write hits
system.switch_cpus08.itb.write_misses               0                       # DTB write misses
system.switch_cpus08.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.itb.data_hits                  0                       # DTB hits
system.switch_cpus08.itb.data_misses                0                       # DTB misses
system.switch_cpus08.itb.data_acv                   0                       # DTB access violations
system.switch_cpus08.itb.data_accesses              0                       # DTB accesses
system.switch_cpus08.numCycles                3379053                       # number of cpu cycles simulated
system.switch_cpus08.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus08.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus08.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus08.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus08.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus08.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_good::kernel            0                      
system.switch_cpus08.kern.mode_good::user            0                      
system.switch_cpus08.kern.mode_good::idle            0                      
system.switch_cpus08.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus08.committedInsts              3650                       # Number of instructions committed
system.switch_cpus08.committedOps                3650                       # Number of ops (including micro ops) committed
system.switch_cpus08.num_int_alu_accesses         3481                       # Number of integer alu accesses
system.switch_cpus08.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus08.num_func_calls               146                       # number of times a function call or return occured
system.switch_cpus08.num_conditional_control_insts          329                       # number of instructions that are conditional controls
system.switch_cpus08.num_int_insts               3481                       # number of integer instructions
system.switch_cpus08.num_fp_insts                   0                       # number of float instructions
system.switch_cpus08.num_int_register_reads         4626                       # number of times the integer registers were read
system.switch_cpus08.num_int_register_writes         2691                       # number of times the integer registers were written
system.switch_cpus08.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus08.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus08.num_mem_refs                1289                       # number of memory refs
system.switch_cpus08.num_load_insts               843                       # Number of load instructions
system.switch_cpus08.num_store_insts              446                       # Number of store instructions
system.switch_cpus08.num_idle_cycles     3375132.824060                       # Number of idle cycles
system.switch_cpus08.num_busy_cycles      3920.175940                       # Number of busy cycles
system.switch_cpus08.not_idle_fraction       0.001160                       # Percentage of non-idle cycles
system.switch_cpus08.idle_fraction           0.998840                       # Percentage of idle cycles
system.switch_cpus08.Branches                     555                       # Number of branches fetched
system.switch_cpus08.op_class::No_OpClass           16      0.44%      0.44% # Class of executed instruction
system.switch_cpus08.op_class::IntAlu            2128     58.30%     58.74% # Class of executed instruction
system.switch_cpus08.op_class::IntMult             10      0.27%     59.01% # Class of executed instruction
system.switch_cpus08.op_class::IntDiv               0      0.00%     59.01% # Class of executed instruction
system.switch_cpus08.op_class::FloatAdd             0      0.00%     59.01% # Class of executed instruction
system.switch_cpus08.op_class::FloatCmp             0      0.00%     59.01% # Class of executed instruction
system.switch_cpus08.op_class::FloatCvt             0      0.00%     59.01% # Class of executed instruction
system.switch_cpus08.op_class::FloatMult            0      0.00%     59.01% # Class of executed instruction
system.switch_cpus08.op_class::FloatDiv             0      0.00%     59.01% # Class of executed instruction
system.switch_cpus08.op_class::FloatSqrt            0      0.00%     59.01% # Class of executed instruction
system.switch_cpus08.op_class::SimdAdd              0      0.00%     59.01% # Class of executed instruction
system.switch_cpus08.op_class::SimdAddAcc            0      0.00%     59.01% # Class of executed instruction
system.switch_cpus08.op_class::SimdAlu              0      0.00%     59.01% # Class of executed instruction
system.switch_cpus08.op_class::SimdCmp              0      0.00%     59.01% # Class of executed instruction
system.switch_cpus08.op_class::SimdCvt              0      0.00%     59.01% # Class of executed instruction
system.switch_cpus08.op_class::SimdMisc             0      0.00%     59.01% # Class of executed instruction
system.switch_cpus08.op_class::SimdMult             0      0.00%     59.01% # Class of executed instruction
system.switch_cpus08.op_class::SimdMultAcc            0      0.00%     59.01% # Class of executed instruction
system.switch_cpus08.op_class::SimdShift            0      0.00%     59.01% # Class of executed instruction
system.switch_cpus08.op_class::SimdShiftAcc            0      0.00%     59.01% # Class of executed instruction
system.switch_cpus08.op_class::SimdSqrt             0      0.00%     59.01% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAdd            0      0.00%     59.01% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAlu            0      0.00%     59.01% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCmp            0      0.00%     59.01% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCvt            0      0.00%     59.01% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatDiv            0      0.00%     59.01% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMisc            0      0.00%     59.01% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMult            0      0.00%     59.01% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMultAcc            0      0.00%     59.01% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatSqrt            0      0.00%     59.01% # Class of executed instruction
system.switch_cpus08.op_class::MemRead            871     23.86%     82.88% # Class of executed instruction
system.switch_cpus08.op_class::MemWrite           446     12.22%     95.10% # Class of executed instruction
system.switch_cpus08.op_class::IprAccess          179      4.90%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::total             3650                       # Class of executed instruction
system.switch_cpus09.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus09.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus09.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus09.dtb.read_hits                830                       # DTB read hits
system.switch_cpus09.dtb.read_misses                0                       # DTB read misses
system.switch_cpus09.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.dtb.write_hits               442                       # DTB write hits
system.switch_cpus09.dtb.write_misses               0                       # DTB write misses
system.switch_cpus09.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.dtb.data_hits               1272                       # DTB hits
system.switch_cpus09.dtb.data_misses                0                       # DTB misses
system.switch_cpus09.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus09.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus09.itb.fetch_hits               541                       # ITB hits
system.switch_cpus09.itb.fetch_misses               0                       # ITB misses
system.switch_cpus09.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.itb.fetch_accesses           541                       # ITB accesses
system.switch_cpus09.itb.read_hits                  0                       # DTB read hits
system.switch_cpus09.itb.read_misses                0                       # DTB read misses
system.switch_cpus09.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.itb.write_hits                 0                       # DTB write hits
system.switch_cpus09.itb.write_misses               0                       # DTB write misses
system.switch_cpus09.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.itb.data_hits                  0                       # DTB hits
system.switch_cpus09.itb.data_misses                0                       # DTB misses
system.switch_cpus09.itb.data_acv                   0                       # DTB access violations
system.switch_cpus09.itb.data_accesses              0                       # DTB accesses
system.switch_cpus09.numCycles                3365969                       # number of cpu cycles simulated
system.switch_cpus09.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus09.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus09.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus09.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus09.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus09.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_good::kernel            0                      
system.switch_cpus09.kern.mode_good::user            0                      
system.switch_cpus09.kern.mode_good::idle            0                      
system.switch_cpus09.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus09.committedInsts              3620                       # Number of instructions committed
system.switch_cpus09.committedOps                3620                       # Number of ops (including micro ops) committed
system.switch_cpus09.num_int_alu_accesses         3452                       # Number of integer alu accesses
system.switch_cpus09.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus09.num_func_calls               146                       # number of times a function call or return occured
system.switch_cpus09.num_conditional_control_insts          315                       # number of instructions that are conditional controls
system.switch_cpus09.num_int_insts               3452                       # number of integer instructions
system.switch_cpus09.num_fp_insts                   0                       # number of float instructions
system.switch_cpus09.num_int_register_reads         4596                       # number of times the integer registers were read
system.switch_cpus09.num_int_register_writes         2676                       # number of times the integer registers were written
system.switch_cpus09.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus09.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus09.num_mem_refs                1275                       # number of memory refs
system.switch_cpus09.num_load_insts               830                       # Number of load instructions
system.switch_cpus09.num_store_insts              445                       # Number of store instructions
system.switch_cpus09.num_idle_cycles     3362096.125602                       # Number of idle cycles
system.switch_cpus09.num_busy_cycles      3872.874398                       # Number of busy cycles
system.switch_cpus09.not_idle_fraction       0.001151                       # Percentage of non-idle cycles
system.switch_cpus09.idle_fraction           0.998849                       # Percentage of idle cycles
system.switch_cpus09.Branches                     540                       # Number of branches fetched
system.switch_cpus09.op_class::No_OpClass           16      0.44%      0.44% # Class of executed instruction
system.switch_cpus09.op_class::IntAlu            2112     58.34%     58.78% # Class of executed instruction
system.switch_cpus09.op_class::IntMult             10      0.28%     59.06% # Class of executed instruction
system.switch_cpus09.op_class::IntDiv               0      0.00%     59.06% # Class of executed instruction
system.switch_cpus09.op_class::FloatAdd             0      0.00%     59.06% # Class of executed instruction
system.switch_cpus09.op_class::FloatCmp             0      0.00%     59.06% # Class of executed instruction
system.switch_cpus09.op_class::FloatCvt             0      0.00%     59.06% # Class of executed instruction
system.switch_cpus09.op_class::FloatMult            0      0.00%     59.06% # Class of executed instruction
system.switch_cpus09.op_class::FloatDiv             0      0.00%     59.06% # Class of executed instruction
system.switch_cpus09.op_class::FloatSqrt            0      0.00%     59.06% # Class of executed instruction
system.switch_cpus09.op_class::SimdAdd              0      0.00%     59.06% # Class of executed instruction
system.switch_cpus09.op_class::SimdAddAcc            0      0.00%     59.06% # Class of executed instruction
system.switch_cpus09.op_class::SimdAlu              0      0.00%     59.06% # Class of executed instruction
system.switch_cpus09.op_class::SimdCmp              0      0.00%     59.06% # Class of executed instruction
system.switch_cpus09.op_class::SimdCvt              0      0.00%     59.06% # Class of executed instruction
system.switch_cpus09.op_class::SimdMisc             0      0.00%     59.06% # Class of executed instruction
system.switch_cpus09.op_class::SimdMult             0      0.00%     59.06% # Class of executed instruction
system.switch_cpus09.op_class::SimdMultAcc            0      0.00%     59.06% # Class of executed instruction
system.switch_cpus09.op_class::SimdShift            0      0.00%     59.06% # Class of executed instruction
system.switch_cpus09.op_class::SimdShiftAcc            0      0.00%     59.06% # Class of executed instruction
system.switch_cpus09.op_class::SimdSqrt             0      0.00%     59.06% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAdd            0      0.00%     59.06% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAlu            0      0.00%     59.06% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCmp            0      0.00%     59.06% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCvt            0      0.00%     59.06% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatDiv            0      0.00%     59.06% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMisc            0      0.00%     59.06% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMult            0      0.00%     59.06% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMultAcc            0      0.00%     59.06% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatSqrt            0      0.00%     59.06% # Class of executed instruction
system.switch_cpus09.op_class::MemRead            858     23.70%     82.76% # Class of executed instruction
system.switch_cpus09.op_class::MemWrite           445     12.29%     95.06% # Class of executed instruction
system.switch_cpus09.op_class::IprAccess          179      4.94%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::total             3620                       # Class of executed instruction
system.switch_cpus10.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus10.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus10.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus10.dtb.read_hits                817                       # DTB read hits
system.switch_cpus10.dtb.read_misses                0                       # DTB read misses
system.switch_cpus10.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.dtb.write_hits               441                       # DTB write hits
system.switch_cpus10.dtb.write_misses               0                       # DTB write misses
system.switch_cpus10.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.dtb.data_hits               1258                       # DTB hits
system.switch_cpus10.dtb.data_misses                0                       # DTB misses
system.switch_cpus10.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus10.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus10.itb.fetch_hits               541                       # ITB hits
system.switch_cpus10.itb.fetch_misses               0                       # ITB misses
system.switch_cpus10.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.itb.fetch_accesses           541                       # ITB accesses
system.switch_cpus10.itb.read_hits                  0                       # DTB read hits
system.switch_cpus10.itb.read_misses                0                       # DTB read misses
system.switch_cpus10.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.itb.write_hits                 0                       # DTB write hits
system.switch_cpus10.itb.write_misses               0                       # DTB write misses
system.switch_cpus10.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.itb.data_hits                  0                       # DTB hits
system.switch_cpus10.itb.data_misses                0                       # DTB misses
system.switch_cpus10.itb.data_acv                   0                       # DTB access violations
system.switch_cpus10.itb.data_accesses              0                       # DTB accesses
system.switch_cpus10.numCycles                3387999                       # number of cpu cycles simulated
system.switch_cpus10.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus10.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus10.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus10.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus10.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus10.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_good::kernel            0                      
system.switch_cpus10.kern.mode_good::user            0                      
system.switch_cpus10.kern.mode_good::idle            0                      
system.switch_cpus10.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus10.committedInsts              3590                       # Number of instructions committed
system.switch_cpus10.committedOps                3590                       # Number of ops (including micro ops) committed
system.switch_cpus10.num_int_alu_accesses         3423                       # Number of integer alu accesses
system.switch_cpus10.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus10.num_func_calls               146                       # number of times a function call or return occured
system.switch_cpus10.num_conditional_control_insts          301                       # number of instructions that are conditional controls
system.switch_cpus10.num_int_insts               3423                       # number of integer instructions
system.switch_cpus10.num_fp_insts                   0                       # number of float instructions
system.switch_cpus10.num_int_register_reads         4566                       # number of times the integer registers were read
system.switch_cpus10.num_int_register_writes         2661                       # number of times the integer registers were written
system.switch_cpus10.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus10.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus10.num_mem_refs                1261                       # number of memory refs
system.switch_cpus10.num_load_insts               817                       # Number of load instructions
system.switch_cpus10.num_store_insts              444                       # Number of store instructions
system.switch_cpus10.num_idle_cycles     3384133.110449                       # Number of idle cycles
system.switch_cpus10.num_busy_cycles      3865.889551                       # Number of busy cycles
system.switch_cpus10.not_idle_fraction       0.001141                       # Percentage of non-idle cycles
system.switch_cpus10.idle_fraction           0.998859                       # Percentage of idle cycles
system.switch_cpus10.Branches                     525                       # Number of branches fetched
system.switch_cpus10.op_class::No_OpClass           16      0.45%      0.45% # Class of executed instruction
system.switch_cpus10.op_class::IntAlu            2096     58.38%     58.83% # Class of executed instruction
system.switch_cpus10.op_class::IntMult             10      0.28%     59.11% # Class of executed instruction
system.switch_cpus10.op_class::IntDiv               0      0.00%     59.11% # Class of executed instruction
system.switch_cpus10.op_class::FloatAdd             0      0.00%     59.11% # Class of executed instruction
system.switch_cpus10.op_class::FloatCmp             0      0.00%     59.11% # Class of executed instruction
system.switch_cpus10.op_class::FloatCvt             0      0.00%     59.11% # Class of executed instruction
system.switch_cpus10.op_class::FloatMult            0      0.00%     59.11% # Class of executed instruction
system.switch_cpus10.op_class::FloatDiv             0      0.00%     59.11% # Class of executed instruction
system.switch_cpus10.op_class::FloatSqrt            0      0.00%     59.11% # Class of executed instruction
system.switch_cpus10.op_class::SimdAdd              0      0.00%     59.11% # Class of executed instruction
system.switch_cpus10.op_class::SimdAddAcc            0      0.00%     59.11% # Class of executed instruction
system.switch_cpus10.op_class::SimdAlu              0      0.00%     59.11% # Class of executed instruction
system.switch_cpus10.op_class::SimdCmp              0      0.00%     59.11% # Class of executed instruction
system.switch_cpus10.op_class::SimdCvt              0      0.00%     59.11% # Class of executed instruction
system.switch_cpus10.op_class::SimdMisc             0      0.00%     59.11% # Class of executed instruction
system.switch_cpus10.op_class::SimdMult             0      0.00%     59.11% # Class of executed instruction
system.switch_cpus10.op_class::SimdMultAcc            0      0.00%     59.11% # Class of executed instruction
system.switch_cpus10.op_class::SimdShift            0      0.00%     59.11% # Class of executed instruction
system.switch_cpus10.op_class::SimdShiftAcc            0      0.00%     59.11% # Class of executed instruction
system.switch_cpus10.op_class::SimdSqrt             0      0.00%     59.11% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAdd            0      0.00%     59.11% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAlu            0      0.00%     59.11% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCmp            0      0.00%     59.11% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCvt            0      0.00%     59.11% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatDiv            0      0.00%     59.11% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMisc            0      0.00%     59.11% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMult            0      0.00%     59.11% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMultAcc            0      0.00%     59.11% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatSqrt            0      0.00%     59.11% # Class of executed instruction
system.switch_cpus10.op_class::MemRead            845     23.54%     82.65% # Class of executed instruction
system.switch_cpus10.op_class::MemWrite           444     12.37%     95.01% # Class of executed instruction
system.switch_cpus10.op_class::IprAccess          179      4.99%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::total             3590                       # Class of executed instruction
system.switch_cpus11.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus11.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus11.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus11.dtb.read_hits                804                       # DTB read hits
system.switch_cpus11.dtb.read_misses                0                       # DTB read misses
system.switch_cpus11.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.dtb.write_hits               440                       # DTB write hits
system.switch_cpus11.dtb.write_misses               0                       # DTB write misses
system.switch_cpus11.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.dtb.data_hits               1244                       # DTB hits
system.switch_cpus11.dtb.data_misses                0                       # DTB misses
system.switch_cpus11.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus11.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus11.itb.fetch_hits               541                       # ITB hits
system.switch_cpus11.itb.fetch_misses               0                       # ITB misses
system.switch_cpus11.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.itb.fetch_accesses           541                       # ITB accesses
system.switch_cpus11.itb.read_hits                  0                       # DTB read hits
system.switch_cpus11.itb.read_misses                0                       # DTB read misses
system.switch_cpus11.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.itb.write_hits                 0                       # DTB write hits
system.switch_cpus11.itb.write_misses               0                       # DTB write misses
system.switch_cpus11.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.itb.data_hits                  0                       # DTB hits
system.switch_cpus11.itb.data_misses                0                       # DTB misses
system.switch_cpus11.itb.data_acv                   0                       # DTB access violations
system.switch_cpus11.itb.data_accesses              0                       # DTB accesses
system.switch_cpus11.numCycles                3386334                       # number of cpu cycles simulated
system.switch_cpus11.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus11.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus11.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus11.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus11.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus11.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_good::kernel            0                      
system.switch_cpus11.kern.mode_good::user            0                      
system.switch_cpus11.kern.mode_good::idle            0                      
system.switch_cpus11.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus11.committedInsts              3560                       # Number of instructions committed
system.switch_cpus11.committedOps                3560                       # Number of ops (including micro ops) committed
system.switch_cpus11.num_int_alu_accesses         3394                       # Number of integer alu accesses
system.switch_cpus11.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus11.num_func_calls               146                       # number of times a function call or return occured
system.switch_cpus11.num_conditional_control_insts          287                       # number of instructions that are conditional controls
system.switch_cpus11.num_int_insts               3394                       # number of integer instructions
system.switch_cpus11.num_fp_insts                   0                       # number of float instructions
system.switch_cpus11.num_int_register_reads         4536                       # number of times the integer registers were read
system.switch_cpus11.num_int_register_writes         2646                       # number of times the integer registers were written
system.switch_cpus11.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus11.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus11.num_mem_refs                1247                       # number of memory refs
system.switch_cpus11.num_load_insts               804                       # Number of load instructions
system.switch_cpus11.num_store_insts              443                       # Number of store instructions
system.switch_cpus11.num_idle_cycles     3382502.326916                       # Number of idle cycles
system.switch_cpus11.num_busy_cycles      3831.673084                       # Number of busy cycles
system.switch_cpus11.not_idle_fraction       0.001132                       # Percentage of non-idle cycles
system.switch_cpus11.idle_fraction           0.998868                       # Percentage of idle cycles
system.switch_cpus11.Branches                     510                       # Number of branches fetched
system.switch_cpus11.op_class::No_OpClass           16      0.45%      0.45% # Class of executed instruction
system.switch_cpus11.op_class::IntAlu            2080     58.43%     58.88% # Class of executed instruction
system.switch_cpus11.op_class::IntMult             10      0.28%     59.16% # Class of executed instruction
system.switch_cpus11.op_class::IntDiv               0      0.00%     59.16% # Class of executed instruction
system.switch_cpus11.op_class::FloatAdd             0      0.00%     59.16% # Class of executed instruction
system.switch_cpus11.op_class::FloatCmp             0      0.00%     59.16% # Class of executed instruction
system.switch_cpus11.op_class::FloatCvt             0      0.00%     59.16% # Class of executed instruction
system.switch_cpus11.op_class::FloatMult            0      0.00%     59.16% # Class of executed instruction
system.switch_cpus11.op_class::FloatDiv             0      0.00%     59.16% # Class of executed instruction
system.switch_cpus11.op_class::FloatSqrt            0      0.00%     59.16% # Class of executed instruction
system.switch_cpus11.op_class::SimdAdd              0      0.00%     59.16% # Class of executed instruction
system.switch_cpus11.op_class::SimdAddAcc            0      0.00%     59.16% # Class of executed instruction
system.switch_cpus11.op_class::SimdAlu              0      0.00%     59.16% # Class of executed instruction
system.switch_cpus11.op_class::SimdCmp              0      0.00%     59.16% # Class of executed instruction
system.switch_cpus11.op_class::SimdCvt              0      0.00%     59.16% # Class of executed instruction
system.switch_cpus11.op_class::SimdMisc             0      0.00%     59.16% # Class of executed instruction
system.switch_cpus11.op_class::SimdMult             0      0.00%     59.16% # Class of executed instruction
system.switch_cpus11.op_class::SimdMultAcc            0      0.00%     59.16% # Class of executed instruction
system.switch_cpus11.op_class::SimdShift            0      0.00%     59.16% # Class of executed instruction
system.switch_cpus11.op_class::SimdShiftAcc            0      0.00%     59.16% # Class of executed instruction
system.switch_cpus11.op_class::SimdSqrt             0      0.00%     59.16% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAdd            0      0.00%     59.16% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAlu            0      0.00%     59.16% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCmp            0      0.00%     59.16% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCvt            0      0.00%     59.16% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatDiv            0      0.00%     59.16% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMisc            0      0.00%     59.16% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMult            0      0.00%     59.16% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMultAcc            0      0.00%     59.16% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatSqrt            0      0.00%     59.16% # Class of executed instruction
system.switch_cpus11.op_class::MemRead            832     23.37%     82.53% # Class of executed instruction
system.switch_cpus11.op_class::MemWrite           443     12.44%     94.97% # Class of executed instruction
system.switch_cpus11.op_class::IprAccess          179      5.03%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::total             3560                       # Class of executed instruction
system.switch_cpus12.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus12.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus12.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus12.dtb.read_hits                791                       # DTB read hits
system.switch_cpus12.dtb.read_misses                0                       # DTB read misses
system.switch_cpus12.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.dtb.write_hits               439                       # DTB write hits
system.switch_cpus12.dtb.write_misses               0                       # DTB write misses
system.switch_cpus12.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.dtb.data_hits               1230                       # DTB hits
system.switch_cpus12.dtb.data_misses                0                       # DTB misses
system.switch_cpus12.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus12.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus12.itb.fetch_hits               541                       # ITB hits
system.switch_cpus12.itb.fetch_misses               0                       # ITB misses
system.switch_cpus12.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.itb.fetch_accesses           541                       # ITB accesses
system.switch_cpus12.itb.read_hits                  0                       # DTB read hits
system.switch_cpus12.itb.read_misses                0                       # DTB read misses
system.switch_cpus12.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.itb.write_hits                 0                       # DTB write hits
system.switch_cpus12.itb.write_misses               0                       # DTB write misses
system.switch_cpus12.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.itb.data_hits                  0                       # DTB hits
system.switch_cpus12.itb.data_misses                0                       # DTB misses
system.switch_cpus12.itb.data_acv                   0                       # DTB access violations
system.switch_cpus12.itb.data_accesses              0                       # DTB accesses
system.switch_cpus12.numCycles                3375086                       # number of cpu cycles simulated
system.switch_cpus12.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus12.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus12.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus12.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus12.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus12.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_good::kernel            0                      
system.switch_cpus12.kern.mode_good::user            0                      
system.switch_cpus12.kern.mode_good::idle            0                      
system.switch_cpus12.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus12.committedInsts              3530                       # Number of instructions committed
system.switch_cpus12.committedOps                3530                       # Number of ops (including micro ops) committed
system.switch_cpus12.num_int_alu_accesses         3365                       # Number of integer alu accesses
system.switch_cpus12.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus12.num_func_calls               146                       # number of times a function call or return occured
system.switch_cpus12.num_conditional_control_insts          273                       # number of instructions that are conditional controls
system.switch_cpus12.num_int_insts               3365                       # number of integer instructions
system.switch_cpus12.num_fp_insts                   0                       # number of float instructions
system.switch_cpus12.num_int_register_reads         4506                       # number of times the integer registers were read
system.switch_cpus12.num_int_register_writes         2631                       # number of times the integer registers were written
system.switch_cpus12.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus12.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus12.num_mem_refs                1233                       # number of memory refs
system.switch_cpus12.num_load_insts               791                       # Number of load instructions
system.switch_cpus12.num_store_insts              442                       # Number of store instructions
system.switch_cpus12.num_idle_cycles     3371299.263419                       # Number of idle cycles
system.switch_cpus12.num_busy_cycles      3786.736581                       # Number of busy cycles
system.switch_cpus12.not_idle_fraction       0.001122                       # Percentage of non-idle cycles
system.switch_cpus12.idle_fraction           0.998878                       # Percentage of idle cycles
system.switch_cpus12.Branches                     495                       # Number of branches fetched
system.switch_cpus12.op_class::No_OpClass           16      0.45%      0.45% # Class of executed instruction
system.switch_cpus12.op_class::IntAlu            2064     58.47%     58.92% # Class of executed instruction
system.switch_cpus12.op_class::IntMult             10      0.28%     59.21% # Class of executed instruction
system.switch_cpus12.op_class::IntDiv               0      0.00%     59.21% # Class of executed instruction
system.switch_cpus12.op_class::FloatAdd             0      0.00%     59.21% # Class of executed instruction
system.switch_cpus12.op_class::FloatCmp             0      0.00%     59.21% # Class of executed instruction
system.switch_cpus12.op_class::FloatCvt             0      0.00%     59.21% # Class of executed instruction
system.switch_cpus12.op_class::FloatMult            0      0.00%     59.21% # Class of executed instruction
system.switch_cpus12.op_class::FloatDiv             0      0.00%     59.21% # Class of executed instruction
system.switch_cpus12.op_class::FloatSqrt            0      0.00%     59.21% # Class of executed instruction
system.switch_cpus12.op_class::SimdAdd              0      0.00%     59.21% # Class of executed instruction
system.switch_cpus12.op_class::SimdAddAcc            0      0.00%     59.21% # Class of executed instruction
system.switch_cpus12.op_class::SimdAlu              0      0.00%     59.21% # Class of executed instruction
system.switch_cpus12.op_class::SimdCmp              0      0.00%     59.21% # Class of executed instruction
system.switch_cpus12.op_class::SimdCvt              0      0.00%     59.21% # Class of executed instruction
system.switch_cpus12.op_class::SimdMisc             0      0.00%     59.21% # Class of executed instruction
system.switch_cpus12.op_class::SimdMult             0      0.00%     59.21% # Class of executed instruction
system.switch_cpus12.op_class::SimdMultAcc            0      0.00%     59.21% # Class of executed instruction
system.switch_cpus12.op_class::SimdShift            0      0.00%     59.21% # Class of executed instruction
system.switch_cpus12.op_class::SimdShiftAcc            0      0.00%     59.21% # Class of executed instruction
system.switch_cpus12.op_class::SimdSqrt             0      0.00%     59.21% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAdd            0      0.00%     59.21% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAlu            0      0.00%     59.21% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCmp            0      0.00%     59.21% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCvt            0      0.00%     59.21% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatDiv            0      0.00%     59.21% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMisc            0      0.00%     59.21% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMult            0      0.00%     59.21% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMultAcc            0      0.00%     59.21% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatSqrt            0      0.00%     59.21% # Class of executed instruction
system.switch_cpus12.op_class::MemRead            819     23.20%     82.41% # Class of executed instruction
system.switch_cpus12.op_class::MemWrite           442     12.52%     94.93% # Class of executed instruction
system.switch_cpus12.op_class::IprAccess          179      5.07%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::total             3530                       # Class of executed instruction
system.switch_cpus13.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus13.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus13.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus13.dtb.read_hits                778                       # DTB read hits
system.switch_cpus13.dtb.read_misses                0                       # DTB read misses
system.switch_cpus13.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.dtb.write_hits               438                       # DTB write hits
system.switch_cpus13.dtb.write_misses               0                       # DTB write misses
system.switch_cpus13.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.dtb.data_hits               1216                       # DTB hits
system.switch_cpus13.dtb.data_misses                0                       # DTB misses
system.switch_cpus13.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus13.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus13.itb.fetch_hits               541                       # ITB hits
system.switch_cpus13.itb.fetch_misses               0                       # ITB misses
system.switch_cpus13.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.itb.fetch_accesses           541                       # ITB accesses
system.switch_cpus13.itb.read_hits                  0                       # DTB read hits
system.switch_cpus13.itb.read_misses                0                       # DTB read misses
system.switch_cpus13.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.itb.write_hits                 0                       # DTB write hits
system.switch_cpus13.itb.write_misses               0                       # DTB write misses
system.switch_cpus13.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.itb.data_hits                  0                       # DTB hits
system.switch_cpus13.itb.data_misses                0                       # DTB misses
system.switch_cpus13.itb.data_acv                   0                       # DTB access violations
system.switch_cpus13.itb.data_accesses              0                       # DTB accesses
system.switch_cpus13.numCycles                3374486                       # number of cpu cycles simulated
system.switch_cpus13.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus13.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus13.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus13.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus13.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus13.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_good::kernel            0                      
system.switch_cpus13.kern.mode_good::user            0                      
system.switch_cpus13.kern.mode_good::idle            0                      
system.switch_cpus13.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus13.committedInsts              3500                       # Number of instructions committed
system.switch_cpus13.committedOps                3500                       # Number of ops (including micro ops) committed
system.switch_cpus13.num_int_alu_accesses         3336                       # Number of integer alu accesses
system.switch_cpus13.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus13.num_func_calls               146                       # number of times a function call or return occured
system.switch_cpus13.num_conditional_control_insts          259                       # number of instructions that are conditional controls
system.switch_cpus13.num_int_insts               3336                       # number of integer instructions
system.switch_cpus13.num_fp_insts                   0                       # number of float instructions
system.switch_cpus13.num_int_register_reads         4476                       # number of times the integer registers were read
system.switch_cpus13.num_int_register_writes         2616                       # number of times the integer registers were written
system.switch_cpus13.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus13.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus13.num_mem_refs                1219                       # number of memory refs
system.switch_cpus13.num_load_insts               778                       # Number of load instructions
system.switch_cpus13.num_store_insts              441                       # Number of store instructions
system.switch_cpus13.num_idle_cycles     3370732.140144                       # Number of idle cycles
system.switch_cpus13.num_busy_cycles      3753.859856                       # Number of busy cycles
system.switch_cpus13.not_idle_fraction       0.001112                       # Percentage of non-idle cycles
system.switch_cpus13.idle_fraction           0.998888                       # Percentage of idle cycles
system.switch_cpus13.Branches                     480                       # Number of branches fetched
system.switch_cpus13.op_class::No_OpClass           16      0.46%      0.46% # Class of executed instruction
system.switch_cpus13.op_class::IntAlu            2048     58.51%     58.97% # Class of executed instruction
system.switch_cpus13.op_class::IntMult             10      0.29%     59.26% # Class of executed instruction
system.switch_cpus13.op_class::IntDiv               0      0.00%     59.26% # Class of executed instruction
system.switch_cpus13.op_class::FloatAdd             0      0.00%     59.26% # Class of executed instruction
system.switch_cpus13.op_class::FloatCmp             0      0.00%     59.26% # Class of executed instruction
system.switch_cpus13.op_class::FloatCvt             0      0.00%     59.26% # Class of executed instruction
system.switch_cpus13.op_class::FloatMult            0      0.00%     59.26% # Class of executed instruction
system.switch_cpus13.op_class::FloatDiv             0      0.00%     59.26% # Class of executed instruction
system.switch_cpus13.op_class::FloatSqrt            0      0.00%     59.26% # Class of executed instruction
system.switch_cpus13.op_class::SimdAdd              0      0.00%     59.26% # Class of executed instruction
system.switch_cpus13.op_class::SimdAddAcc            0      0.00%     59.26% # Class of executed instruction
system.switch_cpus13.op_class::SimdAlu              0      0.00%     59.26% # Class of executed instruction
system.switch_cpus13.op_class::SimdCmp              0      0.00%     59.26% # Class of executed instruction
system.switch_cpus13.op_class::SimdCvt              0      0.00%     59.26% # Class of executed instruction
system.switch_cpus13.op_class::SimdMisc             0      0.00%     59.26% # Class of executed instruction
system.switch_cpus13.op_class::SimdMult             0      0.00%     59.26% # Class of executed instruction
system.switch_cpus13.op_class::SimdMultAcc            0      0.00%     59.26% # Class of executed instruction
system.switch_cpus13.op_class::SimdShift            0      0.00%     59.26% # Class of executed instruction
system.switch_cpus13.op_class::SimdShiftAcc            0      0.00%     59.26% # Class of executed instruction
system.switch_cpus13.op_class::SimdSqrt             0      0.00%     59.26% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAdd            0      0.00%     59.26% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAlu            0      0.00%     59.26% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCmp            0      0.00%     59.26% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCvt            0      0.00%     59.26% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatDiv            0      0.00%     59.26% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMisc            0      0.00%     59.26% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMult            0      0.00%     59.26% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMultAcc            0      0.00%     59.26% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatSqrt            0      0.00%     59.26% # Class of executed instruction
system.switch_cpus13.op_class::MemRead            806     23.03%     82.29% # Class of executed instruction
system.switch_cpus13.op_class::MemWrite           441     12.60%     94.89% # Class of executed instruction
system.switch_cpus13.op_class::IprAccess          179      5.11%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::total             3500                       # Class of executed instruction
system.switch_cpus14.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus14.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus14.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus14.dtb.read_hits                765                       # DTB read hits
system.switch_cpus14.dtb.read_misses                0                       # DTB read misses
system.switch_cpus14.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.dtb.write_hits               437                       # DTB write hits
system.switch_cpus14.dtb.write_misses               0                       # DTB write misses
system.switch_cpus14.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.dtb.data_hits               1202                       # DTB hits
system.switch_cpus14.dtb.data_misses                0                       # DTB misses
system.switch_cpus14.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus14.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus14.itb.fetch_hits               541                       # ITB hits
system.switch_cpus14.itb.fetch_misses               0                       # ITB misses
system.switch_cpus14.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.itb.fetch_accesses           541                       # ITB accesses
system.switch_cpus14.itb.read_hits                  0                       # DTB read hits
system.switch_cpus14.itb.read_misses                0                       # DTB read misses
system.switch_cpus14.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.itb.write_hits                 0                       # DTB write hits
system.switch_cpus14.itb.write_misses               0                       # DTB write misses
system.switch_cpus14.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.itb.data_hits                  0                       # DTB hits
system.switch_cpus14.itb.data_misses                0                       # DTB misses
system.switch_cpus14.itb.data_acv                   0                       # DTB access violations
system.switch_cpus14.itb.data_accesses              0                       # DTB accesses
system.switch_cpus14.numCycles                3384492                       # number of cpu cycles simulated
system.switch_cpus14.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus14.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus14.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus14.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus14.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus14.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_good::kernel            0                      
system.switch_cpus14.kern.mode_good::user            0                      
system.switch_cpus14.kern.mode_good::idle            0                      
system.switch_cpus14.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus14.committedInsts              3470                       # Number of instructions committed
system.switch_cpus14.committedOps                3470                       # Number of ops (including micro ops) committed
system.switch_cpus14.num_int_alu_accesses         3307                       # Number of integer alu accesses
system.switch_cpus14.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus14.num_func_calls               146                       # number of times a function call or return occured
system.switch_cpus14.num_conditional_control_insts          245                       # number of instructions that are conditional controls
system.switch_cpus14.num_int_insts               3307                       # number of integer instructions
system.switch_cpus14.num_fp_insts                   0                       # number of float instructions
system.switch_cpus14.num_int_register_reads         4446                       # number of times the integer registers were read
system.switch_cpus14.num_int_register_writes         2601                       # number of times the integer registers were written
system.switch_cpus14.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus14.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus14.num_mem_refs                1205                       # number of memory refs
system.switch_cpus14.num_load_insts               765                       # Number of load instructions
system.switch_cpus14.num_store_insts              440                       # Number of store instructions
system.switch_cpus14.num_idle_cycles     3380759.308262                       # Number of idle cycles
system.switch_cpus14.num_busy_cycles      3732.691738                       # Number of busy cycles
system.switch_cpus14.not_idle_fraction       0.001103                       # Percentage of non-idle cycles
system.switch_cpus14.idle_fraction           0.998897                       # Percentage of idle cycles
system.switch_cpus14.Branches                     465                       # Number of branches fetched
system.switch_cpus14.op_class::No_OpClass           16      0.46%      0.46% # Class of executed instruction
system.switch_cpus14.op_class::IntAlu            2032     58.56%     59.02% # Class of executed instruction
system.switch_cpus14.op_class::IntMult             10      0.29%     59.31% # Class of executed instruction
system.switch_cpus14.op_class::IntDiv               0      0.00%     59.31% # Class of executed instruction
system.switch_cpus14.op_class::FloatAdd             0      0.00%     59.31% # Class of executed instruction
system.switch_cpus14.op_class::FloatCmp             0      0.00%     59.31% # Class of executed instruction
system.switch_cpus14.op_class::FloatCvt             0      0.00%     59.31% # Class of executed instruction
system.switch_cpus14.op_class::FloatMult            0      0.00%     59.31% # Class of executed instruction
system.switch_cpus14.op_class::FloatDiv             0      0.00%     59.31% # Class of executed instruction
system.switch_cpus14.op_class::FloatSqrt            0      0.00%     59.31% # Class of executed instruction
system.switch_cpus14.op_class::SimdAdd              0      0.00%     59.31% # Class of executed instruction
system.switch_cpus14.op_class::SimdAddAcc            0      0.00%     59.31% # Class of executed instruction
system.switch_cpus14.op_class::SimdAlu              0      0.00%     59.31% # Class of executed instruction
system.switch_cpus14.op_class::SimdCmp              0      0.00%     59.31% # Class of executed instruction
system.switch_cpus14.op_class::SimdCvt              0      0.00%     59.31% # Class of executed instruction
system.switch_cpus14.op_class::SimdMisc             0      0.00%     59.31% # Class of executed instruction
system.switch_cpus14.op_class::SimdMult             0      0.00%     59.31% # Class of executed instruction
system.switch_cpus14.op_class::SimdMultAcc            0      0.00%     59.31% # Class of executed instruction
system.switch_cpus14.op_class::SimdShift            0      0.00%     59.31% # Class of executed instruction
system.switch_cpus14.op_class::SimdShiftAcc            0      0.00%     59.31% # Class of executed instruction
system.switch_cpus14.op_class::SimdSqrt             0      0.00%     59.31% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAdd            0      0.00%     59.31% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAlu            0      0.00%     59.31% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCmp            0      0.00%     59.31% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCvt            0      0.00%     59.31% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatDiv            0      0.00%     59.31% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMisc            0      0.00%     59.31% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMult            0      0.00%     59.31% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMultAcc            0      0.00%     59.31% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatSqrt            0      0.00%     59.31% # Class of executed instruction
system.switch_cpus14.op_class::MemRead            793     22.85%     82.16% # Class of executed instruction
system.switch_cpus14.op_class::MemWrite           440     12.68%     94.84% # Class of executed instruction
system.switch_cpus14.op_class::IprAccess          179      5.16%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::total             3470                       # Class of executed instruction
system.switch_cpus15.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus15.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus15.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus15.dtb.read_hits                728                       # DTB read hits
system.switch_cpus15.dtb.read_misses                0                       # DTB read misses
system.switch_cpus15.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.dtb.write_hits               421                       # DTB write hits
system.switch_cpus15.dtb.write_misses               0                       # DTB write misses
system.switch_cpus15.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.dtb.data_hits               1149                       # DTB hits
system.switch_cpus15.dtb.data_misses                0                       # DTB misses
system.switch_cpus15.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus15.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus15.itb.fetch_hits               523                       # ITB hits
system.switch_cpus15.itb.fetch_misses               0                       # ITB misses
system.switch_cpus15.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.itb.fetch_accesses           523                       # ITB accesses
system.switch_cpus15.itb.read_hits                  0                       # DTB read hits
system.switch_cpus15.itb.read_misses                0                       # DTB read misses
system.switch_cpus15.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.itb.write_hits                 0                       # DTB write hits
system.switch_cpus15.itb.write_misses               0                       # DTB write misses
system.switch_cpus15.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.itb.data_hits                  0                       # DTB hits
system.switch_cpus15.itb.data_misses                0                       # DTB misses
system.switch_cpus15.itb.data_acv                   0                       # DTB access violations
system.switch_cpus15.itb.data_accesses              0                       # DTB accesses
system.switch_cpus15.numCycles                3373279                       # number of cpu cycles simulated
system.switch_cpus15.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus15.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus15.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus15.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus15.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus15.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_good::kernel            0                      
system.switch_cpus15.kern.mode_good::user            0                      
system.switch_cpus15.kern.mode_good::idle            0                      
system.switch_cpus15.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus15.committedInsts              3279                       # Number of instructions committed
system.switch_cpus15.committedOps                3279                       # Number of ops (including micro ops) committed
system.switch_cpus15.num_int_alu_accesses         3124                       # Number of integer alu accesses
system.switch_cpus15.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus15.num_func_calls               138                       # number of times a function call or return occured
system.switch_cpus15.num_conditional_control_insts          223                       # number of instructions that are conditional controls
system.switch_cpus15.num_int_insts               3124                       # number of integer instructions
system.switch_cpus15.num_fp_insts                   0                       # number of float instructions
system.switch_cpus15.num_int_register_reads         4213                       # number of times the integer registers were read
system.switch_cpus15.num_int_register_writes         2457                       # number of times the integer registers were written
system.switch_cpus15.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus15.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus15.num_mem_refs                1152                       # number of memory refs
system.switch_cpus15.num_load_insts               728                       # Number of load instructions
system.switch_cpus15.num_store_insts              424                       # Number of store instructions
system.switch_cpus15.num_idle_cycles     3369763.630765                       # Number of idle cycles
system.switch_cpus15.num_busy_cycles      3515.369235                       # Number of busy cycles
system.switch_cpus15.not_idle_fraction       0.001042                       # Percentage of non-idle cycles
system.switch_cpus15.idle_fraction           0.998958                       # Percentage of idle cycles
system.switch_cpus15.Branches                     431                       # Number of branches fetched
system.switch_cpus15.op_class::No_OpClass           16      0.49%      0.49% # Class of executed instruction
system.switch_cpus15.op_class::IntAlu            1904     58.07%     58.55% # Class of executed instruction
system.switch_cpus15.op_class::IntMult             10      0.30%     58.86% # Class of executed instruction
system.switch_cpus15.op_class::IntDiv               0      0.00%     58.86% # Class of executed instruction
system.switch_cpus15.op_class::FloatAdd             0      0.00%     58.86% # Class of executed instruction
system.switch_cpus15.op_class::FloatCmp             0      0.00%     58.86% # Class of executed instruction
system.switch_cpus15.op_class::FloatCvt             0      0.00%     58.86% # Class of executed instruction
system.switch_cpus15.op_class::FloatMult            0      0.00%     58.86% # Class of executed instruction
system.switch_cpus15.op_class::FloatDiv             0      0.00%     58.86% # Class of executed instruction
system.switch_cpus15.op_class::FloatSqrt            0      0.00%     58.86% # Class of executed instruction
system.switch_cpus15.op_class::SimdAdd              0      0.00%     58.86% # Class of executed instruction
system.switch_cpus15.op_class::SimdAddAcc            0      0.00%     58.86% # Class of executed instruction
system.switch_cpus15.op_class::SimdAlu              0      0.00%     58.86% # Class of executed instruction
system.switch_cpus15.op_class::SimdCmp              0      0.00%     58.86% # Class of executed instruction
system.switch_cpus15.op_class::SimdCvt              0      0.00%     58.86% # Class of executed instruction
system.switch_cpus15.op_class::SimdMisc             0      0.00%     58.86% # Class of executed instruction
system.switch_cpus15.op_class::SimdMult             0      0.00%     58.86% # Class of executed instruction
system.switch_cpus15.op_class::SimdMultAcc            0      0.00%     58.86% # Class of executed instruction
system.switch_cpus15.op_class::SimdShift            0      0.00%     58.86% # Class of executed instruction
system.switch_cpus15.op_class::SimdShiftAcc            0      0.00%     58.86% # Class of executed instruction
system.switch_cpus15.op_class::SimdSqrt             0      0.00%     58.86% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAdd            0      0.00%     58.86% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAlu            0      0.00%     58.86% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCmp            0      0.00%     58.86% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCvt            0      0.00%     58.86% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatDiv            0      0.00%     58.86% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMisc            0      0.00%     58.86% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMult            0      0.00%     58.86% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMultAcc            0      0.00%     58.86% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatSqrt            0      0.00%     58.86% # Class of executed instruction
system.switch_cpus15.op_class::MemRead            753     22.96%     81.82% # Class of executed instruction
system.switch_cpus15.op_class::MemWrite           425     12.96%     94.78% # Class of executed instruction
system.switch_cpus15.op_class::IprAccess          171      5.22%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::total             3279                       # Class of executed instruction
system.system_bus.trans_dist::ReadResp          17332                       # Transaction distribution
system.system_bus.trans_dist::WriteReq             24                       # Transaction distribution
system.system_bus.trans_dist::WriteResp            24                       # Transaction distribution
system.system_bus.trans_dist::WritebackDirty        13385                       # Transaction distribution
system.system_bus.trans_dist::CleanEvict        10718                       # Transaction distribution
system.system_bus.trans_dist::UpgradeReq          195                       # Transaction distribution
system.system_bus.trans_dist::SCUpgradeReq           68                       # Transaction distribution
system.system_bus.trans_dist::UpgradeResp          186                       # Transaction distribution
system.system_bus.trans_dist::ReadExReq          7352                       # Transaction distribution
system.system_bus.trans_dist::ReadExResp         7335                       # Transaction distribution
system.system_bus.trans_dist::ReadSharedReq        17332                       # Transaction distribution
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side        73754                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::total        73754                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side          197                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::total          197                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count::total              73951                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side      2434048                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::total      2434048                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side         1472                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::total         1472                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size::total             2435520                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.snoops                        52940                       # Total snoops (count)
system.system_bus.snoop_fanout::samples        101884                       # Request fanout histogram
system.system_bus.snoop_fanout::mean         1.518335                       # Request fanout histogram
system.system_bus.snoop_fanout::stdev        0.499666                       # Request fanout histogram
system.system_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::0                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::1               49074     48.17%     48.17% # Request fanout histogram
system.system_bus.snoop_fanout::2               52810     51.83%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::min_value            1                       # Request fanout histogram
system.system_bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.system_bus.snoop_fanout::total          101884                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------
