// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="conv_1,hls_ip_2019_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=40.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=34.960800,HLS_SYN_LAT=520573,HLS_SYN_TPT=none,HLS_SYN_MEM=4,HLS_SYN_DSP=5,HLS_SYN_FF=763,HLS_SYN_LUT=1491,HLS_VERSION=2019_1}" *)

module conv_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        conv_input_address0,
        conv_input_ce0,
        conv_input_q0,
        conv_input_address1,
        conv_input_ce1,
        conv_input_q1,
        conv_out_address0,
        conv_out_ce0,
        conv_out_we0,
        conv_out_d0
);

parameter    ap_ST_fsm_state1 = 13'd1;
parameter    ap_ST_fsm_state2 = 13'd2;
parameter    ap_ST_fsm_state3 = 13'd4;
parameter    ap_ST_fsm_state4 = 13'd8;
parameter    ap_ST_fsm_pp0_stage0 = 13'd16;
parameter    ap_ST_fsm_pp0_stage1 = 13'd32;
parameter    ap_ST_fsm_pp0_stage2 = 13'd64;
parameter    ap_ST_fsm_pp0_stage3 = 13'd128;
parameter    ap_ST_fsm_pp0_stage4 = 13'd256;
parameter    ap_ST_fsm_pp0_stage5 = 13'd512;
parameter    ap_ST_fsm_state13 = 13'd1024;
parameter    ap_ST_fsm_state14 = 13'd2048;
parameter    ap_ST_fsm_state15 = 13'd4096;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [9:0] conv_input_address0;
output   conv_input_ce0;
input  [31:0] conv_input_q0;
output  [9:0] conv_input_address1;
output   conv_input_ce1;
input  [31:0] conv_input_q1;
output  [14:0] conv_out_address0;
output   conv_out_ce0;
output   conv_out_we0;
output  [31:0] conv_out_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[9:0] conv_input_address0;
reg conv_input_ce0;
reg conv_input_ce1;
reg conv_out_ce0;
reg conv_out_we0;

(* fsm_encoding = "none" *) reg   [12:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [6:0] conv_1_weights_0_0_address0;
reg    conv_1_weights_0_0_ce0;
wire   [31:0] conv_1_weights_0_0_q0;
wire   [6:0] conv_1_weights_1_0_address0;
reg    conv_1_weights_1_0_ce0;
wire   [31:0] conv_1_weights_1_0_q0;
wire   [6:0] conv_1_weights_2_0_address0;
reg    conv_1_weights_2_0_ce0;
wire   [31:0] conv_1_weights_2_0_q0;
wire   [4:0] conv_1_bias_address0;
reg    conv_1_bias_ce0;
wire   [31:0] conv_1_bias_q0;
reg   [1:0] wr_0_reg_239;
reg   [31:0] w_sum_0_reg_250;
reg   [31:0] reg_281;
wire    ap_CS_fsm_pp0_stage1;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_state6_pp0_stage1_iter0;
wire    ap_block_state12_pp0_stage1_iter1;
wire    ap_block_pp0_stage1_11001;
reg   [0:0] icmp_ln18_reg_621;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state7_pp0_stage2_iter0;
wire    ap_block_pp0_stage2_11001;
wire   [31:0] grp_fu_268_p2;
reg   [31:0] reg_286;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state8_pp0_stage3_iter0;
wire    ap_block_pp0_stage3_11001;
wire   [31:0] grp_fu_262_p2;
reg   [31:0] reg_291;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_state10_pp0_stage5_iter0;
wire    ap_block_pp0_stage5_11001;
wire   [9:0] add_ln8_fu_296_p2;
reg   [9:0] add_ln8_reg_556;
wire    ap_CS_fsm_state2;
wire   [4:0] r_fu_308_p2;
reg   [4:0] r_reg_564;
wire   [4:0] c_fu_320_p2;
reg   [4:0] c_reg_572;
wire    ap_CS_fsm_state3;
wire   [10:0] zext_ln35_fu_326_p1;
reg   [10:0] zext_ln35_reg_577;
wire   [0:0] icmp_ln11_fu_314_p2;
wire   [15:0] zext_ln26_1_fu_348_p1;
reg   [15:0] zext_ln26_1_reg_582;
wire   [10:0] zext_ln26_2_fu_352_p1;
reg   [10:0] zext_ln26_2_reg_587;
wire   [10:0] zext_ln14_fu_362_p1;
reg   [10:0] zext_ln14_reg_592;
wire   [0:0] icmp_ln14_fu_366_p2;
wire    ap_CS_fsm_state4;
wire   [5:0] f_fu_372_p2;
reg   [5:0] f_reg_601;
wire   [63:0] zext_ln26_fu_378_p1;
reg   [63:0] zext_ln26_reg_606;
wire   [7:0] zext_ln35_2_fu_382_p1;
reg   [7:0] zext_ln35_2_reg_611;
reg   [14:0] conv_out_addr_reg_616;
wire   [0:0] icmp_ln18_fu_400_p2;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state5_pp0_stage0_iter0;
wire    ap_block_state11_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln18_reg_621_pp0_iter1_reg;
wire   [1:0] wr_fu_406_p2;
reg   [1:0] wr_reg_625;
wire   [10:0] add_ln26_6_fu_496_p2;
reg   [10:0] add_ln26_6_reg_655;
reg   [31:0] conv_1_weights_1_0_l_reg_670;
reg   [31:0] conv_input_load_1_reg_675;
reg   [31:0] conv_1_weights_2_0_l_reg_680;
reg   [31:0] tmp_1_2_reg_685;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state9_pp0_stage4_iter0;
wire    ap_block_pp0_stage4_11001;
reg    ap_enable_reg_pp0_iter1;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state14;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state5;
wire    ap_block_pp0_stage5_subdone;
wire    ap_block_pp0_stage1_subdone;
reg   [4:0] r_0_reg_193;
reg   [9:0] phi_mul_reg_205;
reg   [4:0] c_0_reg_217;
wire   [0:0] icmp_ln8_fu_302_p2;
reg   [5:0] f_0_reg_228;
wire    ap_CS_fsm_state15;
reg   [1:0] ap_phi_mux_wr_0_phi_fu_243_p4;
wire    ap_block_pp0_stage0;
wire   [31:0] ap_phi_mux_w_sum_0_phi_fu_254_p4;
wire   [63:0] zext_ln35_4_fu_395_p1;
wire   [63:0] zext_ln26_4_fu_433_p1;
wire  signed [63:0] sext_ln26_fu_481_p1;
wire  signed [63:0] sext_ln26_1_fu_491_p1;
wire  signed [63:0] sext_ln26_2_fu_501_p1;
wire    ap_block_pp0_stage1;
reg   [31:0] grp_fu_262_p0;
reg   [31:0] grp_fu_262_p1;
wire    ap_block_pp0_stage2;
wire    ap_block_pp0_stage4;
reg   [31:0] grp_fu_268_p0;
reg   [31:0] grp_fu_268_p1;
wire    ap_block_pp0_stage3;
wire   [9:0] zext_ln35_1_fu_330_p1;
wire   [9:0] add_ln35_fu_334_p2;
wire   [14:0] tmp_6_fu_340_p3;
wire   [4:0] add_ln26_2_fu_356_p2;
wire   [15:0] zext_ln35_3_fu_386_p1;
wire   [15:0] add_ln35_1_fu_390_p2;
wire   [6:0] tmp_8_fu_416_p3;
wire   [7:0] zext_ln26_3_fu_424_p1;
wire   [7:0] add_ln26_3_fu_428_p2;
wire   [4:0] zext_ln18_fu_412_p1;
wire   [4:0] add_ln26_fu_440_p2;
wire   [9:0] tmp_9_fu_446_p3;
wire   [6:0] tmp_7_fu_458_p3;
wire   [10:0] zext_ln26_5_fu_454_p1;
wire   [10:0] zext_ln26_6_fu_466_p1;
wire   [10:0] sub_ln26_fu_470_p2;
wire   [10:0] add_ln26_4_fu_476_p2;
wire   [10:0] add_ln26_5_fu_486_p2;
wire   [31:0] bitcast_ln34_fu_505_p1;
wire   [7:0] tmp_fu_509_p4;
wire   [22:0] trunc_ln34_fu_519_p1;
wire   [0:0] icmp_ln34_1_fu_529_p2;
wire   [0:0] icmp_ln34_fu_523_p2;
wire   [0:0] or_ln34_fu_535_p2;
wire   [0:0] tmp_5_fu_275_p2;
wire   [0:0] and_ln34_fu_541_p2;
reg   [12:0] ap_NS_fsm;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage4_subdone;
reg    ap_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 13'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
end

conv_1_conv_1_weibkb #(
    .DataWidth( 32 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
conv_1_weights_0_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_1_weights_0_0_address0),
    .ce0(conv_1_weights_0_0_ce0),
    .q0(conv_1_weights_0_0_q0)
);

conv_1_conv_1_weicud #(
    .DataWidth( 32 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
conv_1_weights_1_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_1_weights_1_0_address0),
    .ce0(conv_1_weights_1_0_ce0),
    .q0(conv_1_weights_1_0_q0)
);

conv_1_conv_1_weidEe #(
    .DataWidth( 32 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
conv_1_weights_2_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_1_weights_2_0_address0),
    .ce0(conv_1_weights_2_0_ce0),
    .q0(conv_1_weights_2_0_q0)
);

conv_1_conv_1_bias #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
conv_1_bias_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_1_bias_address0),
    .ce0(conv_1_bias_ce0),
    .q0(conv_1_bias_q0)
);

conv_1_fadd_32ns_eOg #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
conv_1_fadd_32ns_eOg_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_262_p0),
    .din1(grp_fu_262_p1),
    .ce(1'b1),
    .dout(grp_fu_262_p2)
);

conv_1_fmul_32ns_fYi #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
conv_1_fmul_32ns_fYi_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_268_p0),
    .din1(grp_fu_268_p1),
    .ce(1'b1),
    .dout(grp_fu_268_p2)
);

conv_1_fcmp_32ns_g8j #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
conv_1_fcmp_32ns_g8j_U3(
    .din0(grp_fu_262_p2),
    .din1(32'd0),
    .opcode(5'd2),
    .dout(tmp_5_fu_275_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state5) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((icmp_ln14_fu_366_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage5_subdone) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((icmp_ln14_fu_366_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln14_fu_366_p2 == 1'd1))) begin
        c_0_reg_217 <= c_reg_572;
    end else if (((icmp_ln8_fu_302_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        c_0_reg_217 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        f_0_reg_228 <= f_reg_601;
    end else if (((icmp_ln11_fu_314_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        f_0_reg_228 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln11_fu_314_p2 == 1'd1))) begin
        phi_mul_reg_205 <= add_ln8_reg_556;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        phi_mul_reg_205 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln11_fu_314_p2 == 1'd1))) begin
        r_0_reg_193 <= r_reg_564;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        r_0_reg_193 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln18_reg_621_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        w_sum_0_reg_250 <= grp_fu_262_p2;
    end else if (((icmp_ln14_fu_366_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        w_sum_0_reg_250 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln18_reg_621 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        wr_0_reg_239 <= wr_reg_625;
    end else if (((icmp_ln14_fu_366_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        wr_0_reg_239 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln18_fu_400_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln26_6_reg_655 <= add_ln26_6_fu_496_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln8_reg_556 <= add_ln8_fu_296_p2;
        r_reg_564 <= r_fu_308_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        c_reg_572 <= c_fu_320_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln18_reg_621 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        conv_1_weights_1_0_l_reg_670 <= conv_1_weights_1_0_q0;
        conv_1_weights_2_0_l_reg_680 <= conv_1_weights_2_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln18_reg_621 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        conv_input_load_1_reg_675 <= conv_input_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln14_fu_366_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        conv_out_addr_reg_616 <= zext_ln35_4_fu_395_p1;
        zext_ln26_reg_606[5 : 0] <= zext_ln26_fu_378_p1[5 : 0];
        zext_ln35_2_reg_611[5 : 0] <= zext_ln35_2_fu_382_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        f_reg_601 <= f_fu_372_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln18_reg_621 <= icmp_ln18_fu_400_p2;
        icmp_ln18_reg_621_pp0_iter1_reg <= icmp_ln18_reg_621;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln18_reg_621 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((icmp_ln18_reg_621 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_281 <= conv_input_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln18_reg_621 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((icmp_ln18_reg_621 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        reg_286 <= grp_fu_268_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln18_reg_621 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((icmp_ln18_reg_621 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)))) begin
        reg_291 <= grp_fu_262_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln18_reg_621 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        tmp_1_2_reg_685 <= grp_fu_268_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        wr_reg_625 <= wr_fu_406_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln11_fu_314_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        zext_ln14_reg_592[4 : 0] <= zext_ln14_fu_362_p1[4 : 0];
        zext_ln26_1_reg_582[14 : 5] <= zext_ln26_1_fu_348_p1[14 : 5];
        zext_ln26_2_reg_587[4 : 0] <= zext_ln26_2_fu_352_p1[4 : 0];
        zext_ln35_reg_577[4 : 0] <= zext_ln35_fu_326_p1[4 : 0];
    end
end

always @ (*) begin
    if ((icmp_ln18_fu_400_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state5 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state5 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln8_fu_302_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln18_reg_621 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_wr_0_phi_fu_243_p4 = wr_reg_625;
    end else begin
        ap_phi_mux_wr_0_phi_fu_243_p4 = wr_0_reg_239;
    end
end

always @ (*) begin
    if (((icmp_ln8_fu_302_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        conv_1_bias_ce0 = 1'b1;
    end else begin
        conv_1_bias_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv_1_weights_0_0_ce0 = 1'b1;
    end else begin
        conv_1_weights_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv_1_weights_1_0_ce0 = 1'b1;
    end else begin
        conv_1_weights_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv_1_weights_2_0_ce0 = 1'b1;
    end else begin
        conv_1_weights_2_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_input_address0 = sext_ln26_2_fu_501_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_input_address0 = sext_ln26_fu_481_p1;
        end else begin
            conv_input_address0 = 'bx;
        end
    end else begin
        conv_input_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        conv_input_ce0 = 1'b1;
    end else begin
        conv_input_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv_input_ce1 = 1'b1;
    end else begin
        conv_input_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        conv_out_ce0 = 1'b1;
    end else begin
        conv_out_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        conv_out_we0 = 1'b1;
    end else begin
        conv_out_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_262_p0 = w_sum_0_reg_250;
    end else if ((((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_262_p0 = reg_291;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_262_p0 = ap_phi_mux_w_sum_0_phi_fu_254_p4;
    end else begin
        grp_fu_262_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_262_p1 = conv_1_bias_q0;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_262_p1 = tmp_1_2_reg_685;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_262_p1 = reg_286;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_262_p1 = grp_fu_268_p2;
    end else begin
        grp_fu_262_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_268_p0 = conv_1_weights_2_0_l_reg_680;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_268_p0 = conv_1_weights_1_0_l_reg_670;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_268_p0 = conv_1_weights_0_0_q0;
        end else begin
            grp_fu_268_p0 = 'bx;
        end
    end else begin
        grp_fu_268_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_268_p1 = reg_281;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_268_p1 = conv_input_load_1_reg_675;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_268_p1 = conv_input_q0;
        end else begin
            grp_fu_268_p1 = 'bx;
        end
    end else begin
        grp_fu_268_p1 = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln8_fu_302_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln11_fu_314_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln14_fu_366_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln18_fu_400_p2 == 1'd1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln18_fu_400_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((~((ap_enable_reg_pp0_iter0 == 1'b0) & (1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1)) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else if (((ap_enable_reg_pp0_iter0 == 1'b0) & (1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln26_2_fu_356_p2 = (c_0_reg_217 + 5'd2);

assign add_ln26_3_fu_428_p2 = (zext_ln26_3_fu_424_p1 + zext_ln35_2_reg_611);

assign add_ln26_4_fu_476_p2 = (sub_ln26_fu_470_p2 + zext_ln35_reg_577);

assign add_ln26_5_fu_486_p2 = (sub_ln26_fu_470_p2 + zext_ln26_2_reg_587);

assign add_ln26_6_fu_496_p2 = (sub_ln26_fu_470_p2 + zext_ln14_reg_592);

assign add_ln26_fu_440_p2 = (zext_ln18_fu_412_p1 + r_0_reg_193);

assign add_ln35_1_fu_390_p2 = (zext_ln26_1_reg_582 + zext_ln35_3_fu_386_p1);

assign add_ln35_fu_334_p2 = (phi_mul_reg_205 + zext_ln35_1_fu_330_p1);

assign add_ln8_fu_296_p2 = (phi_mul_reg_205 + 10'd26);

assign and_ln34_fu_541_p2 = (tmp_5_fu_275_p2 & or_ln34_fu_535_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_mux_w_sum_0_phi_fu_254_p4 = w_sum_0_reg_250;

assign bitcast_ln34_fu_505_p1 = grp_fu_262_p2;

assign c_fu_320_p2 = (c_0_reg_217 + 5'd1);

assign conv_1_bias_address0 = zext_ln26_reg_606;

assign conv_1_weights_0_0_address0 = zext_ln26_4_fu_433_p1;

assign conv_1_weights_1_0_address0 = zext_ln26_4_fu_433_p1;

assign conv_1_weights_2_0_address0 = zext_ln26_4_fu_433_p1;

assign conv_input_address1 = sext_ln26_1_fu_491_p1;

assign conv_out_address0 = conv_out_addr_reg_616;

assign conv_out_d0 = ((and_ln34_fu_541_p2[0:0] === 1'b1) ? grp_fu_262_p2 : 32'd0);

assign f_fu_372_p2 = (f_0_reg_228 + 6'd1);

assign icmp_ln11_fu_314_p2 = ((c_0_reg_217 == 5'd26) ? 1'b1 : 1'b0);

assign icmp_ln14_fu_366_p2 = ((f_0_reg_228 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln18_fu_400_p2 = ((ap_phi_mux_wr_0_phi_fu_243_p4 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln34_1_fu_529_p2 = ((trunc_ln34_fu_519_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln34_fu_523_p2 = ((tmp_fu_509_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln8_fu_302_p2 = ((r_0_reg_193 == 5'd26) ? 1'b1 : 1'b0);

assign or_ln34_fu_535_p2 = (icmp_ln34_fu_523_p2 | icmp_ln34_1_fu_529_p2);

assign r_fu_308_p2 = (r_0_reg_193 + 5'd1);

assign sext_ln26_1_fu_491_p1 = $signed(add_ln26_5_fu_486_p2);

assign sext_ln26_2_fu_501_p1 = $signed(add_ln26_6_reg_655);

assign sext_ln26_fu_481_p1 = $signed(add_ln26_4_fu_476_p2);

assign sub_ln26_fu_470_p2 = (zext_ln26_5_fu_454_p1 - zext_ln26_6_fu_466_p1);

assign tmp_6_fu_340_p3 = {{add_ln35_fu_334_p2}, {5'd0}};

assign tmp_7_fu_458_p3 = {{add_ln26_fu_440_p2}, {2'd0}};

assign tmp_8_fu_416_p3 = {{ap_phi_mux_wr_0_phi_fu_243_p4}, {5'd0}};

assign tmp_9_fu_446_p3 = {{add_ln26_fu_440_p2}, {5'd0}};

assign tmp_fu_509_p4 = {{bitcast_ln34_fu_505_p1[30:23]}};

assign trunc_ln34_fu_519_p1 = bitcast_ln34_fu_505_p1[22:0];

assign wr_fu_406_p2 = (ap_phi_mux_wr_0_phi_fu_243_p4 + 2'd1);

assign zext_ln14_fu_362_p1 = add_ln26_2_fu_356_p2;

assign zext_ln18_fu_412_p1 = ap_phi_mux_wr_0_phi_fu_243_p4;

assign zext_ln26_1_fu_348_p1 = tmp_6_fu_340_p3;

assign zext_ln26_2_fu_352_p1 = c_fu_320_p2;

assign zext_ln26_3_fu_424_p1 = tmp_8_fu_416_p3;

assign zext_ln26_4_fu_433_p1 = add_ln26_3_fu_428_p2;

assign zext_ln26_5_fu_454_p1 = tmp_9_fu_446_p3;

assign zext_ln26_6_fu_466_p1 = tmp_7_fu_458_p3;

assign zext_ln26_fu_378_p1 = f_0_reg_228;

assign zext_ln35_1_fu_330_p1 = c_0_reg_217;

assign zext_ln35_2_fu_382_p1 = f_0_reg_228;

assign zext_ln35_3_fu_386_p1 = f_0_reg_228;

assign zext_ln35_4_fu_395_p1 = add_ln35_1_fu_390_p2;

assign zext_ln35_fu_326_p1 = c_0_reg_217;

always @ (posedge ap_clk) begin
    zext_ln35_reg_577[10:5] <= 6'b000000;
    zext_ln26_1_reg_582[4:0] <= 5'b00000;
    zext_ln26_1_reg_582[15] <= 1'b0;
    zext_ln26_2_reg_587[10:5] <= 6'b000000;
    zext_ln14_reg_592[10:5] <= 6'b000000;
    zext_ln26_reg_606[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln35_2_reg_611[7:6] <= 2'b00;
end

endmodule //conv_1
