Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Jun  9 03:35:41 2025
| Host         : Moss running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file wrapper_timing_summary_routed.rpt -pb wrapper_timing_summary_routed.pb -rpx wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : wrapper
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  11          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.688        0.000                      0                   16        0.252        0.000                      0                   16        3.500        0.000                       0                    17  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 4.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.688        0.000                      0                   16        0.252        0.000                      0                   16        3.500        0.000                       0                    17  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.688ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.688ns  (required time - arrival time)
  Source:                 counter/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.310ns  (logic 1.692ns (73.240%)  route 0.618ns (26.760%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.738     5.372    counter/clk
    SLICE_X43Y60         FDRE                                         r  counter/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.456     5.828 r  counter/counter_reg[1]/Q
                         net (fo=1, routed)           0.618     6.446    counter/counter_reg_n_0_[1]
    SLICE_X43Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.120 r  counter/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.120    counter/counter_reg[0]_i_1_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.234 r  counter/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.234    counter/counter_reg[4]_i_1_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.348 r  counter/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.348    counter/counter_reg[8]_i_1_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.682 r  counter/counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.682    counter/counter_reg[12]_i_1_n_6
    SLICE_X43Y63         FDRE                                         r  counter/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.558    14.916    counter/clk
    SLICE_X43Y63         FDRE                                         r  counter/counter_reg[13]/C
                         clock pessimism              0.429    15.344    
                         clock uncertainty           -0.035    15.309    
    SLICE_X43Y63         FDRE (Setup_fdre_C_D)        0.062    15.371    counter/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.371    
                         arrival time                          -7.682    
  -------------------------------------------------------------------
                         slack                                  7.688    

Slack (MET) :             7.709ns  (required time - arrival time)
  Source:                 counter/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.289ns  (logic 1.671ns (72.994%)  route 0.618ns (27.006%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.738     5.372    counter/clk
    SLICE_X43Y60         FDRE                                         r  counter/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.456     5.828 r  counter/counter_reg[1]/Q
                         net (fo=1, routed)           0.618     6.446    counter/counter_reg_n_0_[1]
    SLICE_X43Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.120 r  counter/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.120    counter/counter_reg[0]_i_1_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.234 r  counter/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.234    counter/counter_reg[4]_i_1_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.348 r  counter/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.348    counter/counter_reg[8]_i_1_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.661 r  counter/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.661    counter/counter_reg[12]_i_1_n_4
    SLICE_X43Y63         FDRE                                         r  counter/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.558    14.916    counter/clk
    SLICE_X43Y63         FDRE                                         r  counter/counter_reg[15]/C
                         clock pessimism              0.429    15.344    
                         clock uncertainty           -0.035    15.309    
    SLICE_X43Y63         FDRE (Setup_fdre_C_D)        0.062    15.371    counter/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.371    
                         arrival time                          -7.661    
  -------------------------------------------------------------------
                         slack                                  7.709    

Slack (MET) :             7.783ns  (required time - arrival time)
  Source:                 counter/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.215ns  (logic 1.597ns (72.092%)  route 0.618ns (27.908%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.738     5.372    counter/clk
    SLICE_X43Y60         FDRE                                         r  counter/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.456     5.828 r  counter/counter_reg[1]/Q
                         net (fo=1, routed)           0.618     6.446    counter/counter_reg_n_0_[1]
    SLICE_X43Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.120 r  counter/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.120    counter/counter_reg[0]_i_1_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.234 r  counter/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.234    counter/counter_reg[4]_i_1_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.348 r  counter/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.348    counter/counter_reg[8]_i_1_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.587 r  counter/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.587    counter/counter_reg[12]_i_1_n_5
    SLICE_X43Y63         FDRE                                         r  counter/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.558    14.916    counter/clk
    SLICE_X43Y63         FDRE                                         r  counter/counter_reg[14]/C
                         clock pessimism              0.429    15.344    
                         clock uncertainty           -0.035    15.309    
    SLICE_X43Y63         FDRE (Setup_fdre_C_D)        0.062    15.371    counter/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.371    
                         arrival time                          -7.587    
  -------------------------------------------------------------------
                         slack                                  7.783    

Slack (MET) :             7.799ns  (required time - arrival time)
  Source:                 counter/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.199ns  (logic 1.581ns (71.889%)  route 0.618ns (28.111%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.738     5.372    counter/clk
    SLICE_X43Y60         FDRE                                         r  counter/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.456     5.828 r  counter/counter_reg[1]/Q
                         net (fo=1, routed)           0.618     6.446    counter/counter_reg_n_0_[1]
    SLICE_X43Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.120 r  counter/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.120    counter/counter_reg[0]_i_1_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.234 r  counter/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.234    counter/counter_reg[4]_i_1_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.348 r  counter/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.348    counter/counter_reg[8]_i_1_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.571 r  counter/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.571    counter/counter_reg[12]_i_1_n_7
    SLICE_X43Y63         FDRE                                         r  counter/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.558    14.916    counter/clk
    SLICE_X43Y63         FDRE                                         r  counter/counter_reg[12]/C
                         clock pessimism              0.429    15.344    
                         clock uncertainty           -0.035    15.309    
    SLICE_X43Y63         FDRE (Setup_fdre_C_D)        0.062    15.371    counter/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.371    
                         arrival time                          -7.571    
  -------------------------------------------------------------------
                         slack                                  7.799    

Slack (MET) :             7.803ns  (required time - arrival time)
  Source:                 counter/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.196ns  (logic 1.578ns (71.851%)  route 0.618ns (28.149%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.738     5.372    counter/clk
    SLICE_X43Y60         FDRE                                         r  counter/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.456     5.828 r  counter/counter_reg[1]/Q
                         net (fo=1, routed)           0.618     6.446    counter/counter_reg_n_0_[1]
    SLICE_X43Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.120 r  counter/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.120    counter/counter_reg[0]_i_1_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.234 r  counter/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.234    counter/counter_reg[4]_i_1_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.568 r  counter/counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.568    counter/counter_reg[8]_i_1_n_6
    SLICE_X43Y62         FDRE                                         r  counter/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.559    14.917    counter/clk
    SLICE_X43Y62         FDRE                                         r  counter/counter_reg[9]/C
                         clock pessimism              0.429    15.345    
                         clock uncertainty           -0.035    15.310    
    SLICE_X43Y62         FDRE (Setup_fdre_C_D)        0.062    15.372    counter/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.372    
                         arrival time                          -7.568    
  -------------------------------------------------------------------
                         slack                                  7.803    

Slack (MET) :             7.824ns  (required time - arrival time)
  Source:                 counter/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.175ns  (logic 1.557ns (71.579%)  route 0.618ns (28.421%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.738     5.372    counter/clk
    SLICE_X43Y60         FDRE                                         r  counter/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.456     5.828 r  counter/counter_reg[1]/Q
                         net (fo=1, routed)           0.618     6.446    counter/counter_reg_n_0_[1]
    SLICE_X43Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.120 r  counter/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.120    counter/counter_reg[0]_i_1_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.234 r  counter/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.234    counter/counter_reg[4]_i_1_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.547 r  counter/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.547    counter/counter_reg[8]_i_1_n_4
    SLICE_X43Y62         FDRE                                         r  counter/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.559    14.917    counter/clk
    SLICE_X43Y62         FDRE                                         r  counter/counter_reg[11]/C
                         clock pessimism              0.429    15.345    
                         clock uncertainty           -0.035    15.310    
    SLICE_X43Y62         FDRE (Setup_fdre_C_D)        0.062    15.372    counter/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.372    
                         arrival time                          -7.547    
  -------------------------------------------------------------------
                         slack                                  7.824    

Slack (MET) :             7.898ns  (required time - arrival time)
  Source:                 counter/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.101ns  (logic 1.483ns (70.578%)  route 0.618ns (29.422%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.738     5.372    counter/clk
    SLICE_X43Y60         FDRE                                         r  counter/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.456     5.828 r  counter/counter_reg[1]/Q
                         net (fo=1, routed)           0.618     6.446    counter/counter_reg_n_0_[1]
    SLICE_X43Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.120 r  counter/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.120    counter/counter_reg[0]_i_1_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.234 r  counter/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.234    counter/counter_reg[4]_i_1_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.473 r  counter/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.473    counter/counter_reg[8]_i_1_n_5
    SLICE_X43Y62         FDRE                                         r  counter/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.559    14.917    counter/clk
    SLICE_X43Y62         FDRE                                         r  counter/counter_reg[10]/C
                         clock pessimism              0.429    15.345    
                         clock uncertainty           -0.035    15.310    
    SLICE_X43Y62         FDRE (Setup_fdre_C_D)        0.062    15.372    counter/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.372    
                         arrival time                          -7.473    
  -------------------------------------------------------------------
                         slack                                  7.898    

Slack (MET) :             7.914ns  (required time - arrival time)
  Source:                 counter/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.085ns  (logic 1.467ns (70.352%)  route 0.618ns (29.648%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.738     5.372    counter/clk
    SLICE_X43Y60         FDRE                                         r  counter/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.456     5.828 r  counter/counter_reg[1]/Q
                         net (fo=1, routed)           0.618     6.446    counter/counter_reg_n_0_[1]
    SLICE_X43Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.120 r  counter/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.120    counter/counter_reg[0]_i_1_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.234 r  counter/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.234    counter/counter_reg[4]_i_1_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.457 r  counter/counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.457    counter/counter_reg[8]_i_1_n_7
    SLICE_X43Y62         FDRE                                         r  counter/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.559    14.917    counter/clk
    SLICE_X43Y62         FDRE                                         r  counter/counter_reg[8]/C
                         clock pessimism              0.429    15.345    
                         clock uncertainty           -0.035    15.310    
    SLICE_X43Y62         FDRE (Setup_fdre_C_D)        0.062    15.372    counter/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         15.372    
                         arrival time                          -7.457    
  -------------------------------------------------------------------
                         slack                                  7.914    

Slack (MET) :             7.918ns  (required time - arrival time)
  Source:                 counter/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.082ns  (logic 1.464ns (70.310%)  route 0.618ns (29.690%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.738     5.372    counter/clk
    SLICE_X43Y60         FDRE                                         r  counter/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.456     5.828 r  counter/counter_reg[1]/Q
                         net (fo=1, routed)           0.618     6.446    counter/counter_reg_n_0_[1]
    SLICE_X43Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.120 r  counter/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.120    counter/counter_reg[0]_i_1_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.454 r  counter/counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.454    counter/counter_reg[4]_i_1_n_6
    SLICE_X43Y61         FDRE                                         r  counter/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.560    14.918    counter/clk
    SLICE_X43Y61         FDRE                                         r  counter/counter_reg[5]/C
                         clock pessimism              0.429    15.346    
                         clock uncertainty           -0.035    15.311    
    SLICE_X43Y61         FDRE (Setup_fdre_C_D)        0.062    15.373    counter/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         15.373    
                         arrival time                          -7.454    
  -------------------------------------------------------------------
                         slack                                  7.918    

Slack (MET) :             7.939ns  (required time - arrival time)
  Source:                 counter/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.061ns  (logic 1.443ns (70.007%)  route 0.618ns (29.993%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.738     5.372    counter/clk
    SLICE_X43Y60         FDRE                                         r  counter/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.456     5.828 r  counter/counter_reg[1]/Q
                         net (fo=1, routed)           0.618     6.446    counter/counter_reg_n_0_[1]
    SLICE_X43Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.120 r  counter/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.120    counter/counter_reg[0]_i_1_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.433 r  counter/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.433    counter/counter_reg[4]_i_1_n_4
    SLICE_X43Y61         FDRE                                         r  counter/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.560    14.918    counter/clk
    SLICE_X43Y61         FDRE                                         r  counter/counter_reg[7]/C
                         clock pessimism              0.429    15.346    
                         clock uncertainty           -0.035    15.311    
    SLICE_X43Y61         FDRE (Setup_fdre_C_D)        0.062    15.373    counter/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         15.373    
                         arrival time                          -7.433    
  -------------------------------------------------------------------
                         slack                                  7.939    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 counter/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.585     1.463    counter/clk
    SLICE_X43Y62         FDRE                                         r  counter/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y62         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  counter/counter_reg[11]/Q
                         net (fo=1, routed)           0.108     1.712    counter/counter_reg_n_0_[11]
    SLICE_X43Y62         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.820 r  counter/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.820    counter/counter_reg[8]_i_1_n_4
    SLICE_X43Y62         FDRE                                         r  counter/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.854     1.979    counter/clk
    SLICE_X43Y62         FDRE                                         r  counter/counter_reg[11]/C
                         clock pessimism             -0.516     1.463    
    SLICE_X43Y62         FDRE (Hold_fdre_C_D)         0.105     1.568    counter/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 counter/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.586     1.464    counter/clk
    SLICE_X43Y60         FDRE                                         r  counter/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  counter/counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.713    counter/counter_reg_n_0_[3]
    SLICE_X43Y60         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.821 r  counter/counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.821    counter/counter_reg[0]_i_1_n_4
    SLICE_X43Y60         FDRE                                         r  counter/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.856     1.981    counter/clk
    SLICE_X43Y60         FDRE                                         r  counter/counter_reg[3]/C
                         clock pessimism             -0.517     1.464    
    SLICE_X43Y60         FDRE (Hold_fdre_C_D)         0.105     1.569    counter/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 counter/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.586     1.464    counter/clk
    SLICE_X43Y61         FDRE                                         r  counter/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y61         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  counter/counter_reg[7]/Q
                         net (fo=1, routed)           0.108     1.713    counter/counter_reg_n_0_[7]
    SLICE_X43Y61         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.821 r  counter/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.821    counter/counter_reg[4]_i_1_n_4
    SLICE_X43Y61         FDRE                                         r  counter/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.856     1.981    counter/clk
    SLICE_X43Y61         FDRE                                         r  counter/counter_reg[7]/C
                         clock pessimism             -0.517     1.464    
    SLICE_X43Y61         FDRE (Hold_fdre_C_D)         0.105     1.569    counter/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 counter/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.585     1.463    counter/clk
    SLICE_X43Y62         FDRE                                         r  counter/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y62         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  counter/counter_reg[8]/Q
                         net (fo=1, routed)           0.105     1.709    counter/counter_reg_n_0_[8]
    SLICE_X43Y62         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.824 r  counter/counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.824    counter/counter_reg[8]_i_1_n_7
    SLICE_X43Y62         FDRE                                         r  counter/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.854     1.979    counter/clk
    SLICE_X43Y62         FDRE                                         r  counter/counter_reg[8]/C
                         clock pessimism             -0.516     1.463    
    SLICE_X43Y62         FDRE (Hold_fdre_C_D)         0.105     1.568    counter/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 counter/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.584     1.462    counter/clk
    SLICE_X43Y63         FDRE                                         r  counter/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  counter/counter_reg[12]/Q
                         net (fo=1, routed)           0.105     1.708    counter/counter_reg_n_0_[12]
    SLICE_X43Y63         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.823 r  counter/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.823    counter/counter_reg[12]_i_1_n_7
    SLICE_X43Y63         FDRE                                         r  counter/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.853     1.978    counter/clk
    SLICE_X43Y63         FDRE                                         r  counter/counter_reg[12]/C
                         clock pessimism             -0.516     1.462    
    SLICE_X43Y63         FDRE (Hold_fdre_C_D)         0.105     1.567    counter/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 counter/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.586     1.464    counter/clk
    SLICE_X43Y61         FDRE                                         r  counter/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y61         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  counter/counter_reg[4]/Q
                         net (fo=1, routed)           0.105     1.710    counter/counter_reg_n_0_[4]
    SLICE_X43Y61         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.825 r  counter/counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.825    counter/counter_reg[4]_i_1_n_7
    SLICE_X43Y61         FDRE                                         r  counter/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.856     1.981    counter/clk
    SLICE_X43Y61         FDRE                                         r  counter/counter_reg[4]/C
                         clock pessimism             -0.517     1.464    
    SLICE_X43Y61         FDRE (Hold_fdre_C_D)         0.105     1.569    counter/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 counter/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.585     1.463    counter/clk
    SLICE_X43Y62         FDRE                                         r  counter/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y62         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  counter/counter_reg[10]/Q
                         net (fo=1, routed)           0.109     1.713    counter/counter_reg_n_0_[10]
    SLICE_X43Y62         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.824 r  counter/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.824    counter/counter_reg[8]_i_1_n_5
    SLICE_X43Y62         FDRE                                         r  counter/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.854     1.979    counter/clk
    SLICE_X43Y62         FDRE                                         r  counter/counter_reg[10]/C
                         clock pessimism             -0.516     1.463    
    SLICE_X43Y62         FDRE (Hold_fdre_C_D)         0.105     1.568    counter/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 counter/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.584     1.462    counter/clk
    SLICE_X43Y63         FDRE                                         r  counter/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  counter/counter_reg[14]/Q
                         net (fo=1, routed)           0.109     1.712    counter/counter_reg_n_0_[14]
    SLICE_X43Y63         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.823 r  counter/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.823    counter/counter_reg[12]_i_1_n_5
    SLICE_X43Y63         FDRE                                         r  counter/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.853     1.978    counter/clk
    SLICE_X43Y63         FDRE                                         r  counter/counter_reg[14]/C
                         clock pessimism             -0.516     1.462    
    SLICE_X43Y63         FDRE (Hold_fdre_C_D)         0.105     1.567    counter/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 counter/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.586     1.464    counter/clk
    SLICE_X43Y60         FDRE                                         r  counter/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  counter/counter_reg[2]/Q
                         net (fo=1, routed)           0.109     1.714    counter/counter_reg_n_0_[2]
    SLICE_X43Y60         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.825 r  counter/counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.825    counter/counter_reg[0]_i_1_n_5
    SLICE_X43Y60         FDRE                                         r  counter/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.856     1.981    counter/clk
    SLICE_X43Y60         FDRE                                         r  counter/counter_reg[2]/C
                         clock pessimism             -0.517     1.464    
    SLICE_X43Y60         FDRE (Hold_fdre_C_D)         0.105     1.569    counter/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 counter/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.586     1.464    counter/clk
    SLICE_X43Y61         FDRE                                         r  counter/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y61         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  counter/counter_reg[6]/Q
                         net (fo=1, routed)           0.109     1.714    counter/counter_reg_n_0_[6]
    SLICE_X43Y61         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.825 r  counter/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.825    counter/counter_reg[4]_i_1_n_5
    SLICE_X43Y61         FDRE                                         r  counter/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.856     1.981    counter/clk
    SLICE_X43Y61         FDRE                                         r  counter/counter_reg[6]/C
                         clock pessimism             -0.517     1.464    
    SLICE_X43Y61         FDRE (Hold_fdre_C_D)         0.105     1.569    counter/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y60    counter/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y62    counter/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y62    counter/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y63    counter/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y63    counter/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y63    counter/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y63    counter/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y60    counter/counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y60    counter/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X43Y60    counter/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X43Y60    counter/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X43Y62    counter/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X43Y62    counter/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X43Y62    counter/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X43Y62    counter/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X43Y63    counter/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X43Y63    counter/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X43Y63    counter/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X43Y63    counter/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y60    counter/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y60    counter/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y62    counter/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y62    counter/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y62    counter/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y62    counter/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y63    counter/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y63    counter/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y63    counter/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y63    counter/counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dataIn[0]
                            (input port)
  Destination:            sseg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.466ns  (logic 5.527ns (48.199%)  route 5.940ns (51.801%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  dataIn[0] (IN)
                         net (fo=0)                   0.000     0.000    dataIn[0]
    R17                  IBUF (Prop_ibuf_I_O)         1.447     1.447 r  dataIn_IBUF[0]_inst/O
                         net (fo=1, routed)           2.536     3.983    counter/dataIn_IBUF[0]
    SLICE_X43Y54         LUT3 (Prop_lut3_I2_O)        0.152     4.135 r  counter/sseg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.877     5.012    counter/muxOut[0]
    SLICE_X43Y55         LUT6 (Prop_lut6_I5_O)        0.332     5.344 r  counter/sseg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.527     7.870    sseg_OBUF[2]
    M17                  OBUF (Prop_obuf_I_O)         3.596    11.466 r  sseg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.466    sseg[2]
    M17                                                               r  sseg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataIn[0]
                            (input port)
  Destination:            sseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.124ns  (logic 5.461ns (49.092%)  route 5.663ns (50.908%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  dataIn[0] (IN)
                         net (fo=0)                   0.000     0.000    dataIn[0]
    R17                  IBUF (Prop_ibuf_I_O)         1.447     1.447 r  dataIn_IBUF[0]_inst/O
                         net (fo=1, routed)           2.536     3.983    counter/dataIn_IBUF[0]
    SLICE_X43Y54         LUT3 (Prop_lut3_I2_O)        0.152     4.135 r  counter/sseg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.875     5.010    counter/muxOut[0]
    SLICE_X43Y55         LUT6 (Prop_lut6_I0_O)        0.332     5.342 r  counter/sseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.252     7.594    sseg_OBUF[0]
    H18                  OBUF (Prop_obuf_I_O)         3.530    11.124 r  sseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.124    sseg[0]
    H18                                                               r  sseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataIn[0]
                            (input port)
  Destination:            sseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.826ns  (logic 5.464ns (50.476%)  route 5.361ns (49.524%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 f  dataIn[0] (IN)
                         net (fo=0)                   0.000     0.000    dataIn[0]
    R17                  IBUF (Prop_ibuf_I_O)         1.447     1.447 f  dataIn_IBUF[0]_inst/O
                         net (fo=1, routed)           2.536     3.983    counter/dataIn_IBUF[0]
    SLICE_X43Y54         LUT3 (Prop_lut3_I2_O)        0.152     4.135 f  counter/sseg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.710     4.845    counter/muxOut[0]
    SLICE_X43Y55         LUT6 (Prop_lut6_I5_O)        0.332     5.177 r  counter/sseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.115     7.292    sseg_OBUF[4]
    J18                  OBUF (Prop_obuf_I_O)         3.534    10.826 r  sseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.826    sseg[4]
    J18                                                               r  sseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataIn[0]
                            (input port)
  Destination:            sseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.755ns  (logic 5.446ns (50.641%)  route 5.309ns (49.359%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  dataIn[0] (IN)
                         net (fo=0)                   0.000     0.000    dataIn[0]
    R17                  IBUF (Prop_ibuf_I_O)         1.447     1.447 r  dataIn_IBUF[0]_inst/O
                         net (fo=1, routed)           2.536     3.983    counter/dataIn_IBUF[0]
    SLICE_X43Y54         LUT3 (Prop_lut3_I2_O)        0.152     4.135 r  counter/sseg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.890     5.025    counter/muxOut[0]
    SLICE_X42Y55         LUT6 (Prop_lut6_I4_O)        0.332     5.357 r  counter/sseg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.883     7.239    sseg_OBUF[5]
    H15                  OBUF (Prop_obuf_I_O)         3.516    10.755 r  sseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.755    sseg[5]
    H15                                                               r  sseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataIn[0]
                            (input port)
  Destination:            sseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.586ns  (logic 5.492ns (51.880%)  route 5.094ns (48.120%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  dataIn[0] (IN)
                         net (fo=0)                   0.000     0.000    dataIn[0]
    R17                  IBUF (Prop_ibuf_I_O)         1.447     1.447 r  dataIn_IBUF[0]_inst/O
                         net (fo=1, routed)           2.536     3.983    counter/dataIn_IBUF[0]
    SLICE_X43Y54         LUT3 (Prop_lut3_I2_O)        0.152     4.135 r  counter/sseg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.705     4.840    counter/muxOut[0]
    SLICE_X43Y55         LUT6 (Prop_lut6_I5_O)        0.332     5.172 r  counter/sseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.853     7.025    sseg_OBUF[6]
    K14                  OBUF (Prop_obuf_I_O)         3.561    10.586 r  sseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.586    sseg[6]
    K14                                                               r  sseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataIn[2]
                            (input port)
  Destination:            sseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.174ns  (logic 5.450ns (53.572%)  route 4.723ns (46.428%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  dataIn[2] (IN)
                         net (fo=0)                   0.000     0.000    dataIn[2]
    R16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  dataIn_IBUF[2]_inst/O
                         net (fo=1, routed)           2.405     3.856    counter/dataIn_IBUF[2]
    SLICE_X43Y54         LUT3 (Prop_lut3_I2_O)        0.152     4.008 r  counter/sseg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.464     4.471    counter/muxOut[2]
    SLICE_X43Y54         LUT6 (Prop_lut6_I5_O)        0.326     4.797 r  counter/sseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.855     6.652    sseg_OBUF[1]
    J16                  OBUF (Prop_obuf_I_O)         3.521    10.174 r  sseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.174    sseg[1]
    J16                                                               r  sseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataIn[2]
                            (input port)
  Destination:            sseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.169ns  (logic 5.442ns (53.516%)  route 4.727ns (46.484%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  dataIn[2] (IN)
                         net (fo=0)                   0.000     0.000    dataIn[2]
    R16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  dataIn_IBUF[2]_inst/O
                         net (fo=1, routed)           2.405     3.856    counter/dataIn_IBUF[2]
    SLICE_X43Y54         LUT3 (Prop_lut3_I2_O)        0.152     4.008 r  counter/sseg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.467     4.474    counter/muxOut[2]
    SLICE_X43Y54         LUT6 (Prop_lut6_I2_O)        0.326     4.800 r  counter/sseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.856     6.656    sseg_OBUF[3]
    J15                  OBUF (Prop_obuf_I_O)         3.513    10.169 r  sseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.169    sseg[3]
    J15                                                               r  sseg[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dataIn[5]
                            (input port)
  Destination:            sseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.626ns  (logic 1.544ns (58.790%)  route 1.082ns (41.210%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  dataIn[5] (IN)
                         net (fo=0)                   0.000     0.000    dataIn[5]
    P14                  IBUF (Prop_ibuf_I_O)         0.285     0.285 r  dataIn_IBUF[5]_inst/O
                         net (fo=7, routed)           0.671     0.956    counter/dataIn_IBUF[5]
    SLICE_X43Y54         LUT6 (Prop_lut6_I3_O)        0.045     1.001 r  counter/sseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.411     1.412    sseg_OBUF[3]
    J15                  OBUF (Prop_obuf_I_O)         1.214     2.626 r  sseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.626    sseg[3]
    J15                                                               r  sseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataIn[5]
                            (input port)
  Destination:            sseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.635ns  (logic 1.552ns (58.906%)  route 1.083ns (41.094%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  dataIn[5] (IN)
                         net (fo=0)                   0.000     0.000    dataIn[5]
    P14                  IBUF (Prop_ibuf_I_O)         0.285     0.285 r  dataIn_IBUF[5]_inst/O
                         net (fo=7, routed)           0.672     0.957    counter/dataIn_IBUF[5]
    SLICE_X43Y54         LUT6 (Prop_lut6_I4_O)        0.045     1.002 r  counter/sseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.410     1.413    sseg_OBUF[1]
    J16                  OBUF (Prop_obuf_I_O)         1.222     2.635 r  sseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.635    sseg[1]
    J16                                                               r  sseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataIn[7]
                            (input port)
  Destination:            sseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.676ns  (logic 1.559ns (58.241%)  route 1.118ns (41.759%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  dataIn[7] (IN)
                         net (fo=0)                   0.000     0.000    dataIn[7]
    M15                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  dataIn_IBUF[7]_inst/O
                         net (fo=1, routed)           0.419     0.671    counter/dataIn_IBUF[7]
    SLICE_X43Y54         LUT3 (Prop_lut3_I0_O)        0.045     0.716 r  counter/sseg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.275     0.991    counter/muxOut[3]
    SLICE_X42Y55         LUT6 (Prop_lut6_I5_O)        0.045     1.036 r  counter/sseg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.424     1.460    sseg_OBUF[5]
    H15                  OBUF (Prop_obuf_I_O)         1.217     2.676 r  sseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.676    sseg[5]
    H15                                                               r  sseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataIn[5]
                            (input port)
  Destination:            sseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.721ns  (logic 1.591ns (58.495%)  route 1.129ns (41.505%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  dataIn[5] (IN)
                         net (fo=0)                   0.000     0.000    dataIn[5]
    P14                  IBUF (Prop_ibuf_I_O)         0.285     0.285 r  dataIn_IBUF[5]_inst/O
                         net (fo=7, routed)           0.721     1.006    counter/dataIn_IBUF[5]
    SLICE_X43Y55         LUT6 (Prop_lut6_I2_O)        0.045     1.051 r  counter/sseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.408     1.459    sseg_OBUF[6]
    K14                  OBUF (Prop_obuf_I_O)         1.262     2.721 r  sseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.721    sseg[6]
    K14                                                               r  sseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataIn[7]
                            (input port)
  Destination:            sseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.765ns  (logic 1.573ns (56.892%)  route 1.192ns (43.108%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 f  dataIn[7] (IN)
                         net (fo=0)                   0.000     0.000    dataIn[7]
    M15                  IBUF (Prop_ibuf_I_O)         0.252     0.252 f  dataIn_IBUF[7]_inst/O
                         net (fo=1, routed)           0.419     0.671    counter/dataIn_IBUF[7]
    SLICE_X43Y54         LUT3 (Prop_lut3_I0_O)        0.045     0.716 f  counter/sseg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.194     0.910    counter/muxOut[3]
    SLICE_X43Y55         LUT6 (Prop_lut6_I5_O)        0.045     0.955 r  counter/sseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.579     1.534    sseg_OBUF[0]
    H18                  OBUF (Prop_obuf_I_O)         1.231     2.765 r  sseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.765    sseg[0]
    H18                                                               r  sseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataIn[5]
                            (input port)
  Destination:            sseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.813ns  (logic 1.564ns (55.607%)  route 1.249ns (44.393%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  dataIn[5] (IN)
                         net (fo=0)                   0.000     0.000    dataIn[5]
    P14                  IBUF (Prop_ibuf_I_O)         0.285     0.285 r  dataIn_IBUF[5]_inst/O
                         net (fo=7, routed)           0.720     1.005    counter/dataIn_IBUF[5]
    SLICE_X43Y55         LUT6 (Prop_lut6_I2_O)        0.045     1.050 r  counter/sseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.528     1.579    sseg_OBUF[4]
    J18                  OBUF (Prop_obuf_I_O)         1.234     2.813 r  sseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.813    sseg[4]
    J18                                                               r  sseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataIn[7]
                            (input port)
  Destination:            sseg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.971ns  (logic 1.638ns (55.142%)  route 1.333ns (44.858%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 f  dataIn[7] (IN)
                         net (fo=0)                   0.000     0.000    dataIn[7]
    M15                  IBUF (Prop_ibuf_I_O)         0.252     0.252 f  dataIn_IBUF[7]_inst/O
                         net (fo=1, routed)           0.419     0.671    counter/dataIn_IBUF[7]
    SLICE_X43Y54         LUT3 (Prop_lut3_I0_O)        0.045     0.716 f  counter/sseg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.195     0.911    counter/muxOut[3]
    SLICE_X43Y55         LUT6 (Prop_lut6_I0_O)        0.045     0.956 r  counter/sseg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.719     1.675    sseg_OBUF[2]
    M17                  OBUF (Prop_obuf_I_O)         1.296     2.971 r  sseg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.971    sseg[2]
    M17                                                               r  sseg[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.892ns  (logic 4.503ns (50.641%)  route 4.389ns (49.359%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.735     5.369    counter/clk
    SLICE_X43Y63         FDRE                                         r  counter/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDRE (Prop_fdre_C_Q)         0.456     5.825 r  counter/counter_reg[15]/Q
                         net (fo=13, routed)          0.985     6.810    counter/ssegctrl_OBUF[0]
    SLICE_X43Y54         LUT3 (Prop_lut3_I1_O)        0.119     6.929 r  counter/sseg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.877     7.806    counter/muxOut[0]
    SLICE_X43Y55         LUT6 (Prop_lut6_I5_O)        0.332     8.138 r  counter/sseg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.527    10.665    sseg_OBUF[2]
    M17                  OBUF (Prop_obuf_I_O)         3.596    14.261 r  sseg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.261    sseg[2]
    M17                                                               r  sseg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.549ns  (logic 4.437ns (51.900%)  route 4.112ns (48.100%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.735     5.369    counter/clk
    SLICE_X43Y63         FDRE                                         r  counter/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDRE (Prop_fdre_C_Q)         0.456     5.825 r  counter/counter_reg[15]/Q
                         net (fo=13, routed)          0.985     6.810    counter/ssegctrl_OBUF[0]
    SLICE_X43Y54         LUT3 (Prop_lut3_I1_O)        0.119     6.929 r  counter/sseg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.875     7.804    counter/muxOut[0]
    SLICE_X43Y55         LUT6 (Prop_lut6_I0_O)        0.332     8.136 r  counter/sseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.252    10.388    sseg_OBUF[0]
    H18                  OBUF (Prop_obuf_I_O)         3.530    13.918 r  sseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.918    sseg[0]
    H18                                                               r  sseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.251ns  (logic 4.441ns (53.817%)  route 3.811ns (46.183%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.735     5.369    counter/clk
    SLICE_X43Y63         FDRE                                         r  counter/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDRE (Prop_fdre_C_Q)         0.456     5.825 r  counter/counter_reg[15]/Q
                         net (fo=13, routed)          0.985     6.810    counter/ssegctrl_OBUF[0]
    SLICE_X43Y54         LUT3 (Prop_lut3_I1_O)        0.119     6.929 f  counter/sseg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.710     7.639    counter/muxOut[0]
    SLICE_X43Y55         LUT6 (Prop_lut6_I5_O)        0.332     7.971 r  counter/sseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.115    10.087    sseg_OBUF[4]
    J18                  OBUF (Prop_obuf_I_O)         3.534    13.620 r  sseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.620    sseg[4]
    J18                                                               r  sseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.180ns  (logic 4.423ns (54.063%)  route 3.758ns (45.937%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.735     5.369    counter/clk
    SLICE_X43Y63         FDRE                                         r  counter/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDRE (Prop_fdre_C_Q)         0.456     5.825 r  counter/counter_reg[15]/Q
                         net (fo=13, routed)          0.985     6.810    counter/ssegctrl_OBUF[0]
    SLICE_X43Y54         LUT3 (Prop_lut3_I1_O)        0.119     6.929 r  counter/sseg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.890     7.819    counter/muxOut[0]
    SLICE_X42Y55         LUT6 (Prop_lut6_I4_O)        0.332     8.151 r  counter/sseg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.883    10.034    sseg_OBUF[5]
    H15                  OBUF (Prop_obuf_I_O)         3.516    13.550 r  sseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.550    sseg[5]
    H15                                                               r  sseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.011ns  (logic 4.468ns (55.773%)  route 3.543ns (44.227%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.735     5.369    counter/clk
    SLICE_X43Y63         FDRE                                         r  counter/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDRE (Prop_fdre_C_Q)         0.456     5.825 r  counter/counter_reg[15]/Q
                         net (fo=13, routed)          0.985     6.810    counter/ssegctrl_OBUF[0]
    SLICE_X43Y54         LUT3 (Prop_lut3_I1_O)        0.119     6.929 r  counter/sseg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.705     7.634    counter/muxOut[0]
    SLICE_X43Y55         LUT6 (Prop_lut6_I5_O)        0.332     7.966 r  counter/sseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.853     9.819    sseg_OBUF[6]
    K14                  OBUF (Prop_obuf_I_O)         3.561    13.380 r  sseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.380    sseg[6]
    K14                                                               r  sseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.748ns  (logic 4.225ns (54.530%)  route 3.523ns (45.470%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.735     5.369    counter/clk
    SLICE_X43Y63         FDRE                                         r  counter/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDRE (Prop_fdre_C_Q)         0.456     5.825 r  counter/counter_reg[15]/Q
                         net (fo=13, routed)          0.981     6.806    counter/ssegctrl_OBUF[0]
    SLICE_X43Y54         LUT3 (Prop_lut3_I1_O)        0.124     6.930 r  counter/sseg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.687     7.617    counter/muxOut[3]
    SLICE_X43Y54         LUT6 (Prop_lut6_I0_O)        0.124     7.741 r  counter/sseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.855     9.596    sseg_OBUF[1]
    J16                  OBUF (Prop_obuf_I_O)         3.521    13.118 r  sseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.118    sseg[1]
    J16                                                               r  sseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.746ns  (logic 4.217ns (54.443%)  route 3.529ns (45.557%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.735     5.369    counter/clk
    SLICE_X43Y63         FDRE                                         r  counter/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDRE (Prop_fdre_C_Q)         0.456     5.825 r  counter/counter_reg[15]/Q
                         net (fo=13, routed)          0.981     6.806    counter/ssegctrl_OBUF[0]
    SLICE_X43Y54         LUT3 (Prop_lut3_I1_O)        0.124     6.930 r  counter/sseg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.692     7.622    counter/muxOut[3]
    SLICE_X43Y54         LUT6 (Prop_lut6_I0_O)        0.124     7.746 r  counter/sseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.856     9.602    sseg_OBUF[3]
    J15                  OBUF (Prop_obuf_I_O)         3.513    13.115 r  sseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.115    sseg[3]
    J15                                                               r  sseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ssegctrl[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.334ns  (logic 4.093ns (55.815%)  route 3.240ns (44.185%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.735     5.369    counter/clk
    SLICE_X43Y63         FDRE                                         r  counter/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDRE (Prop_fdre_C_Q)         0.456     5.825 f  counter/counter_reg[15]/Q
                         net (fo=13, routed)          0.985     6.810    counter/ssegctrl_OBUF[0]
    SLICE_X43Y54         LUT1 (Prop_lut1_I0_O)        0.124     6.934 r  counter/ssegctrl_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.255     9.190    ssegctrl_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         3.513    12.703 r  ssegctrl_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.703    ssegctrl[1]
    H17                                                               r  ssegctrl[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ssegctrl[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.310ns  (logic 3.999ns (63.378%)  route 2.311ns (36.622%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.735     5.369    counter/clk
    SLICE_X43Y63         FDRE                                         r  counter/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDRE (Prop_fdre_C_Q)         0.456     5.825 r  counter/counter_reg[15]/Q
                         net (fo=13, routed)          2.311     8.136    ssegctrl_OBUF[0]
    K19                  OBUF (Prop_obuf_I_O)         3.543    11.679 r  ssegctrl_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.679    ssegctrl[0]
    K19                                                               r  ssegctrl[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ssegctrl[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.018ns  (logic 1.385ns (68.602%)  route 0.634ns (31.398%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.584     1.462    counter/clk
    SLICE_X43Y63         FDRE                                         r  counter/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  counter/counter_reg[15]/Q
                         net (fo=13, routed)          0.634     2.237    ssegctrl_OBUF[0]
    K19                  OBUF (Prop_obuf_I_O)         1.244     3.480 r  ssegctrl_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.480    ssegctrl[0]
    K19                                                               r  ssegctrl[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.178ns  (logic 1.448ns (66.474%)  route 0.730ns (33.526%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.584     1.462    counter/clk
    SLICE_X43Y63         FDRE                                         r  counter/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  counter/counter_reg[15]/Q
                         net (fo=13, routed)          0.322     1.925    counter/ssegctrl_OBUF[0]
    SLICE_X43Y55         LUT6 (Prop_lut6_I1_O)        0.045     1.970 r  counter/sseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.408     2.378    sseg_OBUF[6]
    K14                  OBUF (Prop_obuf_I_O)         1.262     3.640 r  sseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.640    sseg[6]
    K14                                                               r  sseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.178ns  (logic 1.403ns (64.396%)  route 0.775ns (35.604%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.584     1.462    counter/clk
    SLICE_X43Y63         FDRE                                         r  counter/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  counter/counter_reg[15]/Q
                         net (fo=13, routed)          0.352     1.955    counter/ssegctrl_OBUF[0]
    SLICE_X42Y55         LUT6 (Prop_lut6_I1_O)        0.045     2.000 r  counter/sseg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.424     2.424    sseg_OBUF[5]
    H15                  OBUF (Prop_obuf_I_O)         1.217     3.640 r  sseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.640    sseg[5]
    H15                                                               r  sseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.210ns  (logic 1.400ns (63.354%)  route 0.810ns (36.646%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.584     1.462    counter/clk
    SLICE_X43Y63         FDRE                                         r  counter/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  counter/counter_reg[15]/Q
                         net (fo=13, routed)          0.399     2.002    counter/ssegctrl_OBUF[0]
    SLICE_X43Y54         LUT6 (Prop_lut6_I4_O)        0.045     2.047 r  counter/sseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.411     2.458    sseg_OBUF[3]
    J15                  OBUF (Prop_obuf_I_O)         1.214     3.672 r  sseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.672    sseg[3]
    J15                                                               r  sseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.214ns  (logic 1.408ns (63.589%)  route 0.806ns (36.411%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.584     1.462    counter/clk
    SLICE_X43Y63         FDRE                                         r  counter/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  counter/counter_reg[15]/Q
                         net (fo=13, routed)          0.396     1.999    counter/ssegctrl_OBUF[0]
    SLICE_X43Y54         LUT6 (Prop_lut6_I3_O)        0.045     2.044 r  counter/sseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.410     2.454    sseg_OBUF[1]
    J16                  OBUF (Prop_obuf_I_O)         1.222     3.677 r  sseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.677    sseg[1]
    J16                                                               r  sseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.271ns  (logic 1.420ns (62.543%)  route 0.851ns (37.457%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.584     1.462    counter/clk
    SLICE_X43Y63         FDRE                                         r  counter/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  counter/counter_reg[15]/Q
                         net (fo=13, routed)          0.322     1.925    counter/ssegctrl_OBUF[0]
    SLICE_X43Y55         LUT6 (Prop_lut6_I1_O)        0.045     1.970 r  counter/sseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.528     2.499    sseg_OBUF[4]
    J18                  OBUF (Prop_obuf_I_O)         1.234     3.733 r  sseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.733    sseg[4]
    J18                                                               r  sseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ssegctrl[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.416ns  (logic 1.400ns (57.968%)  route 1.015ns (42.032%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.584     1.462    counter/clk
    SLICE_X43Y63         FDRE                                         r  counter/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDRE (Prop_fdre_C_Q)         0.141     1.603 f  counter/counter_reg[15]/Q
                         net (fo=13, routed)          0.430     2.033    counter/ssegctrl_OBUF[0]
    SLICE_X43Y54         LUT1 (Prop_lut1_I0_O)        0.045     2.078 r  counter/ssegctrl_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.585     2.664    ssegctrl_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         1.214     3.878 r  ssegctrl_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.878    ssegctrl[1]
    H17                                                               r  ssegctrl[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.417ns  (logic 1.417ns (58.630%)  route 1.000ns (41.370%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.584     1.462    counter/clk
    SLICE_X43Y63         FDRE                                         r  counter/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  counter/counter_reg[15]/Q
                         net (fo=13, routed)          0.421     2.024    counter/ssegctrl_OBUF[0]
    SLICE_X43Y55         LUT6 (Prop_lut6_I3_O)        0.045     2.069 r  counter/sseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.579     2.648    sseg_OBUF[0]
    H18                  OBUF (Prop_obuf_I_O)         1.231     3.879 r  sseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.879    sseg[0]
    H18                                                               r  sseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.623ns  (logic 1.482ns (56.489%)  route 1.141ns (43.511%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.584     1.462    counter/clk
    SLICE_X43Y63         FDRE                                         r  counter/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  counter/counter_reg[15]/Q
                         net (fo=13, routed)          0.423     2.026    counter/ssegctrl_OBUF[0]
    SLICE_X43Y55         LUT6 (Prop_lut6_I3_O)        0.045     2.071 r  counter/sseg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.719     2.790    sseg_OBUF[2]
    M17                  OBUF (Prop_obuf_I_O)         1.296     4.086 r  sseg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.086    sseg[2]
    M17                                                               r  sseg[2] (OUT)
  -------------------------------------------------------------------    -------------------





