OpenSTA 2.4.0 41a51eaf4c Copyright (c) 2021, Parallax Software, Inc.
License GPLv3: GNU GPL version 3 <http://gnu.org/licenses/gpl.html>

This is free software, and you are free to change and redistribute it
under certain conditions; type `show_copying' for details. 
This program comes with ABSOLUTELY NO WARRANTY; for details type `show_warranty'.
define_corners Typical
read_liberty -corner Typical /home/chittesh/.ciel/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
Reading netlist '/openlane/designs/4bit_alu/runs/RUN_2025.08.12_07.29.39/results/routing/alu.nl.v'…
Warning: /openlane/designs/4bit_alu/runs/RUN_2025.08.12_07.29.39/results/routing/alu.nl.v line 277, module sky130_fd_sc_hd__tapvpwrvgnd_1 not found. Creating black box for TAP_26.
Warning: /openlane/designs/4bit_alu/runs/RUN_2025.08.12_07.29.39/results/routing/alu.nl.v line 323, module sky130_fd_sc_hd__fill_2 not found. Creating black box for FILLER_0_0_15.
Warning: /openlane/designs/4bit_alu/runs/RUN_2025.08.12_07.29.39/results/routing/alu.nl.v line 325, module sky130_ef_sc_hd__decap_12 not found. Creating black box for FILLER_0_0_29.
Warning: /openlane/designs/4bit_alu/runs/RUN_2025.08.12_07.29.39/results/routing/alu.nl.v line 328, module sky130_fd_sc_hd__fill_1 not found. Creating black box for FILLER_0_0_55.
Reading design constraints file at '/openlane/designs/4bit_alu/runs/RUN_2025.08.12_07.29.39/tmp/17-alu.sdc'…
min_report

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= Typical Corner ===================================

Startpoint: sel[1] (input port clocked by clk)
Endpoint: Y[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
                  0.02    0.01    2.01 ^ sel[1] (in)
     1    0.00                           sel[1] (net)
                  0.02    0.00    2.01 ^ input10/A (sky130_fd_sc_hd__clkbuf_2)
                  0.13    0.15    2.16 ^ input10/X (sky130_fd_sc_hd__clkbuf_2)
     5    0.02                           net10 (net)
                  0.13    0.00    2.16 ^ _91_/A1 (sky130_fd_sc_hd__a31o_1)
                  0.04    0.14    2.30 ^ _91_/X (sky130_fd_sc_hd__a31o_1)
     1    0.00                           net15 (net)
                  0.04    0.00    2.30 ^ output15/A (sky130_fd_sc_hd__clkbuf_4)
                  0.11    0.17    2.47 ^ output15/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.03                           Y[3] (net)
                  0.11    0.00    2.47 ^ Y[3] (out)
                                  2.47   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -2.47   data arrival time
-----------------------------------------------------------------------------
                                  4.22   slack (MET)


Startpoint: A[0] (input port clocked by clk)
Endpoint: Y[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
                  0.02    0.01    2.01 ^ A[0] (in)
     1    0.00                           A[0] (net)
                  0.02    0.00    2.01 ^ input1/A (sky130_fd_sc_hd__clkbuf_2)
                  0.15    0.16    2.17 ^ input1/X (sky130_fd_sc_hd__clkbuf_2)
     7    0.03                           net1 (net)
                  0.15    0.00    2.17 ^ _70_/A2 (sky130_fd_sc_hd__o211a_1)
                  0.04    0.14    2.31 ^ _70_/X (sky130_fd_sc_hd__o211a_1)
     1    0.00                           net12 (net)
                  0.04    0.00    2.31 ^ output12/A (sky130_fd_sc_hd__clkbuf_4)
                  0.11    0.17    2.48 ^ output12/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.03                           Y[0] (net)
                  0.11    0.00    2.49 ^ Y[0] (out)
                                  2.49   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -2.49   data arrival time
-----------------------------------------------------------------------------
                                  4.24   slack (MET)


Startpoint: sel[0] (input port clocked by clk)
Endpoint: Y[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
                  0.01    0.01    2.01 v sel[0] (in)
     1    0.00                           sel[0] (net)
                  0.01    0.00    2.01 v input9/A (sky130_fd_sc_hd__clkbuf_2)
                  0.09    0.13    2.14 v input9/X (sky130_fd_sc_hd__clkbuf_2)
     6    0.02                           net9 (net)
                  0.09    0.00    2.14 v _48_/B (sky130_fd_sc_hd__nand2_1)
                  0.12    0.13    2.27 ^ _48_/Y (sky130_fd_sc_hd__nand2_1)
     3    0.01                           _05_ (net)
                  0.12    0.00    2.27 ^ _85_/A1 (sky130_fd_sc_hd__o21bai_1)
                  0.04    0.09    2.36 v _85_/Y (sky130_fd_sc_hd__o21bai_1)
     1    0.00                           net14 (net)
                  0.04    0.00    2.36 v output14/A (sky130_fd_sc_hd__clkbuf_4)
                  0.08    0.17    2.53 v output14/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.03                           Y[2] (net)
                  0.08    0.00    2.53 v Y[2] (out)
                                  2.53   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -2.53   data arrival time
-----------------------------------------------------------------------------
                                  4.28   slack (MET)


Startpoint: B[0] (input port clocked by clk)
Endpoint: Y[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
                  0.01    0.00    2.00 v B[0] (in)
     1    0.00                           B[0] (net)
                  0.01    0.00    2.00 v input5/A (sky130_fd_sc_hd__clkbuf_2)
                  0.09    0.13    2.14 v input5/X (sky130_fd_sc_hd__clkbuf_2)
     7    0.02                           net5 (net)
                  0.09    0.00    2.14 v _72_/A1 (sky130_fd_sc_hd__a21oi_1)
                  0.08    0.12    2.26 ^ _72_/Y (sky130_fd_sc_hd__a21oi_1)
     1    0.00                           _27_ (net)
                  0.08    0.00    2.26 ^ _74_/B (sky130_fd_sc_hd__or3b_1)
                  0.04    0.10    2.36 ^ _74_/X (sky130_fd_sc_hd__or3b_1)
     1    0.00                           _29_ (net)
                  0.04    0.00    2.36 ^ _79_/A (sky130_fd_sc_hd__nand2_1)
                  0.03    0.04    2.40 v _79_/Y (sky130_fd_sc_hd__nand2_1)
     1    0.00                           net13 (net)
                  0.03    0.00    2.40 v output13/A (sky130_fd_sc_hd__clkbuf_4)
                  0.08    0.17    2.56 v output13/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.03                           Y[1] (net)
                  0.08    0.00    2.56 v Y[1] (out)
                                  2.56   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -2.56   data arrival time
-----------------------------------------------------------------------------
                                  4.31   slack (MET)



min_report_end
max_report

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= Typical Corner ===================================

Startpoint: A[1] (input port clocked by clk)
Endpoint: Y[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
                  0.02    0.01    2.01 ^ A[1] (in)
     1    0.00                           A[1] (net)
                  0.02    0.00    2.01 ^ input2/A (sky130_fd_sc_hd__dlymetal6s2s_1)
                  0.19    0.19    2.20 ^ input2/X (sky130_fd_sc_hd__dlymetal6s2s_1)
     4    0.02                           net2 (net)
                  0.19    0.00    2.20 ^ _51_/B (sky130_fd_sc_hd__xor2_2)
                  0.26    0.28    2.48 ^ _51_/X (sky130_fd_sc_hd__xor2_2)
     5    0.02                           _08_ (net)
                  0.26    0.00    2.49 ^ _53_/A3 (sky130_fd_sc_hd__a31o_1)
                  0.10    0.23    2.72 ^ _53_/X (sky130_fd_sc_hd__a31o_1)
     3    0.01                           _10_ (net)
                  0.10    0.00    2.72 ^ _55_/A2 (sky130_fd_sc_hd__a21oi_1)
                  0.09    0.11    2.83 v _55_/Y (sky130_fd_sc_hd__a21oi_1)
     3    0.01                           _12_ (net)
                  0.09    0.00    2.83 v _87_/B (sky130_fd_sc_hd__or2_1)
                  0.05    0.23    3.06 v _87_/X (sky130_fd_sc_hd__or2_1)
     1    0.00                           _40_ (net)
                  0.05    0.00    3.06 v _90_/A2 (sky130_fd_sc_hd__a32o_1)
                  0.04    0.26    3.32 v _90_/X (sky130_fd_sc_hd__a32o_1)
     1    0.00                           _43_ (net)
                  0.04    0.00    3.32 v _91_/B1 (sky130_fd_sc_hd__a31o_1)
                  0.04    0.18    3.50 v _91_/X (sky130_fd_sc_hd__a31o_1)
     1    0.00                           net15 (net)
                  0.04    0.00    3.50 v output15/A (sky130_fd_sc_hd__clkbuf_4)
                  0.08    0.19    3.69 v output15/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.03                           Y[3] (net)
                  0.08    0.00    3.69 v Y[3] (out)
                                  3.69   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -3.69   data arrival time
-----------------------------------------------------------------------------
                                  4.06   slack (MET)


Startpoint: A[1] (input port clocked by clk)
Endpoint: Y[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
                  0.01    0.01    2.01 v A[1] (in)
     1    0.00                           A[1] (net)
                  0.01    0.00    2.01 v input2/A (sky130_fd_sc_hd__dlymetal6s2s_1)
                  0.09    0.18    2.18 v input2/X (sky130_fd_sc_hd__dlymetal6s2s_1)
     4    0.02                           net2 (net)
                  0.09    0.00    2.19 v _51_/B (sky130_fd_sc_hd__xor2_2)
                  0.11    0.20    2.39 v _51_/X (sky130_fd_sc_hd__xor2_2)
     5    0.02                           _08_ (net)
                  0.11    0.00    2.39 v _53_/A3 (sky130_fd_sc_hd__a31o_1)
                  0.06    0.28    2.66 v _53_/X (sky130_fd_sc_hd__a31o_1)
     3    0.01                           _10_ (net)
                  0.06    0.00    2.66 v _82_/A (sky130_fd_sc_hd__or2b_1)
                  0.04    0.23    2.89 v _82_/X (sky130_fd_sc_hd__or2b_1)
     1    0.00                           _36_ (net)
                  0.04    0.00    2.89 v _84_/A3 (sky130_fd_sc_hd__a31o_1)
                  0.04    0.22    3.12 v _84_/X (sky130_fd_sc_hd__a31o_1)
     1    0.00                           _38_ (net)
                  0.04    0.00    3.12 v _85_/B1_N (sky130_fd_sc_hd__o21bai_1)
                  0.05    0.16    3.27 v _85_/Y (sky130_fd_sc_hd__o21bai_1)
     1    0.00                           net14 (net)
                  0.05    0.00    3.27 v output14/A (sky130_fd_sc_hd__clkbuf_4)
                  0.08    0.20    3.47 v output14/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.03                           Y[2] (net)
                  0.08    0.00    3.47 v Y[2] (out)
                                  3.47   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -3.47   data arrival time
-----------------------------------------------------------------------------
                                  4.28   slack (MET)


Startpoint: A[1] (input port clocked by clk)
Endpoint: Y[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
                  0.01    0.01    2.01 v A[1] (in)
     1    0.00                           A[1] (net)
                  0.01    0.00    2.01 v input2/A (sky130_fd_sc_hd__dlymetal6s2s_1)
                  0.09    0.18    2.18 v input2/X (sky130_fd_sc_hd__dlymetal6s2s_1)
     4    0.02                           net2 (net)
                  0.09    0.00    2.19 v _51_/B (sky130_fd_sc_hd__xor2_2)
                  0.11    0.20    2.39 v _51_/X (sky130_fd_sc_hd__xor2_2)
     5    0.02                           _08_ (net)
                  0.11    0.00    2.39 v _71_/C (sky130_fd_sc_hd__and3_1)
                  0.03    0.20    2.59 v _71_/X (sky130_fd_sc_hd__and3_1)
     1    0.00                           _26_ (net)
                  0.03    0.00    2.59 v _74_/A (sky130_fd_sc_hd__or3b_1)
                  0.07    0.38    2.97 v _74_/X (sky130_fd_sc_hd__or3b_1)
     1    0.00                           _29_ (net)
                  0.07    0.00    2.97 v _79_/A (sky130_fd_sc_hd__nand2_1)
                  0.04    0.07    3.04 ^ _79_/Y (sky130_fd_sc_hd__nand2_1)
     1    0.00                           net13 (net)
                  0.04    0.00    3.04 ^ output13/A (sky130_fd_sc_hd__clkbuf_4)
                  0.11    0.19    3.23 ^ output13/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.03                           Y[1] (net)
                  0.11    0.00    3.23 ^ Y[1] (out)
                                  3.23   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -3.23   data arrival time
-----------------------------------------------------------------------------
                                  4.52   slack (MET)


Startpoint: sel[1] (input port clocked by clk)
Endpoint: Y[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
                  0.02    0.01    2.01 ^ sel[1] (in)
     1    0.00                           sel[1] (net)
                  0.02    0.00    2.01 ^ input10/A (sky130_fd_sc_hd__clkbuf_2)
                  0.13    0.16    2.18 ^ input10/X (sky130_fd_sc_hd__clkbuf_2)
     5    0.02                           net10 (net)
                  0.13    0.00    2.18 ^ _47_/A (sky130_fd_sc_hd__inv_2)
                  0.05    0.08    2.25 v _47_/Y (sky130_fd_sc_hd__inv_2)
     5    0.02                           _04_ (net)
                  0.05    0.00    2.25 v _69_/B1 (sky130_fd_sc_hd__a211o_1)
                  0.04    0.27    2.53 v _69_/X (sky130_fd_sc_hd__a211o_1)
     1    0.00                           _25_ (net)
                  0.04    0.00    2.53 v _70_/C1 (sky130_fd_sc_hd__o211a_1)
                  0.04    0.11    2.63 v _70_/X (sky130_fd_sc_hd__o211a_1)
     1    0.00                           net12 (net)
                  0.04    0.00    2.63 v output12/A (sky130_fd_sc_hd__clkbuf_4)
                  0.08    0.19    2.82 v output12/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.03                           Y[0] (net)
                  0.08    0.00    2.82 v Y[0] (out)
                                  2.82   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -2.82   data arrival time
-----------------------------------------------------------------------------
                                  4.93   slack (MET)



max_report_end
checks_report

===========================================================================
report_checks -unconstrained
===========================================================================
======================= Typical Corner ===================================

Startpoint: A[1] (input port clocked by clk)
Endpoint: Y[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
                  0.02    0.01    2.01 ^ A[1] (in)
     1    0.00                           A[1] (net)
                  0.02    0.00    2.01 ^ input2/A (sky130_fd_sc_hd__dlymetal6s2s_1)
                  0.19    0.19    2.20 ^ input2/X (sky130_fd_sc_hd__dlymetal6s2s_1)
     4    0.02                           net2 (net)
                  0.19    0.00    2.20 ^ _51_/B (sky130_fd_sc_hd__xor2_2)
                  0.26    0.28    2.48 ^ _51_/X (sky130_fd_sc_hd__xor2_2)
     5    0.02                           _08_ (net)
                  0.26    0.00    2.49 ^ _53_/A3 (sky130_fd_sc_hd__a31o_1)
                  0.10    0.23    2.72 ^ _53_/X (sky130_fd_sc_hd__a31o_1)
     3    0.01                           _10_ (net)
                  0.10    0.00    2.72 ^ _55_/A2 (sky130_fd_sc_hd__a21oi_1)
                  0.09    0.11    2.83 v _55_/Y (sky130_fd_sc_hd__a21oi_1)
     3    0.01                           _12_ (net)
                  0.09    0.00    2.83 v _87_/B (sky130_fd_sc_hd__or2_1)
                  0.05    0.23    3.06 v _87_/X (sky130_fd_sc_hd__or2_1)
     1    0.00                           _40_ (net)
                  0.05    0.00    3.06 v _90_/A2 (sky130_fd_sc_hd__a32o_1)
                  0.04    0.26    3.32 v _90_/X (sky130_fd_sc_hd__a32o_1)
     1    0.00                           _43_ (net)
                  0.04    0.00    3.32 v _91_/B1 (sky130_fd_sc_hd__a31o_1)
                  0.04    0.18    3.50 v _91_/X (sky130_fd_sc_hd__a31o_1)
     1    0.00                           net15 (net)
                  0.04    0.00    3.50 v output15/A (sky130_fd_sc_hd__clkbuf_4)
                  0.08    0.19    3.69 v output15/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.03                           Y[3] (net)
                  0.08    0.00    3.69 v Y[3] (out)
                                  3.69   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -3.69   data arrival time
-----------------------------------------------------------------------------
                                  4.06   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= Typical Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= Typical Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1 unannotated drivers.
 clk
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There is 1 unclocked register/latch pin.
  _92_/GATE_N
Warning: There are 2 unconstrained endpoints.
  Cout
  _92_/D
checks_report_end
power_report

===========================================================================
 report_power
============================================================================
======================= Typical Corner ===================================

Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             8.01e-07   1.47e-07   8.12e-12   9.48e-07   3.6%
Combinational          1.09e-05   1.47e-05   4.01e-10   2.56e-05  96.4%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.17e-05   1.49e-05   4.09e-10   2.66e-05 100.0%
                          44.1%      55.9%       0.0%

power_report_end
skew_report

===========================================================================
report_clock_skew
============================================================================
Clock clk
No launch/capture paths found.

skew_report_end
summary_report

===========================================================================
report_tns
============================================================================
tns 0.00

===========================================================================
report_wns
============================================================================
wns 0.00

===========================================================================
report_worst_slack -max (Setup)
============================================================================
worst slack 4.06

===========================================================================
report_worst_slack -min (Hold)
============================================================================
worst slack 4.22
summary_report_end
[WARNING] Did not save OpenROAD database!
Writing SDF to '/openlane/designs/4bit_alu/runs/RUN_2025.08.12_07.29.39/results/routing/mca/process_corner_nom/alu.sdf'…
Writing timing model to '/openlane/designs/4bit_alu/runs/RUN_2025.08.12_07.29.39/results/routing/mca/process_corner_nom/alu.lib'…
