.vscode
fib/sim/sim
fib/sim/sim.dSYM
1st/fpu
1st/sim/sim
1st/sim/sim.dSYM
1st/sim/test
1st/sim/io/out
1st/sim/debug
2nd/fpu
2nd/sim/sim
2nd/sim/sim.dSYM
2nd/sim/test
2nd/sim/io/out
2nd/sim/debug