Analysis & Synthesis report for main1
Thu Jun 28 02:55:17 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |integration_final|ControlUnit_seq:Controlunit_seq_int|State
 12. State Machine - |integration_final|CV:CV_int|CVmonitor:Cvmnt|current_state
 13. User-Specified and Inferred Latches
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for Classes:classes_int|C1X1_Mem:C1X1|altsyncram:altsyncram_component|altsyncram_6e24:auto_generated
 20. Source assignments for Classes:classes_int|C1X2_Mem:C1X2|altsyncram:altsyncram_component|altsyncram_7e24:auto_generated
 21. Source assignments for Classes:classes_int|C1X3_Mem:C1X3|altsyncram:altsyncram_component|altsyncram_8e24:auto_generated
 22. Source assignments for Classes:classes_int|C2X1_Mem:C2X1|altsyncram:altsyncram_component|altsyncram_be24:auto_generated
 23. Source assignments for Classes:classes_int|C2X2_Mem:C2X2|altsyncram:altsyncram_component|altsyncram_9e24:auto_generated
 24. Source assignments for Classes:classes_int|C2X3_Mem:C2X3|altsyncram:altsyncram_component|altsyncram_ae24:auto_generated
 25. Source assignments for caches:caches_int|Mem_23x900:cache1|altsyncram:altsyncram_component|altsyncram_m504:auto_generated
 26. Source assignments for caches:caches_int|Mem_23x900:cache2|altsyncram:altsyncram_component|altsyncram_m504:auto_generated
 27. Source assignments for caches:caches_int|cacheAcc_Avg:cacheAcc_Avg1|Mem_25x900:cacheAcc_MeMo|altsyncram:altsyncram_component|altsyncram_f304:auto_generated
 28. Source assignments for caches:caches_int|cacheAcc_Avg:cacheAcc_Avg2|Mem_25x900:cacheAcc_MeMo|altsyncram:altsyncram_component|altsyncram_f304:auto_generated
 29. Source assignments for caches:caches_int|alphabetaMem:LABEL_ALPHA|Mem_16x900:Memory_Alphabeta|altsyncram:altsyncram_component|altsyncram_o504:auto_generated
 30. Source assignments for caches:caches_int|alphabetaMem:LABEL_ALPHA|Mem_16x900:Memory_Acc_Average|altsyncram:altsyncram_component|altsyncram_o504:auto_generated
 31. Source assignments for caches:caches_int|alphabetaMem:LABEL_ALPHA|Mem_16x900:Memory_BackUp|altsyncram:altsyncram_component|altsyncram_o504:auto_generated
 32. Source assignments for caches:caches_int|alphabetaMem:LABEL_BETA|Mem_16x900:Memory_Alphabeta|altsyncram:altsyncram_component|altsyncram_o504:auto_generated
 33. Source assignments for caches:caches_int|alphabetaMem:LABEL_BETA|Mem_16x900:Memory_Acc_Average|altsyncram:altsyncram_component|altsyncram_o504:auto_generated
 34. Source assignments for caches:caches_int|alphabetaMem:LABEL_BETA|Mem_16x900:Memory_BackUp|altsyncram:altsyncram_component|altsyncram_o504:auto_generated
 35. Source assignments for CV:CV_int|Mem_10x900:iCV_mem|altsyncram:altsyncram_component|altsyncram_i504:auto_generated
 36. Source assignments for CV:CV_int|Mem_10x900:jCV_mem|altsyncram:altsyncram_component|altsyncram_i504:auto_generated
 37. Parameter Settings for User Entity Instance: ControlUnit_seq:Controlunit_seq_int
 38. Parameter Settings for User Entity Instance: Classes:classes_int
 39. Parameter Settings for User Entity Instance: Classes:classes_int|C1X1_Mem:C1X1|altsyncram:altsyncram_component
 40. Parameter Settings for User Entity Instance: Classes:classes_int|C1X2_Mem:C1X2|altsyncram:altsyncram_component
 41. Parameter Settings for User Entity Instance: Classes:classes_int|C1X3_Mem:C1X3|altsyncram:altsyncram_component
 42. Parameter Settings for User Entity Instance: Classes:classes_int|C2X1_Mem:C2X1|altsyncram:altsyncram_component
 43. Parameter Settings for User Entity Instance: Classes:classes_int|C2X2_Mem:C2X2|altsyncram:altsyncram_component
 44. Parameter Settings for User Entity Instance: Classes:classes_int|C2X3_Mem:C2X3|altsyncram:altsyncram_component
 45. Parameter Settings for User Entity Instance: Classes:classes_int|reg:C1reg
 46. Parameter Settings for User Entity Instance: Classes:classes_int|reg:C2reg
 47. Parameter Settings for User Entity Instance: Classes:classes_int|NormCalculate:Norm_Wkblock
 48. Parameter Settings for User Entity Instance: Classes:classes_int|NormCalculate:Norm_Wkblock|DotProduct:LABEL1
 49. Parameter Settings for User Entity Instance: Classes:classes_int|NormCalculate:Norm_Wkblock|DotProduct:LABEL2
 50. Parameter Settings for User Entity Instance: Classes:classes_int|NormCalculate:Norm_Wkblock|DotProduct:LABEL3
 51. Parameter Settings for User Entity Instance: Classes:classes_int|NormCalculate:Norm_Wkblock|mux2x1:LABEL4
 52. Parameter Settings for User Entity Instance: Classes:classes_int|NormCalculate:Norm_Wkblock|fifo2:LABEL5
 53. Parameter Settings for User Entity Instance: Classes:classes_int|NormCalculate:Norm_Wkblock|fifo2:LABEL5|data_Memory_fifo2:FifoRam
 54. Parameter Settings for User Entity Instance: Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6
 55. Parameter Settings for User Entity Instance: Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|comparator:CompTopBot
 56. Parameter Settings for User Entity Instance: Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|divider:siglamdaport
 57. Parameter Settings for User Entity Instance: Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|divider:sigSquare
 58. Parameter Settings for User Entity Instance: Classes:classes_int|NormCalculate:Norm_Wkblock|reg:LABEL7
 59. Parameter Settings for User Entity Instance: Classes:classes_int|reg:LABLE_Reg_addres
 60. Parameter Settings for User Entity Instance: Classes:classes_int|N_bitfulladder:LABLE_AddreInc
 61. Parameter Settings for User Entity Instance: Classes:classes_int|reg:LABLE_Reg_addres2
 62. Parameter Settings for User Entity Instance: Classes:classes_int|N_bitfulladder:LABLE_AddreInc2
 63. Parameter Settings for User Entity Instance: Classes:classes_int|mux2x1:LABLE_addressSel
 64. Parameter Settings for User Entity Instance: Classes:classes_int|mux2x1:LABLE_addressSe2
 65. Parameter Settings for User Entity Instance: Kernel_block:kernel_int
 66. Parameter Settings for User Entity Instance: Kernel_block:kernel_int|B4_Kernel:input
 67. Parameter Settings for User Entity Instance: Kernel_block:kernel_int|B4_Kernel:input|reg:LABLE_ker_RelativePoimt_REG_F1
 68. Parameter Settings for User Entity Instance: Kernel_block:kernel_int|B4_Kernel:input|reg:LABLE_ker_RelativePoimt_REG_F2
 69. Parameter Settings for User Entity Instance: Kernel_block:kernel_int|B4_Kernel:input|reg:LABLE_ker_RelativePoimt_REG_F3
 70. Parameter Settings for User Entity Instance: Kernel_block:kernel_int|B4_Kernel:input|mux4x1:LABLE_Kenel_RelativePoint_FeatureMux
 71. Parameter Settings for User Entity Instance: Kernel_block:kernel_int|B4_Kernel:input|mux2x1:LABLE_Kenel_classF1_Mux
 72. Parameter Settings for User Entity Instance: Kernel_block:kernel_int|B4_Kernel:input|mux2x1:LABLE_Kenel_classF2_Mux
 73. Parameter Settings for User Entity Instance: Kernel_block:kernel_int|B4_Kernel:input|mux2x1:LABLE_Kenel_classF3_Mux
 74. Parameter Settings for User Entity Instance: Kernel_block:kernel_int|B4_Kernel:input|reg:LABLE_ker_classF1_REG
 75. Parameter Settings for User Entity Instance: Kernel_block:kernel_int|B4_Kernel:input|reg:LABLE_ker_classF2_REG
 76. Parameter Settings for User Entity Instance: Kernel_block:kernel_int|B4_Kernel:input|reg:LABLE_ker_classF3_REG
 77. Parameter Settings for User Entity Instance: Kernel_block:kernel_int|B4_Kernel:input|mux4x1:LABLE_Kenel_class_FeatureMux
 78. Parameter Settings for User Entity Instance: caches:caches_int
 79. Parameter Settings for User Entity Instance: caches:caches_int|mux4x1:muxCache1
 80. Parameter Settings for User Entity Instance: caches:caches_int|N_bitfulladder:adder1
 81. Parameter Settings for User Entity Instance: caches:caches_int|reg:reg1
 82. Parameter Settings for User Entity Instance: caches:caches_int|mux2x1:mux_address1
 83. Parameter Settings for User Entity Instance: caches:caches_int|Mem_23x900:cache1|altsyncram:altsyncram_component
 84. Parameter Settings for User Entity Instance: caches:caches_int|mux4x1:muxCache2
 85. Parameter Settings for User Entity Instance: caches:caches_int|N_bitfulladder:adder2
 86. Parameter Settings for User Entity Instance: caches:caches_int|reg:reg2
 87. Parameter Settings for User Entity Instance: caches:caches_int|mux2x1:mux_address2
 88. Parameter Settings for User Entity Instance: caches:caches_int|Mem_23x900:cache2|altsyncram:altsyncram_component
 89. Parameter Settings for User Entity Instance: caches:caches_int|mux2x1:mux_DataOut_cache1and2
 90. Parameter Settings for User Entity Instance: caches:caches_int|CtildeUpdate:Ctildpart
 91. Parameter Settings for User Entity Instance: caches:caches_int|GetMax:MaxValue
 92. Parameter Settings for User Entity Instance: caches:caches_int|GetMax:MaxValue|Comparator_Caches:SelectMax
 93. Parameter Settings for User Entity Instance: caches:caches_int|GetMax:MaxValue|reg:RegAddress
 94. Parameter Settings for User Entity Instance: caches:caches_int|GetMax:MaxValue|mux2x1:MaxValue
 95. Parameter Settings for User Entity Instance: caches:caches_int|GetMax:MaxValue|MaximReg:RegIn1new
 96. Parameter Settings for User Entity Instance: caches:caches_int|GetMin:MinValue
 97. Parameter Settings for User Entity Instance: caches:caches_int|GetMin:MinValue|Comparator_Caches:SelectMin
 98. Parameter Settings for User Entity Instance: caches:caches_int|GetMin:MinValue|reg:RegAddress
 99. Parameter Settings for User Entity Instance: caches:caches_int|GetMin:MinValue|mux2x1:MinValue
100. Parameter Settings for User Entity Instance: caches:caches_int|GetMin:MinValue|MinimReg:RegIn1new
101. Parameter Settings for User Entity Instance: caches:caches_int|cacheAcc_Avg:cacheAcc_Avg1
102. Parameter Settings for User Entity Instance: caches:caches_int|cacheAcc_Avg:cacheAcc_Avg1|N_bitfulladder:adderIcreasing
103. Parameter Settings for User Entity Instance: caches:caches_int|cacheAcc_Avg:cacheAcc_Avg1|reg:regggg
104. Parameter Settings for User Entity Instance: caches:caches_int|cacheAcc_Avg:cacheAcc_Avg1|Mem_25x900:cacheAcc_MeMo|altsyncram:altsyncram_component
105. Parameter Settings for User Entity Instance: caches:caches_int|cacheAcc_Avg:cacheAcc_Avg1|mux4x1:MuxDataIn
106. Parameter Settings for User Entity Instance: caches:caches_int|cacheAcc_Avg:cacheAcc_Avg1|divider:LABLE_Division
107. Parameter Settings for User Entity Instance: caches:caches_int|cacheAcc_Avg:cacheAcc_Avg2
108. Parameter Settings for User Entity Instance: caches:caches_int|cacheAcc_Avg:cacheAcc_Avg2|N_bitfulladder:adderIcreasing
109. Parameter Settings for User Entity Instance: caches:caches_int|cacheAcc_Avg:cacheAcc_Avg2|reg:regggg
110. Parameter Settings for User Entity Instance: caches:caches_int|cacheAcc_Avg:cacheAcc_Avg2|Mem_25x900:cacheAcc_MeMo|altsyncram:altsyncram_component
111. Parameter Settings for User Entity Instance: caches:caches_int|cacheAcc_Avg:cacheAcc_Avg2|mux4x1:MuxDataIn
112. Parameter Settings for User Entity Instance: caches:caches_int|cacheAcc_Avg:cacheAcc_Avg2|divider:LABLE_Division
113. Parameter Settings for User Entity Instance: caches:caches_int|GetMin:Min_b
114. Parameter Settings for User Entity Instance: caches:caches_int|GetMin:Min_b|Comparator_Caches:SelectMin
115. Parameter Settings for User Entity Instance: caches:caches_int|GetMin:Min_b|reg:RegAddress
116. Parameter Settings for User Entity Instance: caches:caches_int|GetMin:Min_b|mux2x1:MinValue
117. Parameter Settings for User Entity Instance: caches:caches_int|GetMin:Min_b|MinimReg:RegIn1new
118. Parameter Settings for User Entity Instance: caches:caches_int|GetMax:Max_B
119. Parameter Settings for User Entity Instance: caches:caches_int|GetMax:Max_B|Comparator_Caches:SelectMax
120. Parameter Settings for User Entity Instance: caches:caches_int|GetMax:Max_B|reg:RegAddress
121. Parameter Settings for User Entity Instance: caches:caches_int|GetMax:Max_B|mux2x1:MaxValue
122. Parameter Settings for User Entity Instance: caches:caches_int|GetMax:Max_B|MaximReg:RegIn1new
123. Parameter Settings for User Entity Instance: caches:caches_int|alphabetaMem:LABEL_ALPHA
124. Parameter Settings for User Entity Instance: caches:caches_int|alphabetaMem:LABEL_ALPHA|divider:div
125. Parameter Settings for User Entity Instance: caches:caches_int|alphabetaMem:LABEL_ALPHA|Mem_16x900:Memory_Alphabeta|altsyncram:altsyncram_component
126. Parameter Settings for User Entity Instance: caches:caches_int|alphabetaMem:LABEL_ALPHA|Mem_16x900:Memory_Acc_Average|altsyncram:altsyncram_component
127. Parameter Settings for User Entity Instance: caches:caches_int|alphabetaMem:LABEL_ALPHA|Mem_16x900:Memory_BackUp|altsyncram:altsyncram_component
128. Parameter Settings for User Entity Instance: caches:caches_int|alphabetaMem:LABEL_BETA
129. Parameter Settings for User Entity Instance: caches:caches_int|alphabetaMem:LABEL_BETA|divider:div
130. Parameter Settings for User Entity Instance: caches:caches_int|alphabetaMem:LABEL_BETA|Mem_16x900:Memory_Alphabeta|altsyncram:altsyncram_component
131. Parameter Settings for User Entity Instance: caches:caches_int|alphabetaMem:LABEL_BETA|Mem_16x900:Memory_Acc_Average|altsyncram:altsyncram_component
132. Parameter Settings for User Entity Instance: caches:caches_int|alphabetaMem:LABEL_BETA|Mem_16x900:Memory_BackUp|altsyncram:altsyncram_component
133. Parameter Settings for User Entity Instance: caches:caches_int|Norm_avg:LABLE_AVGNORM
134. Parameter Settings for User Entity Instance: caches:caches_int|Norm_avg:LABLE_AVGNORM|mux4x1:LABLE_MUX4_alphaBeta
135. Parameter Settings for User Entity Instance: caches:caches_int|Norm_avg:LABLE_AVGNORM|mux2x1:LABLE_MUX2_cacheAvg
136. Parameter Settings for User Entity Instance: caches:caches_int|Norm_avg:LABLE_AVGNORM|reg:LABLE_AddToReg_AvgNorm
137. Parameter Settings for User Entity Instance: caches:caches_int|Norm_avg:LABLE_AVGNORM|fifo2:LABLE_Queue
138. Parameter Settings for User Entity Instance: caches:caches_int|Norm_avg:LABLE_AVGNORM|fifo2:LABLE_Queue|data_Memory_fifo2:FifoRam
139. Parameter Settings for User Entity Instance: caches:caches_int|Norm_avg:LABLE_AVGNORM|mux2x1:LABLE_QueReg_ToQueIN
140. Parameter Settings for User Entity Instance: caches:caches_int|Norm_avg:LABLE_AVGNORM|reg:LABLE_Queue_Reg
141. Parameter Settings for User Entity Instance: caches:caches_int|Norm_avg:LABLE_AVGNORM|divider:LABLE_SquareRoot_Division
142. Parameter Settings for User Entity Instance: caches:caches_int|Norm_avg:LABLE_AVGNORM|comparator:LABLE_Last_Termination_condition
143. Parameter Settings for User Entity Instance: CV:CV_int
144. Parameter Settings for User Entity Instance: CV:CV_int|Mem_10x900:iCV_mem|altsyncram:altsyncram_component
145. Parameter Settings for User Entity Instance: CV:CV_int|Mem_10x900:jCV_mem|altsyncram:altsyncram_component
146. Parameter Settings for User Entity Instance: CV:CV_int|CVmonitor:Cvmnt
147. altsyncram Parameter Settings by Entity Instance
148. Port Connectivity Checks: "CV:CV_int|Mem_10x900:jCV_mem"
149. Port Connectivity Checks: "CV:CV_int|Mem_10x900:iCV_mem"
150. Port Connectivity Checks: "caches:caches_int|Norm_avg:LABLE_AVGNORM|comparator:LABLE_Last_Termination_condition"
151. Port Connectivity Checks: "caches:caches_int|Norm_avg:LABLE_AVGNORM|divider:LABLE_SquareRoot_Division"
152. Port Connectivity Checks: "caches:caches_int|Norm_avg:LABLE_AVGNORM|sqrt32:LABLE_queue_to_square"
153. Port Connectivity Checks: "caches:caches_int|alphabetaMem:LABEL_BETA"
154. Port Connectivity Checks: "caches:caches_int|alphabetaMem:LABEL_ALPHA|divider:div"
155. Port Connectivity Checks: "caches:caches_int|alphabetaMem:LABEL_ALPHA|BoothTop:multipI|Booth:booth16"
156. Port Connectivity Checks: "caches:caches_int|alphabetaMem:LABEL_ALPHA|BoothTop:multipI|Booth:booth1"
157. Port Connectivity Checks: "caches:caches_int|alphabetaMem:LABEL_ALPHA|BoothTop:multipI"
158. Port Connectivity Checks: "caches:caches_int|alphabetaMem:LABEL_ALPHA"
159. Port Connectivity Checks: "caches:caches_int|GetMax:Max_B|Comparator_Caches:SelectMax"
160. Port Connectivity Checks: "caches:caches_int|GetMax:Max_B"
161. Port Connectivity Checks: "caches:caches_int|GetMin:Min_b|Comparator_Caches:SelectMin"
162. Port Connectivity Checks: "caches:caches_int|GetMin:Min_b"
163. Port Connectivity Checks: "caches:caches_int|cacheAcc_Avg:cacheAcc_Avg1|divider:LABLE_Division"
164. Port Connectivity Checks: "caches:caches_int|cacheAcc_Avg:cacheAcc_Avg1|mux4x1:MuxDataIn"
165. Port Connectivity Checks: "caches:caches_int|cacheAcc_Avg:cacheAcc_Avg1|N_bitfulladder:adderIcreasing"
166. Port Connectivity Checks: "caches:caches_int|GetMin:MinValue|Comparator_Caches:SelectMin"
167. Port Connectivity Checks: "caches:caches_int|GetMax:MaxValue|Comparator_Caches:SelectMax"
168. Port Connectivity Checks: "caches:caches_int|N_bitfulladder:adder2"
169. Port Connectivity Checks: "caches:caches_int|mux4x1:muxCache2"
170. Port Connectivity Checks: "caches:caches_int|N_bitfulladder:adder1"
171. Port Connectivity Checks: "caches:caches_int|mux4x1:muxCache1"
172. Port Connectivity Checks: "Kernel_block:kernel_int|B4_Kernel:input|mux4x1:LABLE_Kenel_class_FeatureMux"
173. Port Connectivity Checks: "Kernel_block:kernel_int|B4_Kernel:input|mux4x1:LABLE_Kenel_RelativePoint_FeatureMux"
174. Port Connectivity Checks: "Classes:classes_int|N_bitfulladder:LABLE_AddreInc2"
175. Port Connectivity Checks: "Classes:classes_int|N_bitfulladder:LABLE_AddreInc"
176. Port Connectivity Checks: "Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|divider:sigSquare"
177. Port Connectivity Checks: "Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|divider:siglamdaport"
178. Port Connectivity Checks: "Classes:classes_int|NormCalculate:Norm_Wkblock|DotProduct:LABEL3"
179. Port Connectivity Checks: "Classes:classes_int|NormCalculate:Norm_Wkblock|DotProduct:LABEL2"
180. Port Connectivity Checks: "Classes:classes_int|NormCalculate:Norm_Wkblock|DotProduct:LABEL1"
181. Port Connectivity Checks: "Classes:classes_int|reg:C2reg"
182. Port Connectivity Checks: "Classes:classes_int|reg:C1reg"
183. Port Connectivity Checks: "Classes:classes_int|C2X3_Mem:C2X3"
184. Port Connectivity Checks: "Classes:classes_int|C2X2_Mem:C2X2"
185. Port Connectivity Checks: "Classes:classes_int|C2X1_Mem:C2X1"
186. Port Connectivity Checks: "Classes:classes_int|C1X3_Mem:C1X3"
187. Port Connectivity Checks: "Classes:classes_int|C1X2_Mem:C1X2"
188. Port Connectivity Checks: "Classes:classes_int|C1X1_Mem:C1X1"
189. Port Connectivity Checks: "Classes:classes_int"
190. Post-Synthesis Netlist Statistics for Top Partition
191. Elapsed Time Per Partition
192. Analysis & Synthesis Messages
193. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Jun 28 02:55:16 2018       ;
; Quartus Prime Version           ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                   ; main1                                       ;
; Top-level Entity Name           ; integration_final                           ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 905                                         ;
; Total pins                      ; 18                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 221,528                                     ;
; Total DSP Blocks                ; 13                                          ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEBA6U23I7       ;                    ;
; Top-level entity name                                                           ; integration_final  ; main1              ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.30        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  30.3%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                             ;
+----------------------------------+-----------------+----------------------------------+------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                     ; Library ;
+----------------------------------+-----------------+----------------------------------+------------------------------------------------------------------+---------+
; cachAcc.vhd                      ; yes             ; User VHDL File                   ; E:/quartus/projects/GP_INTEGRATED/cachAcc.vhd                    ;         ;
; caches.vhd                       ; yes             ; User VHDL File                   ; E:/quartus/projects/GP_INTEGRATED/caches.vhd                     ;         ;
; ControlUnit_seq.vhd              ; yes             ; User VHDL File                   ; E:/quartus/projects/GP_INTEGRATED/ControlUnit_seq.vhd            ;         ;
; integration_final.vhd            ; yes             ; User VHDL File                   ; E:/quartus/projects/GP_INTEGRATED/integration_final.vhd          ;         ;
; ../hamada/sqrt.v                 ; yes             ; User Verilog HDL File            ; E:/quartus/projects/hamada/sqrt.v                                ;         ;
; ../hamada/divider.v              ; yes             ; User Verilog HDL File            ; E:/quartus/projects/hamada/divider.v                             ;         ;
; ../hamada/BoothTop.v             ; yes             ; User Verilog HDL File            ; E:/quartus/projects/hamada/BoothTop.v                            ;         ;
; ../hamada/booth.v                ; yes             ; User Verilog HDL File            ; E:/quartus/projects/hamada/booth.v                               ;         ;
; Wk_Calculate.vhd                 ; yes             ; User VHDL File                   ; E:/quartus/projects/GP_INTEGRATED/Wk_Calculate.vhd               ;         ;
; reg.vhd                          ; yes             ; User VHDL File                   ; E:/quartus/projects/GP_INTEGRATED/reg.vhd                        ;         ;
; NormCalculate.vhd                ; yes             ; User VHDL File                   ; E:/quartus/projects/GP_INTEGRATED/NormCalculate.vhd              ;         ;
; Norm_Avg.vhd                     ; yes             ; User VHDL File                   ; E:/quartus/projects/GP_INTEGRATED/Norm_Avg.vhd                   ;         ;
; nbit_adder.vhd                   ; yes             ; User VHDL File                   ; E:/quartus/projects/GP_INTEGRATED/nbit_adder.vhd                 ;         ;
; mux4x1.vhd                       ; yes             ; User VHDL File                   ; E:/quartus/projects/GP_INTEGRATED/mux4x1.vhd                     ;         ;
; mux2x1.vhd                       ; yes             ; User VHDL File                   ; E:/quartus/projects/GP_INTEGRATED/mux2x1.vhd                     ;         ;
; MinimReg.vhd                     ; yes             ; User VHDL File                   ; E:/quartus/projects/GP_INTEGRATED/MinimReg.vhd                   ;         ;
; MaximReg.vhd                     ; yes             ; User VHDL File                   ; E:/quartus/projects/GP_INTEGRATED/MaximReg.vhd                   ;         ;
; Kernal_block.vhd                 ; yes             ; User VHDL File                   ; E:/quartus/projects/GP_INTEGRATED/Kernal_block.vhd               ;         ;
; Gilbert_SVM.vhd                  ; yes             ; User VHDL File                   ; E:/quartus/projects/GP_INTEGRATED/Gilbert_SVM.vhd                ;         ;
; GetMin.vhd                       ; yes             ; User VHDL File                   ; E:/quartus/projects/GP_INTEGRATED/GetMin.vhd                     ;         ;
; GetMax.vhd                       ; yes             ; User VHDL File                   ; E:/quartus/projects/GP_INTEGRATED/GetMax.vhd                     ;         ;
; fifo_new_2.vhd                   ; yes             ; User VHDL File                   ; E:/quartus/projects/GP_INTEGRATED/fifo_new_2.vhd                 ;         ;
; exp_lut.vhd                      ; yes             ; User VHDL File                   ; E:/quartus/projects/GP_INTEGRATED/exp_lut.vhd                    ;         ;
; DotProduct.vhd                   ; yes             ; User VHDL File                   ; E:/quartus/projects/GP_INTEGRATED/DotProduct.vhd                 ;         ;
; datamem_fifo_2.vhd               ; yes             ; User VHDL File                   ; E:/quartus/projects/GP_INTEGRATED/datamem_fifo_2.vhd             ;         ;
; CVmonitor.vhd                    ; yes             ; User VHDL File                   ; E:/quartus/projects/GP_INTEGRATED/CVmonitor.vhd                  ;         ;
; CV.vhd                           ; yes             ; User VHDL File                   ; E:/quartus/projects/GP_INTEGRATED/CV.vhd                         ;         ;
; CtildeUpdate.vhd                 ; yes             ; User VHDL File                   ; E:/quartus/projects/GP_INTEGRATED/CtildeUpdate.vhd               ;         ;
; comparator_Caches.vhd            ; yes             ; User VHDL File                   ; E:/quartus/projects/GP_INTEGRATED/comparator_Caches.vhd          ;         ;
; comparator.vhd                   ; yes             ; User VHDL File                   ; E:/quartus/projects/GP_INTEGRATED/comparator.vhd                 ;         ;
; bithalfadder.vhd                 ; yes             ; User VHDL File                   ; E:/quartus/projects/GP_INTEGRATED/bithalfadder.vhd               ;         ;
; bitfulladder.vhd                 ; yes             ; User VHDL File                   ; E:/quartus/projects/GP_INTEGRATED/bitfulladder.vhd               ;         ;
; B4Kernel.vhd                     ; yes             ; User VHDL File                   ; E:/quartus/projects/GP_INTEGRATED/B4Kernel.vhd                   ;         ;
; alphabetaMem.vhd                 ; yes             ; User VHDL File                   ; E:/quartus/projects/GP_INTEGRATED/alphabetaMem.vhd               ;         ;
; Mem_23x900.vhd                   ; yes             ; User Wizard-Generated File       ; E:/quartus/projects/GP_INTEGRATED/Mem_23x900.vhd                 ;         ;
; Mem_25x900.vhd                   ; yes             ; User Wizard-Generated File       ; E:/quartus/projects/GP_INTEGRATED/Mem_25x900.vhd                 ;         ;
; Mem_10x900.vhd                   ; yes             ; User Wizard-Generated File       ; E:/quartus/projects/GP_INTEGRATED/Mem_10x900.vhd                 ;         ;
; Mem_16x900.vhd                   ; yes             ; User Wizard-Generated File       ; E:/quartus/projects/GP_INTEGRATED/Mem_16x900.vhd                 ;         ;
; C1X1_Mem.vhd                     ; yes             ; User Wizard-Generated File       ; E:/quartus/projects/GP_INTEGRATED/C1X1_Mem.vhd                   ;         ;
; C1X2_Mem.vhd                     ; yes             ; User Wizard-Generated File       ; E:/quartus/projects/GP_INTEGRATED/C1X2_Mem.vhd                   ;         ;
; c1x1_memo.mif                    ; yes             ; User Memory Initialization File  ; E:/quartus/projects/GP_INTEGRATED/c1x1_memo.mif                  ;         ;
; c1x2_memo.mif                    ; yes             ; User Memory Initialization File  ; E:/quartus/projects/GP_INTEGRATED/c1x2_memo.mif                  ;         ;
; c1x3_memo.mif                    ; yes             ; User Memory Initialization File  ; E:/quartus/projects/GP_INTEGRATED/c1x3_memo.mif                  ;         ;
; c2x1_memo.mif                    ; yes             ; User Memory Initialization File  ; E:/quartus/projects/GP_INTEGRATED/c2x1_memo.mif                  ;         ;
; c2x2_memo.mif                    ; yes             ; User Memory Initialization File  ; E:/quartus/projects/GP_INTEGRATED/c2x2_memo.mif                  ;         ;
; c2x3_memo.mif                    ; yes             ; User Memory Initialization File  ; E:/quartus/projects/GP_INTEGRATED/c2x3_memo.mif                  ;         ;
; C1X3_Mem.vhd                     ; yes             ; User Wizard-Generated File       ; E:/quartus/projects/GP_INTEGRATED/C1X3_Mem.vhd                   ;         ;
; C2X2_Mem.vhd                     ; yes             ; User Wizard-Generated File       ; E:/quartus/projects/GP_INTEGRATED/C2X2_Mem.vhd                   ;         ;
; C2X3_Mem.vhd                     ; yes             ; User Wizard-Generated File       ; E:/quartus/projects/GP_INTEGRATED/C2X3_Mem.vhd                   ;         ;
; C2X1_Mem.vhd                     ; yes             ; User Wizard-Generated File       ; E:/quartus/projects/GP_INTEGRATED/C2X1_Mem.vhd                   ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                     ; e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                     ; e:/quartus/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                     ; e:/quartus/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                     ; e:/quartus/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal171.inc                   ; yes             ; Megafunction                     ; e:/quartus/quartus/libraries/megafunctions/aglobal171.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                     ; e:/quartus/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                     ; e:/quartus/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                     ; e:/quartus/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                     ; e:/quartus/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_6e24.tdf           ; yes             ; Auto-Generated Megafunction      ; E:/quartus/projects/GP_INTEGRATED/db/altsyncram_6e24.tdf         ;         ;
; db/altsyncram_7e24.tdf           ; yes             ; Auto-Generated Megafunction      ; E:/quartus/projects/GP_INTEGRATED/db/altsyncram_7e24.tdf         ;         ;
; db/altsyncram_8e24.tdf           ; yes             ; Auto-Generated Megafunction      ; E:/quartus/projects/GP_INTEGRATED/db/altsyncram_8e24.tdf         ;         ;
; db/altsyncram_be24.tdf           ; yes             ; Auto-Generated Megafunction      ; E:/quartus/projects/GP_INTEGRATED/db/altsyncram_be24.tdf         ;         ;
; db/altsyncram_9e24.tdf           ; yes             ; Auto-Generated Megafunction      ; E:/quartus/projects/GP_INTEGRATED/db/altsyncram_9e24.tdf         ;         ;
; db/altsyncram_ae24.tdf           ; yes             ; Auto-Generated Megafunction      ; E:/quartus/projects/GP_INTEGRATED/db/altsyncram_ae24.tdf         ;         ;
; db/altsyncram_m504.tdf           ; yes             ; Auto-Generated Megafunction      ; E:/quartus/projects/GP_INTEGRATED/db/altsyncram_m504.tdf         ;         ;
; db/altsyncram_f304.tdf           ; yes             ; Auto-Generated Megafunction      ; E:/quartus/projects/GP_INTEGRATED/db/altsyncram_f304.tdf         ;         ;
; db/altsyncram_o504.tdf           ; yes             ; Auto-Generated Megafunction      ; E:/quartus/projects/GP_INTEGRATED/db/altsyncram_o504.tdf         ;         ;
; db/altsyncram_i504.tdf           ; yes             ; Auto-Generated Megafunction      ; E:/quartus/projects/GP_INTEGRATED/db/altsyncram_i504.tdf         ;         ;
+----------------------------------+-----------------+----------------------------------+------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 8225      ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 15312     ;
;     -- 7 input functions                    ; 194       ;
;     -- 6 input functions                    ; 855       ;
;     -- 5 input functions                    ; 617       ;
;     -- 4 input functions                    ; 3240      ;
;     -- <=3 input functions                  ; 10406     ;
;                                             ;           ;
; Dedicated logic registers                   ; 905       ;
;                                             ;           ;
; I/O pins                                    ; 18        ;
; Total MLAB memory bits                      ; 0         ;
; Total block memory bits                     ; 221528    ;
;                                             ;           ;
; Total DSP Blocks                            ; 13        ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 1215      ;
; Total fan-out                               ; 62575     ;
; Average fan-out                             ; 3.78      ;
+---------------------------------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+
; Compilation Hierarchy Node                             ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                        ; Entity Name       ; Library Name ;
+--------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+
; |integration_final                                     ; 15312 (1)           ; 905 (0)                   ; 221528            ; 13         ; 18   ; 0            ; |integration_final                                                                                                                                         ;                   ;              ;
;    |CV:CV_int|                                         ; 170 (104)           ; 128 (42)                  ; 18000             ; 0          ; 0    ; 0            ; |integration_final|CV:CV_int                                                                                                                               ; CV                ; work         ;
;       |CVmonitor:Cvmnt|                                ; 66 (66)             ; 86 (86)                   ; 0                 ; 0          ; 0    ; 0            ; |integration_final|CV:CV_int|CVmonitor:Cvmnt                                                                                                               ; CVmonitor         ; work         ;
;       |Mem_10x900:iCV_mem|                             ; 0 (0)               ; 0 (0)                     ; 9000              ; 0          ; 0    ; 0            ; |integration_final|CV:CV_int|Mem_10x900:iCV_mem                                                                                                            ; Mem_10x900        ; work         ;
;          |altsyncram:altsyncram_component|             ; 0 (0)               ; 0 (0)                     ; 9000              ; 0          ; 0    ; 0            ; |integration_final|CV:CV_int|Mem_10x900:iCV_mem|altsyncram:altsyncram_component                                                                            ; altsyncram        ; work         ;
;             |altsyncram_i504:auto_generated|           ; 0 (0)               ; 0 (0)                     ; 9000              ; 0          ; 0    ; 0            ; |integration_final|CV:CV_int|Mem_10x900:iCV_mem|altsyncram:altsyncram_component|altsyncram_i504:auto_generated                                             ; altsyncram_i504   ; work         ;
;       |Mem_10x900:jCV_mem|                             ; 0 (0)               ; 0 (0)                     ; 9000              ; 0          ; 0    ; 0            ; |integration_final|CV:CV_int|Mem_10x900:jCV_mem                                                                                                            ; Mem_10x900        ; work         ;
;          |altsyncram:altsyncram_component|             ; 0 (0)               ; 0 (0)                     ; 9000              ; 0          ; 0    ; 0            ; |integration_final|CV:CV_int|Mem_10x900:jCV_mem|altsyncram:altsyncram_component                                                                            ; altsyncram        ; work         ;
;             |altsyncram_i504:auto_generated|           ; 0 (0)               ; 0 (0)                     ; 9000              ; 0          ; 0    ; 0            ; |integration_final|CV:CV_int|Mem_10x900:jCV_mem|altsyncram:altsyncram_component|altsyncram_i504:auto_generated                                             ; altsyncram_i504   ; work         ;
;    |Classes:classes_int|                               ; 8477 (0)            ; 93 (0)                    ; 91800             ; 7          ; 0    ; 0            ; |integration_final|Classes:classes_int                                                                                                                     ; Classes           ; work         ;
;       |C1X1_Mem:C1X1|                                  ; 0 (0)               ; 0 (0)                     ; 15300             ; 0          ; 0    ; 0            ; |integration_final|Classes:classes_int|C1X1_Mem:C1X1                                                                                                       ; C1X1_Mem          ; work         ;
;          |altsyncram:altsyncram_component|             ; 0 (0)               ; 0 (0)                     ; 15300             ; 0          ; 0    ; 0            ; |integration_final|Classes:classes_int|C1X1_Mem:C1X1|altsyncram:altsyncram_component                                                                       ; altsyncram        ; work         ;
;             |altsyncram_6e24:auto_generated|           ; 0 (0)               ; 0 (0)                     ; 15300             ; 0          ; 0    ; 0            ; |integration_final|Classes:classes_int|C1X1_Mem:C1X1|altsyncram:altsyncram_component|altsyncram_6e24:auto_generated                                        ; altsyncram_6e24   ; work         ;
;       |C1X2_Mem:C1X2|                                  ; 0 (0)               ; 0 (0)                     ; 15300             ; 0          ; 0    ; 0            ; |integration_final|Classes:classes_int|C1X2_Mem:C1X2                                                                                                       ; C1X2_Mem          ; work         ;
;          |altsyncram:altsyncram_component|             ; 0 (0)               ; 0 (0)                     ; 15300             ; 0          ; 0    ; 0            ; |integration_final|Classes:classes_int|C1X2_Mem:C1X2|altsyncram:altsyncram_component                                                                       ; altsyncram        ; work         ;
;             |altsyncram_7e24:auto_generated|           ; 0 (0)               ; 0 (0)                     ; 15300             ; 0          ; 0    ; 0            ; |integration_final|Classes:classes_int|C1X2_Mem:C1X2|altsyncram:altsyncram_component|altsyncram_7e24:auto_generated                                        ; altsyncram_7e24   ; work         ;
;       |C1X3_Mem:C1X3|                                  ; 0 (0)               ; 0 (0)                     ; 15300             ; 0          ; 0    ; 0            ; |integration_final|Classes:classes_int|C1X3_Mem:C1X3                                                                                                       ; C1X3_Mem          ; work         ;
;          |altsyncram:altsyncram_component|             ; 0 (0)               ; 0 (0)                     ; 15300             ; 0          ; 0    ; 0            ; |integration_final|Classes:classes_int|C1X3_Mem:C1X3|altsyncram:altsyncram_component                                                                       ; altsyncram        ; work         ;
;             |altsyncram_8e24:auto_generated|           ; 0 (0)               ; 0 (0)                     ; 15300             ; 0          ; 0    ; 0            ; |integration_final|Classes:classes_int|C1X3_Mem:C1X3|altsyncram:altsyncram_component|altsyncram_8e24:auto_generated                                        ; altsyncram_8e24   ; work         ;
;       |C2X1_Mem:C2X1|                                  ; 0 (0)               ; 0 (0)                     ; 15300             ; 0          ; 0    ; 0            ; |integration_final|Classes:classes_int|C2X1_Mem:C2X1                                                                                                       ; C2X1_Mem          ; work         ;
;          |altsyncram:altsyncram_component|             ; 0 (0)               ; 0 (0)                     ; 15300             ; 0          ; 0    ; 0            ; |integration_final|Classes:classes_int|C2X1_Mem:C2X1|altsyncram:altsyncram_component                                                                       ; altsyncram        ; work         ;
;             |altsyncram_be24:auto_generated|           ; 0 (0)               ; 0 (0)                     ; 15300             ; 0          ; 0    ; 0            ; |integration_final|Classes:classes_int|C2X1_Mem:C2X1|altsyncram:altsyncram_component|altsyncram_be24:auto_generated                                        ; altsyncram_be24   ; work         ;
;       |C2X2_Mem:C2X2|                                  ; 0 (0)               ; 0 (0)                     ; 15300             ; 0          ; 0    ; 0            ; |integration_final|Classes:classes_int|C2X2_Mem:C2X2                                                                                                       ; C2X2_Mem          ; work         ;
;          |altsyncram:altsyncram_component|             ; 0 (0)               ; 0 (0)                     ; 15300             ; 0          ; 0    ; 0            ; |integration_final|Classes:classes_int|C2X2_Mem:C2X2|altsyncram:altsyncram_component                                                                       ; altsyncram        ; work         ;
;             |altsyncram_9e24:auto_generated|           ; 0 (0)               ; 0 (0)                     ; 15300             ; 0          ; 0    ; 0            ; |integration_final|Classes:classes_int|C2X2_Mem:C2X2|altsyncram:altsyncram_component|altsyncram_9e24:auto_generated                                        ; altsyncram_9e24   ; work         ;
;       |C2X3_Mem:C2X3|                                  ; 0 (0)               ; 0 (0)                     ; 15300             ; 0          ; 0    ; 0            ; |integration_final|Classes:classes_int|C2X3_Mem:C2X3                                                                                                       ; C2X3_Mem          ; work         ;
;          |altsyncram:altsyncram_component|             ; 0 (0)               ; 0 (0)                     ; 15300             ; 0          ; 0    ; 0            ; |integration_final|Classes:classes_int|C2X3_Mem:C2X3|altsyncram:altsyncram_component                                                                       ; altsyncram        ; work         ;
;             |altsyncram_ae24:auto_generated|           ; 0 (0)               ; 0 (0)                     ; 15300             ; 0          ; 0    ; 0            ; |integration_final|Classes:classes_int|C2X3_Mem:C2X3|altsyncram:altsyncram_component|altsyncram_ae24:auto_generated                                        ; altsyncram_ae24   ; work         ;
;       |NormCalculate:Norm_Wkblock|                     ; 8419 (42)           ; 73 (0)                    ; 0                 ; 7          ; 0    ; 0            ; |integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock                                                                                          ; NormCalculate     ; work         ;
;          |DotProduct:LABEL1|                           ; 0 (0)               ; 0 (0)                     ; 0                 ; 2          ; 0    ; 0            ; |integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|DotProduct:LABEL1                                                                        ; DotProduct        ; work         ;
;          |DotProduct:LABEL2|                           ; 0 (0)               ; 0 (0)                     ; 0                 ; 2          ; 0    ; 0            ; |integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|DotProduct:LABEL2                                                                        ; DotProduct        ; work         ;
;          |DotProduct:LABEL3|                           ; 0 (0)               ; 0 (0)                     ; 0                 ; 2          ; 0    ; 0            ; |integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|DotProduct:LABEL3                                                                        ; DotProduct        ; work         ;
;          |Wk_calculate:LABEL6|                         ; 8297 (146)          ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6                                                                      ; Wk_calculate      ; work         ;
;             |comparator:CompTopBot|                    ; 37 (37)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|comparator:CompTopBot                                                ; comparator        ; work         ;
;             |divider:sigSquare|                        ; 5573 (5573)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|divider:sigSquare                                                    ; divider           ; work         ;
;             |divider:siglamdaport|                     ; 2541 (2541)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|divider:siglamdaport                                                 ; divider           ; work         ;
;          |fifo2:LABEL5|                                ; 57 (9)              ; 50 (4)                    ; 0                 ; 0          ; 0    ; 0            ; |integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|fifo2:LABEL5                                                                             ; fifo2             ; work         ;
;             |data_Memory_fifo2:FifoRam|                ; 48 (48)             ; 46 (46)                   ; 0                 ; 0          ; 0    ; 0            ; |integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|fifo2:LABEL5|data_Memory_fifo2:FifoRam                                                   ; data_Memory_fifo2 ; work         ;
;          |mux2x1:LABEL4|                               ; 23 (23)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|mux2x1:LABEL4                                                                            ; mux2x1            ; work         ;
;          |reg:LABEL7|                                  ; 0 (0)               ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|reg:LABEL7                                                                               ; reg               ; work         ;
;       |mux2x1:LABLE_addressSe2|                        ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |integration_final|Classes:classes_int|mux2x1:LABLE_addressSe2                                                                                             ; mux2x1            ; work         ;
;       |mux2x1:LABLE_addressSel|                        ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |integration_final|Classes:classes_int|mux2x1:LABLE_addressSel                                                                                             ; mux2x1            ; work         ;
;       |reg:LABLE_Reg_addres2|                          ; 19 (19)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |integration_final|Classes:classes_int|reg:LABLE_Reg_addres2                                                                                               ; reg               ; work         ;
;       |reg:LABLE_Reg_addres|                           ; 19 (19)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |integration_final|Classes:classes_int|reg:LABLE_Reg_addres                                                                                                ; reg               ; work         ;
;    |ControlUnit_seq:Controlunit_seq_int|               ; 344 (344)           ; 164 (164)                 ; 0                 ; 0          ; 0    ; 0            ; |integration_final|ControlUnit_seq:Controlunit_seq_int                                                                                                     ; ControlUnit_seq   ; work         ;
;    |Kernel_block:kernel_int|                           ; 1532 (128)          ; 143 (41)                  ; 0                 ; 1          ; 0    ; 0            ; |integration_final|Kernel_block:kernel_int                                                                                                                 ; Kernel_block      ; work         ;
;       |B4_Kernel:input|                                ; 85 (51)             ; 102 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |integration_final|Kernel_block:kernel_int|B4_Kernel:input                                                                                                 ; B4_Kernel         ; work         ;
;          |mux4x1:LABLE_Kenel_RelativePoint_FeatureMux| ; 17 (17)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |integration_final|Kernel_block:kernel_int|B4_Kernel:input|mux4x1:LABLE_Kenel_RelativePoint_FeatureMux                                                     ; mux4x1            ; work         ;
;          |mux4x1:LABLE_Kenel_class_FeatureMux|         ; 17 (17)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |integration_final|Kernel_block:kernel_int|B4_Kernel:input|mux4x1:LABLE_Kenel_class_FeatureMux                                                             ; mux4x1            ; work         ;
;          |reg:LABLE_ker_RelativePoimt_REG_F1|          ; 0 (0)               ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |integration_final|Kernel_block:kernel_int|B4_Kernel:input|reg:LABLE_ker_RelativePoimt_REG_F1                                                              ; reg               ; work         ;
;          |reg:LABLE_ker_RelativePoimt_REG_F2|          ; 0 (0)               ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |integration_final|Kernel_block:kernel_int|B4_Kernel:input|reg:LABLE_ker_RelativePoimt_REG_F2                                                              ; reg               ; work         ;
;          |reg:LABLE_ker_RelativePoimt_REG_F3|          ; 0 (0)               ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |integration_final|Kernel_block:kernel_int|B4_Kernel:input|reg:LABLE_ker_RelativePoimt_REG_F3                                                              ; reg               ; work         ;
;          |reg:LABLE_ker_classF1_REG|                   ; 0 (0)               ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |integration_final|Kernel_block:kernel_int|B4_Kernel:input|reg:LABLE_ker_classF1_REG                                                                       ; reg               ; work         ;
;          |reg:LABLE_ker_classF2_REG|                   ; 0 (0)               ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |integration_final|Kernel_block:kernel_int|B4_Kernel:input|reg:LABLE_ker_classF2_REG                                                                       ; reg               ; work         ;
;          |reg:LABLE_ker_classF3_REG|                   ; 0 (0)               ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |integration_final|Kernel_block:kernel_int|B4_Kernel:input|reg:LABLE_ker_classF3_REG                                                                       ; reg               ; work         ;
;       |exp_lut:Exp|                                    ; 1319 (1319)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |integration_final|Kernel_block:kernel_int|exp_lut:Exp                                                                                                     ; exp_lut           ; work         ;
;    |caches:caches_int|                                 ; 4788 (86)           ; 377 (0)                   ; 111728            ; 5          ; 0    ; 0            ; |integration_final|caches:caches_int                                                                                                                       ; caches            ; work         ;
;       |CtildeUpdate:Ctildpart|                         ; 20 (20)             ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |integration_final|caches:caches_int|CtildeUpdate:Ctildpart                                                                                                ; CtildeUpdate      ; work         ;
;       |GetMax:MaxValue|                                ; 48 (1)              ; 33 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |integration_final|caches:caches_int|GetMax:MaxValue                                                                                                       ; GetMax            ; work         ;
;          |Comparator_Caches:SelectMax|                 ; 24 (24)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |integration_final|caches:caches_int|GetMax:MaxValue|Comparator_Caches:SelectMax                                                                           ; Comparator_Caches ; work         ;
;          |MaximReg:RegIn1new|                          ; 23 (23)             ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |integration_final|caches:caches_int|GetMax:MaxValue|MaximReg:RegIn1new                                                                                    ; MaximReg          ; work         ;
;          |reg:RegAddress|                              ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |integration_final|caches:caches_int|GetMax:MaxValue|reg:RegAddress                                                                                        ; reg               ; work         ;
;       |GetMax:Max_B|                                   ; 33 (0)              ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |integration_final|caches:caches_int|GetMax:Max_B                                                                                                          ; GetMax            ; work         ;
;          |Comparator_Caches:SelectMax|                 ; 17 (17)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |integration_final|caches:caches_int|GetMax:Max_B|Comparator_Caches:SelectMax                                                                              ; Comparator_Caches ; work         ;
;          |MaximReg:RegIn1new|                          ; 16 (16)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |integration_final|caches:caches_int|GetMax:Max_B|MaximReg:RegIn1new                                                                                       ; MaximReg          ; work         ;
;       |GetMin:MinValue|                                ; 48 (1)              ; 33 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |integration_final|caches:caches_int|GetMin:MinValue                                                                                                       ; GetMin            ; work         ;
;          |Comparator_Caches:SelectMin|                 ; 24 (24)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |integration_final|caches:caches_int|GetMin:MinValue|Comparator_Caches:SelectMin                                                                           ; Comparator_Caches ; work         ;
;          |MinimReg:RegIn1new|                          ; 23 (23)             ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |integration_final|caches:caches_int|GetMin:MinValue|MinimReg:RegIn1new                                                                                    ; MinimReg          ; work         ;
;          |reg:RegAddress|                              ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |integration_final|caches:caches_int|GetMin:MinValue|reg:RegAddress                                                                                        ; reg               ; work         ;
;       |GetMin:Min_b|                                   ; 33 (0)              ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |integration_final|caches:caches_int|GetMin:Min_b                                                                                                          ; GetMin            ; work         ;
;          |Comparator_Caches:SelectMin|                 ; 17 (17)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |integration_final|caches:caches_int|GetMin:Min_b|Comparator_Caches:SelectMin                                                                              ; Comparator_Caches ; work         ;
;          |MinimReg:RegIn1new|                          ; 16 (16)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |integration_final|caches:caches_int|GetMin:Min_b|MinimReg:RegIn1new                                                                                       ; MinimReg          ; work         ;
;       |Mem_23x900:cache1|                              ; 0 (0)               ; 0 (0)                     ; 20700             ; 0          ; 0    ; 0            ; |integration_final|caches:caches_int|Mem_23x900:cache1                                                                                                     ; Mem_23x900        ; work         ;
;          |altsyncram:altsyncram_component|             ; 0 (0)               ; 0 (0)                     ; 20700             ; 0          ; 0    ; 0            ; |integration_final|caches:caches_int|Mem_23x900:cache1|altsyncram:altsyncram_component                                                                     ; altsyncram        ; work         ;
;             |altsyncram_m504:auto_generated|           ; 0 (0)               ; 0 (0)                     ; 20700             ; 0          ; 0    ; 0            ; |integration_final|caches:caches_int|Mem_23x900:cache1|altsyncram:altsyncram_component|altsyncram_m504:auto_generated                                      ; altsyncram_m504   ; work         ;
;       |Mem_23x900:cache2|                              ; 0 (0)               ; 0 (0)                     ; 20700             ; 0          ; 0    ; 0            ; |integration_final|caches:caches_int|Mem_23x900:cache2                                                                                                     ; Mem_23x900        ; work         ;
;          |altsyncram:altsyncram_component|             ; 0 (0)               ; 0 (0)                     ; 20700             ; 0          ; 0    ; 0            ; |integration_final|caches:caches_int|Mem_23x900:cache2|altsyncram:altsyncram_component                                                                     ; altsyncram        ; work         ;
;             |altsyncram_m504:auto_generated|           ; 0 (0)               ; 0 (0)                     ; 20700             ; 0          ; 0    ; 0            ; |integration_final|caches:caches_int|Mem_23x900:cache2|altsyncram:altsyncram_component|altsyncram_m504:auto_generated                                      ; altsyncram_m504   ; work         ;
;       |Norm_avg:LABLE_AVGNORM|                         ; 930 (26)            ; 131 (0)                   ; 0                 ; 2          ; 0    ; 0            ; |integration_final|caches:caches_int|Norm_avg:LABLE_AVGNORM                                                                                                ; Norm_avg          ; work         ;
;          |comparator:LABLE_Last_Termination_condition| ; 17 (17)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |integration_final|caches:caches_int|Norm_avg:LABLE_AVGNORM|comparator:LABLE_Last_Termination_condition                                                    ; comparator        ; work         ;
;          |divider:LABLE_SquareRoot_Division|           ; 615 (615)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |integration_final|caches:caches_int|Norm_avg:LABLE_AVGNORM|divider:LABLE_SquareRoot_Division                                                              ; divider           ; work         ;
;          |fifo2:LABLE_Queue|                           ; 42 (8)              ; 36 (4)                    ; 0                 ; 0          ; 0    ; 0            ; |integration_final|caches:caches_int|Norm_avg:LABLE_AVGNORM|fifo2:LABLE_Queue                                                                              ; fifo2             ; work         ;
;             |data_Memory_fifo2:FifoRam|                ; 34 (34)             ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |integration_final|caches:caches_int|Norm_avg:LABLE_AVGNORM|fifo2:LABLE_Queue|data_Memory_fifo2:FifoRam                                                    ; data_Memory_fifo2 ; work         ;
;          |mux2x1:LABLE_MUX2_cacheAvg|                  ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |integration_final|caches:caches_int|Norm_avg:LABLE_AVGNORM|mux2x1:LABLE_MUX2_cacheAvg                                                                     ; mux2x1            ; work         ;
;          |mux2x1:LABLE_QueReg_ToQueIN|                 ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |integration_final|caches:caches_int|Norm_avg:LABLE_AVGNORM|mux2x1:LABLE_QueReg_ToQueIN                                                                    ; mux2x1            ; work         ;
;          |mux4x1:LABLE_MUX4_alphaBeta|                 ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |integration_final|caches:caches_int|Norm_avg:LABLE_AVGNORM|mux4x1:LABLE_MUX4_alphaBeta                                                                    ; mux4x1            ; work         ;
;          |reg:LABLE_AddToReg_AvgNorm|                  ; 0 (0)               ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |integration_final|caches:caches_int|Norm_avg:LABLE_AVGNORM|reg:LABLE_AddToReg_AvgNorm                                                                     ; reg               ; work         ;
;          |reg:LABLE_Queue_Reg|                         ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |integration_final|caches:caches_int|Norm_avg:LABLE_AVGNORM|reg:LABLE_Queue_Reg                                                                            ; reg               ; work         ;
;          |sqrt32:LABLE_queue_to_square|                ; 182 (182)           ; 53 (53)                   ; 0                 ; 0          ; 0    ; 0            ; |integration_final|caches:caches_int|Norm_avg:LABLE_AVGNORM|sqrt32:LABLE_queue_to_square                                                                   ; sqrt32            ; work         ;
;       |alphabetaMem:LABEL_ALPHA|                       ; 105 (105)           ; 54 (54)                   ; 10864             ; 0          ; 0    ; 0            ; |integration_final|caches:caches_int|alphabetaMem:LABEL_ALPHA                                                                                              ; alphabetaMem      ; work         ;
;          |Mem_16x900:Memory_Acc_Average|               ; 0 (0)               ; 0 (0)                     ; 32                ; 0          ; 0    ; 0            ; |integration_final|caches:caches_int|alphabetaMem:LABEL_ALPHA|Mem_16x900:Memory_Acc_Average                                                                ; Mem_16x900        ; work         ;
;             |altsyncram:altsyncram_component|          ; 0 (0)               ; 0 (0)                     ; 32                ; 0          ; 0    ; 0            ; |integration_final|caches:caches_int|alphabetaMem:LABEL_ALPHA|Mem_16x900:Memory_Acc_Average|altsyncram:altsyncram_component                                ; altsyncram        ; work         ;
;                |altsyncram_o504:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 32                ; 0          ; 0    ; 0            ; |integration_final|caches:caches_int|alphabetaMem:LABEL_ALPHA|Mem_16x900:Memory_Acc_Average|altsyncram:altsyncram_component|altsyncram_o504:auto_generated ; altsyncram_o504   ; work         ;
;          |Mem_16x900:Memory_Alphabeta|                 ; 0 (0)               ; 0 (0)                     ; 10800             ; 0          ; 0    ; 0            ; |integration_final|caches:caches_int|alphabetaMem:LABEL_ALPHA|Mem_16x900:Memory_Alphabeta                                                                  ; Mem_16x900        ; work         ;
;             |altsyncram:altsyncram_component|          ; 0 (0)               ; 0 (0)                     ; 10800             ; 0          ; 0    ; 0            ; |integration_final|caches:caches_int|alphabetaMem:LABEL_ALPHA|Mem_16x900:Memory_Alphabeta|altsyncram:altsyncram_component                                  ; altsyncram        ; work         ;
;                |altsyncram_o504:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 10800             ; 0          ; 0    ; 0            ; |integration_final|caches:caches_int|alphabetaMem:LABEL_ALPHA|Mem_16x900:Memory_Alphabeta|altsyncram:altsyncram_component|altsyncram_o504:auto_generated   ; altsyncram_o504   ; work         ;
;          |Mem_16x900:Memory_BackUp|                    ; 0 (0)               ; 0 (0)                     ; 32                ; 0          ; 0    ; 0            ; |integration_final|caches:caches_int|alphabetaMem:LABEL_ALPHA|Mem_16x900:Memory_BackUp                                                                     ; Mem_16x900        ; work         ;
;             |altsyncram:altsyncram_component|          ; 0 (0)               ; 0 (0)                     ; 32                ; 0          ; 0    ; 0            ; |integration_final|caches:caches_int|alphabetaMem:LABEL_ALPHA|Mem_16x900:Memory_BackUp|altsyncram:altsyncram_component                                     ; altsyncram        ; work         ;
;                |altsyncram_o504:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 32                ; 0          ; 0    ; 0            ; |integration_final|caches:caches_int|alphabetaMem:LABEL_ALPHA|Mem_16x900:Memory_BackUp|altsyncram:altsyncram_component|altsyncram_o504:auto_generated      ; altsyncram_o504   ; work         ;
;       |alphabetaMem:LABEL_BETA|                        ; 106 (106)           ; 54 (54)                   ; 10864             ; 0          ; 0    ; 0            ; |integration_final|caches:caches_int|alphabetaMem:LABEL_BETA                                                                                               ; alphabetaMem      ; work         ;
;          |Mem_16x900:Memory_Acc_Average|               ; 0 (0)               ; 0 (0)                     ; 32                ; 0          ; 0    ; 0            ; |integration_final|caches:caches_int|alphabetaMem:LABEL_BETA|Mem_16x900:Memory_Acc_Average                                                                 ; Mem_16x900        ; work         ;
;             |altsyncram:altsyncram_component|          ; 0 (0)               ; 0 (0)                     ; 32                ; 0          ; 0    ; 0            ; |integration_final|caches:caches_int|alphabetaMem:LABEL_BETA|Mem_16x900:Memory_Acc_Average|altsyncram:altsyncram_component                                 ; altsyncram        ; work         ;
;                |altsyncram_o504:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 32                ; 0          ; 0    ; 0            ; |integration_final|caches:caches_int|alphabetaMem:LABEL_BETA|Mem_16x900:Memory_Acc_Average|altsyncram:altsyncram_component|altsyncram_o504:auto_generated  ; altsyncram_o504   ; work         ;
;          |Mem_16x900:Memory_Alphabeta|                 ; 0 (0)               ; 0 (0)                     ; 10800             ; 0          ; 0    ; 0            ; |integration_final|caches:caches_int|alphabetaMem:LABEL_BETA|Mem_16x900:Memory_Alphabeta                                                                   ; Mem_16x900        ; work         ;
;             |altsyncram:altsyncram_component|          ; 0 (0)               ; 0 (0)                     ; 10800             ; 0          ; 0    ; 0            ; |integration_final|caches:caches_int|alphabetaMem:LABEL_BETA|Mem_16x900:Memory_Alphabeta|altsyncram:altsyncram_component                                   ; altsyncram        ; work         ;
;                |altsyncram_o504:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 10800             ; 0          ; 0    ; 0            ; |integration_final|caches:caches_int|alphabetaMem:LABEL_BETA|Mem_16x900:Memory_Alphabeta|altsyncram:altsyncram_component|altsyncram_o504:auto_generated    ; altsyncram_o504   ; work         ;
;          |Mem_16x900:Memory_BackUp|                    ; 0 (0)               ; 0 (0)                     ; 32                ; 0          ; 0    ; 0            ; |integration_final|caches:caches_int|alphabetaMem:LABEL_BETA|Mem_16x900:Memory_BackUp                                                                      ; Mem_16x900        ; work         ;
;             |altsyncram:altsyncram_component|          ; 0 (0)               ; 0 (0)                     ; 32                ; 0          ; 0    ; 0            ; |integration_final|caches:caches_int|alphabetaMem:LABEL_BETA|Mem_16x900:Memory_BackUp|altsyncram:altsyncram_component                                      ; altsyncram        ; work         ;
;                |altsyncram_o504:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 32                ; 0          ; 0    ; 0            ; |integration_final|caches:caches_int|alphabetaMem:LABEL_BETA|Mem_16x900:Memory_BackUp|altsyncram:altsyncram_component|altsyncram_o504:auto_generated       ; altsyncram_o504   ; work         ;
;       |cacheAcc_Avg:cacheAcc_Avg1|                     ; 1626 (27)           ; 10 (0)                    ; 24300             ; 0          ; 0    ; 0            ; |integration_final|caches:caches_int|cacheAcc_Avg:cacheAcc_Avg1                                                                                            ; cacheAcc_Avg      ; work         ;
;          |Mem_25x900:cacheAcc_MeMo|                    ; 0 (0)               ; 0 (0)                     ; 24300             ; 0          ; 0    ; 0            ; |integration_final|caches:caches_int|cacheAcc_Avg:cacheAcc_Avg1|Mem_25x900:cacheAcc_MeMo                                                                   ; Mem_25x900        ; work         ;
;             |altsyncram:altsyncram_component|          ; 0 (0)               ; 0 (0)                     ; 24300             ; 0          ; 0    ; 0            ; |integration_final|caches:caches_int|cacheAcc_Avg:cacheAcc_Avg1|Mem_25x900:cacheAcc_MeMo|altsyncram:altsyncram_component                                   ; altsyncram        ; work         ;
;                |altsyncram_f304:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 24300             ; 0          ; 0    ; 0            ; |integration_final|caches:caches_int|cacheAcc_Avg:cacheAcc_Avg1|Mem_25x900:cacheAcc_MeMo|altsyncram:altsyncram_component|altsyncram_f304:auto_generated    ; altsyncram_f304   ; work         ;
;          |divider:LABLE_Division|                      ; 1550 (1550)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |integration_final|caches:caches_int|cacheAcc_Avg:cacheAcc_Avg1|divider:LABLE_Division                                                                     ; divider           ; work         ;
;          |mux4x1:MuxDataIn|                            ; 30 (30)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |integration_final|caches:caches_int|cacheAcc_Avg:cacheAcc_Avg1|mux4x1:MuxDataIn                                                                           ; mux4x1            ; work         ;
;          |reg:regggg|                                  ; 19 (19)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |integration_final|caches:caches_int|cacheAcc_Avg:cacheAcc_Avg1|reg:regggg                                                                                 ; reg               ; work         ;
;       |cacheAcc_Avg:cacheAcc_Avg2|                     ; 1626 (27)           ; 10 (0)                    ; 24300             ; 0          ; 0    ; 0            ; |integration_final|caches:caches_int|cacheAcc_Avg:cacheAcc_Avg2                                                                                            ; cacheAcc_Avg      ; work         ;
;          |Mem_25x900:cacheAcc_MeMo|                    ; 0 (0)               ; 0 (0)                     ; 24300             ; 0          ; 0    ; 0            ; |integration_final|caches:caches_int|cacheAcc_Avg:cacheAcc_Avg2|Mem_25x900:cacheAcc_MeMo                                                                   ; Mem_25x900        ; work         ;
;             |altsyncram:altsyncram_component|          ; 0 (0)               ; 0 (0)                     ; 24300             ; 0          ; 0    ; 0            ; |integration_final|caches:caches_int|cacheAcc_Avg:cacheAcc_Avg2|Mem_25x900:cacheAcc_MeMo|altsyncram:altsyncram_component                                   ; altsyncram        ; work         ;
;                |altsyncram_f304:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 24300             ; 0          ; 0    ; 0            ; |integration_final|caches:caches_int|cacheAcc_Avg:cacheAcc_Avg2|Mem_25x900:cacheAcc_MeMo|altsyncram:altsyncram_component|altsyncram_f304:auto_generated    ; altsyncram_f304   ; work         ;
;          |divider:LABLE_Division|                      ; 1550 (1550)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |integration_final|caches:caches_int|cacheAcc_Avg:cacheAcc_Avg2|divider:LABLE_Division                                                                     ; divider           ; work         ;
;          |mux4x1:MuxDataIn|                            ; 30 (30)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |integration_final|caches:caches_int|cacheAcc_Avg:cacheAcc_Avg2|mux4x1:MuxDataIn                                                                           ; mux4x1            ; work         ;
;          |reg:regggg|                                  ; 19 (19)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |integration_final|caches:caches_int|cacheAcc_Avg:cacheAcc_Avg2|reg:regggg                                                                                 ; reg               ; work         ;
;       |mux2x1:mux_DataOut_cache1and2|                  ; 23 (23)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |integration_final|caches:caches_int|mux2x1:mux_DataOut_cache1and2                                                                                         ; mux2x1            ; work         ;
;       |mux2x1:mux_address1|                            ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |integration_final|caches:caches_int|mux2x1:mux_address1                                                                                                   ; mux2x1            ; work         ;
;       |mux2x1:mux_address2|                            ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |integration_final|caches:caches_int|mux2x1:mux_address2                                                                                                   ; mux2x1            ; work         ;
;       |mux4x1:muxCache1|                               ; 23 (23)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |integration_final|caches:caches_int|mux4x1:muxCache1                                                                                                      ; mux4x1            ; work         ;
;       |mux4x1:muxCache2|                               ; 23 (23)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |integration_final|caches:caches_int|mux4x1:muxCache2                                                                                                      ; mux4x1            ; work         ;
;       |reg:reg1|                                       ; 19 (19)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |integration_final|caches:caches_int|reg:reg1                                                                                                              ; reg               ; work         ;
;       |reg:reg2|                                       ; 19 (19)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |integration_final|caches:caches_int|reg:reg2                                                                                                              ; reg               ; work         ;
+--------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+---------------+
; Name                                                                                                                                               ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+---------------+
; CV:CV_int|Mem_10x900:iCV_mem|altsyncram:altsyncram_component|altsyncram_i504:auto_generated|ALTSYNCRAM                                             ; AUTO ; Single Port ; 900          ; 10           ; --           ; --           ; 9000  ; None          ;
; CV:CV_int|Mem_10x900:jCV_mem|altsyncram:altsyncram_component|altsyncram_i504:auto_generated|ALTSYNCRAM                                             ; AUTO ; Single Port ; 900          ; 10           ; --           ; --           ; 9000  ; None          ;
; Classes:classes_int|C1X1_Mem:C1X1|altsyncram:altsyncram_component|altsyncram_6e24:auto_generated|ALTSYNCRAM                                        ; AUTO ; Single Port ; 900          ; 17           ; --           ; --           ; 15300 ; c1x1_memo.mif ;
; Classes:classes_int|C1X2_Mem:C1X2|altsyncram:altsyncram_component|altsyncram_7e24:auto_generated|ALTSYNCRAM                                        ; AUTO ; Single Port ; 900          ; 17           ; --           ; --           ; 15300 ; c1x2_memo.mif ;
; Classes:classes_int|C1X3_Mem:C1X3|altsyncram:altsyncram_component|altsyncram_8e24:auto_generated|ALTSYNCRAM                                        ; AUTO ; Single Port ; 900          ; 17           ; --           ; --           ; 15300 ; c1x3_memo.mif ;
; Classes:classes_int|C2X1_Mem:C2X1|altsyncram:altsyncram_component|altsyncram_be24:auto_generated|ALTSYNCRAM                                        ; AUTO ; Single Port ; 900          ; 17           ; --           ; --           ; 15300 ; c2x1_memo.mif ;
; Classes:classes_int|C2X2_Mem:C2X2|altsyncram:altsyncram_component|altsyncram_9e24:auto_generated|ALTSYNCRAM                                        ; AUTO ; Single Port ; 900          ; 17           ; --           ; --           ; 15300 ; c2x2_memo.mif ;
; Classes:classes_int|C2X3_Mem:C2X3|altsyncram:altsyncram_component|altsyncram_ae24:auto_generated|ALTSYNCRAM                                        ; AUTO ; Single Port ; 900          ; 17           ; --           ; --           ; 15300 ; c2x3_memo.mif ;
; caches:caches_int|Mem_23x900:cache1|altsyncram:altsyncram_component|altsyncram_m504:auto_generated|ALTSYNCRAM                                      ; AUTO ; Single Port ; 900          ; 23           ; --           ; --           ; 20700 ; None          ;
; caches:caches_int|Mem_23x900:cache2|altsyncram:altsyncram_component|altsyncram_m504:auto_generated|ALTSYNCRAM                                      ; AUTO ; Single Port ; 900          ; 23           ; --           ; --           ; 20700 ; None          ;
; caches:caches_int|alphabetaMem:LABEL_ALPHA|Mem_16x900:Memory_Acc_Average|altsyncram:altsyncram_component|altsyncram_o504:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 900          ; 16           ; --           ; --           ; 14400 ; None          ;
; caches:caches_int|alphabetaMem:LABEL_ALPHA|Mem_16x900:Memory_Alphabeta|altsyncram:altsyncram_component|altsyncram_o504:auto_generated|ALTSYNCRAM   ; AUTO ; Single Port ; 900          ; 16           ; --           ; --           ; 14400 ; None          ;
; caches:caches_int|alphabetaMem:LABEL_ALPHA|Mem_16x900:Memory_BackUp|altsyncram:altsyncram_component|altsyncram_o504:auto_generated|ALTSYNCRAM      ; AUTO ; Single Port ; 900          ; 16           ; --           ; --           ; 14400 ; None          ;
; caches:caches_int|alphabetaMem:LABEL_BETA|Mem_16x900:Memory_Acc_Average|altsyncram:altsyncram_component|altsyncram_o504:auto_generated|ALTSYNCRAM  ; AUTO ; Single Port ; 900          ; 16           ; --           ; --           ; 14400 ; None          ;
; caches:caches_int|alphabetaMem:LABEL_BETA|Mem_16x900:Memory_Alphabeta|altsyncram:altsyncram_component|altsyncram_o504:auto_generated|ALTSYNCRAM    ; AUTO ; Single Port ; 900          ; 16           ; --           ; --           ; 14400 ; None          ;
; caches:caches_int|alphabetaMem:LABEL_BETA|Mem_16x900:Memory_BackUp|altsyncram:altsyncram_component|altsyncram_o504:auto_generated|ALTSYNCRAM       ; AUTO ; Single Port ; 900          ; 16           ; --           ; --           ; 14400 ; None          ;
; caches:caches_int|cacheAcc_Avg:cacheAcc_Avg1|Mem_25x900:cacheAcc_MeMo|altsyncram:altsyncram_component|altsyncram_f304:auto_generated|ALTSYNCRAM    ; AUTO ; Single Port ; 900          ; 27           ; --           ; --           ; 24300 ; None          ;
; caches:caches_int|cacheAcc_Avg:cacheAcc_Avg2|Mem_25x900:cacheAcc_MeMo|altsyncram:altsyncram_component|altsyncram_f304:auto_generated|ALTSYNCRAM    ; AUTO ; Single Port ; 900          ; 27           ; --           ; --           ; 24300 ; None          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+---------------+


+-------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary    ;
+-----------------------------------+-------------+
; Statistic                         ; Number Used ;
+-----------------------------------+-------------+
; Two Independent 18x18             ; 5           ;
; Independent 18x18 plus 36         ; 3           ;
; Sum of two 18x18                  ; 3           ;
; Independent 27x27                 ; 2           ;
; Total number of DSP blocks        ; 13          ;
;                                   ;             ;
; Fixed Point Signed Multiplier     ; 14          ;
; Fixed Point Unsigned Multiplier   ; 1           ;
; Fixed Point Mixed Sign Multiplier ; 1           ;
+-----------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                         ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                             ; IP Include File ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------+-----------------+
; Altera ; RAM: 1-PORT  ; 17.1    ; N/A          ; N/A          ; |integration_final|caches:caches_int|Mem_23x900:cache1                                      ; Mem_23x900.vhd  ;
; Altera ; RAM: 1-PORT  ; 17.1    ; N/A          ; N/A          ; |integration_final|caches:caches_int|Mem_23x900:cache2                                      ; Mem_23x900.vhd  ;
; Altera ; RAM: 1-PORT  ; 17.1    ; N/A          ; N/A          ; |integration_final|caches:caches_int|cacheAcc_Avg:cacheAcc_Avg1|Mem_25x900:cacheAcc_MeMo    ; Mem_25x900.vhd  ;
; Altera ; RAM: 1-PORT  ; 17.1    ; N/A          ; N/A          ; |integration_final|caches:caches_int|cacheAcc_Avg:cacheAcc_Avg2|Mem_25x900:cacheAcc_MeMo    ; Mem_25x900.vhd  ;
; Altera ; RAM: 1-PORT  ; 17.1    ; N/A          ; N/A          ; |integration_final|caches:caches_int|alphabetaMem:LABEL_ALPHA|Mem_16x900:Memory_Acc_Average ; Mem_16x900.vhd  ;
; Altera ; RAM: 1-PORT  ; 17.1    ; N/A          ; N/A          ; |integration_final|caches:caches_int|alphabetaMem:LABEL_ALPHA|Mem_16x900:Memory_Alphabeta   ; Mem_16x900.vhd  ;
; Altera ; RAM: 1-PORT  ; 17.1    ; N/A          ; N/A          ; |integration_final|caches:caches_int|alphabetaMem:LABEL_ALPHA|Mem_16x900:Memory_BackUp      ; Mem_16x900.vhd  ;
; Altera ; RAM: 1-PORT  ; 17.1    ; N/A          ; N/A          ; |integration_final|caches:caches_int|alphabetaMem:LABEL_BETA|Mem_16x900:Memory_Acc_Average  ; Mem_16x900.vhd  ;
; Altera ; RAM: 1-PORT  ; 17.1    ; N/A          ; N/A          ; |integration_final|caches:caches_int|alphabetaMem:LABEL_BETA|Mem_16x900:Memory_Alphabeta    ; Mem_16x900.vhd  ;
; Altera ; RAM: 1-PORT  ; 17.1    ; N/A          ; N/A          ; |integration_final|caches:caches_int|alphabetaMem:LABEL_BETA|Mem_16x900:Memory_BackUp       ; Mem_16x900.vhd  ;
; Altera ; RAM: 1-PORT  ; 17.1    ; N/A          ; N/A          ; |integration_final|Classes:classes_int|C1X1_Mem:C1X1                                        ; C1X1_Mem.vhd    ;
; Altera ; RAM: 1-PORT  ; 17.1    ; N/A          ; N/A          ; |integration_final|Classes:classes_int|C1X2_Mem:C1X2                                        ; C1X2_Mem.vhd    ;
; Altera ; RAM: 1-PORT  ; 17.1    ; N/A          ; N/A          ; |integration_final|Classes:classes_int|C1X3_Mem:C1X3                                        ; C1X3_Mem.vhd    ;
; Altera ; RAM: 1-PORT  ; 17.1    ; N/A          ; N/A          ; |integration_final|Classes:classes_int|C2X1_Mem:C2X1                                        ; C2X1_Mem.vhd    ;
; Altera ; RAM: 1-PORT  ; 17.1    ; N/A          ; N/A          ; |integration_final|Classes:classes_int|C2X2_Mem:C2X2                                        ; C2X2_Mem.vhd    ;
; Altera ; RAM: 1-PORT  ; 17.1    ; N/A          ; N/A          ; |integration_final|Classes:classes_int|C2X3_Mem:C2X3                                        ; C2X3_Mem.vhd    ;
; Altera ; RAM: 1-PORT  ; 17.1    ; N/A          ; N/A          ; |integration_final|CV:CV_int|Mem_10x900:iCV_mem                                             ; Mem_10x900.vhd  ;
; Altera ; RAM: 1-PORT  ; 17.1    ; N/A          ; N/A          ; |integration_final|CV:CV_int|Mem_10x900:jCV_mem                                             ; Mem_10x900.vhd  ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |integration_final|ControlUnit_seq:Controlunit_seq_int|State                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------+-------------------+-------------------------+----------------------+--------------------------+---------------------------+------------------------+---------------------------------+---------------------------------+---------------------------------------+---------------------------+--------------------+---------------+------------------+---------------------+--------------------+---------------------+--------------------+----------------+---------------+-------------------+------------------+-------------------+------------------+-----------------+-------------------------------+-------------------------------+-------------------------------+-----------------------+-----------------------+-----------------------+---------------------------+--------------------------+---------------------------+--------------------------+-----------------+------------------+------------------+-----------------+------------------+------------------+------------------+---------------------------+---------------------------+------------------------+-----------------------+-----------------------+-------------------+--------------+---------------+---------------+
; Name                                  ; State.off_write_2 ; State.copying_to_backup ; State.CV_Write_final ; State.delay_for_beta_avg ; State.delay_for_alpha_avg ; State.last_termination ; State.delay_for_alphabeta_J_sig ; State.delay_for_alphabeta_I_sig ; State.prepare_NormAvg2_reset_NormAvg1 ; State.prepare_for_NormAvg ; State.Kernel_init2 ; State.Get_max ; State.CV_write_2 ; State.write_ctild_2 ; State.read_ctild_2 ; State.state_write_2 ; State.state_read_2 ; State.CV_write ; State.Get_min ; State.write_ctild ; State.read_ctild ; State.state_write ; State.state_read ; State.off_write ; State.cacheAvg_Multi_Backup_2 ; State.cacheAvg_Multi_Backup_1 ; State.Read_NormAvg_from_queue ; State.Queue_Avrg_Norm ; State.start_AvrgNorm2 ; State.start_AvrgNorm1 ; State.Write_cacheAcc_Avg2 ; State.Read_cacheAcc_Avg2 ; State.Write_cacheAcc_Avg1 ; State.Read_cacheAcc_Avg1 ; State.read_acc2 ; State.write_acc2 ; State.Acc_cache2 ; State.read_acc1 ; State.write_acc1 ; State.Acc_cache1 ; State.state_fifo ; State.check_Full_ORkernel ; State.Delay_fullFlagReady ; State.norm_lamda_start ; State.kernel_start_C2 ; State.kernel_start_C1 ; State.kernel_init ; State.resett ; State.classes ; State.ideal_1 ;
+---------------------------------------+-------------------+-------------------------+----------------------+--------------------------+---------------------------+------------------------+---------------------------------+---------------------------------+---------------------------------------+---------------------------+--------------------+---------------+------------------+---------------------+--------------------+---------------------+--------------------+----------------+---------------+-------------------+------------------+-------------------+------------------+-----------------+-------------------------------+-------------------------------+-------------------------------+-----------------------+-----------------------+-----------------------+---------------------------+--------------------------+---------------------------+--------------------------+-----------------+------------------+------------------+-----------------+------------------+------------------+------------------+---------------------------+---------------------------+------------------------+-----------------------+-----------------------+-------------------+--------------+---------------+---------------+
; State.ideal_1                         ; 0                 ; 0                       ; 0                    ; 0                        ; 0                         ; 0                      ; 0                               ; 0                               ; 0                                     ; 0                         ; 0                  ; 0             ; 0                ; 0                   ; 0                  ; 0                   ; 0                  ; 0              ; 0             ; 0                 ; 0                ; 0                 ; 0                ; 0               ; 0                             ; 0                             ; 0                             ; 0                     ; 0                     ; 0                     ; 0                         ; 0                        ; 0                         ; 0                        ; 0               ; 0                ; 0                ; 0               ; 0                ; 0                ; 0                ; 0                         ; 0                         ; 0                      ; 0                     ; 0                     ; 0                 ; 0            ; 0             ; 0             ;
; State.classes                         ; 0                 ; 0                       ; 0                    ; 0                        ; 0                         ; 0                      ; 0                               ; 0                               ; 0                                     ; 0                         ; 0                  ; 0             ; 0                ; 0                   ; 0                  ; 0                   ; 0                  ; 0              ; 0             ; 0                 ; 0                ; 0                 ; 0                ; 0               ; 0                             ; 0                             ; 0                             ; 0                     ; 0                     ; 0                     ; 0                         ; 0                        ; 0                         ; 0                        ; 0               ; 0                ; 0                ; 0               ; 0                ; 0                ; 0                ; 0                         ; 0                         ; 0                      ; 0                     ; 0                     ; 0                 ; 0            ; 1             ; 1             ;
; State.resett                          ; 0                 ; 0                       ; 0                    ; 0                        ; 0                         ; 0                      ; 0                               ; 0                               ; 0                                     ; 0                         ; 0                  ; 0             ; 0                ; 0                   ; 0                  ; 0                   ; 0                  ; 0              ; 0             ; 0                 ; 0                ; 0                 ; 0                ; 0               ; 0                             ; 0                             ; 0                             ; 0                     ; 0                     ; 0                     ; 0                         ; 0                        ; 0                         ; 0                        ; 0               ; 0                ; 0                ; 0               ; 0                ; 0                ; 0                ; 0                         ; 0                         ; 0                      ; 0                     ; 0                     ; 0                 ; 1            ; 0             ; 1             ;
; State.kernel_init                     ; 0                 ; 0                       ; 0                    ; 0                        ; 0                         ; 0                      ; 0                               ; 0                               ; 0                                     ; 0                         ; 0                  ; 0             ; 0                ; 0                   ; 0                  ; 0                   ; 0                  ; 0              ; 0             ; 0                 ; 0                ; 0                 ; 0                ; 0               ; 0                             ; 0                             ; 0                             ; 0                     ; 0                     ; 0                     ; 0                         ; 0                        ; 0                         ; 0                        ; 0               ; 0                ; 0                ; 0               ; 0                ; 0                ; 0                ; 0                         ; 0                         ; 0                      ; 0                     ; 0                     ; 1                 ; 0            ; 0             ; 1             ;
; State.kernel_start_C1                 ; 0                 ; 0                       ; 0                    ; 0                        ; 0                         ; 0                      ; 0                               ; 0                               ; 0                                     ; 0                         ; 0                  ; 0             ; 0                ; 0                   ; 0                  ; 0                   ; 0                  ; 0              ; 0             ; 0                 ; 0                ; 0                 ; 0                ; 0               ; 0                             ; 0                             ; 0                             ; 0                     ; 0                     ; 0                     ; 0                         ; 0                        ; 0                         ; 0                        ; 0               ; 0                ; 0                ; 0               ; 0                ; 0                ; 0                ; 0                         ; 0                         ; 0                      ; 0                     ; 1                     ; 0                 ; 0            ; 0             ; 1             ;
; State.kernel_start_C2                 ; 0                 ; 0                       ; 0                    ; 0                        ; 0                         ; 0                      ; 0                               ; 0                               ; 0                                     ; 0                         ; 0                  ; 0             ; 0                ; 0                   ; 0                  ; 0                   ; 0                  ; 0              ; 0             ; 0                 ; 0                ; 0                 ; 0                ; 0               ; 0                             ; 0                             ; 0                             ; 0                     ; 0                     ; 0                     ; 0                         ; 0                        ; 0                         ; 0                        ; 0               ; 0                ; 0                ; 0               ; 0                ; 0                ; 0                ; 0                         ; 0                         ; 0                      ; 1                     ; 0                     ; 0                 ; 0            ; 0             ; 1             ;
; State.norm_lamda_start                ; 0                 ; 0                       ; 0                    ; 0                        ; 0                         ; 0                      ; 0                               ; 0                               ; 0                                     ; 0                         ; 0                  ; 0             ; 0                ; 0                   ; 0                  ; 0                   ; 0                  ; 0              ; 0             ; 0                 ; 0                ; 0                 ; 0                ; 0               ; 0                             ; 0                             ; 0                             ; 0                     ; 0                     ; 0                     ; 0                         ; 0                        ; 0                         ; 0                        ; 0               ; 0                ; 0                ; 0               ; 0                ; 0                ; 0                ; 0                         ; 0                         ; 1                      ; 0                     ; 0                     ; 0                 ; 0            ; 0             ; 1             ;
; State.Delay_fullFlagReady             ; 0                 ; 0                       ; 0                    ; 0                        ; 0                         ; 0                      ; 0                               ; 0                               ; 0                                     ; 0                         ; 0                  ; 0             ; 0                ; 0                   ; 0                  ; 0                   ; 0                  ; 0              ; 0             ; 0                 ; 0                ; 0                 ; 0                ; 0               ; 0                             ; 0                             ; 0                             ; 0                     ; 0                     ; 0                     ; 0                         ; 0                        ; 0                         ; 0                        ; 0               ; 0                ; 0                ; 0               ; 0                ; 0                ; 0                ; 0                         ; 1                         ; 0                      ; 0                     ; 0                     ; 0                 ; 0            ; 0             ; 1             ;
; State.check_Full_ORkernel             ; 0                 ; 0                       ; 0                    ; 0                        ; 0                         ; 0                      ; 0                               ; 0                               ; 0                                     ; 0                         ; 0                  ; 0             ; 0                ; 0                   ; 0                  ; 0                   ; 0                  ; 0              ; 0             ; 0                 ; 0                ; 0                 ; 0                ; 0               ; 0                             ; 0                             ; 0                             ; 0                     ; 0                     ; 0                     ; 0                         ; 0                        ; 0                         ; 0                        ; 0               ; 0                ; 0                ; 0               ; 0                ; 0                ; 0                ; 1                         ; 0                         ; 0                      ; 0                     ; 0                     ; 0                 ; 0            ; 0             ; 1             ;
; State.state_fifo                      ; 0                 ; 0                       ; 0                    ; 0                        ; 0                         ; 0                      ; 0                               ; 0                               ; 0                                     ; 0                         ; 0                  ; 0             ; 0                ; 0                   ; 0                  ; 0                   ; 0                  ; 0              ; 0             ; 0                 ; 0                ; 0                 ; 0                ; 0               ; 0                             ; 0                             ; 0                             ; 0                     ; 0                     ; 0                     ; 0                         ; 0                        ; 0                         ; 0                        ; 0               ; 0                ; 0                ; 0               ; 0                ; 0                ; 1                ; 0                         ; 0                         ; 0                      ; 0                     ; 0                     ; 0                 ; 0            ; 0             ; 1             ;
; State.Acc_cache1                      ; 0                 ; 0                       ; 0                    ; 0                        ; 0                         ; 0                      ; 0                               ; 0                               ; 0                                     ; 0                         ; 0                  ; 0             ; 0                ; 0                   ; 0                  ; 0                   ; 0                  ; 0              ; 0             ; 0                 ; 0                ; 0                 ; 0                ; 0               ; 0                             ; 0                             ; 0                             ; 0                     ; 0                     ; 0                     ; 0                         ; 0                        ; 0                         ; 0                        ; 0               ; 0                ; 0                ; 0               ; 0                ; 1                ; 0                ; 0                         ; 0                         ; 0                      ; 0                     ; 0                     ; 0                 ; 0            ; 0             ; 1             ;
; State.write_acc1                      ; 0                 ; 0                       ; 0                    ; 0                        ; 0                         ; 0                      ; 0                               ; 0                               ; 0                                     ; 0                         ; 0                  ; 0             ; 0                ; 0                   ; 0                  ; 0                   ; 0                  ; 0              ; 0             ; 0                 ; 0                ; 0                 ; 0                ; 0               ; 0                             ; 0                             ; 0                             ; 0                     ; 0                     ; 0                     ; 0                         ; 0                        ; 0                         ; 0                        ; 0               ; 0                ; 0                ; 0               ; 1                ; 0                ; 0                ; 0                         ; 0                         ; 0                      ; 0                     ; 0                     ; 0                 ; 0            ; 0             ; 1             ;
; State.read_acc1                       ; 0                 ; 0                       ; 0                    ; 0                        ; 0                         ; 0                      ; 0                               ; 0                               ; 0                                     ; 0                         ; 0                  ; 0             ; 0                ; 0                   ; 0                  ; 0                   ; 0                  ; 0              ; 0             ; 0                 ; 0                ; 0                 ; 0                ; 0               ; 0                             ; 0                             ; 0                             ; 0                     ; 0                     ; 0                     ; 0                         ; 0                        ; 0                         ; 0                        ; 0               ; 0                ; 0                ; 1               ; 0                ; 0                ; 0                ; 0                         ; 0                         ; 0                      ; 0                     ; 0                     ; 0                 ; 0            ; 0             ; 1             ;
; State.Acc_cache2                      ; 0                 ; 0                       ; 0                    ; 0                        ; 0                         ; 0                      ; 0                               ; 0                               ; 0                                     ; 0                         ; 0                  ; 0             ; 0                ; 0                   ; 0                  ; 0                   ; 0                  ; 0              ; 0             ; 0                 ; 0                ; 0                 ; 0                ; 0               ; 0                             ; 0                             ; 0                             ; 0                     ; 0                     ; 0                     ; 0                         ; 0                        ; 0                         ; 0                        ; 0               ; 0                ; 1                ; 0               ; 0                ; 0                ; 0                ; 0                         ; 0                         ; 0                      ; 0                     ; 0                     ; 0                 ; 0            ; 0             ; 1             ;
; State.write_acc2                      ; 0                 ; 0                       ; 0                    ; 0                        ; 0                         ; 0                      ; 0                               ; 0                               ; 0                                     ; 0                         ; 0                  ; 0             ; 0                ; 0                   ; 0                  ; 0                   ; 0                  ; 0              ; 0             ; 0                 ; 0                ; 0                 ; 0                ; 0               ; 0                             ; 0                             ; 0                             ; 0                     ; 0                     ; 0                     ; 0                         ; 0                        ; 0                         ; 0                        ; 0               ; 1                ; 0                ; 0               ; 0                ; 0                ; 0                ; 0                         ; 0                         ; 0                      ; 0                     ; 0                     ; 0                 ; 0            ; 0             ; 1             ;
; State.read_acc2                       ; 0                 ; 0                       ; 0                    ; 0                        ; 0                         ; 0                      ; 0                               ; 0                               ; 0                                     ; 0                         ; 0                  ; 0             ; 0                ; 0                   ; 0                  ; 0                   ; 0                  ; 0              ; 0             ; 0                 ; 0                ; 0                 ; 0                ; 0               ; 0                             ; 0                             ; 0                             ; 0                     ; 0                     ; 0                     ; 0                         ; 0                        ; 0                         ; 0                        ; 1               ; 0                ; 0                ; 0               ; 0                ; 0                ; 0                ; 0                         ; 0                         ; 0                      ; 0                     ; 0                     ; 0                 ; 0            ; 0             ; 1             ;
; State.Read_cacheAcc_Avg1              ; 0                 ; 0                       ; 0                    ; 0                        ; 0                         ; 0                      ; 0                               ; 0                               ; 0                                     ; 0                         ; 0                  ; 0             ; 0                ; 0                   ; 0                  ; 0                   ; 0                  ; 0              ; 0             ; 0                 ; 0                ; 0                 ; 0                ; 0               ; 0                             ; 0                             ; 0                             ; 0                     ; 0                     ; 0                     ; 0                         ; 0                        ; 0                         ; 1                        ; 0               ; 0                ; 0                ; 0               ; 0                ; 0                ; 0                ; 0                         ; 0                         ; 0                      ; 0                     ; 0                     ; 0                 ; 0            ; 0             ; 1             ;
; State.Write_cacheAcc_Avg1             ; 0                 ; 0                       ; 0                    ; 0                        ; 0                         ; 0                      ; 0                               ; 0                               ; 0                                     ; 0                         ; 0                  ; 0             ; 0                ; 0                   ; 0                  ; 0                   ; 0                  ; 0              ; 0             ; 0                 ; 0                ; 0                 ; 0                ; 0               ; 0                             ; 0                             ; 0                             ; 0                     ; 0                     ; 0                     ; 0                         ; 0                        ; 1                         ; 0                        ; 0               ; 0                ; 0                ; 0               ; 0                ; 0                ; 0                ; 0                         ; 0                         ; 0                      ; 0                     ; 0                     ; 0                 ; 0            ; 0             ; 1             ;
; State.Read_cacheAcc_Avg2              ; 0                 ; 0                       ; 0                    ; 0                        ; 0                         ; 0                      ; 0                               ; 0                               ; 0                                     ; 0                         ; 0                  ; 0             ; 0                ; 0                   ; 0                  ; 0                   ; 0                  ; 0              ; 0             ; 0                 ; 0                ; 0                 ; 0                ; 0               ; 0                             ; 0                             ; 0                             ; 0                     ; 0                     ; 0                     ; 0                         ; 1                        ; 0                         ; 0                        ; 0               ; 0                ; 0                ; 0               ; 0                ; 0                ; 0                ; 0                         ; 0                         ; 0                      ; 0                     ; 0                     ; 0                 ; 0            ; 0             ; 1             ;
; State.Write_cacheAcc_Avg2             ; 0                 ; 0                       ; 0                    ; 0                        ; 0                         ; 0                      ; 0                               ; 0                               ; 0                                     ; 0                         ; 0                  ; 0             ; 0                ; 0                   ; 0                  ; 0                   ; 0                  ; 0              ; 0             ; 0                 ; 0                ; 0                 ; 0                ; 0               ; 0                             ; 0                             ; 0                             ; 0                     ; 0                     ; 0                     ; 1                         ; 0                        ; 0                         ; 0                        ; 0               ; 0                ; 0                ; 0               ; 0                ; 0                ; 0                ; 0                         ; 0                         ; 0                      ; 0                     ; 0                     ; 0                 ; 0            ; 0             ; 1             ;
; State.start_AvrgNorm1                 ; 0                 ; 0                       ; 0                    ; 0                        ; 0                         ; 0                      ; 0                               ; 0                               ; 0                                     ; 0                         ; 0                  ; 0             ; 0                ; 0                   ; 0                  ; 0                   ; 0                  ; 0              ; 0             ; 0                 ; 0                ; 0                 ; 0                ; 0               ; 0                             ; 0                             ; 0                             ; 0                     ; 0                     ; 1                     ; 0                         ; 0                        ; 0                         ; 0                        ; 0               ; 0                ; 0                ; 0               ; 0                ; 0                ; 0                ; 0                         ; 0                         ; 0                      ; 0                     ; 0                     ; 0                 ; 0            ; 0             ; 1             ;
; State.start_AvrgNorm2                 ; 0                 ; 0                       ; 0                    ; 0                        ; 0                         ; 0                      ; 0                               ; 0                               ; 0                                     ; 0                         ; 0                  ; 0             ; 0                ; 0                   ; 0                  ; 0                   ; 0                  ; 0              ; 0             ; 0                 ; 0                ; 0                 ; 0                ; 0               ; 0                             ; 0                             ; 0                             ; 0                     ; 1                     ; 0                     ; 0                         ; 0                        ; 0                         ; 0                        ; 0               ; 0                ; 0                ; 0               ; 0                ; 0                ; 0                ; 0                         ; 0                         ; 0                      ; 0                     ; 0                     ; 0                 ; 0            ; 0             ; 1             ;
; State.Queue_Avrg_Norm                 ; 0                 ; 0                       ; 0                    ; 0                        ; 0                         ; 0                      ; 0                               ; 0                               ; 0                                     ; 0                         ; 0                  ; 0             ; 0                ; 0                   ; 0                  ; 0                   ; 0                  ; 0              ; 0             ; 0                 ; 0                ; 0                 ; 0                ; 0               ; 0                             ; 0                             ; 0                             ; 1                     ; 0                     ; 0                     ; 0                         ; 0                        ; 0                         ; 0                        ; 0               ; 0                ; 0                ; 0               ; 0                ; 0                ; 0                ; 0                         ; 0                         ; 0                      ; 0                     ; 0                     ; 0                 ; 0            ; 0             ; 1             ;
; State.Read_NormAvg_from_queue         ; 0                 ; 0                       ; 0                    ; 0                        ; 0                         ; 0                      ; 0                               ; 0                               ; 0                                     ; 0                         ; 0                  ; 0             ; 0                ; 0                   ; 0                  ; 0                   ; 0                  ; 0              ; 0             ; 0                 ; 0                ; 0                 ; 0                ; 0               ; 0                             ; 0                             ; 1                             ; 0                     ; 0                     ; 0                     ; 0                         ; 0                        ; 0                         ; 0                        ; 0               ; 0                ; 0                ; 0               ; 0                ; 0                ; 0                ; 0                         ; 0                         ; 0                      ; 0                     ; 0                     ; 0                 ; 0            ; 0             ; 1             ;
; State.cacheAvg_Multi_Backup_1         ; 0                 ; 0                       ; 0                    ; 0                        ; 0                         ; 0                      ; 0                               ; 0                               ; 0                                     ; 0                         ; 0                  ; 0             ; 0                ; 0                   ; 0                  ; 0                   ; 0                  ; 0              ; 0             ; 0                 ; 0                ; 0                 ; 0                ; 0               ; 0                             ; 1                             ; 0                             ; 0                     ; 0                     ; 0                     ; 0                         ; 0                        ; 0                         ; 0                        ; 0               ; 0                ; 0                ; 0               ; 0                ; 0                ; 0                ; 0                         ; 0                         ; 0                      ; 0                     ; 0                     ; 0                 ; 0            ; 0             ; 1             ;
; State.cacheAvg_Multi_Backup_2         ; 0                 ; 0                       ; 0                    ; 0                        ; 0                         ; 0                      ; 0                               ; 0                               ; 0                                     ; 0                         ; 0                  ; 0             ; 0                ; 0                   ; 0                  ; 0                   ; 0                  ; 0              ; 0             ; 0                 ; 0                ; 0                 ; 0                ; 0               ; 1                             ; 0                             ; 0                             ; 0                     ; 0                     ; 0                     ; 0                         ; 0                        ; 0                         ; 0                        ; 0               ; 0                ; 0                ; 0               ; 0                ; 0                ; 0                ; 0                         ; 0                         ; 0                      ; 0                     ; 0                     ; 0                 ; 0            ; 0             ; 1             ;
; State.off_write                       ; 0                 ; 0                       ; 0                    ; 0                        ; 0                         ; 0                      ; 0                               ; 0                               ; 0                                     ; 0                         ; 0                  ; 0             ; 0                ; 0                   ; 0                  ; 0                   ; 0                  ; 0              ; 0             ; 0                 ; 0                ; 0                 ; 0                ; 1               ; 0                             ; 0                             ; 0                             ; 0                     ; 0                     ; 0                     ; 0                         ; 0                        ; 0                         ; 0                        ; 0               ; 0                ; 0                ; 0               ; 0                ; 0                ; 0                ; 0                         ; 0                         ; 0                      ; 0                     ; 0                     ; 0                 ; 0            ; 0             ; 1             ;
; State.state_read                      ; 0                 ; 0                       ; 0                    ; 0                        ; 0                         ; 0                      ; 0                               ; 0                               ; 0                                     ; 0                         ; 0                  ; 0             ; 0                ; 0                   ; 0                  ; 0                   ; 0                  ; 0              ; 0             ; 0                 ; 0                ; 0                 ; 1                ; 0               ; 0                             ; 0                             ; 0                             ; 0                     ; 0                     ; 0                     ; 0                         ; 0                        ; 0                         ; 0                        ; 0               ; 0                ; 0                ; 0               ; 0                ; 0                ; 0                ; 0                         ; 0                         ; 0                      ; 0                     ; 0                     ; 0                 ; 0            ; 0             ; 1             ;
; State.state_write                     ; 0                 ; 0                       ; 0                    ; 0                        ; 0                         ; 0                      ; 0                               ; 0                               ; 0                                     ; 0                         ; 0                  ; 0             ; 0                ; 0                   ; 0                  ; 0                   ; 0                  ; 0              ; 0             ; 0                 ; 0                ; 1                 ; 0                ; 0               ; 0                             ; 0                             ; 0                             ; 0                     ; 0                     ; 0                     ; 0                         ; 0                        ; 0                         ; 0                        ; 0               ; 0                ; 0                ; 0               ; 0                ; 0                ; 0                ; 0                         ; 0                         ; 0                      ; 0                     ; 0                     ; 0                 ; 0            ; 0             ; 1             ;
; State.read_ctild                      ; 0                 ; 0                       ; 0                    ; 0                        ; 0                         ; 0                      ; 0                               ; 0                               ; 0                                     ; 0                         ; 0                  ; 0             ; 0                ; 0                   ; 0                  ; 0                   ; 0                  ; 0              ; 0             ; 0                 ; 1                ; 0                 ; 0                ; 0               ; 0                             ; 0                             ; 0                             ; 0                     ; 0                     ; 0                     ; 0                         ; 0                        ; 0                         ; 0                        ; 0               ; 0                ; 0                ; 0               ; 0                ; 0                ; 0                ; 0                         ; 0                         ; 0                      ; 0                     ; 0                     ; 0                 ; 0            ; 0             ; 1             ;
; State.write_ctild                     ; 0                 ; 0                       ; 0                    ; 0                        ; 0                         ; 0                      ; 0                               ; 0                               ; 0                                     ; 0                         ; 0                  ; 0             ; 0                ; 0                   ; 0                  ; 0                   ; 0                  ; 0              ; 0             ; 1                 ; 0                ; 0                 ; 0                ; 0               ; 0                             ; 0                             ; 0                             ; 0                     ; 0                     ; 0                     ; 0                         ; 0                        ; 0                         ; 0                        ; 0               ; 0                ; 0                ; 0               ; 0                ; 0                ; 0                ; 0                         ; 0                         ; 0                      ; 0                     ; 0                     ; 0                 ; 0            ; 0             ; 1             ;
; State.Get_min                         ; 0                 ; 0                       ; 0                    ; 0                        ; 0                         ; 0                      ; 0                               ; 0                               ; 0                                     ; 0                         ; 0                  ; 0             ; 0                ; 0                   ; 0                  ; 0                   ; 0                  ; 0              ; 1             ; 0                 ; 0                ; 0                 ; 0                ; 0               ; 0                             ; 0                             ; 0                             ; 0                     ; 0                     ; 0                     ; 0                         ; 0                        ; 0                         ; 0                        ; 0               ; 0                ; 0                ; 0               ; 0                ; 0                ; 0                ; 0                         ; 0                         ; 0                      ; 0                     ; 0                     ; 0                 ; 0            ; 0             ; 1             ;
; State.CV_write                        ; 0                 ; 0                       ; 0                    ; 0                        ; 0                         ; 0                      ; 0                               ; 0                               ; 0                                     ; 0                         ; 0                  ; 0             ; 0                ; 0                   ; 0                  ; 0                   ; 0                  ; 1              ; 0             ; 0                 ; 0                ; 0                 ; 0                ; 0               ; 0                             ; 0                             ; 0                             ; 0                     ; 0                     ; 0                     ; 0                         ; 0                        ; 0                         ; 0                        ; 0               ; 0                ; 0                ; 0               ; 0                ; 0                ; 0                ; 0                         ; 0                         ; 0                      ; 0                     ; 0                     ; 0                 ; 0            ; 0             ; 1             ;
; State.state_read_2                    ; 0                 ; 0                       ; 0                    ; 0                        ; 0                         ; 0                      ; 0                               ; 0                               ; 0                                     ; 0                         ; 0                  ; 0             ; 0                ; 0                   ; 0                  ; 0                   ; 1                  ; 0              ; 0             ; 0                 ; 0                ; 0                 ; 0                ; 0               ; 0                             ; 0                             ; 0                             ; 0                     ; 0                     ; 0                     ; 0                         ; 0                        ; 0                         ; 0                        ; 0               ; 0                ; 0                ; 0               ; 0                ; 0                ; 0                ; 0                         ; 0                         ; 0                      ; 0                     ; 0                     ; 0                 ; 0            ; 0             ; 1             ;
; State.state_write_2                   ; 0                 ; 0                       ; 0                    ; 0                        ; 0                         ; 0                      ; 0                               ; 0                               ; 0                                     ; 0                         ; 0                  ; 0             ; 0                ; 0                   ; 0                  ; 1                   ; 0                  ; 0              ; 0             ; 0                 ; 0                ; 0                 ; 0                ; 0               ; 0                             ; 0                             ; 0                             ; 0                     ; 0                     ; 0                     ; 0                         ; 0                        ; 0                         ; 0                        ; 0               ; 0                ; 0                ; 0               ; 0                ; 0                ; 0                ; 0                         ; 0                         ; 0                      ; 0                     ; 0                     ; 0                 ; 0            ; 0             ; 1             ;
; State.read_ctild_2                    ; 0                 ; 0                       ; 0                    ; 0                        ; 0                         ; 0                      ; 0                               ; 0                               ; 0                                     ; 0                         ; 0                  ; 0             ; 0                ; 0                   ; 1                  ; 0                   ; 0                  ; 0              ; 0             ; 0                 ; 0                ; 0                 ; 0                ; 0               ; 0                             ; 0                             ; 0                             ; 0                     ; 0                     ; 0                     ; 0                         ; 0                        ; 0                         ; 0                        ; 0               ; 0                ; 0                ; 0               ; 0                ; 0                ; 0                ; 0                         ; 0                         ; 0                      ; 0                     ; 0                     ; 0                 ; 0            ; 0             ; 1             ;
; State.write_ctild_2                   ; 0                 ; 0                       ; 0                    ; 0                        ; 0                         ; 0                      ; 0                               ; 0                               ; 0                                     ; 0                         ; 0                  ; 0             ; 0                ; 1                   ; 0                  ; 0                   ; 0                  ; 0              ; 0             ; 0                 ; 0                ; 0                 ; 0                ; 0               ; 0                             ; 0                             ; 0                             ; 0                     ; 0                     ; 0                     ; 0                         ; 0                        ; 0                         ; 0                        ; 0               ; 0                ; 0                ; 0               ; 0                ; 0                ; 0                ; 0                         ; 0                         ; 0                      ; 0                     ; 0                     ; 0                 ; 0            ; 0             ; 1             ;
; State.CV_write_2                      ; 0                 ; 0                       ; 0                    ; 0                        ; 0                         ; 0                      ; 0                               ; 0                               ; 0                                     ; 0                         ; 0                  ; 0             ; 1                ; 0                   ; 0                  ; 0                   ; 0                  ; 0              ; 0             ; 0                 ; 0                ; 0                 ; 0                ; 0               ; 0                             ; 0                             ; 0                             ; 0                     ; 0                     ; 0                     ; 0                         ; 0                        ; 0                         ; 0                        ; 0               ; 0                ; 0                ; 0               ; 0                ; 0                ; 0                ; 0                         ; 0                         ; 0                      ; 0                     ; 0                     ; 0                 ; 0            ; 0             ; 1             ;
; State.Get_max                         ; 0                 ; 0                       ; 0                    ; 0                        ; 0                         ; 0                      ; 0                               ; 0                               ; 0                                     ; 0                         ; 0                  ; 1             ; 0                ; 0                   ; 0                  ; 0                   ; 0                  ; 0              ; 0             ; 0                 ; 0                ; 0                 ; 0                ; 0               ; 0                             ; 0                             ; 0                             ; 0                     ; 0                     ; 0                     ; 0                         ; 0                        ; 0                         ; 0                        ; 0               ; 0                ; 0                ; 0               ; 0                ; 0                ; 0                ; 0                         ; 0                         ; 0                      ; 0                     ; 0                     ; 0                 ; 0            ; 0             ; 1             ;
; State.Kernel_init2                    ; 0                 ; 0                       ; 0                    ; 0                        ; 0                         ; 0                      ; 0                               ; 0                               ; 0                                     ; 0                         ; 1                  ; 0             ; 0                ; 0                   ; 0                  ; 0                   ; 0                  ; 0              ; 0             ; 0                 ; 0                ; 0                 ; 0                ; 0               ; 0                             ; 0                             ; 0                             ; 0                     ; 0                     ; 0                     ; 0                         ; 0                        ; 0                         ; 0                        ; 0               ; 0                ; 0                ; 0               ; 0                ; 0                ; 0                ; 0                         ; 0                         ; 0                      ; 0                     ; 0                     ; 0                 ; 0            ; 0             ; 1             ;
; State.prepare_for_NormAvg             ; 0                 ; 0                       ; 0                    ; 0                        ; 0                         ; 0                      ; 0                               ; 0                               ; 0                                     ; 1                         ; 0                  ; 0             ; 0                ; 0                   ; 0                  ; 0                   ; 0                  ; 0              ; 0             ; 0                 ; 0                ; 0                 ; 0                ; 0               ; 0                             ; 0                             ; 0                             ; 0                     ; 0                     ; 0                     ; 0                         ; 0                        ; 0                         ; 0                        ; 0               ; 0                ; 0                ; 0               ; 0                ; 0                ; 0                ; 0                         ; 0                         ; 0                      ; 0                     ; 0                     ; 0                 ; 0            ; 0             ; 1             ;
; State.prepare_NormAvg2_reset_NormAvg1 ; 0                 ; 0                       ; 0                    ; 0                        ; 0                         ; 0                      ; 0                               ; 0                               ; 1                                     ; 0                         ; 0                  ; 0             ; 0                ; 0                   ; 0                  ; 0                   ; 0                  ; 0              ; 0             ; 0                 ; 0                ; 0                 ; 0                ; 0               ; 0                             ; 0                             ; 0                             ; 0                     ; 0                     ; 0                     ; 0                         ; 0                        ; 0                         ; 0                        ; 0               ; 0                ; 0                ; 0               ; 0                ; 0                ; 0                ; 0                         ; 0                         ; 0                      ; 0                     ; 0                     ; 0                 ; 0            ; 0             ; 1             ;
; State.delay_for_alphabeta_I_sig       ; 0                 ; 0                       ; 0                    ; 0                        ; 0                         ; 0                      ; 0                               ; 1                               ; 0                                     ; 0                         ; 0                  ; 0             ; 0                ; 0                   ; 0                  ; 0                   ; 0                  ; 0              ; 0             ; 0                 ; 0                ; 0                 ; 0                ; 0               ; 0                             ; 0                             ; 0                             ; 0                     ; 0                     ; 0                     ; 0                         ; 0                        ; 0                         ; 0                        ; 0               ; 0                ; 0                ; 0               ; 0                ; 0                ; 0                ; 0                         ; 0                         ; 0                      ; 0                     ; 0                     ; 0                 ; 0            ; 0             ; 1             ;
; State.delay_for_alphabeta_J_sig       ; 0                 ; 0                       ; 0                    ; 0                        ; 0                         ; 0                      ; 1                               ; 0                               ; 0                                     ; 0                         ; 0                  ; 0             ; 0                ; 0                   ; 0                  ; 0                   ; 0                  ; 0              ; 0             ; 0                 ; 0                ; 0                 ; 0                ; 0               ; 0                             ; 0                             ; 0                             ; 0                     ; 0                     ; 0                     ; 0                         ; 0                        ; 0                         ; 0                        ; 0               ; 0                ; 0                ; 0               ; 0                ; 0                ; 0                ; 0                         ; 0                         ; 0                      ; 0                     ; 0                     ; 0                 ; 0            ; 0             ; 1             ;
; State.last_termination                ; 0                 ; 0                       ; 0                    ; 0                        ; 0                         ; 1                      ; 0                               ; 0                               ; 0                                     ; 0                         ; 0                  ; 0             ; 0                ; 0                   ; 0                  ; 0                   ; 0                  ; 0              ; 0             ; 0                 ; 0                ; 0                 ; 0                ; 0               ; 0                             ; 0                             ; 0                             ; 0                     ; 0                     ; 0                     ; 0                         ; 0                        ; 0                         ; 0                        ; 0               ; 0                ; 0                ; 0               ; 0                ; 0                ; 0                ; 0                         ; 0                         ; 0                      ; 0                     ; 0                     ; 0                 ; 0            ; 0             ; 1             ;
; State.delay_for_alpha_avg             ; 0                 ; 0                       ; 0                    ; 0                        ; 1                         ; 0                      ; 0                               ; 0                               ; 0                                     ; 0                         ; 0                  ; 0             ; 0                ; 0                   ; 0                  ; 0                   ; 0                  ; 0              ; 0             ; 0                 ; 0                ; 0                 ; 0                ; 0               ; 0                             ; 0                             ; 0                             ; 0                     ; 0                     ; 0                     ; 0                         ; 0                        ; 0                         ; 0                        ; 0               ; 0                ; 0                ; 0               ; 0                ; 0                ; 0                ; 0                         ; 0                         ; 0                      ; 0                     ; 0                     ; 0                 ; 0            ; 0             ; 1             ;
; State.delay_for_beta_avg              ; 0                 ; 0                       ; 0                    ; 1                        ; 0                         ; 0                      ; 0                               ; 0                               ; 0                                     ; 0                         ; 0                  ; 0             ; 0                ; 0                   ; 0                  ; 0                   ; 0                  ; 0              ; 0             ; 0                 ; 0                ; 0                 ; 0                ; 0               ; 0                             ; 0                             ; 0                             ; 0                     ; 0                     ; 0                     ; 0                         ; 0                        ; 0                         ; 0                        ; 0               ; 0                ; 0                ; 0               ; 0                ; 0                ; 0                ; 0                         ; 0                         ; 0                      ; 0                     ; 0                     ; 0                 ; 0            ; 0             ; 1             ;
; State.CV_Write_final                  ; 0                 ; 0                       ; 1                    ; 0                        ; 0                         ; 0                      ; 0                               ; 0                               ; 0                                     ; 0                         ; 0                  ; 0             ; 0                ; 0                   ; 0                  ; 0                   ; 0                  ; 0              ; 0             ; 0                 ; 0                ; 0                 ; 0                ; 0               ; 0                             ; 0                             ; 0                             ; 0                     ; 0                     ; 0                     ; 0                         ; 0                        ; 0                         ; 0                        ; 0               ; 0                ; 0                ; 0               ; 0                ; 0                ; 0                ; 0                         ; 0                         ; 0                      ; 0                     ; 0                     ; 0                 ; 0            ; 0             ; 1             ;
; State.copying_to_backup               ; 0                 ; 1                       ; 0                    ; 0                        ; 0                         ; 0                      ; 0                               ; 0                               ; 0                                     ; 0                         ; 0                  ; 0             ; 0                ; 0                   ; 0                  ; 0                   ; 0                  ; 0              ; 0             ; 0                 ; 0                ; 0                 ; 0                ; 0               ; 0                             ; 0                             ; 0                             ; 0                     ; 0                     ; 0                     ; 0                         ; 0                        ; 0                         ; 0                        ; 0               ; 0                ; 0                ; 0               ; 0                ; 0                ; 0                ; 0                         ; 0                         ; 0                      ; 0                     ; 0                     ; 0                 ; 0            ; 0             ; 1             ;
; State.off_write_2                     ; 1                 ; 0                       ; 0                    ; 0                        ; 0                         ; 0                      ; 0                               ; 0                               ; 0                                     ; 0                         ; 0                  ; 0             ; 0                ; 0                   ; 0                  ; 0                   ; 0                  ; 0              ; 0             ; 0                 ; 0                ; 0                 ; 0                ; 0               ; 0                             ; 0                             ; 0                             ; 0                     ; 0                     ; 0                     ; 0                         ; 0                        ; 0                         ; 0                        ; 0               ; 0                ; 0                ; 0               ; 0                ; 0                ; 0                ; 0                         ; 0                         ; 0                      ; 0                     ; 0                     ; 0                 ; 0            ; 0             ; 1             ;
+---------------------------------------+-------------------+-------------------------+----------------------+--------------------------+---------------------------+------------------------+---------------------------------+---------------------------------+---------------------------------------+---------------------------+--------------------+---------------+------------------+---------------------+--------------------+---------------------+--------------------+----------------+---------------+-------------------+------------------+-------------------+------------------+-----------------+-------------------------------+-------------------------------+-------------------------------+-----------------------+-----------------------+-----------------------+---------------------------+--------------------------+---------------------------+--------------------------+-----------------+------------------+------------------+-----------------+------------------+------------------+------------------+---------------------------+---------------------------+------------------------+-----------------------+-----------------------+-------------------+--------------+---------------+---------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |integration_final|CV:CV_int|CVmonitor:Cvmnt|current_state                                                   ;
+----------------------------+-----------------------+-----------------------+----------------------------+--------------------+
; Name                       ; current_state.compare ; current_state.ij_read ; current_state.last_ij_read ; current_state.idle ;
+----------------------------+-----------------------+-----------------------+----------------------------+--------------------+
; current_state.idle         ; 0                     ; 0                     ; 0                          ; 0                  ;
; current_state.last_ij_read ; 0                     ; 0                     ; 1                          ; 1                  ;
; current_state.ij_read      ; 0                     ; 1                     ; 0                          ; 1                  ;
; current_state.compare      ; 1                     ; 0                     ; 0                          ; 1                  ;
+----------------------------+-----------------------+-----------------------+----------------------------+--------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------+
; Latch Name                                                                                        ; Latch Enable Signal                                                      ; Free of Timing Hazards ;
+---------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------+
; caches:caches_int|b[0]                                                                            ; caches:caches_int|Equal0                                                 ; yes                    ;
; caches:caches_int|b[1]                                                                            ; caches:caches_int|Equal0                                                 ; yes                    ;
; caches:caches_int|b[2]                                                                            ; caches:caches_int|Equal0                                                 ; yes                    ;
; caches:caches_int|b[3]                                                                            ; caches:caches_int|Equal0                                                 ; yes                    ;
; caches:caches_int|b[4]                                                                            ; caches:caches_int|Equal0                                                 ; yes                    ;
; caches:caches_int|b[5]                                                                            ; caches:caches_int|Equal0                                                 ; yes                    ;
; caches:caches_int|b[6]                                                                            ; caches:caches_int|Equal0                                                 ; yes                    ;
; caches:caches_int|b[7]                                                                            ; caches:caches_int|Equal0                                                 ; yes                    ;
; caches:caches_int|b[8]                                                                            ; caches:caches_int|Equal0                                                 ; yes                    ;
; caches:caches_int|b[9]                                                                            ; caches:caches_int|Equal0                                                 ; yes                    ;
; caches:caches_int|b[10]                                                                           ; caches:caches_int|Equal0                                                 ; yes                    ;
; caches:caches_int|b[11]                                                                           ; caches:caches_int|Equal0                                                 ; yes                    ;
; caches:caches_int|b[12]                                                                           ; caches:caches_int|Equal0                                                 ; yes                    ;
; caches:caches_int|b[13]                                                                           ; caches:caches_int|Equal0                                                 ; yes                    ;
; caches:caches_int|b[14]                                                                           ; caches:caches_int|Equal0                                                 ; yes                    ;
; caches:caches_int|b[15]                                                                           ; caches:caches_int|Equal0                                                 ; yes                    ;
; caches:caches_int|Norm_avg:LABLE_AVGNORM|fifo2:LABLE_Queue|data_Memory_fifo2:FifoRam|dataout[0]   ; caches:caches_int|Norm_avg:LABLE_AVGNORM|fifo2:LABLE_Queue|ReadEnable_s  ; yes                    ;
; caches:caches_int|Norm_avg:LABLE_AVGNORM|fifo2:LABLE_Queue|data_Memory_fifo2:FifoRam|dataout[1]   ; caches:caches_int|Norm_avg:LABLE_AVGNORM|fifo2:LABLE_Queue|ReadEnable_s  ; yes                    ;
; caches:caches_int|Norm_avg:LABLE_AVGNORM|fifo2:LABLE_Queue|data_Memory_fifo2:FifoRam|dataout[2]   ; caches:caches_int|Norm_avg:LABLE_AVGNORM|fifo2:LABLE_Queue|ReadEnable_s  ; yes                    ;
; caches:caches_int|Norm_avg:LABLE_AVGNORM|fifo2:LABLE_Queue|data_Memory_fifo2:FifoRam|dataout[3]   ; caches:caches_int|Norm_avg:LABLE_AVGNORM|fifo2:LABLE_Queue|ReadEnable_s  ; yes                    ;
; caches:caches_int|Norm_avg:LABLE_AVGNORM|fifo2:LABLE_Queue|data_Memory_fifo2:FifoRam|dataout[4]   ; caches:caches_int|Norm_avg:LABLE_AVGNORM|fifo2:LABLE_Queue|ReadEnable_s  ; yes                    ;
; caches:caches_int|Norm_avg:LABLE_AVGNORM|fifo2:LABLE_Queue|data_Memory_fifo2:FifoRam|dataout[5]   ; caches:caches_int|Norm_avg:LABLE_AVGNORM|fifo2:LABLE_Queue|ReadEnable_s  ; yes                    ;
; caches:caches_int|Norm_avg:LABLE_AVGNORM|fifo2:LABLE_Queue|data_Memory_fifo2:FifoRam|dataout[6]   ; caches:caches_int|Norm_avg:LABLE_AVGNORM|fifo2:LABLE_Queue|ReadEnable_s  ; yes                    ;
; caches:caches_int|Norm_avg:LABLE_AVGNORM|fifo2:LABLE_Queue|data_Memory_fifo2:FifoRam|dataout[7]   ; caches:caches_int|Norm_avg:LABLE_AVGNORM|fifo2:LABLE_Queue|ReadEnable_s  ; yes                    ;
; caches:caches_int|Norm_avg:LABLE_AVGNORM|fifo2:LABLE_Queue|data_Memory_fifo2:FifoRam|dataout[8]   ; caches:caches_int|Norm_avg:LABLE_AVGNORM|fifo2:LABLE_Queue|ReadEnable_s  ; yes                    ;
; caches:caches_int|Norm_avg:LABLE_AVGNORM|fifo2:LABLE_Queue|data_Memory_fifo2:FifoRam|dataout[9]   ; caches:caches_int|Norm_avg:LABLE_AVGNORM|fifo2:LABLE_Queue|ReadEnable_s  ; yes                    ;
; caches:caches_int|Norm_avg:LABLE_AVGNORM|fifo2:LABLE_Queue|data_Memory_fifo2:FifoRam|dataout[10]  ; caches:caches_int|Norm_avg:LABLE_AVGNORM|fifo2:LABLE_Queue|ReadEnable_s  ; yes                    ;
; caches:caches_int|Norm_avg:LABLE_AVGNORM|fifo2:LABLE_Queue|data_Memory_fifo2:FifoRam|dataout[11]  ; caches:caches_int|Norm_avg:LABLE_AVGNORM|fifo2:LABLE_Queue|ReadEnable_s  ; yes                    ;
; caches:caches_int|Norm_avg:LABLE_AVGNORM|fifo2:LABLE_Queue|data_Memory_fifo2:FifoRam|dataout[12]  ; caches:caches_int|Norm_avg:LABLE_AVGNORM|fifo2:LABLE_Queue|ReadEnable_s  ; yes                    ;
; caches:caches_int|Norm_avg:LABLE_AVGNORM|fifo2:LABLE_Queue|data_Memory_fifo2:FifoRam|dataout[13]  ; caches:caches_int|Norm_avg:LABLE_AVGNORM|fifo2:LABLE_Queue|ReadEnable_s  ; yes                    ;
; caches:caches_int|Norm_avg:LABLE_AVGNORM|fifo2:LABLE_Queue|data_Memory_fifo2:FifoRam|dataout[14]  ; caches:caches_int|Norm_avg:LABLE_AVGNORM|fifo2:LABLE_Queue|ReadEnable_s  ; yes                    ;
; caches:caches_int|Norm_avg:LABLE_AVGNORM|fifo2:LABLE_Queue|data_Memory_fifo2:FifoRam|dataout[15]  ; caches:caches_int|Norm_avg:LABLE_AVGNORM|fifo2:LABLE_Queue|ReadEnable_s  ; yes                    ;
; Kernel_block:kernel_int|Output_final[6]                                                           ; Kernel_block:kernel_int|Equal0                                           ; yes                    ;
; CV:CV_int|i_output[0]                                                                             ; CV:CV_int|read_CV                                                        ; yes                    ;
; CV:CV_int|i_output[1]                                                                             ; CV:CV_int|read_CV                                                        ; yes                    ;
; CV:CV_int|i_output[2]                                                                             ; CV:CV_int|read_CV                                                        ; yes                    ;
; CV:CV_int|i_output[3]                                                                             ; CV:CV_int|read_CV                                                        ; yes                    ;
; CV:CV_int|i_output[4]                                                                             ; CV:CV_int|read_CV                                                        ; yes                    ;
; CV:CV_int|i_output[5]                                                                             ; CV:CV_int|read_CV                                                        ; yes                    ;
; CV:CV_int|i_output[6]                                                                             ; CV:CV_int|read_CV                                                        ; yes                    ;
; CV:CV_int|i_output[7]                                                                             ; CV:CV_int|read_CV                                                        ; yes                    ;
; CV:CV_int|i_output[8]                                                                             ; CV:CV_int|read_CV                                                        ; yes                    ;
; CV:CV_int|i_output[9]                                                                             ; CV:CV_int|read_CV                                                        ; yes                    ;
; CV:CV_int|j_output[0]                                                                             ; CV:CV_int|read_CV                                                        ; yes                    ;
; CV:CV_int|j_output[1]                                                                             ; CV:CV_int|read_CV                                                        ; yes                    ;
; CV:CV_int|j_output[2]                                                                             ; CV:CV_int|read_CV                                                        ; yes                    ;
; CV:CV_int|j_output[3]                                                                             ; CV:CV_int|read_CV                                                        ; yes                    ;
; CV:CV_int|j_output[4]                                                                             ; CV:CV_int|read_CV                                                        ; yes                    ;
; CV:CV_int|j_output[5]                                                                             ; CV:CV_int|read_CV                                                        ; yes                    ;
; CV:CV_int|j_output[6]                                                                             ; CV:CV_int|read_CV                                                        ; yes                    ;
; CV:CV_int|j_output[7]                                                                             ; CV:CV_int|read_CV                                                        ; yes                    ;
; CV:CV_int|j_output[8]                                                                             ; CV:CV_int|read_CV                                                        ; yes                    ;
; CV:CV_int|j_output[9]                                                                             ; CV:CV_int|read_CV                                                        ; yes                    ;
; Kernel_block:kernel_int|Output_final[7]                                                           ; Kernel_block:kernel_int|Equal0                                           ; yes                    ;
; Kernel_block:kernel_int|Output_final[8]                                                           ; Kernel_block:kernel_int|Equal0                                           ; yes                    ;
; Kernel_block:kernel_int|Output_final[9]                                                           ; Kernel_block:kernel_int|Equal0                                           ; yes                    ;
; Kernel_block:kernel_int|Output_final[10]                                                          ; Kernel_block:kernel_int|Equal0                                           ; yes                    ;
; Kernel_block:kernel_int|Output_final[11]                                                          ; Kernel_block:kernel_int|Equal0                                           ; yes                    ;
; Kernel_block:kernel_int|Output_final[12]                                                          ; Kernel_block:kernel_int|Equal0                                           ; yes                    ;
; Kernel_block:kernel_int|Output_final[5]                                                           ; Kernel_block:kernel_int|Equal0                                           ; yes                    ;
; Kernel_block:kernel_int|Output_final[0]                                                           ; Kernel_block:kernel_int|Equal0                                           ; yes                    ;
; Kernel_block:kernel_int|Output_final[1]                                                           ; Kernel_block:kernel_int|Equal0                                           ; yes                    ;
; Kernel_block:kernel_int|Output_final[2]                                                           ; Kernel_block:kernel_int|Equal0                                           ; yes                    ;
; Kernel_block:kernel_int|Output_final[3]                                                           ; Kernel_block:kernel_int|Equal0                                           ; yes                    ;
; Kernel_block:kernel_int|Output_final[4]                                                           ; Kernel_block:kernel_int|Equal0                                           ; yes                    ;
; Classes:classes_int|NormCalculate:Norm_Wkblock|fifo2:LABEL5|data_Memory_fifo2:FifoRam|dataout[22] ; Classes:classes_int|NormCalculate:Norm_Wkblock|fifo2:LABEL5|ReadEnable_s ; yes                    ;
; Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|Cache_j[22]                    ; ControlUnit_seq:Controlunit_seq_int|max_min_enable                       ; yes                    ;
; Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|Cache_i[22]                    ; ControlUnit_seq:Controlunit_seq_int|max_min_enable                       ; yes                    ;
; Classes:classes_int|NormCalculate:Norm_Wkblock|fifo2:LABEL5|data_Memory_fifo2:FifoRam|dataout[21] ; Classes:classes_int|NormCalculate:Norm_Wkblock|fifo2:LABEL5|ReadEnable_s ; yes                    ;
; Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|Cache_i[0]                     ; ControlUnit_seq:Controlunit_seq_int|max_min_enable                       ; yes                    ;
; Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|Cache_j[0]                     ; ControlUnit_seq:Controlunit_seq_int|max_min_enable                       ; yes                    ;
; Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|Cache_i[1]                     ; ControlUnit_seq:Controlunit_seq_int|max_min_enable                       ; yes                    ;
; Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|Cache_j[1]                     ; ControlUnit_seq:Controlunit_seq_int|max_min_enable                       ; yes                    ;
; Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|Cache_i[2]                     ; ControlUnit_seq:Controlunit_seq_int|max_min_enable                       ; yes                    ;
; Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|Cache_j[2]                     ; ControlUnit_seq:Controlunit_seq_int|max_min_enable                       ; yes                    ;
; Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|Cache_i[3]                     ; ControlUnit_seq:Controlunit_seq_int|max_min_enable                       ; yes                    ;
; Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|Cache_j[3]                     ; ControlUnit_seq:Controlunit_seq_int|max_min_enable                       ; yes                    ;
; Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|Cache_i[4]                     ; ControlUnit_seq:Controlunit_seq_int|max_min_enable                       ; yes                    ;
; Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|Cache_j[4]                     ; ControlUnit_seq:Controlunit_seq_int|max_min_enable                       ; yes                    ;
; Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|Cache_i[5]                     ; ControlUnit_seq:Controlunit_seq_int|max_min_enable                       ; yes                    ;
; Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|Cache_j[5]                     ; ControlUnit_seq:Controlunit_seq_int|max_min_enable                       ; yes                    ;
; Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|Cache_i[6]                     ; ControlUnit_seq:Controlunit_seq_int|max_min_enable                       ; yes                    ;
; Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|Cache_j[6]                     ; ControlUnit_seq:Controlunit_seq_int|max_min_enable                       ; yes                    ;
; Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|Cache_i[7]                     ; ControlUnit_seq:Controlunit_seq_int|max_min_enable                       ; yes                    ;
; Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|Cache_j[7]                     ; ControlUnit_seq:Controlunit_seq_int|max_min_enable                       ; yes                    ;
; Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|Cache_i[8]                     ; ControlUnit_seq:Controlunit_seq_int|max_min_enable                       ; yes                    ;
; Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|Cache_j[8]                     ; ControlUnit_seq:Controlunit_seq_int|max_min_enable                       ; yes                    ;
; Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|Cache_i[9]                     ; ControlUnit_seq:Controlunit_seq_int|max_min_enable                       ; yes                    ;
; Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|Cache_j[9]                     ; ControlUnit_seq:Controlunit_seq_int|max_min_enable                       ; yes                    ;
; Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|Cache_i[10]                    ; ControlUnit_seq:Controlunit_seq_int|max_min_enable                       ; yes                    ;
; Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|Cache_j[10]                    ; ControlUnit_seq:Controlunit_seq_int|max_min_enable                       ; yes                    ;
; Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|Cache_i[11]                    ; ControlUnit_seq:Controlunit_seq_int|max_min_enable                       ; yes                    ;
; Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|Cache_j[11]                    ; ControlUnit_seq:Controlunit_seq_int|max_min_enable                       ; yes                    ;
; Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|Cache_i[12]                    ; ControlUnit_seq:Controlunit_seq_int|max_min_enable                       ; yes                    ;
; Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|Cache_j[12]                    ; ControlUnit_seq:Controlunit_seq_int|max_min_enable                       ; yes                    ;
; Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|Cache_i[13]                    ; ControlUnit_seq:Controlunit_seq_int|max_min_enable                       ; yes                    ;
; Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|Cache_j[13]                    ; ControlUnit_seq:Controlunit_seq_int|max_min_enable                       ; yes                    ;
; Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|Cache_j[14]                    ; ControlUnit_seq:Controlunit_seq_int|max_min_enable                       ; yes                    ;
; Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|Cache_i[14]                    ; ControlUnit_seq:Controlunit_seq_int|max_min_enable                       ; yes                    ;
; Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|Cache_j[15]                    ; ControlUnit_seq:Controlunit_seq_int|max_min_enable                       ; yes                    ;
; Number of user-specified and inferred latches = 136                                               ;                                                                          ;                        ;
+---------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------+
Table restricted to first 100 entries. Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                      ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------+
; Register name                                                                 ; Reason for Removal                                                      ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------+
; ControlUnit_seq:Controlunit_seq_int|reg_reset_Kernel_RelativePoint_F          ; Stuck at GND due to stuck port data_in                                  ;
; ControlUnit_seq:Controlunit_seq_int|reg_reset_Kernel_classF                   ; Stuck at GND due to stuck port data_in                                  ;
; ControlUnit_seq:Controlunit_seq_int|others_one[0..9]                          ; Stuck at VCC due to stuck port data_in                                  ;
; ControlUnit_seq:Controlunit_seq_int|Count_1024[0..9]                          ; Stuck at GND due to stuck port data_in                                  ;
; caches:caches_int|alphabetaMem:LABEL_BETA|write_enable_BackUp                 ; Stuck at VCC due to stuck port data_in                                  ;
; caches:caches_int|alphabetaMem:LABEL_ALPHA|write_enable_BackUp                ; Stuck at VCC due to stuck port data_in                                  ;
; Classes:classes_int|Count_ClassJ_sig[0..9]                                    ; Merged with Classes:classes_int|Count_ClassI_Sig[9]                     ;
; Classes:classes_int|Count_ClassI_Sig[0..8]                                    ; Merged with Classes:classes_int|Count_ClassI_Sig[9]                     ;
; ControlUnit_seq:Controlunit_seq_int|Mux_Select_alpha_NormAvg[0]               ; Merged with ControlUnit_seq:Controlunit_seq_int|Mux_Select_Avg1_or_Avg2 ;
; caches:caches_int|Norm_avg:LABLE_AVGNORM|reg:LABLE_AddToReg_AvgNorm|q[26..31] ; Lost fanout                                                             ;
; Classes:classes_int|Count_ClassI_Sig[9]                                       ; Stuck at GND due to stuck port data_in                                  ;
; ControlUnit_seq:Controlunit_seq_int|Count_reset                               ; Lost fanout                                                             ;
; caches:caches_int|Norm_avg:LABLE_AVGNORM|fifo2:LABLE_Queue|ReadPointer[1]     ; Lost fanout                                                             ;
; caches:caches_int|Norm_avg:LABLE_AVGNORM|fifo2:LABLE_Queue|WritePointer[1]    ; Lost fanout                                                             ;
; Classes:classes_int|NormCalculate:Norm_Wkblock|fifo2:LABEL5|ReadPointer[1]    ; Lost fanout                                                             ;
; caches:caches_int|alphabetaMem:LABEL_BETA|address_backup[0..9]                ; Stuck at GND due to stuck port clock_enable                             ;
; caches:caches_int|alphabetaMem:LABEL_ALPHA|address_backup[0..9]               ; Stuck at GND due to stuck port clock_enable                             ;
; caches:caches_int|alphabetaMem:LABEL_BETA|address_Acc_Avg[0..9]               ; Stuck at GND due to stuck port clock                                    ;
; caches:caches_int|alphabetaMem:LABEL_ALPHA|address_Acc_Avg[0..9]              ; Stuck at GND due to stuck port clock                                    ;
; caches:caches_int|alphabetaMem:LABEL_BETA|Data_in_Acc_Avg[0..15]              ; Stuck at GND due to stuck port clock                                    ;
; caches:caches_int|alphabetaMem:LABEL_ALPHA|Data_in_Acc_Avg[0..15]             ; Stuck at GND due to stuck port clock                                    ;
; caches:caches_int|alphabetaMem:LABEL_BETA|address_backup_sequen[0..9]         ; Lost fanout                                                             ;
; caches:caches_int|alphabetaMem:LABEL_ALPHA|address_backup_sequen[0..9]        ; Lost fanout                                                             ;
; caches:caches_int|alphabetaMem:LABEL_BETA|sigAddress[9]                       ; Stuck at GND due to stuck port data_in                                  ;
; caches:caches_int|alphabetaMem:LABEL_ALPHA|sigAddress[9]                      ; Stuck at GND due to stuck port data_in                                  ;
; caches:caches_int|alphabetaMem:LABEL_BETA|State_acc                           ; Stuck at GND due to stuck port data_in                                  ;
; caches:caches_int|alphabetaMem:LABEL_ALPHA|State_acc                          ; Stuck at GND due to stuck port data_in                                  ;
; Classes:classes_int|NormCalculate:Norm_Wkblock|fifo2:LABEL5|WritePointer[1]   ; Lost fanout                                                             ;
; Kernel_block:kernel_int|count_3[2]                                            ; Stuck at GND due to stuck port data_in                                  ;
; caches:caches_int|alphabetaMem:LABEL_BETA|write_enable_Acc_Avg                ; Stuck at GND due to stuck port data_in                                  ;
; caches:caches_int|alphabetaMem:LABEL_ALPHA|write_enable_Acc_Avg               ; Stuck at GND due to stuck port data_in                                  ;
; ControlUnit_seq:Controlunit_seq_int|State.classes                             ; Stuck at GND due to stuck port data_in                                  ;
; caches:caches_int|alphabetaMem:LABEL_BETA|Data_in_FSMtoM[0..3]                ; Lost fanout                                                             ;
; caches:caches_int|alphabetaMem:LABEL_ALPHA|Data_in_FSMtoM[0..3]               ; Lost fanout                                                             ;
; Total Number of Removed Registers = 164                                       ;                                                                         ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                             ;
+---------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------+
; Register name                                                             ; Reason for Removal             ; Registers Removed due to This Register                                     ;
+---------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------+
; caches:caches_int|alphabetaMem:LABEL_BETA|address_Acc_Avg[0]              ; Stuck at GND                   ; caches:caches_int|alphabetaMem:LABEL_BETA|Data_in_Acc_Avg[14],             ;
;                                                                           ; due to stuck port clock        ; caches:caches_int|alphabetaMem:LABEL_BETA|Data_in_Acc_Avg[13],             ;
;                                                                           ;                                ; caches:caches_int|alphabetaMem:LABEL_BETA|Data_in_Acc_Avg[12],             ;
;                                                                           ;                                ; caches:caches_int|alphabetaMem:LABEL_BETA|Data_in_Acc_Avg[10],             ;
;                                                                           ;                                ; caches:caches_int|alphabetaMem:LABEL_BETA|Data_in_Acc_Avg[9],              ;
;                                                                           ;                                ; caches:caches_int|alphabetaMem:LABEL_BETA|Data_in_Acc_Avg[8],              ;
;                                                                           ;                                ; caches:caches_int|alphabetaMem:LABEL_BETA|Data_in_Acc_Avg[6],              ;
;                                                                           ;                                ; caches:caches_int|alphabetaMem:LABEL_BETA|Data_in_Acc_Avg[5],              ;
;                                                                           ;                                ; caches:caches_int|alphabetaMem:LABEL_BETA|Data_in_Acc_Avg[4],              ;
;                                                                           ;                                ; caches:caches_int|alphabetaMem:LABEL_BETA|Data_in_Acc_Avg[2],              ;
;                                                                           ;                                ; caches:caches_int|alphabetaMem:LABEL_BETA|Data_in_Acc_Avg[1],              ;
;                                                                           ;                                ; caches:caches_int|alphabetaMem:LABEL_BETA|Data_in_Acc_Avg[0]               ;
; caches:caches_int|alphabetaMem:LABEL_ALPHA|address_Acc_Avg[0]             ; Stuck at GND                   ; caches:caches_int|alphabetaMem:LABEL_ALPHA|Data_in_Acc_Avg[14],            ;
;                                                                           ; due to stuck port clock        ; caches:caches_int|alphabetaMem:LABEL_ALPHA|Data_in_Acc_Avg[13],            ;
;                                                                           ;                                ; caches:caches_int|alphabetaMem:LABEL_ALPHA|Data_in_Acc_Avg[12],            ;
;                                                                           ;                                ; caches:caches_int|alphabetaMem:LABEL_ALPHA|Data_in_Acc_Avg[10],            ;
;                                                                           ;                                ; caches:caches_int|alphabetaMem:LABEL_ALPHA|Data_in_Acc_Avg[9],             ;
;                                                                           ;                                ; caches:caches_int|alphabetaMem:LABEL_ALPHA|Data_in_Acc_Avg[8],             ;
;                                                                           ;                                ; caches:caches_int|alphabetaMem:LABEL_ALPHA|Data_in_Acc_Avg[6],             ;
;                                                                           ;                                ; caches:caches_int|alphabetaMem:LABEL_ALPHA|Data_in_Acc_Avg[5],             ;
;                                                                           ;                                ; caches:caches_int|alphabetaMem:LABEL_ALPHA|Data_in_Acc_Avg[4],             ;
;                                                                           ;                                ; caches:caches_int|alphabetaMem:LABEL_ALPHA|Data_in_Acc_Avg[2],             ;
;                                                                           ;                                ; caches:caches_int|alphabetaMem:LABEL_ALPHA|Data_in_Acc_Avg[1],             ;
;                                                                           ;                                ; caches:caches_int|alphabetaMem:LABEL_ALPHA|Data_in_Acc_Avg[0]              ;
; caches:caches_int|Norm_avg:LABLE_AVGNORM|reg:LABLE_AddToReg_AvgNorm|q[31] ; Lost Fanouts                   ; caches:caches_int|Norm_avg:LABLE_AVGNORM|reg:LABLE_AddToReg_AvgNorm|q[30], ;
;                                                                           ;                                ; caches:caches_int|Norm_avg:LABLE_AVGNORM|reg:LABLE_AddToReg_AvgNorm|q[29], ;
;                                                                           ;                                ; caches:caches_int|Norm_avg:LABLE_AVGNORM|reg:LABLE_AddToReg_AvgNorm|q[28], ;
;                                                                           ;                                ; caches:caches_int|Norm_avg:LABLE_AVGNORM|reg:LABLE_AddToReg_AvgNorm|q[27], ;
;                                                                           ;                                ; caches:caches_int|Norm_avg:LABLE_AVGNORM|reg:LABLE_AddToReg_AvgNorm|q[26]  ;
; Classes:classes_int|Count_ClassI_Sig[9]                                   ; Stuck at GND                   ; ControlUnit_seq:Controlunit_seq_int|Count_reset                            ;
;                                                                           ; due to stuck port data_in      ;                                                                            ;
; caches:caches_int|alphabetaMem:LABEL_BETA|address_backup[9]               ; Stuck at GND                   ; caches:caches_int|alphabetaMem:LABEL_BETA|address_backup_sequen[9]         ;
;                                                                           ; due to stuck port clock_enable ;                                                                            ;
; caches:caches_int|alphabetaMem:LABEL_BETA|address_backup[8]               ; Stuck at GND                   ; caches:caches_int|alphabetaMem:LABEL_BETA|address_backup_sequen[8]         ;
;                                                                           ; due to stuck port clock_enable ;                                                                            ;
; caches:caches_int|alphabetaMem:LABEL_BETA|address_backup[7]               ; Stuck at GND                   ; caches:caches_int|alphabetaMem:LABEL_BETA|address_backup_sequen[7]         ;
;                                                                           ; due to stuck port clock_enable ;                                                                            ;
; caches:caches_int|alphabetaMem:LABEL_BETA|address_backup[6]               ; Stuck at GND                   ; caches:caches_int|alphabetaMem:LABEL_BETA|address_backup_sequen[6]         ;
;                                                                           ; due to stuck port clock_enable ;                                                                            ;
; caches:caches_int|alphabetaMem:LABEL_BETA|address_backup[5]               ; Stuck at GND                   ; caches:caches_int|alphabetaMem:LABEL_BETA|address_backup_sequen[5]         ;
;                                                                           ; due to stuck port clock_enable ;                                                                            ;
; caches:caches_int|alphabetaMem:LABEL_BETA|address_backup[4]               ; Stuck at GND                   ; caches:caches_int|alphabetaMem:LABEL_BETA|address_backup_sequen[4]         ;
;                                                                           ; due to stuck port clock_enable ;                                                                            ;
; caches:caches_int|alphabetaMem:LABEL_BETA|address_backup[3]               ; Stuck at GND                   ; caches:caches_int|alphabetaMem:LABEL_BETA|address_backup_sequen[3]         ;
;                                                                           ; due to stuck port clock_enable ;                                                                            ;
; caches:caches_int|alphabetaMem:LABEL_BETA|address_backup[2]               ; Stuck at GND                   ; caches:caches_int|alphabetaMem:LABEL_BETA|address_backup_sequen[2]         ;
;                                                                           ; due to stuck port clock_enable ;                                                                            ;
; caches:caches_int|alphabetaMem:LABEL_BETA|address_backup[1]               ; Stuck at GND                   ; caches:caches_int|alphabetaMem:LABEL_BETA|address_backup_sequen[1]         ;
;                                                                           ; due to stuck port clock_enable ;                                                                            ;
; caches:caches_int|alphabetaMem:LABEL_BETA|address_backup[0]               ; Stuck at GND                   ; caches:caches_int|alphabetaMem:LABEL_BETA|address_backup_sequen[0]         ;
;                                                                           ; due to stuck port clock_enable ;                                                                            ;
; caches:caches_int|alphabetaMem:LABEL_ALPHA|address_backup[9]              ; Stuck at GND                   ; caches:caches_int|alphabetaMem:LABEL_ALPHA|address_backup_sequen[9]        ;
;                                                                           ; due to stuck port clock_enable ;                                                                            ;
; caches:caches_int|alphabetaMem:LABEL_ALPHA|address_backup[8]              ; Stuck at GND                   ; caches:caches_int|alphabetaMem:LABEL_ALPHA|address_backup_sequen[8]        ;
;                                                                           ; due to stuck port clock_enable ;                                                                            ;
; caches:caches_int|alphabetaMem:LABEL_ALPHA|address_backup[7]              ; Stuck at GND                   ; caches:caches_int|alphabetaMem:LABEL_ALPHA|address_backup_sequen[7]        ;
;                                                                           ; due to stuck port clock_enable ;                                                                            ;
; caches:caches_int|alphabetaMem:LABEL_ALPHA|address_backup[6]              ; Stuck at GND                   ; caches:caches_int|alphabetaMem:LABEL_ALPHA|address_backup_sequen[6]        ;
;                                                                           ; due to stuck port clock_enable ;                                                                            ;
; caches:caches_int|alphabetaMem:LABEL_ALPHA|address_backup[5]              ; Stuck at GND                   ; caches:caches_int|alphabetaMem:LABEL_ALPHA|address_backup_sequen[5]        ;
;                                                                           ; due to stuck port clock_enable ;                                                                            ;
; caches:caches_int|alphabetaMem:LABEL_ALPHA|address_backup[4]              ; Stuck at GND                   ; caches:caches_int|alphabetaMem:LABEL_ALPHA|address_backup_sequen[4]        ;
;                                                                           ; due to stuck port clock_enable ;                                                                            ;
; caches:caches_int|alphabetaMem:LABEL_ALPHA|address_backup[3]              ; Stuck at GND                   ; caches:caches_int|alphabetaMem:LABEL_ALPHA|address_backup_sequen[3]        ;
;                                                                           ; due to stuck port clock_enable ;                                                                            ;
; caches:caches_int|alphabetaMem:LABEL_ALPHA|address_backup[2]              ; Stuck at GND                   ; caches:caches_int|alphabetaMem:LABEL_ALPHA|address_backup_sequen[2]        ;
;                                                                           ; due to stuck port clock_enable ;                                                                            ;
; caches:caches_int|alphabetaMem:LABEL_ALPHA|address_backup[1]              ; Stuck at GND                   ; caches:caches_int|alphabetaMem:LABEL_ALPHA|address_backup_sequen[1]        ;
;                                                                           ; due to stuck port clock_enable ;                                                                            ;
; caches:caches_int|alphabetaMem:LABEL_ALPHA|address_backup[0]              ; Stuck at GND                   ; caches:caches_int|alphabetaMem:LABEL_ALPHA|address_backup_sequen[0]        ;
;                                                                           ; due to stuck port clock_enable ;                                                                            ;
+---------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 905   ;
; Number of registers using Synchronous Clear  ; 178   ;
; Number of registers using Synchronous Load   ; 127   ;
; Number of registers using Asynchronous Clear ; 458   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 732   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                            ;
+-------------------------------------------------------------------------------+---------+
; Inverted Register                                                             ; Fan out ;
+-------------------------------------------------------------------------------+---------+
; caches:caches_int|GetMin:Min_b|MinimReg:RegIn1new|q[1]                        ; 2       ;
; caches:caches_int|GetMax:Max_B|MaximReg:RegIn1new|q[1]                        ; 2       ;
; caches:caches_int|GetMin:Min_b|MinimReg:RegIn1new|q[2]                        ; 2       ;
; caches:caches_int|GetMax:Max_B|MaximReg:RegIn1new|q[2]                        ; 2       ;
; caches:caches_int|GetMin:Min_b|MinimReg:RegIn1new|q[3]                        ; 2       ;
; caches:caches_int|GetMax:Max_B|MaximReg:RegIn1new|q[3]                        ; 2       ;
; caches:caches_int|GetMin:Min_b|MinimReg:RegIn1new|q[4]                        ; 2       ;
; caches:caches_int|GetMax:Max_B|MaximReg:RegIn1new|q[4]                        ; 2       ;
; caches:caches_int|GetMin:Min_b|MinimReg:RegIn1new|q[5]                        ; 2       ;
; caches:caches_int|GetMax:Max_B|MaximReg:RegIn1new|q[5]                        ; 2       ;
; caches:caches_int|GetMin:Min_b|MinimReg:RegIn1new|q[6]                        ; 2       ;
; caches:caches_int|GetMax:Max_B|MaximReg:RegIn1new|q[6]                        ; 2       ;
; caches:caches_int|GetMin:Min_b|MinimReg:RegIn1new|q[7]                        ; 2       ;
; caches:caches_int|GetMax:Max_B|MaximReg:RegIn1new|q[7]                        ; 2       ;
; caches:caches_int|GetMin:Min_b|MinimReg:RegIn1new|q[8]                        ; 2       ;
; caches:caches_int|GetMax:Max_B|MaximReg:RegIn1new|q[8]                        ; 2       ;
; caches:caches_int|GetMin:Min_b|MinimReg:RegIn1new|q[9]                        ; 2       ;
; caches:caches_int|GetMax:Max_B|MaximReg:RegIn1new|q[9]                        ; 2       ;
; caches:caches_int|GetMin:Min_b|MinimReg:RegIn1new|q[10]                       ; 2       ;
; caches:caches_int|GetMax:Max_B|MaximReg:RegIn1new|q[10]                       ; 2       ;
; caches:caches_int|GetMin:Min_b|MinimReg:RegIn1new|q[11]                       ; 2       ;
; caches:caches_int|GetMax:Max_B|MaximReg:RegIn1new|q[11]                       ; 2       ;
; caches:caches_int|GetMin:Min_b|MinimReg:RegIn1new|q[12]                       ; 2       ;
; caches:caches_int|GetMax:Max_B|MaximReg:RegIn1new|q[12]                       ; 2       ;
; caches:caches_int|GetMin:Min_b|MinimReg:RegIn1new|q[13]                       ; 2       ;
; caches:caches_int|GetMax:Max_B|MaximReg:RegIn1new|q[13]                       ; 2       ;
; caches:caches_int|GetMin:Min_b|MinimReg:RegIn1new|q[14]                       ; 2       ;
; caches:caches_int|GetMax:Max_B|MaximReg:RegIn1new|q[15]                       ; 3       ;
; caches:caches_int|GetMin:Min_b|MinimReg:RegIn1new|q[0]                        ; 2       ;
; caches:caches_int|GetMax:Max_B|MaximReg:RegIn1new|q[0]                        ; 2       ;
; caches:caches_int|alphabetaMem:LABEL_BETA|first_accumulation                  ; 12      ;
; caches:caches_int|alphabetaMem:LABEL_ALPHA|first_accumulation                 ; 12      ;
; caches:caches_int|Norm_avg:LABLE_AVGNORM|sqrt32:LABLE_queue_to_square|bitl[3] ; 49      ;
; caches:caches_int|Norm_avg:LABLE_AVGNORM|sqrt32:LABLE_queue_to_square|bitl[2] ; 50      ;
; caches:caches_int|Norm_avg:LABLE_AVGNORM|sqrt32:LABLE_queue_to_square|bitl[0] ; 47      ;
; caches:caches_int|Norm_avg:LABLE_AVGNORM|sqrt32:LABLE_queue_to_square|bitl[1] ; 46      ;
; CV:CV_int|CVmonitor:Cvmnt|i_Reg[1]                                            ; 2       ;
; CV:CV_int|CVmonitor:Cvmnt|j_Reg[0]                                            ; 2       ;
; CV:CV_int|CVmonitor:Cvmnt|j_Reg[1]                                            ; 2       ;
; caches:caches_int|alphabetaMem:LABEL_BETA|first_run_sel                       ; 1       ;
; caches:caches_int|alphabetaMem:LABEL_BETA|Switch_ab                           ; 11      ;
; caches:caches_int|alphabetaMem:LABEL_ALPHA|first_run_sel                      ; 1       ;
; caches:caches_int|alphabetaMem:LABEL_ALPHA|Switch_ab                          ; 11      ;
; caches:caches_int|GetMax:MaxValue|MaximReg:RegIn1new|q[22]                    ; 3       ;
; caches:caches_int|GetMin:MinValue|MinimReg:RegIn1new|q[21]                    ; 2       ;
; caches:caches_int|GetMax:MaxValue|MaximReg:RegIn1new|q[16]                    ; 2       ;
; caches:caches_int|GetMin:MinValue|MinimReg:RegIn1new|q[16]                    ; 2       ;
; caches:caches_int|GetMax:MaxValue|MaximReg:RegIn1new|q[14]                    ; 2       ;
; caches:caches_int|GetMin:MinValue|MinimReg:RegIn1new|q[14]                    ; 2       ;
; caches:caches_int|GetMin:MinValue|MinimReg:RegIn1new|q[13]                    ; 2       ;
; caches:caches_int|GetMax:MaxValue|MaximReg:RegIn1new|q[13]                    ; 2       ;
; caches:caches_int|GetMin:MinValue|MinimReg:RegIn1new|q[12]                    ; 2       ;
; caches:caches_int|GetMax:MaxValue|MaximReg:RegIn1new|q[12]                    ; 2       ;
; caches:caches_int|GetMin:MinValue|MinimReg:RegIn1new|q[11]                    ; 2       ;
; caches:caches_int|GetMax:MaxValue|MaximReg:RegIn1new|q[11]                    ; 2       ;
; caches:caches_int|GetMin:MinValue|MinimReg:RegIn1new|q[5]                     ; 2       ;
; caches:caches_int|GetMax:MaxValue|MaximReg:RegIn1new|q[5]                     ; 2       ;
; caches:caches_int|GetMin:MinValue|MinimReg:RegIn1new|q[4]                     ; 2       ;
; caches:caches_int|GetMax:MaxValue|MaximReg:RegIn1new|q[4]                     ; 2       ;
; caches:caches_int|GetMin:MinValue|MinimReg:RegIn1new|q[3]                     ; 2       ;
; caches:caches_int|GetMax:MaxValue|MaximReg:RegIn1new|q[3]                     ; 2       ;
; caches:caches_int|GetMin:MinValue|MinimReg:RegIn1new|q[2]                     ; 2       ;
; caches:caches_int|GetMax:MaxValue|MaximReg:RegIn1new|q[2]                     ; 2       ;
; caches:caches_int|GetMin:MinValue|MinimReg:RegIn1new|q[1]                     ; 2       ;
; caches:caches_int|GetMax:MaxValue|MaximReg:RegIn1new|q[1]                     ; 2       ;
; caches:caches_int|GetMin:MinValue|MinimReg:RegIn1new|q[0]                     ; 2       ;
; caches:caches_int|GetMax:MaxValue|MaximReg:RegIn1new|q[0]                     ; 2       ;
; caches:caches_int|GetMax:MaxValue|MaximReg:RegIn1new|q[20]                    ; 2       ;
; caches:caches_int|GetMin:MinValue|MinimReg:RegIn1new|q[20]                    ; 2       ;
; caches:caches_int|GetMax:MaxValue|MaximReg:RegIn1new|q[19]                    ; 2       ;
; caches:caches_int|GetMin:MinValue|MinimReg:RegIn1new|q[19]                    ; 2       ;
; caches:caches_int|GetMax:MaxValue|MaximReg:RegIn1new|q[18]                    ; 2       ;
; caches:caches_int|GetMin:MinValue|MinimReg:RegIn1new|q[18]                    ; 2       ;
; caches:caches_int|GetMax:MaxValue|MaximReg:RegIn1new|q[17]                    ; 2       ;
; caches:caches_int|GetMin:MinValue|MinimReg:RegIn1new|q[17]                    ; 2       ;
; caches:caches_int|GetMax:MaxValue|MaximReg:RegIn1new|q[15]                    ; 2       ;
; caches:caches_int|GetMin:MinValue|MinimReg:RegIn1new|q[15]                    ; 2       ;
; caches:caches_int|GetMin:MinValue|MinimReg:RegIn1new|q[10]                    ; 2       ;
; caches:caches_int|GetMax:MaxValue|MaximReg:RegIn1new|q[10]                    ; 2       ;
; caches:caches_int|GetMin:MinValue|MinimReg:RegIn1new|q[9]                     ; 2       ;
; caches:caches_int|GetMax:MaxValue|MaximReg:RegIn1new|q[9]                     ; 2       ;
; caches:caches_int|GetMin:MinValue|MinimReg:RegIn1new|q[8]                     ; 2       ;
; caches:caches_int|GetMax:MaxValue|MaximReg:RegIn1new|q[8]                     ; 2       ;
; caches:caches_int|GetMin:MinValue|MinimReg:RegIn1new|q[7]                     ; 2       ;
; caches:caches_int|GetMax:MaxValue|MaximReg:RegIn1new|q[7]                     ; 2       ;
; caches:caches_int|GetMin:MinValue|MinimReg:RegIn1new|q[6]                     ; 2       ;
; caches:caches_int|GetMax:MaxValue|MaximReg:RegIn1new|q[6]                     ; 2       ;
; CV:CV_int|writeEnable_CV                                                      ; 20      ;
; CV:CV_int|counter_reg[0]                                                      ; 108     ;
; Total number of inverted registers = 89                                       ;         ;
+-------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; 10:1               ; 9 bits    ; 54 LEs        ; 27 LEs               ; 27 LEs                 ; Yes        ; |integration_final|caches:caches_int|alphabetaMem:LABEL_BETA|Data_in_FSMtoM[8]                               ;
; 10:1               ; 9 bits    ; 54 LEs        ; 27 LEs               ; 27 LEs                 ; Yes        ; |integration_final|caches:caches_int|alphabetaMem:LABEL_ALPHA|Data_in_FSMtoM[7]                              ;
; 10:1               ; 10 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |integration_final|caches:caches_int|alphabetaMem:LABEL_BETA|address_backup_sequen[3]                        ;
; 10:1               ; 10 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |integration_final|caches:caches_int|alphabetaMem:LABEL_ALPHA|address_backup_sequen[2]                       ;
; 13:1               ; 9 bits    ; 72 LEs        ; 0 LEs                ; 72 LEs                 ; Yes        ; |integration_final|caches:caches_int|alphabetaMem:LABEL_BETA|sigAddress[6]                                   ;
; 13:1               ; 10 bits   ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |integration_final|caches:caches_int|alphabetaMem:LABEL_BETA|address_alphabeta[3]                            ;
; 13:1               ; 9 bits    ; 72 LEs        ; 0 LEs                ; 72 LEs                 ; Yes        ; |integration_final|caches:caches_int|alphabetaMem:LABEL_ALPHA|sigAddress[0]                                  ;
; 13:1               ; 10 bits   ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |integration_final|caches:caches_int|alphabetaMem:LABEL_ALPHA|address_alphabeta[3]                           ;
; 21:1               ; 16 bits   ; 224 LEs       ; 0 LEs                ; 224 LEs                ; Yes        ; |integration_final|caches:caches_int|alphabetaMem:LABEL_BETA|accCounter[15]                                  ;
; 21:1               ; 16 bits   ; 224 LEs       ; 0 LEs                ; 224 LEs                ; Yes        ; |integration_final|caches:caches_int|alphabetaMem:LABEL_ALPHA|accCounter[3]                                  ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |integration_final|caches:caches_int|alphabetaMem:LABEL_BETA|BoothTop:multipI|Booth:booth15|Mux8             ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |integration_final|caches:caches_int|alphabetaMem:LABEL_BETA|BoothTop:multipI|Booth:booth14|Mux9             ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |integration_final|caches:caches_int|alphabetaMem:LABEL_BETA|BoothTop:multipI|Booth:booth13|Mux9             ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |integration_final|caches:caches_int|alphabetaMem:LABEL_BETA|BoothTop:multipI|Booth:booth12|Mux12            ;
; 4:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; No         ; |integration_final|caches:caches_int|alphabetaMem:LABEL_BETA|BoothTop:multipI|Booth:booth11|Mux3             ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |integration_final|caches:caches_int|alphabetaMem:LABEL_BETA|BoothTop:multipI|Booth:booth10|Mux6             ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |integration_final|caches:caches_int|alphabetaMem:LABEL_BETA|BoothTop:multipI|Booth:booth9|Mux5              ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |integration_final|caches:caches_int|alphabetaMem:LABEL_BETA|BoothTop:multipI|Booth:booth8|Mux7              ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |integration_final|caches:caches_int|alphabetaMem:LABEL_BETA|BoothTop:multipI|Booth:booth7|Mux0              ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |integration_final|caches:caches_int|alphabetaMem:LABEL_BETA|BoothTop:multipI|Booth:booth6|Mux9              ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |integration_final|caches:caches_int|alphabetaMem:LABEL_BETA|BoothTop:multipI|Booth:booth2|Mux0              ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |integration_final|caches:caches_int|alphabetaMem:LABEL_BETA|BoothTop:multipI|Booth:booth3|Mux8              ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |integration_final|caches:caches_int|alphabetaMem:LABEL_BETA|BoothTop:multipI|Booth:booth4|Mux4              ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |integration_final|caches:caches_int|alphabetaMem:LABEL_BETA|BoothTop:multipI|Booth:booth5|Mux3              ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |integration_final|caches:caches_int|alphabetaMem:LABEL_ALPHA|BoothTop:multipI|Booth:booth15|Mux8            ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |integration_final|caches:caches_int|alphabetaMem:LABEL_ALPHA|BoothTop:multipI|Booth:booth14|Mux6            ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |integration_final|caches:caches_int|alphabetaMem:LABEL_ALPHA|BoothTop:multipI|Booth:booth13|Mux10           ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |integration_final|caches:caches_int|alphabetaMem:LABEL_ALPHA|BoothTop:multipI|Booth:booth12|Mux10           ;
; 4:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; No         ; |integration_final|caches:caches_int|alphabetaMem:LABEL_ALPHA|BoothTop:multipI|Booth:booth11|Mux14           ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |integration_final|caches:caches_int|alphabetaMem:LABEL_ALPHA|BoothTop:multipI|Booth:booth10|Mux7            ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |integration_final|caches:caches_int|alphabetaMem:LABEL_ALPHA|BoothTop:multipI|Booth:booth9|Mux1             ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |integration_final|caches:caches_int|alphabetaMem:LABEL_ALPHA|BoothTop:multipI|Booth:booth8|Mux0             ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |integration_final|caches:caches_int|alphabetaMem:LABEL_ALPHA|BoothTop:multipI|Booth:booth7|Mux9             ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |integration_final|caches:caches_int|alphabetaMem:LABEL_ALPHA|BoothTop:multipI|Booth:booth6|Mux7             ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |integration_final|caches:caches_int|alphabetaMem:LABEL_ALPHA|BoothTop:multipI|Booth:booth2|Mux13            ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |integration_final|caches:caches_int|alphabetaMem:LABEL_ALPHA|BoothTop:multipI|Booth:booth3|Mux13            ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |integration_final|caches:caches_int|alphabetaMem:LABEL_ALPHA|BoothTop:multipI|Booth:booth4|Mux14            ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |integration_final|caches:caches_int|alphabetaMem:LABEL_ALPHA|BoothTop:multipI|Booth:booth5|Mux14            ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |integration_final|caches:caches_int|mux4x1:muxCache2|q[22]                                                  ;
; 4:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; No         ; |integration_final|caches:caches_int|mux4x1:muxCache2|q[2]                                                   ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |integration_final|caches:caches_int|mux4x1:muxCache1|q[19]                                                  ;
; 4:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; No         ; |integration_final|caches:caches_int|mux4x1:muxCache1|q[7]                                                   ;
; 5:1                ; 23 bits   ; 69 LEs        ; 69 LEs               ; 0 LEs                  ; No         ; |integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|mux2x1:LABEL4|q[13]                        ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |integration_final|caches:caches_int|alphabetaMem:LABEL_BETA|Data_in_Acc_Avg[0]                              ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |integration_final|caches:caches_int|alphabetaMem:LABEL_ALPHA|Data_in_Acc_Avg[0]                             ;
; 6:1                ; 11 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |integration_final|caches:caches_int|alphabetaMem:LABEL_BETA|Data_in_Acc_Avg[6]                              ;
; 6:1                ; 11 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |integration_final|caches:caches_int|alphabetaMem:LABEL_ALPHA|Data_in_Acc_Avg[12]                            ;
; 5:1                ; 27 bits   ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |integration_final|caches:caches_int|cacheAcc_Avg:cacheAcc_Avg2|mux4x1:MuxDataIn|q[20]                       ;
; 5:1                ; 27 bits   ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |integration_final|caches:caches_int|cacheAcc_Avg:cacheAcc_Avg1|mux4x1:MuxDataIn|q[21]                       ;
; 17:1               ; 10 bits   ; 110 LEs       ; 0 LEs                ; 110 LEs                ; Yes        ; |integration_final|ControlUnit_seq:Controlunit_seq_int|Count_CacheJ_CU[6]                                    ;
; 22:1               ; 10 bits   ; 140 LEs       ; 0 LEs                ; 140 LEs                ; Yes        ; |integration_final|ControlUnit_seq:Controlunit_seq_int|Count_CacheI_CU[6]                                    ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |integration_final|ControlUnit_seq:Controlunit_seq_int|reg_enable_WkBlock                                    ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |integration_final|caches:caches_int|Norm_avg:LABLE_AVGNORM|mux4x1:LABLE_MUX4_alphaBeta|q[4]                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |integration_final|ControlUnit_seq:Controlunit_seq_int|Reg_Enable_Queu_AvgNorm                               ;
; 15:1               ; 4 bits    ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; No         ; |integration_final|ControlUnit_seq:Controlunit_seq_int|Selector37                                            ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |integration_final|ControlUnit_seq:Controlunit_seq_int|Selector17                                            ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |integration_final|ControlUnit_seq:Controlunit_seq_int|Selector19                                            ;
; 18:1               ; 2 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |integration_final|ControlUnit_seq:Controlunit_seq_int|Selector47                                            ;
; 4:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |integration_final|CV:CV_int|CVmonitor:Cvmnt|ijConcatenated[11]                                              ;
; 4:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |integration_final|CV:CV_int|CVmonitor:Cvmnt|ijConcatenated_const[10]                                        ;
; 5:1                ; 10 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |integration_final|caches:caches_int|alphabetaMem:LABEL_BETA|address_backup[9]                               ;
; 5:1                ; 10 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |integration_final|caches:caches_int|alphabetaMem:LABEL_ALPHA|address_backup[0]                              ;
; 5:1                ; 10 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |integration_final|CV:CV_int|CVmonitor:Cvmnt|sig_CVcounter[0]                                                ;
; 6:1                ; 9 bits    ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |integration_final|CV:CV_int|CVmonitor:Cvmnt|requested_address[1]                                            ;
; 8:1                ; 10 bits   ; 50 LEs        ; 0 LEs                ; 50 LEs                 ; Yes        ; |integration_final|caches:caches_int|alphabetaMem:LABEL_BETA|address_Acc_Avg[2]                              ;
; 8:1                ; 10 bits   ; 50 LEs        ; 0 LEs                ; 50 LEs                 ; Yes        ; |integration_final|caches:caches_int|alphabetaMem:LABEL_ALPHA|address_Acc_Avg[8]                             ;
; 4:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; No         ; |integration_final|caches:caches_int|Norm_avg:LABLE_AVGNORM|sqrt32:LABLE_queue_to_square|ShiftLeft2          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |integration_final|caches:caches_int|Norm_avg:LABLE_AVGNORM|sqrt32:LABLE_queue_to_square|ShiftLeft2          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |integration_final|caches:caches_int|Norm_avg:LABLE_AVGNORM|sqrt32:LABLE_queue_to_square|ShiftLeft2          ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |integration_final|caches:caches_int|Norm_avg:LABLE_AVGNORM|sqrt32:LABLE_queue_to_square|ShiftLeft2          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |integration_final|caches:caches_int|Norm_avg:LABLE_AVGNORM|sqrt32:LABLE_queue_to_square|ShiftLeft2          ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |integration_final|caches:caches_int|Norm_avg:LABLE_AVGNORM|sqrt32:LABLE_queue_to_square|ShiftLeft2          ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |integration_final|caches:caches_int|Norm_avg:LABLE_AVGNORM|sqrt32:LABLE_queue_to_square|ShiftLeft2          ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |integration_final|caches:caches_int|Norm_avg:LABLE_AVGNORM|sqrt32:LABLE_queue_to_square|ShiftLeft2          ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |integration_final|caches:caches_int|alphabetaMem:LABEL_BETA|State.idle                                      ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |integration_final|caches:caches_int|alphabetaMem:LABEL_ALPHA|State.NewPoint                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |integration_final|caches:caches_int|Norm_avg:LABLE_AVGNORM|fifo2:LABLE_Queue|ReadPointer[0]                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |integration_final|caches:caches_int|Norm_avg:LABLE_AVGNORM|fifo2:LABLE_Queue|WritePointer[0]                ;
; 3:1                ; 37 bits   ; 74 LEs        ; 0 LEs                ; 74 LEs                 ; Yes        ; |integration_final|Kernel_block:kernel_int|Kernal_ADDOutput_accuml[4]                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|fifo2:LABEL5|ReadPointer[1]                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|fifo2:LABEL5|WritePointer[1]               ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |integration_final|Kernel_block:kernel_int|exp_lut:Exp|lut_addr[12]                                          ;
; 4:1                ; 34 bits   ; 68 LEs        ; 68 LEs               ; 0 LEs                  ; No         ; |integration_final|Kernel_block:kernel_int|B4_Kernel:input|mux4x1:LABLE_Kenel_RelativePoint_FeatureMux|q[16] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Classes:classes_int|C1X1_Mem:C1X1|altsyncram:altsyncram_component|altsyncram_6e24:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Classes:classes_int|C1X2_Mem:C1X2|altsyncram:altsyncram_component|altsyncram_7e24:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Classes:classes_int|C1X3_Mem:C1X3|altsyncram:altsyncram_component|altsyncram_8e24:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Classes:classes_int|C2X1_Mem:C2X1|altsyncram:altsyncram_component|altsyncram_be24:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Classes:classes_int|C2X2_Mem:C2X2|altsyncram:altsyncram_component|altsyncram_9e24:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Classes:classes_int|C2X3_Mem:C2X3|altsyncram:altsyncram_component|altsyncram_ae24:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for caches:caches_int|Mem_23x900:cache1|altsyncram:altsyncram_component|altsyncram_m504:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for caches:caches_int|Mem_23x900:cache2|altsyncram:altsyncram_component|altsyncram_m504:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for caches:caches_int|cacheAcc_Avg:cacheAcc_Avg1|Mem_25x900:cacheAcc_MeMo|altsyncram:altsyncram_component|altsyncram_f304:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for caches:caches_int|cacheAcc_Avg:cacheAcc_Avg2|Mem_25x900:cacheAcc_MeMo|altsyncram:altsyncram_component|altsyncram_f304:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for caches:caches_int|alphabetaMem:LABEL_ALPHA|Mem_16x900:Memory_Alphabeta|altsyncram:altsyncram_component|altsyncram_o504:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for caches:caches_int|alphabetaMem:LABEL_ALPHA|Mem_16x900:Memory_Acc_Average|altsyncram:altsyncram_component|altsyncram_o504:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for caches:caches_int|alphabetaMem:LABEL_ALPHA|Mem_16x900:Memory_BackUp|altsyncram:altsyncram_component|altsyncram_o504:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                          ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                           ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for caches:caches_int|alphabetaMem:LABEL_BETA|Mem_16x900:Memory_Alphabeta|altsyncram:altsyncram_component|altsyncram_o504:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for caches:caches_int|alphabetaMem:LABEL_BETA|Mem_16x900:Memory_Acc_Average|altsyncram:altsyncram_component|altsyncram_o504:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for caches:caches_int|alphabetaMem:LABEL_BETA|Mem_16x900:Memory_BackUp|altsyncram:altsyncram_component|altsyncram_o504:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for CV:CV_int|Mem_10x900:iCV_mem|altsyncram:altsyncram_component|altsyncram_i504:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for CV:CV_int|Mem_10x900:jCV_mem|altsyncram:altsyncram_component|altsyncram_i504:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ControlUnit_seq:Controlunit_seq_int ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; n              ; 16    ; Signed Integer                                          ;
; address_width  ; 9     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Classes:classes_int ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; d              ; 10    ; Signed Integer                          ;
; w              ; 17    ; Signed Integer                          ;
; feature_width  ; 17    ; Signed Integer                          ;
; ctild_width    ; 10    ; Signed Integer                          ;
; norm_width     ; 23    ; Signed Integer                          ;
; cache_width    ; 23    ; Signed Integer                          ;
; n              ; 16    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Classes:classes_int|C1X1_Mem:C1X1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                               ;
+------------------------------------+----------------------+----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                            ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                            ;
; WIDTH_A                            ; 17                   ; Signed Integer                                     ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                     ;
; NUMWORDS_A                         ; 900                  ; Signed Integer                                     ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WIDTH_B                            ; 1                    ; Signed Integer                                     ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                     ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                            ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; INIT_FILE                          ; c1x1_memo.mif        ; Untyped                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                     ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                            ;
; CBXI_PARAMETER                     ; altsyncram_6e24      ; Untyped                                            ;
+------------------------------------+----------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Classes:classes_int|C1X2_Mem:C1X2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                               ;
+------------------------------------+----------------------+----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                            ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                            ;
; WIDTH_A                            ; 17                   ; Signed Integer                                     ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                     ;
; NUMWORDS_A                         ; 900                  ; Signed Integer                                     ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WIDTH_B                            ; 1                    ; Signed Integer                                     ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                     ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                            ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; INIT_FILE                          ; c1x2_memo.mif        ; Untyped                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                     ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                            ;
; CBXI_PARAMETER                     ; altsyncram_7e24      ; Untyped                                            ;
+------------------------------------+----------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Classes:classes_int|C1X3_Mem:C1X3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                               ;
+------------------------------------+----------------------+----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                            ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                            ;
; WIDTH_A                            ; 17                   ; Signed Integer                                     ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                     ;
; NUMWORDS_A                         ; 900                  ; Signed Integer                                     ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WIDTH_B                            ; 1                    ; Signed Integer                                     ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                     ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                            ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; INIT_FILE                          ; c1x3_memo.mif        ; Untyped                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                     ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                            ;
; CBXI_PARAMETER                     ; altsyncram_8e24      ; Untyped                                            ;
+------------------------------------+----------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Classes:classes_int|C2X1_Mem:C2X1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                               ;
+------------------------------------+----------------------+----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                            ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                            ;
; WIDTH_A                            ; 17                   ; Signed Integer                                     ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                     ;
; NUMWORDS_A                         ; 900                  ; Signed Integer                                     ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WIDTH_B                            ; 1                    ; Signed Integer                                     ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                     ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                            ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; INIT_FILE                          ; c2x1_memo.mif        ; Untyped                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                     ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                            ;
; CBXI_PARAMETER                     ; altsyncram_be24      ; Untyped                                            ;
+------------------------------------+----------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Classes:classes_int|C2X2_Mem:C2X2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                               ;
+------------------------------------+----------------------+----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                            ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                            ;
; WIDTH_A                            ; 17                   ; Signed Integer                                     ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                     ;
; NUMWORDS_A                         ; 900                  ; Signed Integer                                     ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WIDTH_B                            ; 1                    ; Signed Integer                                     ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                     ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                            ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; INIT_FILE                          ; c2x2_memo.mif        ; Untyped                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                     ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                            ;
; CBXI_PARAMETER                     ; altsyncram_9e24      ; Untyped                                            ;
+------------------------------------+----------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Classes:classes_int|C2X3_Mem:C2X3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                               ;
+------------------------------------+----------------------+----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                            ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                            ;
; WIDTH_A                            ; 17                   ; Signed Integer                                     ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                     ;
; NUMWORDS_A                         ; 900                  ; Signed Integer                                     ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WIDTH_B                            ; 1                    ; Signed Integer                                     ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                     ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                            ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; INIT_FILE                          ; c2x3_memo.mif        ; Untyped                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                     ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                            ;
; CBXI_PARAMETER                     ; altsyncram_ae24      ; Untyped                                            ;
+------------------------------------+----------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Classes:classes_int|reg:C1reg ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; n              ; 10    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Classes:classes_int|reg:C2reg ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; n              ; 10    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Classes:classes_int|NormCalculate:Norm_Wkblock ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; feature_width  ; 17    ; Signed Integer                                                     ;
; ctild_width    ; 10    ; Signed Integer                                                     ;
; norm_width     ; 23    ; Signed Integer                                                     ;
; cache_width    ; 23    ; Signed Integer                                                     ;
; n              ; 16    ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Classes:classes_int|NormCalculate:Norm_Wkblock|DotProduct:LABEL1 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; feature_width  ; 17    ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Classes:classes_int|NormCalculate:Norm_Wkblock|DotProduct:LABEL2 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; feature_width  ; 17    ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Classes:classes_int|NormCalculate:Norm_Wkblock|DotProduct:LABEL3 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; feature_width  ; 17    ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Classes:classes_int|NormCalculate:Norm_Wkblock|mux2x1:LABEL4 ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; n              ; 23    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Classes:classes_int|NormCalculate:Norm_Wkblock|fifo2:LABEL5 ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; m              ; 23    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Classes:classes_int|NormCalculate:Norm_Wkblock|fifo2:LABEL5|data_Memory_fifo2:FifoRam ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; n              ; 23    ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6 ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; feature_width  ; 17    ; Signed Integer                                                                         ;
; cache_width    ; 23    ; Signed Integer                                                                         ;
; norm_widht     ; 23    ; Signed Integer                                                                         ;
; n              ; 16    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|comparator:CompTopBot ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; n              ; 27    ; Signed Integer                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|divider:siglamdaport ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; input_width    ; 35    ; Signed Integer                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|divider:sigSquare ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; input_width    ; 54    ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Classes:classes_int|NormCalculate:Norm_Wkblock|reg:LABEL7 ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; n              ; 23    ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Classes:classes_int|reg:LABLE_Reg_addres ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; n              ; 10    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Classes:classes_int|N_bitfulladder:LABLE_AddreInc ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; n              ; 10    ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Classes:classes_int|reg:LABLE_Reg_addres2 ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; n              ; 10    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Classes:classes_int|N_bitfulladder:LABLE_AddreInc2 ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; n              ; 10    ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Classes:classes_int|mux2x1:LABLE_addressSel ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; n              ; 10    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Classes:classes_int|mux2x1:LABLE_addressSe2 ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; n              ; 10    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Kernel_block:kernel_int ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; n              ; 17    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Kernel_block:kernel_int|B4_Kernel:input ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; n              ; 17    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Kernel_block:kernel_int|B4_Kernel:input|reg:LABLE_ker_RelativePoimt_REG_F1 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; n              ; 17    ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Kernel_block:kernel_int|B4_Kernel:input|reg:LABLE_ker_RelativePoimt_REG_F2 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; n              ; 17    ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Kernel_block:kernel_int|B4_Kernel:input|reg:LABLE_ker_RelativePoimt_REG_F3 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; n              ; 17    ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Kernel_block:kernel_int|B4_Kernel:input|mux4x1:LABLE_Kenel_RelativePoint_FeatureMux ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; n              ; 17    ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Kernel_block:kernel_int|B4_Kernel:input|mux2x1:LABLE_Kenel_classF1_Mux ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; n              ; 17    ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Kernel_block:kernel_int|B4_Kernel:input|mux2x1:LABLE_Kenel_classF2_Mux ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; n              ; 17    ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Kernel_block:kernel_int|B4_Kernel:input|mux2x1:LABLE_Kenel_classF3_Mux ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; n              ; 17    ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Kernel_block:kernel_int|B4_Kernel:input|reg:LABLE_ker_classF1_REG ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; n              ; 17    ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Kernel_block:kernel_int|B4_Kernel:input|reg:LABLE_ker_classF2_REG ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; n              ; 17    ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Kernel_block:kernel_int|B4_Kernel:input|reg:LABLE_ker_classF3_REG ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; n              ; 17    ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Kernel_block:kernel_int|B4_Kernel:input|mux4x1:LABLE_Kenel_class_FeatureMux ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; n              ; 17    ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: caches:caches_int ;
+-----------------+-------+--------------------------------------+
; Parameter Name  ; Value ; Type                                 ;
+-----------------+-------+--------------------------------------+
; cache_width     ; 23    ; Signed Integer                       ;
; cacheacc_width  ; 27    ; Signed Integer                       ;
; cacheavg_width  ; 16    ; Signed Integer                       ;
; ctild_width     ; 10    ; Signed Integer                       ;
; address_width   ; 10    ; Signed Integer                       ;
; alphabeta_width ; 16    ; Signed Integer                       ;
; n               ; 16    ; Signed Integer                       ;
+-----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: caches:caches_int|mux4x1:muxCache1 ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; n              ; 23    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: caches:caches_int|N_bitfulladder:adder1 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; n              ; 10    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: caches:caches_int|reg:reg1 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; n              ; 10    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: caches:caches_int|mux2x1:mux_address1 ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; n              ; 10    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: caches:caches_int|Mem_23x900:cache1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                              ;
; WIDTH_A                            ; 23                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                       ;
; NUMWORDS_A                         ; 900                  ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 1                    ; Signed Integer                                       ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                       ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_m504      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: caches:caches_int|mux4x1:muxCache2 ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; n              ; 23    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: caches:caches_int|N_bitfulladder:adder2 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; n              ; 10    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: caches:caches_int|reg:reg2 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; n              ; 10    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: caches:caches_int|mux2x1:mux_address2 ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; n              ; 10    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: caches:caches_int|Mem_23x900:cache2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                              ;
; WIDTH_A                            ; 23                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                       ;
; NUMWORDS_A                         ; 900                  ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 1                    ; Signed Integer                                       ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                       ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_m504      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: caches:caches_int|mux2x1:mux_DataOut_cache1and2 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; n              ; 23    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: caches:caches_int|CtildeUpdate:Ctildpart ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; ctild_width    ; 10    ; Signed Integer                                               ;
; n              ; 16    ; Signed Integer                                               ;
; cache_width    ; 23    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: caches:caches_int|GetMax:MaxValue ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; n              ; 23    ; Signed Integer                                        ;
; address_width  ; 10    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: caches:caches_int|GetMax:MaxValue|Comparator_Caches:SelectMax ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; n              ; 23    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: caches:caches_int|GetMax:MaxValue|reg:RegAddress ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; n              ; 10    ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: caches:caches_int|GetMax:MaxValue|mux2x1:MaxValue ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; n              ; 23    ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: caches:caches_int|GetMax:MaxValue|MaximReg:RegIn1new ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; n              ; 23    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: caches:caches_int|GetMin:MinValue ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; n              ; 23    ; Signed Integer                                        ;
; address_width  ; 10    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: caches:caches_int|GetMin:MinValue|Comparator_Caches:SelectMin ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; n              ; 23    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: caches:caches_int|GetMin:MinValue|reg:RegAddress ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; n              ; 10    ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: caches:caches_int|GetMin:MinValue|mux2x1:MinValue ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; n              ; 23    ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: caches:caches_int|GetMin:MinValue|MinimReg:RegIn1new ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; n              ; 23    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: caches:caches_int|cacheAcc_Avg:cacheAcc_Avg1 ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; cacheacc_width ; 27    ; Signed Integer                                                   ;
; cache_width    ; 23    ; Signed Integer                                                   ;
; cacheavg_width ; 16    ; Signed Integer                                                   ;
; address_width  ; 10    ; Signed Integer                                                   ;
; n              ; 16    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: caches:caches_int|cacheAcc_Avg:cacheAcc_Avg1|N_bitfulladder:adderIcreasing ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; n              ; 10    ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: caches:caches_int|cacheAcc_Avg:cacheAcc_Avg1|reg:regggg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; n              ; 10    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: caches:caches_int|cacheAcc_Avg:cacheAcc_Avg1|Mem_25x900:cacheAcc_MeMo|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                   ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                ;
; WIDTH_A                            ; 27                   ; Signed Integer                                                                         ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                         ;
; NUMWORDS_A                         ; 900                  ; Signed Integer                                                                         ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                ;
; WIDTH_B                            ; 1                    ; Signed Integer                                                                         ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                                                         ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                ;
; CBXI_PARAMETER                     ; altsyncram_f304      ; Untyped                                                                                ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: caches:caches_int|cacheAcc_Avg:cacheAcc_Avg1|mux4x1:MuxDataIn ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; n              ; 27    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: caches:caches_int|cacheAcc_Avg:cacheAcc_Avg1|divider:LABLE_Division ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; input_width    ; 27    ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: caches:caches_int|cacheAcc_Avg:cacheAcc_Avg2 ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; cacheacc_width ; 27    ; Signed Integer                                                   ;
; cache_width    ; 23    ; Signed Integer                                                   ;
; cacheavg_width ; 16    ; Signed Integer                                                   ;
; address_width  ; 10    ; Signed Integer                                                   ;
; n              ; 16    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: caches:caches_int|cacheAcc_Avg:cacheAcc_Avg2|N_bitfulladder:adderIcreasing ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; n              ; 10    ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: caches:caches_int|cacheAcc_Avg:cacheAcc_Avg2|reg:regggg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; n              ; 10    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: caches:caches_int|cacheAcc_Avg:cacheAcc_Avg2|Mem_25x900:cacheAcc_MeMo|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                   ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                ;
; WIDTH_A                            ; 27                   ; Signed Integer                                                                         ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                         ;
; NUMWORDS_A                         ; 900                  ; Signed Integer                                                                         ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                ;
; WIDTH_B                            ; 1                    ; Signed Integer                                                                         ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                                                         ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                ;
; CBXI_PARAMETER                     ; altsyncram_f304      ; Untyped                                                                                ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: caches:caches_int|cacheAcc_Avg:cacheAcc_Avg2|mux4x1:MuxDataIn ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; n              ; 27    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: caches:caches_int|cacheAcc_Avg:cacheAcc_Avg2|divider:LABLE_Division ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; input_width    ; 27    ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: caches:caches_int|GetMin:Min_b ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; n              ; 16    ; Signed Integer                                     ;
; address_width  ; 10    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: caches:caches_int|GetMin:Min_b|Comparator_Caches:SelectMin ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: caches:caches_int|GetMin:Min_b|reg:RegAddress ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; n              ; 10    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: caches:caches_int|GetMin:Min_b|mux2x1:MinValue ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: caches:caches_int|GetMin:Min_b|MinimReg:RegIn1new ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: caches:caches_int|GetMax:Max_B ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; n              ; 16    ; Signed Integer                                     ;
; address_width  ; 10    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: caches:caches_int|GetMax:Max_B|Comparator_Caches:SelectMax ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: caches:caches_int|GetMax:Max_B|reg:RegAddress ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; n              ; 10    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: caches:caches_int|GetMax:Max_B|mux2x1:MaxValue ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: caches:caches_int|GetMax:Max_B|MaximReg:RegIn1new ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: caches:caches_int|alphabetaMem:LABEL_ALPHA ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; addr_width     ; 10    ; Signed Integer                                                 ;
; data_width     ; 16    ; Signed Integer                                                 ;
; n              ; 16    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: caches:caches_int|alphabetaMem:LABEL_ALPHA|divider:div ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; input_width    ; 16    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: caches:caches_int|alphabetaMem:LABEL_ALPHA|Mem_16x900:Memory_Alphabeta|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                 ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                 ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                                          ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                          ;
; NUMWORDS_A                         ; 900                  ; Signed Integer                                                                          ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_B                            ; 1                    ; Signed Integer                                                                          ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                                                          ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_o504      ; Untyped                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: caches:caches_int|alphabetaMem:LABEL_ALPHA|Mem_16x900:Memory_Acc_Average|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                      ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                   ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                   ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                                            ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                            ;
; NUMWORDS_A                         ; 900                  ; Signed Integer                                                                            ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                   ;
; WIDTH_B                            ; 1                    ; Signed Integer                                                                            ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                                                            ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                            ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_o504      ; Untyped                                                                                   ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: caches:caches_int|alphabetaMem:LABEL_ALPHA|Mem_16x900:Memory_BackUp|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                              ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                              ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                                       ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                       ;
; NUMWORDS_A                         ; 900                  ; Signed Integer                                                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                              ;
; WIDTH_B                            ; 1                    ; Signed Integer                                                                       ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                                                       ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                              ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_o504      ; Untyped                                                                              ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: caches:caches_int|alphabetaMem:LABEL_BETA ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; addr_width     ; 10    ; Signed Integer                                                ;
; data_width     ; 16    ; Signed Integer                                                ;
; n              ; 16    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: caches:caches_int|alphabetaMem:LABEL_BETA|divider:div ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; input_width    ; 16    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: caches:caches_int|alphabetaMem:LABEL_BETA|Mem_16x900:Memory_Alphabeta|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                   ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                                         ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                         ;
; NUMWORDS_A                         ; 900                  ; Signed Integer                                                                         ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                ;
; WIDTH_B                            ; 1                    ; Signed Integer                                                                         ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                                                         ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                ;
; CBXI_PARAMETER                     ; altsyncram_o504      ; Untyped                                                                                ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: caches:caches_int|alphabetaMem:LABEL_BETA|Mem_16x900:Memory_Acc_Average|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                     ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                  ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                  ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                                           ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                           ;
; NUMWORDS_A                         ; 900                  ; Signed Integer                                                                           ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                  ;
; WIDTH_B                            ; 1                    ; Signed Integer                                                                           ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                                                           ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                  ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                           ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_o504      ; Untyped                                                                                  ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: caches:caches_int|alphabetaMem:LABEL_BETA|Mem_16x900:Memory_BackUp|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                             ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                             ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                                      ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                      ;
; NUMWORDS_A                         ; 900                  ; Signed Integer                                                                      ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                             ;
; WIDTH_B                            ; 1                    ; Signed Integer                                                                      ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                                                      ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                             ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                      ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_o504      ; Untyped                                                                             ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: caches:caches_int|Norm_avg:LABLE_AVGNORM ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; data_width     ; 16    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: caches:caches_int|Norm_avg:LABLE_AVGNORM|mux4x1:LABLE_MUX4_alphaBeta ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: caches:caches_int|Norm_avg:LABLE_AVGNORM|mux2x1:LABLE_MUX2_cacheAvg ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: caches:caches_int|Norm_avg:LABLE_AVGNORM|reg:LABLE_AddToReg_AvgNorm ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: caches:caches_int|Norm_avg:LABLE_AVGNORM|fifo2:LABLE_Queue ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; m              ; 16    ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: caches:caches_int|Norm_avg:LABLE_AVGNORM|fifo2:LABLE_Queue|data_Memory_fifo2:FifoRam ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: caches:caches_int|Norm_avg:LABLE_AVGNORM|mux2x1:LABLE_QueReg_ToQueIN ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: caches:caches_int|Norm_avg:LABLE_AVGNORM|reg:LABLE_Queue_Reg ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: caches:caches_int|Norm_avg:LABLE_AVGNORM|divider:LABLE_SquareRoot_Division ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; input_width    ; 16    ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: caches:caches_int|Norm_avg:LABLE_AVGNORM|comparator:LABLE_Last_Termination_condition ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: CV:CV_int ;
+----------------+-------+-------------------------------+
; Parameter Name ; Value ; Type                          ;
+----------------+-------+-------------------------------+
; n              ; 10    ; Signed Integer                ;
; d              ; 10    ; Signed Integer                ;
+----------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CV:CV_int|Mem_10x900:iCV_mem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                          ;
+------------------------------------+----------------------+-----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                       ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                       ;
; WIDTH_A                            ; 10                   ; Signed Integer                                ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                ;
; NUMWORDS_A                         ; 900                  ; Signed Integer                                ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WIDTH_B                            ; 1                    ; Signed Integer                                ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                       ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                       ;
; CBXI_PARAMETER                     ; altsyncram_i504      ; Untyped                                       ;
+------------------------------------+----------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CV:CV_int|Mem_10x900:jCV_mem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                          ;
+------------------------------------+----------------------+-----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                       ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                       ;
; WIDTH_A                            ; 10                   ; Signed Integer                                ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                ;
; NUMWORDS_A                         ; 900                  ; Signed Integer                                ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WIDTH_B                            ; 1                    ; Signed Integer                                ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                       ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                       ;
; CBXI_PARAMETER                     ; altsyncram_i504      ; Untyped                                       ;
+------------------------------------+----------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CV:CV_int|CVmonitor:Cvmnt ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; addr_width     ; 10    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                     ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                    ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 18                                                                                                       ;
; Entity Instance                           ; Classes:classes_int|C1X1_Mem:C1X1|altsyncram:altsyncram_component                                        ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                              ;
;     -- WIDTH_A                            ; 17                                                                                                       ;
;     -- NUMWORDS_A                         ; 900                                                                                                      ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                        ;
;     -- NUMWORDS_B                         ; 0                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; Classes:classes_int|C1X2_Mem:C1X2|altsyncram:altsyncram_component                                        ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                              ;
;     -- WIDTH_A                            ; 17                                                                                                       ;
;     -- NUMWORDS_A                         ; 900                                                                                                      ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                        ;
;     -- NUMWORDS_B                         ; 0                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; Classes:classes_int|C1X3_Mem:C1X3|altsyncram:altsyncram_component                                        ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                              ;
;     -- WIDTH_A                            ; 17                                                                                                       ;
;     -- NUMWORDS_A                         ; 900                                                                                                      ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                        ;
;     -- NUMWORDS_B                         ; 0                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; Classes:classes_int|C2X1_Mem:C2X1|altsyncram:altsyncram_component                                        ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                              ;
;     -- WIDTH_A                            ; 17                                                                                                       ;
;     -- NUMWORDS_A                         ; 900                                                                                                      ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                        ;
;     -- NUMWORDS_B                         ; 0                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; Classes:classes_int|C2X2_Mem:C2X2|altsyncram:altsyncram_component                                        ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                              ;
;     -- WIDTH_A                            ; 17                                                                                                       ;
;     -- NUMWORDS_A                         ; 900                                                                                                      ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                        ;
;     -- NUMWORDS_B                         ; 0                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; Classes:classes_int|C2X3_Mem:C2X3|altsyncram:altsyncram_component                                        ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                              ;
;     -- WIDTH_A                            ; 17                                                                                                       ;
;     -- NUMWORDS_A                         ; 900                                                                                                      ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                        ;
;     -- NUMWORDS_B                         ; 0                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; caches:caches_int|Mem_23x900:cache1|altsyncram:altsyncram_component                                      ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                              ;
;     -- WIDTH_A                            ; 23                                                                                                       ;
;     -- NUMWORDS_A                         ; 900                                                                                                      ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                        ;
;     -- NUMWORDS_B                         ; 0                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; caches:caches_int|Mem_23x900:cache2|altsyncram:altsyncram_component                                      ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                              ;
;     -- WIDTH_A                            ; 23                                                                                                       ;
;     -- NUMWORDS_A                         ; 900                                                                                                      ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                        ;
;     -- NUMWORDS_B                         ; 0                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; caches:caches_int|cacheAcc_Avg:cacheAcc_Avg1|Mem_25x900:cacheAcc_MeMo|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                              ;
;     -- WIDTH_A                            ; 27                                                                                                       ;
;     -- NUMWORDS_A                         ; 900                                                                                                      ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                        ;
;     -- NUMWORDS_B                         ; 0                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; caches:caches_int|cacheAcc_Avg:cacheAcc_Avg2|Mem_25x900:cacheAcc_MeMo|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                              ;
;     -- WIDTH_A                            ; 27                                                                                                       ;
;     -- NUMWORDS_A                         ; 900                                                                                                      ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                        ;
;     -- NUMWORDS_B                         ; 0                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; caches:caches_int|alphabetaMem:LABEL_ALPHA|Mem_16x900:Memory_Alphabeta|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                              ;
;     -- WIDTH_A                            ; 16                                                                                                       ;
;     -- NUMWORDS_A                         ; 900                                                                                                      ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                        ;
;     -- NUMWORDS_B                         ; 0                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; caches:caches_int|alphabetaMem:LABEL_ALPHA|Mem_16x900:Memory_Acc_Average|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                              ;
;     -- WIDTH_A                            ; 16                                                                                                       ;
;     -- NUMWORDS_A                         ; 900                                                                                                      ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                        ;
;     -- NUMWORDS_B                         ; 0                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; caches:caches_int|alphabetaMem:LABEL_ALPHA|Mem_16x900:Memory_BackUp|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                              ;
;     -- WIDTH_A                            ; 16                                                                                                       ;
;     -- NUMWORDS_A                         ; 900                                                                                                      ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                        ;
;     -- NUMWORDS_B                         ; 0                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; caches:caches_int|alphabetaMem:LABEL_BETA|Mem_16x900:Memory_Alphabeta|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                              ;
;     -- WIDTH_A                            ; 16                                                                                                       ;
;     -- NUMWORDS_A                         ; 900                                                                                                      ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                        ;
;     -- NUMWORDS_B                         ; 0                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; caches:caches_int|alphabetaMem:LABEL_BETA|Mem_16x900:Memory_Acc_Average|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                              ;
;     -- WIDTH_A                            ; 16                                                                                                       ;
;     -- NUMWORDS_A                         ; 900                                                                                                      ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                        ;
;     -- NUMWORDS_B                         ; 0                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; caches:caches_int|alphabetaMem:LABEL_BETA|Mem_16x900:Memory_BackUp|altsyncram:altsyncram_component       ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                              ;
;     -- WIDTH_A                            ; 16                                                                                                       ;
;     -- NUMWORDS_A                         ; 900                                                                                                      ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                        ;
;     -- NUMWORDS_B                         ; 0                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; CV:CV_int|Mem_10x900:iCV_mem|altsyncram:altsyncram_component                                             ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                              ;
;     -- WIDTH_A                            ; 10                                                                                                       ;
;     -- NUMWORDS_A                         ; 900                                                                                                      ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                        ;
;     -- NUMWORDS_B                         ; 0                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; CV:CV_int|Mem_10x900:jCV_mem|altsyncram:altsyncram_component                                             ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                              ;
;     -- WIDTH_A                            ; 10                                                                                                       ;
;     -- NUMWORDS_A                         ; 900                                                                                                      ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                        ;
;     -- NUMWORDS_B                         ; 0                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "CV:CV_int|Mem_10x900:jCV_mem" ;
+------+-------+----------+--------------------------------+
; Port ; Type  ; Severity ; Details                        ;
+------+-------+----------+--------------------------------+
; rden ; Input ; Info     ; Stuck at VCC                   ;
+------+-------+----------+--------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "CV:CV_int|Mem_10x900:iCV_mem" ;
+------+-------+----------+--------------------------------+
; Port ; Type  ; Severity ; Details                        ;
+------+-------+----------+--------------------------------+
; rden ; Input ; Info     ; Stuck at VCC                   ;
+------+-------+----------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "caches:caches_int|Norm_avg:LABLE_AVGNORM|comparator:LABLE_Last_Termination_condition" ;
+------------+-------+----------+----------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                          ;
+------------+-------+----------+----------------------------------------------------------------------------------+
; in2[8..6]  ; Input ; Info     ; Stuck at VCC                                                                     ;
; in2[3..2]  ; Input ; Info     ; Stuck at VCC                                                                     ;
; in2[15..9] ; Input ; Info     ; Stuck at GND                                                                     ;
; in2[5..4]  ; Input ; Info     ; Stuck at GND                                                                     ;
; in2[1..0]  ; Input ; Info     ; Stuck at GND                                                                     ;
+------------+-------+----------+----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "caches:caches_int|Norm_avg:LABLE_AVGNORM|divider:LABLE_SquareRoot_Division"             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; M[15..7] ; Input  ; Info     ; Stuck at GND                                                                        ;
; Remi     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "caches:caches_int|Norm_avg:LABLE_AVGNORM|sqrt32:LABLE_queue_to_square"                   ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; rdy       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; acc[8..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "caches:caches_int|alphabetaMem:LABEL_BETA" ;
+--------------------+-------+----------+-------------------------------+
; Port               ; Type  ; Severity ; Details                       ;
+--------------------+-------+----------+-------------------------------+
; weight_one[15..12] ; Input ; Info     ; Stuck at VCC                  ;
; weight_one[11..0]  ; Input ; Info     ; Stuck at GND                  ;
+--------------------+-------+----------+-------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "caches:caches_int|alphabetaMem:LABEL_ALPHA|divider:div"                                    ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; M[15..10]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; Quo[14..10] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Remi        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "caches:caches_int|alphabetaMem:LABEL_ALPHA|BoothTop:multipI|Booth:booth16"              ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Q_out[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "caches:caches_int|alphabetaMem:LABEL_ALPHA|BoothTop:multipI|Booth:booth1" ;
+---------+-------+----------+-------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                 ;
+---------+-------+----------+-------------------------------------------------------------------------+
; A_in    ; Input ; Info     ; Stuck at GND                                                            ;
; Q_in[0] ; Input ; Info     ; Stuck at GND                                                            ;
+---------+-------+----------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "caches:caches_int|alphabetaMem:LABEL_ALPHA|BoothTop:multipI"                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Z[31..24] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Z[7..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "caches:caches_int|alphabetaMem:LABEL_ALPHA" ;
+--------------------+-------+----------+--------------------------------+
; Port               ; Type  ; Severity ; Details                        ;
+--------------------+-------+----------+--------------------------------+
; weight_one[15..13] ; Input ; Info     ; Stuck at GND                   ;
; weight_one[11..0]  ; Input ; Info     ; Stuck at GND                   ;
; weight_one[12]     ; Input ; Info     ; Stuck at VCC                   ;
+--------------------+-------+----------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "caches:caches_int|GetMax:Max_B|Comparator_Caches:SelectMax"                         ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; y[1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "caches:caches_int|GetMax:Max_B"                                                           ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; addressmax ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "caches:caches_int|GetMin:Min_b|Comparator_Caches:SelectMin"                         ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; y[1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "caches:caches_int|GetMin:Min_b"                                                           ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; addressmin ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "caches:caches_int|cacheAcc_Avg:cacheAcc_Avg1|divider:LABLE_Division"                     ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; M[26..10] ; Input  ; Info     ; Stuck at GND                                                                        ;
; Remi      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "caches:caches_int|cacheAcc_Avg:cacheAcc_Avg1|mux4x1:MuxDataIn" ;
+------+-------+----------+-----------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                         ;
+------+-------+----------+-----------------------------------------------------------------+
; d4   ; Input ; Info     ; Stuck at GND                                                    ;
+------+-------+----------+-----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "caches:caches_int|cacheAcc_Avg:cacheAcc_Avg1|N_bitfulladder:adderIcreasing"            ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; b[9..1] ; Input  ; Info     ; Stuck at GND                                                                        ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; cout    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "caches:caches_int|GetMin:MinValue|Comparator_Caches:SelectMin"                      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; y[1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "caches:caches_int|GetMax:MaxValue|Comparator_Caches:SelectMax"                      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; y[1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "caches:caches_int|N_bitfulladder:adder2"                                               ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; b[9..1] ; Input  ; Info     ; Stuck at GND                                                                        ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; cout    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "caches:caches_int|mux4x1:muxCache2" ;
+------------+-------+----------+--------------------------------+
; Port       ; Type  ; Severity ; Details                        ;
+------------+-------+----------+--------------------------------+
; d1[22..16] ; Input ; Info     ; Stuck at GND                   ;
; d4         ; Input ; Info     ; Stuck at GND                   ;
+------------+-------+----------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "caches:caches_int|N_bitfulladder:adder1"                                               ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; b[9..1] ; Input  ; Info     ; Stuck at GND                                                                        ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; cout    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "caches:caches_int|mux4x1:muxCache1" ;
+------------+-------+----------+--------------------------------+
; Port       ; Type  ; Severity ; Details                        ;
+------------+-------+----------+--------------------------------+
; d1[22..16] ; Input ; Info     ; Stuck at GND                   ;
; d4         ; Input ; Info     ; Stuck at GND                   ;
+------------+-------+----------+--------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Kernel_block:kernel_int|B4_Kernel:input|mux4x1:LABLE_Kenel_class_FeatureMux" ;
+------+-------+----------+-------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                       ;
+------+-------+----------+-------------------------------------------------------------------------------+
; d4   ; Input ; Info     ; Stuck at GND                                                                  ;
+------+-------+----------+-------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Kernel_block:kernel_int|B4_Kernel:input|mux4x1:LABLE_Kenel_RelativePoint_FeatureMux" ;
+------+-------+----------+---------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                               ;
+------+-------+----------+---------------------------------------------------------------------------------------+
; d4   ; Input ; Info     ; Stuck at GND                                                                          ;
+------+-------+----------+---------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Classes:classes_int|N_bitfulladder:LABLE_AddreInc2"                                    ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; b[9..1] ; Input  ; Info     ; Stuck at GND                                                                        ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; cout    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Classes:classes_int|N_bitfulladder:LABLE_AddreInc"                                     ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; b[9..1] ; Input  ; Info     ; Stuck at GND                                                                        ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; cout    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|divider:sigSquare"      ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; M[53..31]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; M[3..0]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; Quo[53..23] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Remi        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|divider:siglamdaport"   ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Q[7..0]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; M[34..27]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; Quo[34..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Remi        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Classes:classes_int|NormCalculate:Norm_Wkblock|DotProduct:LABEL3"                            ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; result[16..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Classes:classes_int|NormCalculate:Norm_Wkblock|DotProduct:LABEL2"                            ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; result[15..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Classes:classes_int|NormCalculate:Norm_Wkblock|DotProduct:LABEL1"                            ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; result[15..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Classes:classes_int|reg:C2reg"                                                         ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; wenable ; Input  ; Info     ; Stuck at GND                                                                        ;
; d       ; Input  ; Info     ; Stuck at GND                                                                        ;
; q       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Classes:classes_int|reg:C1reg"                                                         ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; wenable ; Input  ; Info     ; Stuck at GND                                                                        ;
; d       ; Input  ; Info     ; Stuck at GND                                                                        ;
; q       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "Classes:classes_int|C2X3_Mem:C2X3" ;
+------+-------+----------+-------------------------------------+
; Port ; Type  ; Severity ; Details                             ;
+------+-------+----------+-------------------------------------+
; wren ; Input ; Info     ; Stuck at GND                        ;
+------+-------+----------+-------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "Classes:classes_int|C2X2_Mem:C2X2" ;
+------+-------+----------+-------------------------------------+
; Port ; Type  ; Severity ; Details                             ;
+------+-------+----------+-------------------------------------+
; wren ; Input ; Info     ; Stuck at GND                        ;
+------+-------+----------+-------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "Classes:classes_int|C2X1_Mem:C2X1" ;
+------+-------+----------+-------------------------------------+
; Port ; Type  ; Severity ; Details                             ;
+------+-------+----------+-------------------------------------+
; wren ; Input ; Info     ; Stuck at GND                        ;
+------+-------+----------+-------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "Classes:classes_int|C1X3_Mem:C1X3" ;
+------+-------+----------+-------------------------------------+
; Port ; Type  ; Severity ; Details                             ;
+------+-------+----------+-------------------------------------+
; wren ; Input ; Info     ; Stuck at GND                        ;
+------+-------+----------+-------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "Classes:classes_int|C1X2_Mem:C1X2" ;
+------+-------+----------+-------------------------------------+
; Port ; Type  ; Severity ; Details                             ;
+------+-------+----------+-------------------------------------+
; wren ; Input ; Info     ; Stuck at GND                        ;
+------+-------+----------+-------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "Classes:classes_int|C1X1_Mem:C1X1" ;
+------+-------+----------+-------------------------------------+
; Port ; Type  ; Severity ; Details                             ;
+------+-------+----------+-------------------------------------+
; wren ; Input ; Info     ; Stuck at GND                        ;
+------+-------+----------+-------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Classes:classes_int"                                                                      ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; count_1024 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 905                         ;
;     CLR               ; 24                          ;
;     ENA               ; 129                         ;
;     ENA CLR           ; 318                         ;
;     ENA CLR SCLR      ; 96                          ;
;     ENA CLR SCLR SLD  ; 20                          ;
;     ENA SCLR          ; 62                          ;
;     ENA SLD           ; 107                         ;
;     plain             ; 149                         ;
; arriav_lcell_comb     ; 15312                       ;
;     arith             ; 11473                       ;
;         0 data inputs ; 166                         ;
;         1 data inputs ; 2525                        ;
;         2 data inputs ; 3182                        ;
;         3 data inputs ; 2656                        ;
;         4 data inputs ; 2827                        ;
;         5 data inputs ; 117                         ;
;     extend            ; 194                         ;
;         7 data inputs ; 194                         ;
;     normal            ; 3292                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 146                         ;
;         2 data inputs ; 231                         ;
;         3 data inputs ; 1146                        ;
;         4 data inputs ; 413                         ;
;         5 data inputs ; 500                         ;
;         6 data inputs ; 855                         ;
;     shared            ; 353                         ;
;         0 data inputs ; 10                          ;
;         1 data inputs ; 81                          ;
;         2 data inputs ; 236                         ;
;         3 data inputs ; 26                          ;
; arriav_mac            ; 13                          ;
; boundary_port         ; 18                          ;
; stratixv_ram_block    ; 310                         ;
;                       ;                             ;
; Max LUT depth         ; 311.10                      ;
; Average LUT depth     ; 166.66                      ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:31     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Thu Jun 28 02:54:18 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off main1 -c main1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file cachacc.vhd
    Info (12022): Found design unit 1: cacheAcc_Avg-cacheAcc_Avg_arch File: E:/quartus/projects/GP_INTEGRATED/cachAcc.vhd Line: 29
    Info (12023): Found entity 1: cacheAcc_Avg File: E:/quartus/projects/GP_INTEGRATED/cachAcc.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file caches.vhd
    Info (12022): Found design unit 1: caches-archcaches File: E:/quartus/projects/GP_INTEGRATED/caches.vhd Line: 122
    Info (12023): Found entity 1: caches File: E:/quartus/projects/GP_INTEGRATED/caches.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file controlunit_seq.vhd
    Info (12022): Found design unit 1: ControlUnit_seq-controlUnit_arch File: E:/quartus/projects/GP_INTEGRATED/ControlUnit_seq.vhd Line: 159
    Info (12023): Found entity 1: ControlUnit_seq File: E:/quartus/projects/GP_INTEGRATED/ControlUnit_seq.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file integration_final.vhd
    Info (12022): Found design unit 1: integration_final-Arch_main1 File: E:/quartus/projects/GP_INTEGRATED/integration_final.vhd Line: 27
    Info (12023): Found entity 1: integration_final File: E:/quartus/projects/GP_INTEGRATED/integration_final.vhd Line: 6
Warning (10463): Verilog HDL Declaration warning at sqrt.v(17): "bit" is SystemVerilog-2005 keyword File: E:/quartus/projects/hamada/sqrt.v Line: 17
Warning (10335): Unrecognized synthesis attribute "ivl_synthesis_on" at ../hamada/sqrt.v(37) File: E:/quartus/projects/hamada/sqrt.v Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file /quartus/projects/hamada/sqrt.v
    Info (12023): Found entity 1: sqrt32 File: E:/quartus/projects/hamada/sqrt.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /quartus/projects/hamada/divider.v
    Info (12023): Found entity 1: divider File: E:/quartus/projects/hamada/divider.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /quartus/projects/hamada/boothtop.v
    Info (12023): Found entity 1: BoothTop File: E:/quartus/projects/hamada/BoothTop.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /quartus/projects/hamada/booth.v
    Info (12023): Found entity 1: Booth File: E:/quartus/projects/hamada/booth.v Line: 1
Info (12021): Found 2 design units, including 1 entities, in source file wk_calculate.vhd
    Info (12022): Found design unit 1: Wk_calculate-Wk_calculate_arch File: E:/quartus/projects/GP_INTEGRATED/Wk_Calculate.vhd Line: 26
    Info (12023): Found entity 1: Wk_calculate File: E:/quartus/projects/GP_INTEGRATED/Wk_Calculate.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file reg.vhd
    Info (12022): Found design unit 1: reg-archreg File: E:/quartus/projects/GP_INTEGRATED/reg.vhd Line: 12
    Info (12023): Found entity 1: reg File: E:/quartus/projects/GP_INTEGRATED/reg.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file normcalculate.vhd
    Info (12022): Found design unit 1: NormCalculate-Arch_NormCalculate File: E:/quartus/projects/GP_INTEGRATED/NormCalculate.vhd Line: 48
    Info (12023): Found entity 1: NormCalculate File: E:/quartus/projects/GP_INTEGRATED/NormCalculate.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file norm_avg.vhd
    Info (12022): Found design unit 1: Norm_avg-Norm_avg_arch File: E:/quartus/projects/GP_INTEGRATED/Norm_Avg.vhd Line: 44
    Info (12023): Found entity 1: Norm_avg File: E:/quartus/projects/GP_INTEGRATED/Norm_Avg.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file nbit_adder.vhd
    Info (12022): Found design unit 1: N_bitfulladder-N_bitfulladder_arch File: E:/quartus/projects/GP_INTEGRATED/nbit_adder.vhd Line: 13
    Info (12023): Found entity 1: N_bitfulladder File: E:/quartus/projects/GP_INTEGRATED/nbit_adder.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file mux4x1.vhd
    Info (12022): Found design unit 1: mux4x1-archmux4x1 File: E:/quartus/projects/GP_INTEGRATED/mux4x1.vhd Line: 15
    Info (12023): Found entity 1: mux4x1 File: E:/quartus/projects/GP_INTEGRATED/mux4x1.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file mux2x1.vhd
    Info (12022): Found design unit 1: mux2x1-archmux2x1 File: E:/quartus/projects/GP_INTEGRATED/mux2x1.vhd Line: 14
    Info (12023): Found entity 1: mux2x1 File: E:/quartus/projects/GP_INTEGRATED/mux2x1.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file minimreg.vhd
    Info (12022): Found design unit 1: MinimReg-archreg File: E:/quartus/projects/GP_INTEGRATED/MinimReg.vhd Line: 12
    Info (12023): Found entity 1: MinimReg File: E:/quartus/projects/GP_INTEGRATED/MinimReg.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file maximreg.vhd
    Info (12022): Found design unit 1: MaximReg-MaximReg_arch File: E:/quartus/projects/GP_INTEGRATED/MaximReg.vhd Line: 12
    Info (12023): Found entity 1: MaximReg File: E:/quartus/projects/GP_INTEGRATED/MaximReg.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file kernal_block.vhd
    Info (12022): Found design unit 1: Kernel_block-Arch_Kernel_block File: E:/quartus/projects/GP_INTEGRATED/Kernal_block.vhd Line: 35
    Info (12023): Found entity 1: Kernel_block File: E:/quartus/projects/GP_INTEGRATED/Kernal_block.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file gilbert_svm.vhd
    Info (12022): Found design unit 1: Classes-Classes_arch File: E:/quartus/projects/GP_INTEGRATED/Gilbert_SVM.vhd Line: 70
    Info (12023): Found entity 1: Classes File: E:/quartus/projects/GP_INTEGRATED/Gilbert_SVM.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file getmin.vhd
    Info (12022): Found design unit 1: GetMin-archgetmin File: E:/quartus/projects/GP_INTEGRATED/GetMin.vhd Line: 17
    Info (12023): Found entity 1: GetMin File: E:/quartus/projects/GP_INTEGRATED/GetMin.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file getmax.vhd
    Info (12022): Found design unit 1: GetMax-archgetmax File: E:/quartus/projects/GP_INTEGRATED/GetMax.vhd Line: 17
    Info (12023): Found entity 1: GetMax File: E:/quartus/projects/GP_INTEGRATED/GetMax.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file fifo_new_2.vhd
    Info (12022): Found design unit 1: fifo2-A_fifo File: E:/quartus/projects/GP_INTEGRATED/fifo_new_2.vhd Line: 19
    Info (12023): Found entity 1: fifo2 File: E:/quartus/projects/GP_INTEGRATED/fifo_new_2.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file exp_lut.vhd
    Info (12022): Found design unit 1: exp_lut-rtl File: E:/quartus/projects/GP_INTEGRATED/exp_lut.vhd Line: 9
    Info (12023): Found entity 1: exp_lut File: E:/quartus/projects/GP_INTEGRATED/exp_lut.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file dotproduct.vhd
    Info (12022): Found design unit 1: DotProduct-Arch_DotProduct File: E:/quartus/projects/GP_INTEGRATED/DotProduct.vhd Line: 19
    Info (12023): Found entity 1: DotProduct File: E:/quartus/projects/GP_INTEGRATED/DotProduct.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file datamem_fifo_2.vhd
    Info (12022): Found design unit 1: data_Memory_fifo2-archdata_Memory File: E:/quartus/projects/GP_INTEGRATED/datamem_fifo_2.vhd Line: 16
    Info (12023): Found entity 1: data_Memory_fifo2 File: E:/quartus/projects/GP_INTEGRATED/datamem_fifo_2.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file data_memo.vhd
    Info (12022): Found design unit 1: data_Memory-archdata_Memory File: E:/quartus/projects/GP_INTEGRATED/data_memo.vhd Line: 19
    Info (12023): Found entity 1: data_Memory File: E:/quartus/projects/GP_INTEGRATED/data_memo.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file cvmonitor.vhd
    Info (12022): Found design unit 1: CVmonitor-arch_CVmonitor File: E:/quartus/projects/GP_INTEGRATED/CVmonitor.vhd Line: 23
    Info (12023): Found entity 1: CVmonitor File: E:/quartus/projects/GP_INTEGRATED/CVmonitor.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file cv.vhd
    Info (12022): Found design unit 1: CV-arch_CV File: E:/quartus/projects/GP_INTEGRATED/CV.vhd Line: 32
    Info (12023): Found entity 1: CV File: E:/quartus/projects/GP_INTEGRATED/CV.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file ctildeupdate.vhd
    Info (12022): Found design unit 1: CtildeUpdate-Arch_CtildeUpdate File: E:/quartus/projects/GP_INTEGRATED/CtildeUpdate.vhd Line: 19
    Info (12023): Found entity 1: CtildeUpdate File: E:/quartus/projects/GP_INTEGRATED/CtildeUpdate.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file comparator_caches.vhd
    Info (12022): Found design unit 1: Comparator_Caches-Comparator_Caches_arch File: E:/quartus/projects/GP_INTEGRATED/comparator_Caches.vhd Line: 15
    Info (12023): Found entity 1: Comparator_Caches File: E:/quartus/projects/GP_INTEGRATED/comparator_Caches.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file comparator.vhd
    Info (12022): Found design unit 1: comparator-comparator_arch File: E:/quartus/projects/GP_INTEGRATED/comparator.vhd Line: 14
    Info (12023): Found entity 1: comparator File: E:/quartus/projects/GP_INTEGRATED/comparator.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file bithalfadder.vhd
    Info (12022): Found design unit 1: bithalfadder-archbithalfadder File: E:/quartus/projects/GP_INTEGRATED/bithalfadder.vhd Line: 11
    Info (12023): Found entity 1: bithalfadder File: E:/quartus/projects/GP_INTEGRATED/bithalfadder.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file bitfulladder.vhd
    Info (12022): Found design unit 1: bitfulladder-archbitfulladder File: E:/quartus/projects/GP_INTEGRATED/bitfulladder.vhd Line: 11
    Info (12023): Found entity 1: bitfulladder File: E:/quartus/projects/GP_INTEGRATED/bitfulladder.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file b4kernel.vhd
    Info (12022): Found design unit 1: B4_Kernel-B4_Kernel_arch File: E:/quartus/projects/GP_INTEGRATED/B4Kernel.vhd Line: 43
    Info (12023): Found entity 1: B4_Kernel File: E:/quartus/projects/GP_INTEGRATED/B4Kernel.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file alphabetamem.vhd
    Info (12022): Found design unit 1: alphabetaMem-arch_alphabeta_Mem File: E:/quartus/projects/GP_INTEGRATED/alphabetaMem.vhd Line: 36
    Info (12023): Found entity 1: alphabetaMem File: E:/quartus/projects/GP_INTEGRATED/alphabetaMem.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file mem_23x900.vhd
    Info (12022): Found design unit 1: mem_23x900-SYN File: E:/quartus/projects/GP_INTEGRATED/Mem_23x900.vhd Line: 55
    Info (12023): Found entity 1: Mem_23x900 File: E:/quartus/projects/GP_INTEGRATED/Mem_23x900.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file mem_25x900.vhd
    Info (12022): Found design unit 1: mem_25x900-SYN File: E:/quartus/projects/GP_INTEGRATED/Mem_25x900.vhd Line: 55
    Info (12023): Found entity 1: Mem_25x900 File: E:/quartus/projects/GP_INTEGRATED/Mem_25x900.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file mem_10x900.vhd
    Info (12022): Found design unit 1: mem_10x900-SYN File: E:/quartus/projects/GP_INTEGRATED/Mem_10x900.vhd Line: 55
    Info (12023): Found entity 1: Mem_10x900 File: E:/quartus/projects/GP_INTEGRATED/Mem_10x900.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file mem_16x900.vhd
    Info (12022): Found design unit 1: mem_16x900-SYN File: E:/quartus/projects/GP_INTEGRATED/Mem_16x900.vhd Line: 55
    Info (12023): Found entity 1: Mem_16x900 File: E:/quartus/projects/GP_INTEGRATED/Mem_16x900.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file c1x1_mem.vhd
    Info (12022): Found design unit 1: c1x1_mem-SYN File: E:/quartus/projects/GP_INTEGRATED/C1X1_Mem.vhd Line: 55
    Info (12023): Found entity 1: C1X1_Mem File: E:/quartus/projects/GP_INTEGRATED/C1X1_Mem.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file c1x2_mem.vhd
    Info (12022): Found design unit 1: c1x2_mem-SYN File: E:/quartus/projects/GP_INTEGRATED/C1X2_Mem.vhd Line: 55
    Info (12023): Found entity 1: C1X2_Mem File: E:/quartus/projects/GP_INTEGRATED/C1X2_Mem.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file c1x3_mem.vhd
    Info (12022): Found design unit 1: c1x3_mem-SYN File: E:/quartus/projects/GP_INTEGRATED/C1X3_Mem.vhd Line: 55
    Info (12023): Found entity 1: C1X3_Mem File: E:/quartus/projects/GP_INTEGRATED/C1X3_Mem.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file c2x2_mem.vhd
    Info (12022): Found design unit 1: c2x2_mem-SYN File: E:/quartus/projects/GP_INTEGRATED/C2X2_Mem.vhd Line: 55
    Info (12023): Found entity 1: C2X2_Mem File: E:/quartus/projects/GP_INTEGRATED/C2X2_Mem.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file c2x3_mem.vhd
    Info (12022): Found design unit 1: c2x3_mem-SYN File: E:/quartus/projects/GP_INTEGRATED/C2X3_Mem.vhd Line: 55
    Info (12023): Found entity 1: C2X3_Mem File: E:/quartus/projects/GP_INTEGRATED/C2X3_Mem.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file c2x1_mem.vhd
    Info (12022): Found design unit 1: c2x1_mem-SYN File: E:/quartus/projects/GP_INTEGRATED/C2X1_Mem.vhd Line: 55
    Info (12023): Found entity 1: C2X1_Mem File: E:/quartus/projects/GP_INTEGRATED/C2X1_Mem.vhd Line: 42
Info (12127): Elaborating entity "integration_final" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at integration_final.vhd(420): used implicit default value for signal "Ctilde" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: E:/quartus/projects/GP_INTEGRATED/integration_final.vhd Line: 420
Warning (10036): Verilog HDL or VHDL warning at integration_final.vhd(432): object "Count_1024" assigned a value but never read File: E:/quartus/projects/GP_INTEGRATED/integration_final.vhd Line: 432
Info (12128): Elaborating entity "ControlUnit_seq" for hierarchy "ControlUnit_seq:Controlunit_seq_int" File: E:/quartus/projects/GP_INTEGRATED/integration_final.vhd Line: 580
Warning (10036): Verilog HDL or VHDL warning at ControlUnit_seq.vhd(171): object "Sigrepeat_alphabeta" assigned a value but never read File: E:/quartus/projects/GP_INTEGRATED/ControlUnit_seq.vhd Line: 171
Warning (10036): Verilog HDL or VHDL warning at ControlUnit_seq.vhd(177): object "CV_counter_CU" assigned a value but never read File: E:/quartus/projects/GP_INTEGRATED/ControlUnit_seq.vhd Line: 177
Warning (10036): Verilog HDL or VHDL warning at ControlUnit_seq.vhd(186): object "reset_internal" assigned a value but never read File: E:/quartus/projects/GP_INTEGRATED/ControlUnit_seq.vhd Line: 186
Info (12128): Elaborating entity "Classes" for hierarchy "Classes:classes_int" File: E:/quartus/projects/GP_INTEGRATED/integration_final.vhd Line: 590
Warning (10541): VHDL Signal Declaration warning at Gilbert_SVM.vhd(242): used implicit default value for signal "X1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: E:/quartus/projects/GP_INTEGRATED/Gilbert_SVM.vhd Line: 242
Warning (10541): VHDL Signal Declaration warning at Gilbert_SVM.vhd(243): used implicit default value for signal "X2" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: E:/quartus/projects/GP_INTEGRATED/Gilbert_SVM.vhd Line: 243
Warning (10541): VHDL Signal Declaration warning at Gilbert_SVM.vhd(244): used implicit default value for signal "X3" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: E:/quartus/projects/GP_INTEGRATED/Gilbert_SVM.vhd Line: 244
Warning (10541): VHDL Signal Declaration warning at Gilbert_SVM.vhd(245): used implicit default value for signal "Y" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: E:/quartus/projects/GP_INTEGRATED/Gilbert_SVM.vhd Line: 245
Warning (10036): Verilog HDL or VHDL warning at Gilbert_SVM.vhd(247): object "C1addr" assigned a value but never read File: E:/quartus/projects/GP_INTEGRATED/Gilbert_SVM.vhd Line: 247
Warning (10036): Verilog HDL or VHDL warning at Gilbert_SVM.vhd(248): object "C2addr" assigned a value but never read File: E:/quartus/projects/GP_INTEGRATED/Gilbert_SVM.vhd Line: 248
Warning (10541): VHDL Signal Declaration warning at Gilbert_SVM.vhd(249): used implicit default value for signal "CRst" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: E:/quartus/projects/GP_INTEGRATED/Gilbert_SVM.vhd Line: 249
Warning (10540): VHDL Signal Declaration warning at Gilbert_SVM.vhd(250): used explicit default value for signal "C1addr_s" because signal was never assigned a value File: E:/quartus/projects/GP_INTEGRATED/Gilbert_SVM.vhd Line: 250
Warning (10540): VHDL Signal Declaration warning at Gilbert_SVM.vhd(251): used explicit default value for signal "C2addr_s" because signal was never assigned a value File: E:/quartus/projects/GP_INTEGRATED/Gilbert_SVM.vhd Line: 251
Warning (10036): Verilog HDL or VHDL warning at Gilbert_SVM.vhd(264): object "cout1" assigned a value but never read File: E:/quartus/projects/GP_INTEGRATED/Gilbert_SVM.vhd Line: 264
Warning (10036): Verilog HDL or VHDL warning at Gilbert_SVM.vhd(265): object "cout2" assigned a value but never read File: E:/quartus/projects/GP_INTEGRATED/Gilbert_SVM.vhd Line: 265
Info (12128): Elaborating entity "C1X1_Mem" for hierarchy "Classes:classes_int|C1X1_Mem:C1X1" File: E:/quartus/projects/GP_INTEGRATED/Gilbert_SVM.vhd Line: 292
Info (12128): Elaborating entity "altsyncram" for hierarchy "Classes:classes_int|C1X1_Mem:C1X1|altsyncram:altsyncram_component" File: E:/quartus/projects/GP_INTEGRATED/C1X1_Mem.vhd Line: 62
Info (12130): Elaborated megafunction instantiation "Classes:classes_int|C1X1_Mem:C1X1|altsyncram:altsyncram_component" File: E:/quartus/projects/GP_INTEGRATED/C1X1_Mem.vhd Line: 62
Info (12133): Instantiated megafunction "Classes:classes_int|C1X1_Mem:C1X1|altsyncram:altsyncram_component" with the following parameter: File: E:/quartus/projects/GP_INTEGRATED/C1X1_Mem.vhd Line: 62
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "c1x1_memo.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "900"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "17"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6e24.tdf
    Info (12023): Found entity 1: altsyncram_6e24 File: E:/quartus/projects/GP_INTEGRATED/db/altsyncram_6e24.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_6e24" for hierarchy "Classes:classes_int|C1X1_Mem:C1X1|altsyncram:altsyncram_component|altsyncram_6e24:auto_generated" File: e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "C1X2_Mem" for hierarchy "Classes:classes_int|C1X2_Mem:C1X2" File: E:/quartus/projects/GP_INTEGRATED/Gilbert_SVM.vhd Line: 293
Info (12128): Elaborating entity "altsyncram" for hierarchy "Classes:classes_int|C1X2_Mem:C1X2|altsyncram:altsyncram_component" File: E:/quartus/projects/GP_INTEGRATED/C1X2_Mem.vhd Line: 62
Info (12130): Elaborated megafunction instantiation "Classes:classes_int|C1X2_Mem:C1X2|altsyncram:altsyncram_component" File: E:/quartus/projects/GP_INTEGRATED/C1X2_Mem.vhd Line: 62
Info (12133): Instantiated megafunction "Classes:classes_int|C1X2_Mem:C1X2|altsyncram:altsyncram_component" with the following parameter: File: E:/quartus/projects/GP_INTEGRATED/C1X2_Mem.vhd Line: 62
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "c1x2_memo.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "900"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "17"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7e24.tdf
    Info (12023): Found entity 1: altsyncram_7e24 File: E:/quartus/projects/GP_INTEGRATED/db/altsyncram_7e24.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_7e24" for hierarchy "Classes:classes_int|C1X2_Mem:C1X2|altsyncram:altsyncram_component|altsyncram_7e24:auto_generated" File: e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "C1X3_Mem" for hierarchy "Classes:classes_int|C1X3_Mem:C1X3" File: E:/quartus/projects/GP_INTEGRATED/Gilbert_SVM.vhd Line: 294
Info (12128): Elaborating entity "altsyncram" for hierarchy "Classes:classes_int|C1X3_Mem:C1X3|altsyncram:altsyncram_component" File: E:/quartus/projects/GP_INTEGRATED/C1X3_Mem.vhd Line: 62
Info (12130): Elaborated megafunction instantiation "Classes:classes_int|C1X3_Mem:C1X3|altsyncram:altsyncram_component" File: E:/quartus/projects/GP_INTEGRATED/C1X3_Mem.vhd Line: 62
Info (12133): Instantiated megafunction "Classes:classes_int|C1X3_Mem:C1X3|altsyncram:altsyncram_component" with the following parameter: File: E:/quartus/projects/GP_INTEGRATED/C1X3_Mem.vhd Line: 62
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "c1x3_memo.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "900"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "17"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8e24.tdf
    Info (12023): Found entity 1: altsyncram_8e24 File: E:/quartus/projects/GP_INTEGRATED/db/altsyncram_8e24.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_8e24" for hierarchy "Classes:classes_int|C1X3_Mem:C1X3|altsyncram:altsyncram_component|altsyncram_8e24:auto_generated" File: e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "C2X1_Mem" for hierarchy "Classes:classes_int|C2X1_Mem:C2X1" File: E:/quartus/projects/GP_INTEGRATED/Gilbert_SVM.vhd Line: 295
Info (12128): Elaborating entity "altsyncram" for hierarchy "Classes:classes_int|C2X1_Mem:C2X1|altsyncram:altsyncram_component" File: E:/quartus/projects/GP_INTEGRATED/C2X1_Mem.vhd Line: 62
Info (12130): Elaborated megafunction instantiation "Classes:classes_int|C2X1_Mem:C2X1|altsyncram:altsyncram_component" File: E:/quartus/projects/GP_INTEGRATED/C2X1_Mem.vhd Line: 62
Info (12133): Instantiated megafunction "Classes:classes_int|C2X1_Mem:C2X1|altsyncram:altsyncram_component" with the following parameter: File: E:/quartus/projects/GP_INTEGRATED/C2X1_Mem.vhd Line: 62
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "c2x1_memo.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "900"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "17"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_be24.tdf
    Info (12023): Found entity 1: altsyncram_be24 File: E:/quartus/projects/GP_INTEGRATED/db/altsyncram_be24.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_be24" for hierarchy "Classes:classes_int|C2X1_Mem:C2X1|altsyncram:altsyncram_component|altsyncram_be24:auto_generated" File: e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "C2X2_Mem" for hierarchy "Classes:classes_int|C2X2_Mem:C2X2" File: E:/quartus/projects/GP_INTEGRATED/Gilbert_SVM.vhd Line: 296
Info (12128): Elaborating entity "altsyncram" for hierarchy "Classes:classes_int|C2X2_Mem:C2X2|altsyncram:altsyncram_component" File: E:/quartus/projects/GP_INTEGRATED/C2X2_Mem.vhd Line: 62
Info (12130): Elaborated megafunction instantiation "Classes:classes_int|C2X2_Mem:C2X2|altsyncram:altsyncram_component" File: E:/quartus/projects/GP_INTEGRATED/C2X2_Mem.vhd Line: 62
Info (12133): Instantiated megafunction "Classes:classes_int|C2X2_Mem:C2X2|altsyncram:altsyncram_component" with the following parameter: File: E:/quartus/projects/GP_INTEGRATED/C2X2_Mem.vhd Line: 62
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "c2x2_memo.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "900"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "17"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9e24.tdf
    Info (12023): Found entity 1: altsyncram_9e24 File: E:/quartus/projects/GP_INTEGRATED/db/altsyncram_9e24.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_9e24" for hierarchy "Classes:classes_int|C2X2_Mem:C2X2|altsyncram:altsyncram_component|altsyncram_9e24:auto_generated" File: e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "C2X3_Mem" for hierarchy "Classes:classes_int|C2X3_Mem:C2X3" File: E:/quartus/projects/GP_INTEGRATED/Gilbert_SVM.vhd Line: 297
Info (12128): Elaborating entity "altsyncram" for hierarchy "Classes:classes_int|C2X3_Mem:C2X3|altsyncram:altsyncram_component" File: E:/quartus/projects/GP_INTEGRATED/C2X3_Mem.vhd Line: 62
Info (12130): Elaborated megafunction instantiation "Classes:classes_int|C2X3_Mem:C2X3|altsyncram:altsyncram_component" File: E:/quartus/projects/GP_INTEGRATED/C2X3_Mem.vhd Line: 62
Info (12133): Instantiated megafunction "Classes:classes_int|C2X3_Mem:C2X3|altsyncram:altsyncram_component" with the following parameter: File: E:/quartus/projects/GP_INTEGRATED/C2X3_Mem.vhd Line: 62
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "c2x3_memo.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "900"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "17"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ae24.tdf
    Info (12023): Found entity 1: altsyncram_ae24 File: E:/quartus/projects/GP_INTEGRATED/db/altsyncram_ae24.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ae24" for hierarchy "Classes:classes_int|C2X3_Mem:C2X3|altsyncram:altsyncram_component|altsyncram_ae24:auto_generated" File: e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "reg" for hierarchy "Classes:classes_int|reg:C1reg" File: E:/quartus/projects/GP_INTEGRATED/Gilbert_SVM.vhd Line: 299
Info (12128): Elaborating entity "NormCalculate" for hierarchy "Classes:classes_int|NormCalculate:Norm_Wkblock" File: E:/quartus/projects/GP_INTEGRATED/Gilbert_SVM.vhd Line: 302
Info (12128): Elaborating entity "DotProduct" for hierarchy "Classes:classes_int|NormCalculate:Norm_Wkblock|DotProduct:LABEL1" File: E:/quartus/projects/GP_INTEGRATED/NormCalculate.vhd Line: 150
Info (12128): Elaborating entity "mux2x1" for hierarchy "Classes:classes_int|NormCalculate:Norm_Wkblock|mux2x1:LABEL4" File: E:/quartus/projects/GP_INTEGRATED/NormCalculate.vhd Line: 154
Info (12128): Elaborating entity "fifo2" for hierarchy "Classes:classes_int|NormCalculate:Norm_Wkblock|fifo2:LABEL5" File: E:/quartus/projects/GP_INTEGRATED/NormCalculate.vhd Line: 155
Info (10041): Inferred latch for "Addr_s[0]" at fifo_new_2.vhd(101) File: E:/quartus/projects/GP_INTEGRATED/fifo_new_2.vhd Line: 101
Info (10041): Inferred latch for "Addr_s[1]" at fifo_new_2.vhd(101) File: E:/quartus/projects/GP_INTEGRATED/fifo_new_2.vhd Line: 101
Info (12128): Elaborating entity "data_Memory_fifo2" for hierarchy "Classes:classes_int|NormCalculate:Norm_Wkblock|fifo2:LABEL5|data_Memory_fifo2:FifoRam" File: E:/quartus/projects/GP_INTEGRATED/fifo_new_2.vhd Line: 45
Warning (10492): VHDL Process Statement warning at datamem_fifo_2.vhd(29): signal "ram" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/quartus/projects/GP_INTEGRATED/datamem_fifo_2.vhd Line: 29
Warning (10492): VHDL Process Statement warning at datamem_fifo_2.vhd(29): signal "address" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/quartus/projects/GP_INTEGRATED/datamem_fifo_2.vhd Line: 29
Warning (10631): VHDL Process Statement warning at datamem_fifo_2.vhd(20): inferring latch(es) for signal or variable "dataout", which holds its previous value in one or more paths through the process File: E:/quartus/projects/GP_INTEGRATED/datamem_fifo_2.vhd Line: 20
Info (10041): Inferred latch for "dataout[0]" at datamem_fifo_2.vhd(20) File: E:/quartus/projects/GP_INTEGRATED/datamem_fifo_2.vhd Line: 20
Info (10041): Inferred latch for "dataout[1]" at datamem_fifo_2.vhd(20) File: E:/quartus/projects/GP_INTEGRATED/datamem_fifo_2.vhd Line: 20
Info (10041): Inferred latch for "dataout[2]" at datamem_fifo_2.vhd(20) File: E:/quartus/projects/GP_INTEGRATED/datamem_fifo_2.vhd Line: 20
Info (10041): Inferred latch for "dataout[3]" at datamem_fifo_2.vhd(20) File: E:/quartus/projects/GP_INTEGRATED/datamem_fifo_2.vhd Line: 20
Info (10041): Inferred latch for "dataout[4]" at datamem_fifo_2.vhd(20) File: E:/quartus/projects/GP_INTEGRATED/datamem_fifo_2.vhd Line: 20
Info (10041): Inferred latch for "dataout[5]" at datamem_fifo_2.vhd(20) File: E:/quartus/projects/GP_INTEGRATED/datamem_fifo_2.vhd Line: 20
Info (10041): Inferred latch for "dataout[6]" at datamem_fifo_2.vhd(20) File: E:/quartus/projects/GP_INTEGRATED/datamem_fifo_2.vhd Line: 20
Info (10041): Inferred latch for "dataout[7]" at datamem_fifo_2.vhd(20) File: E:/quartus/projects/GP_INTEGRATED/datamem_fifo_2.vhd Line: 20
Info (10041): Inferred latch for "dataout[8]" at datamem_fifo_2.vhd(20) File: E:/quartus/projects/GP_INTEGRATED/datamem_fifo_2.vhd Line: 20
Info (10041): Inferred latch for "dataout[9]" at datamem_fifo_2.vhd(20) File: E:/quartus/projects/GP_INTEGRATED/datamem_fifo_2.vhd Line: 20
Info (10041): Inferred latch for "dataout[10]" at datamem_fifo_2.vhd(20) File: E:/quartus/projects/GP_INTEGRATED/datamem_fifo_2.vhd Line: 20
Info (10041): Inferred latch for "dataout[11]" at datamem_fifo_2.vhd(20) File: E:/quartus/projects/GP_INTEGRATED/datamem_fifo_2.vhd Line: 20
Info (10041): Inferred latch for "dataout[12]" at datamem_fifo_2.vhd(20) File: E:/quartus/projects/GP_INTEGRATED/datamem_fifo_2.vhd Line: 20
Info (10041): Inferred latch for "dataout[13]" at datamem_fifo_2.vhd(20) File: E:/quartus/projects/GP_INTEGRATED/datamem_fifo_2.vhd Line: 20
Info (10041): Inferred latch for "dataout[14]" at datamem_fifo_2.vhd(20) File: E:/quartus/projects/GP_INTEGRATED/datamem_fifo_2.vhd Line: 20
Info (10041): Inferred latch for "dataout[15]" at datamem_fifo_2.vhd(20) File: E:/quartus/projects/GP_INTEGRATED/datamem_fifo_2.vhd Line: 20
Info (10041): Inferred latch for "dataout[16]" at datamem_fifo_2.vhd(20) File: E:/quartus/projects/GP_INTEGRATED/datamem_fifo_2.vhd Line: 20
Info (10041): Inferred latch for "dataout[17]" at datamem_fifo_2.vhd(20) File: E:/quartus/projects/GP_INTEGRATED/datamem_fifo_2.vhd Line: 20
Info (10041): Inferred latch for "dataout[18]" at datamem_fifo_2.vhd(20) File: E:/quartus/projects/GP_INTEGRATED/datamem_fifo_2.vhd Line: 20
Info (10041): Inferred latch for "dataout[19]" at datamem_fifo_2.vhd(20) File: E:/quartus/projects/GP_INTEGRATED/datamem_fifo_2.vhd Line: 20
Info (10041): Inferred latch for "dataout[20]" at datamem_fifo_2.vhd(20) File: E:/quartus/projects/GP_INTEGRATED/datamem_fifo_2.vhd Line: 20
Info (10041): Inferred latch for "dataout[21]" at datamem_fifo_2.vhd(20) File: E:/quartus/projects/GP_INTEGRATED/datamem_fifo_2.vhd Line: 20
Info (10041): Inferred latch for "dataout[22]" at datamem_fifo_2.vhd(20) File: E:/quartus/projects/GP_INTEGRATED/datamem_fifo_2.vhd Line: 20
Info (12128): Elaborating entity "Wk_calculate" for hierarchy "Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6" File: E:/quartus/projects/GP_INTEGRATED/NormCalculate.vhd Line: 156
Warning (10036): Verilog HDL or VHDL warning at Wk_Calculate.vhd(66): object "remainder" assigned a value but never read File: E:/quartus/projects/GP_INTEGRATED/Wk_Calculate.vhd Line: 66
Warning (10036): Verilog HDL or VHDL warning at Wk_Calculate.vhd(81): object "Reminder_squareTop" assigned a value but never read File: E:/quartus/projects/GP_INTEGRATED/Wk_Calculate.vhd Line: 81
Info (10041): Inferred latch for "Cache_j[0]" at Wk_Calculate.vhd(88) File: E:/quartus/projects/GP_INTEGRATED/Wk_Calculate.vhd Line: 88
Info (10041): Inferred latch for "Cache_j[1]" at Wk_Calculate.vhd(88) File: E:/quartus/projects/GP_INTEGRATED/Wk_Calculate.vhd Line: 88
Info (10041): Inferred latch for "Cache_j[2]" at Wk_Calculate.vhd(88) File: E:/quartus/projects/GP_INTEGRATED/Wk_Calculate.vhd Line: 88
Info (10041): Inferred latch for "Cache_j[3]" at Wk_Calculate.vhd(88) File: E:/quartus/projects/GP_INTEGRATED/Wk_Calculate.vhd Line: 88
Info (10041): Inferred latch for "Cache_j[4]" at Wk_Calculate.vhd(88) File: E:/quartus/projects/GP_INTEGRATED/Wk_Calculate.vhd Line: 88
Info (10041): Inferred latch for "Cache_j[5]" at Wk_Calculate.vhd(88) File: E:/quartus/projects/GP_INTEGRATED/Wk_Calculate.vhd Line: 88
Info (10041): Inferred latch for "Cache_j[6]" at Wk_Calculate.vhd(88) File: E:/quartus/projects/GP_INTEGRATED/Wk_Calculate.vhd Line: 88
Info (10041): Inferred latch for "Cache_j[7]" at Wk_Calculate.vhd(88) File: E:/quartus/projects/GP_INTEGRATED/Wk_Calculate.vhd Line: 88
Info (10041): Inferred latch for "Cache_j[8]" at Wk_Calculate.vhd(88) File: E:/quartus/projects/GP_INTEGRATED/Wk_Calculate.vhd Line: 88
Info (10041): Inferred latch for "Cache_j[9]" at Wk_Calculate.vhd(88) File: E:/quartus/projects/GP_INTEGRATED/Wk_Calculate.vhd Line: 88
Info (10041): Inferred latch for "Cache_j[10]" at Wk_Calculate.vhd(88) File: E:/quartus/projects/GP_INTEGRATED/Wk_Calculate.vhd Line: 88
Info (10041): Inferred latch for "Cache_j[11]" at Wk_Calculate.vhd(88) File: E:/quartus/projects/GP_INTEGRATED/Wk_Calculate.vhd Line: 88
Info (10041): Inferred latch for "Cache_j[12]" at Wk_Calculate.vhd(88) File: E:/quartus/projects/GP_INTEGRATED/Wk_Calculate.vhd Line: 88
Info (10041): Inferred latch for "Cache_j[13]" at Wk_Calculate.vhd(88) File: E:/quartus/projects/GP_INTEGRATED/Wk_Calculate.vhd Line: 88
Info (10041): Inferred latch for "Cache_j[14]" at Wk_Calculate.vhd(88) File: E:/quartus/projects/GP_INTEGRATED/Wk_Calculate.vhd Line: 88
Info (10041): Inferred latch for "Cache_j[15]" at Wk_Calculate.vhd(88) File: E:/quartus/projects/GP_INTEGRATED/Wk_Calculate.vhd Line: 88
Info (10041): Inferred latch for "Cache_j[16]" at Wk_Calculate.vhd(88) File: E:/quartus/projects/GP_INTEGRATED/Wk_Calculate.vhd Line: 88
Info (10041): Inferred latch for "Cache_j[17]" at Wk_Calculate.vhd(88) File: E:/quartus/projects/GP_INTEGRATED/Wk_Calculate.vhd Line: 88
Info (10041): Inferred latch for "Cache_j[18]" at Wk_Calculate.vhd(88) File: E:/quartus/projects/GP_INTEGRATED/Wk_Calculate.vhd Line: 88
Info (10041): Inferred latch for "Cache_j[19]" at Wk_Calculate.vhd(88) File: E:/quartus/projects/GP_INTEGRATED/Wk_Calculate.vhd Line: 88
Info (10041): Inferred latch for "Cache_j[20]" at Wk_Calculate.vhd(88) File: E:/quartus/projects/GP_INTEGRATED/Wk_Calculate.vhd Line: 88
Info (10041): Inferred latch for "Cache_j[21]" at Wk_Calculate.vhd(88) File: E:/quartus/projects/GP_INTEGRATED/Wk_Calculate.vhd Line: 88
Info (10041): Inferred latch for "Cache_j[22]" at Wk_Calculate.vhd(88) File: E:/quartus/projects/GP_INTEGRATED/Wk_Calculate.vhd Line: 88
Info (10041): Inferred latch for "Cache_i[0]" at Wk_Calculate.vhd(87) File: E:/quartus/projects/GP_INTEGRATED/Wk_Calculate.vhd Line: 87
Info (10041): Inferred latch for "Cache_i[1]" at Wk_Calculate.vhd(87) File: E:/quartus/projects/GP_INTEGRATED/Wk_Calculate.vhd Line: 87
Info (10041): Inferred latch for "Cache_i[2]" at Wk_Calculate.vhd(87) File: E:/quartus/projects/GP_INTEGRATED/Wk_Calculate.vhd Line: 87
Info (10041): Inferred latch for "Cache_i[3]" at Wk_Calculate.vhd(87) File: E:/quartus/projects/GP_INTEGRATED/Wk_Calculate.vhd Line: 87
Info (10041): Inferred latch for "Cache_i[4]" at Wk_Calculate.vhd(87) File: E:/quartus/projects/GP_INTEGRATED/Wk_Calculate.vhd Line: 87
Info (10041): Inferred latch for "Cache_i[5]" at Wk_Calculate.vhd(87) File: E:/quartus/projects/GP_INTEGRATED/Wk_Calculate.vhd Line: 87
Info (10041): Inferred latch for "Cache_i[6]" at Wk_Calculate.vhd(87) File: E:/quartus/projects/GP_INTEGRATED/Wk_Calculate.vhd Line: 87
Info (10041): Inferred latch for "Cache_i[7]" at Wk_Calculate.vhd(87) File: E:/quartus/projects/GP_INTEGRATED/Wk_Calculate.vhd Line: 87
Info (10041): Inferred latch for "Cache_i[8]" at Wk_Calculate.vhd(87) File: E:/quartus/projects/GP_INTEGRATED/Wk_Calculate.vhd Line: 87
Info (10041): Inferred latch for "Cache_i[9]" at Wk_Calculate.vhd(87) File: E:/quartus/projects/GP_INTEGRATED/Wk_Calculate.vhd Line: 87
Info (10041): Inferred latch for "Cache_i[10]" at Wk_Calculate.vhd(87) File: E:/quartus/projects/GP_INTEGRATED/Wk_Calculate.vhd Line: 87
Info (10041): Inferred latch for "Cache_i[11]" at Wk_Calculate.vhd(87) File: E:/quartus/projects/GP_INTEGRATED/Wk_Calculate.vhd Line: 87
Info (10041): Inferred latch for "Cache_i[12]" at Wk_Calculate.vhd(87) File: E:/quartus/projects/GP_INTEGRATED/Wk_Calculate.vhd Line: 87
Info (10041): Inferred latch for "Cache_i[13]" at Wk_Calculate.vhd(87) File: E:/quartus/projects/GP_INTEGRATED/Wk_Calculate.vhd Line: 87
Info (10041): Inferred latch for "Cache_i[14]" at Wk_Calculate.vhd(87) File: E:/quartus/projects/GP_INTEGRATED/Wk_Calculate.vhd Line: 87
Info (10041): Inferred latch for "Cache_i[15]" at Wk_Calculate.vhd(87) File: E:/quartus/projects/GP_INTEGRATED/Wk_Calculate.vhd Line: 87
Info (10041): Inferred latch for "Cache_i[16]" at Wk_Calculate.vhd(87) File: E:/quartus/projects/GP_INTEGRATED/Wk_Calculate.vhd Line: 87
Info (10041): Inferred latch for "Cache_i[17]" at Wk_Calculate.vhd(87) File: E:/quartus/projects/GP_INTEGRATED/Wk_Calculate.vhd Line: 87
Info (10041): Inferred latch for "Cache_i[18]" at Wk_Calculate.vhd(87) File: E:/quartus/projects/GP_INTEGRATED/Wk_Calculate.vhd Line: 87
Info (10041): Inferred latch for "Cache_i[19]" at Wk_Calculate.vhd(87) File: E:/quartus/projects/GP_INTEGRATED/Wk_Calculate.vhd Line: 87
Info (10041): Inferred latch for "Cache_i[20]" at Wk_Calculate.vhd(87) File: E:/quartus/projects/GP_INTEGRATED/Wk_Calculate.vhd Line: 87
Info (10041): Inferred latch for "Cache_i[21]" at Wk_Calculate.vhd(87) File: E:/quartus/projects/GP_INTEGRATED/Wk_Calculate.vhd Line: 87
Info (10041): Inferred latch for "Cache_i[22]" at Wk_Calculate.vhd(87) File: E:/quartus/projects/GP_INTEGRATED/Wk_Calculate.vhd Line: 87
Info (12128): Elaborating entity "comparator" for hierarchy "Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|comparator:CompTopBot" File: E:/quartus/projects/GP_INTEGRATED/Wk_Calculate.vhd Line: 110
Info (12128): Elaborating entity "divider" for hierarchy "Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|divider:siglamdaport" File: E:/quartus/projects/GP_INTEGRATED/Wk_Calculate.vhd Line: 116
Warning (10240): Verilog HDL Always Construct warning at divider.v(15): inferring latch(es) for variable "Remi", which holds its previous value in one or more paths through the always construct File: E:/quartus/projects/hamada/divider.v Line: 15
Info (10041): Inferred latch for "Remi[0]" at divider.v(68) File: E:/quartus/projects/hamada/divider.v Line: 68
Info (10041): Inferred latch for "Remi[1]" at divider.v(68) File: E:/quartus/projects/hamada/divider.v Line: 68
Info (10041): Inferred latch for "Remi[2]" at divider.v(68) File: E:/quartus/projects/hamada/divider.v Line: 68
Info (10041): Inferred latch for "Remi[3]" at divider.v(68) File: E:/quartus/projects/hamada/divider.v Line: 68
Info (10041): Inferred latch for "Remi[4]" at divider.v(68) File: E:/quartus/projects/hamada/divider.v Line: 68
Info (10041): Inferred latch for "Remi[5]" at divider.v(68) File: E:/quartus/projects/hamada/divider.v Line: 68
Info (10041): Inferred latch for "Remi[6]" at divider.v(68) File: E:/quartus/projects/hamada/divider.v Line: 68
Info (10041): Inferred latch for "Remi[7]" at divider.v(68) File: E:/quartus/projects/hamada/divider.v Line: 68
Info (10041): Inferred latch for "Remi[8]" at divider.v(68) File: E:/quartus/projects/hamada/divider.v Line: 68
Info (10041): Inferred latch for "Remi[9]" at divider.v(68) File: E:/quartus/projects/hamada/divider.v Line: 68
Info (10041): Inferred latch for "Remi[10]" at divider.v(68) File: E:/quartus/projects/hamada/divider.v Line: 68
Info (10041): Inferred latch for "Remi[11]" at divider.v(68) File: E:/quartus/projects/hamada/divider.v Line: 68
Info (10041): Inferred latch for "Remi[12]" at divider.v(68) File: E:/quartus/projects/hamada/divider.v Line: 68
Info (10041): Inferred latch for "Remi[13]" at divider.v(68) File: E:/quartus/projects/hamada/divider.v Line: 68
Info (10041): Inferred latch for "Remi[14]" at divider.v(68) File: E:/quartus/projects/hamada/divider.v Line: 68
Info (10041): Inferred latch for "Remi[15]" at divider.v(68) File: E:/quartus/projects/hamada/divider.v Line: 68
Info (10041): Inferred latch for "Remi[16]" at divider.v(68) File: E:/quartus/projects/hamada/divider.v Line: 68
Info (10041): Inferred latch for "Remi[17]" at divider.v(68) File: E:/quartus/projects/hamada/divider.v Line: 68
Info (10041): Inferred latch for "Remi[18]" at divider.v(68) File: E:/quartus/projects/hamada/divider.v Line: 68
Info (10041): Inferred latch for "Remi[19]" at divider.v(68) File: E:/quartus/projects/hamada/divider.v Line: 68
Info (10041): Inferred latch for "Remi[20]" at divider.v(68) File: E:/quartus/projects/hamada/divider.v Line: 68
Info (10041): Inferred latch for "Remi[21]" at divider.v(68) File: E:/quartus/projects/hamada/divider.v Line: 68
Info (10041): Inferred latch for "Remi[22]" at divider.v(68) File: E:/quartus/projects/hamada/divider.v Line: 68
Info (10041): Inferred latch for "Remi[23]" at divider.v(68) File: E:/quartus/projects/hamada/divider.v Line: 68
Info (10041): Inferred latch for "Remi[24]" at divider.v(68) File: E:/quartus/projects/hamada/divider.v Line: 68
Info (10041): Inferred latch for "Remi[25]" at divider.v(68) File: E:/quartus/projects/hamada/divider.v Line: 68
Info (10041): Inferred latch for "Remi[26]" at divider.v(68) File: E:/quartus/projects/hamada/divider.v Line: 68
Info (10041): Inferred latch for "Remi[27]" at divider.v(68) File: E:/quartus/projects/hamada/divider.v Line: 68
Info (10041): Inferred latch for "Remi[28]" at divider.v(68) File: E:/quartus/projects/hamada/divider.v Line: 68
Info (10041): Inferred latch for "Remi[29]" at divider.v(68) File: E:/quartus/projects/hamada/divider.v Line: 68
Info (10041): Inferred latch for "Remi[30]" at divider.v(68) File: E:/quartus/projects/hamada/divider.v Line: 68
Info (10041): Inferred latch for "Remi[31]" at divider.v(68) File: E:/quartus/projects/hamada/divider.v Line: 68
Info (10041): Inferred latch for "Remi[32]" at divider.v(68) File: E:/quartus/projects/hamada/divider.v Line: 68
Info (10041): Inferred latch for "Remi[33]" at divider.v(68) File: E:/quartus/projects/hamada/divider.v Line: 68
Info (10041): Inferred latch for "Remi[34]" at divider.v(68) File: E:/quartus/projects/hamada/divider.v Line: 68
Info (12128): Elaborating entity "divider" for hierarchy "Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|divider:sigSquare" File: E:/quartus/projects/GP_INTEGRATED/Wk_Calculate.vhd Line: 118
Warning (10240): Verilog HDL Always Construct warning at divider.v(15): inferring latch(es) for variable "Remi", which holds its previous value in one or more paths through the always construct File: E:/quartus/projects/hamada/divider.v Line: 15
Info (10041): Inferred latch for "Remi[0]" at divider.v(68) File: E:/quartus/projects/hamada/divider.v Line: 68
Info (10041): Inferred latch for "Remi[1]" at divider.v(68) File: E:/quartus/projects/hamada/divider.v Line: 68
Info (10041): Inferred latch for "Remi[2]" at divider.v(68) File: E:/quartus/projects/hamada/divider.v Line: 68
Info (10041): Inferred latch for "Remi[3]" at divider.v(68) File: E:/quartus/projects/hamada/divider.v Line: 68
Info (10041): Inferred latch for "Remi[4]" at divider.v(68) File: E:/quartus/projects/hamada/divider.v Line: 68
Info (10041): Inferred latch for "Remi[5]" at divider.v(68) File: E:/quartus/projects/hamada/divider.v Line: 68
Info (10041): Inferred latch for "Remi[6]" at divider.v(68) File: E:/quartus/projects/hamada/divider.v Line: 68
Info (10041): Inferred latch for "Remi[7]" at divider.v(68) File: E:/quartus/projects/hamada/divider.v Line: 68
Info (10041): Inferred latch for "Remi[8]" at divider.v(68) File: E:/quartus/projects/hamada/divider.v Line: 68
Info (10041): Inferred latch for "Remi[9]" at divider.v(68) File: E:/quartus/projects/hamada/divider.v Line: 68
Info (10041): Inferred latch for "Remi[10]" at divider.v(68) File: E:/quartus/projects/hamada/divider.v Line: 68
Info (10041): Inferred latch for "Remi[11]" at divider.v(68) File: E:/quartus/projects/hamada/divider.v Line: 68
Info (10041): Inferred latch for "Remi[12]" at divider.v(68) File: E:/quartus/projects/hamada/divider.v Line: 68
Info (10041): Inferred latch for "Remi[13]" at divider.v(68) File: E:/quartus/projects/hamada/divider.v Line: 68
Info (10041): Inferred latch for "Remi[14]" at divider.v(68) File: E:/quartus/projects/hamada/divider.v Line: 68
Info (10041): Inferred latch for "Remi[15]" at divider.v(68) File: E:/quartus/projects/hamada/divider.v Line: 68
Info (10041): Inferred latch for "Remi[16]" at divider.v(68) File: E:/quartus/projects/hamada/divider.v Line: 68
Info (10041): Inferred latch for "Remi[17]" at divider.v(68) File: E:/quartus/projects/hamada/divider.v Line: 68
Info (10041): Inferred latch for "Remi[18]" at divider.v(68) File: E:/quartus/projects/hamada/divider.v Line: 68
Info (10041): Inferred latch for "Remi[19]" at divider.v(68) File: E:/quartus/projects/hamada/divider.v Line: 68
Info (10041): Inferred latch for "Remi[20]" at divider.v(68) File: E:/quartus/projects/hamada/divider.v Line: 68
Info (10041): Inferred latch for "Remi[21]" at divider.v(68) File: E:/quartus/projects/hamada/divider.v Line: 68
Info (10041): Inferred latch for "Remi[22]" at divider.v(68) File: E:/quartus/projects/hamada/divider.v Line: 68
Info (10041): Inferred latch for "Remi[23]" at divider.v(68) File: E:/quartus/projects/hamada/divider.v Line: 68
Info (10041): Inferred latch for "Remi[24]" at divider.v(68) File: E:/quartus/projects/hamada/divider.v Line: 68
Info (10041): Inferred latch for "Remi[25]" at divider.v(68) File: E:/quartus/projects/hamada/divider.v Line: 68
Info (10041): Inferred latch for "Remi[26]" at divider.v(68) File: E:/quartus/projects/hamada/divider.v Line: 68
Info (10041): Inferred latch for "Remi[27]" at divider.v(68) File: E:/quartus/projects/hamada/divider.v Line: 68
Info (10041): Inferred latch for "Remi[28]" at divider.v(68) File: E:/quartus/projects/hamada/divider.v Line: 68
Info (10041): Inferred latch for "Remi[29]" at divider.v(68) File: E:/quartus/projects/hamada/divider.v Line: 68
Info (10041): Inferred latch for "Remi[30]" at divider.v(68) File: E:/quartus/projects/hamada/divider.v Line: 68
Info (10041): Inferred latch for "Remi[31]" at divider.v(68) File: E:/quartus/projects/hamada/divider.v Line: 68
Info (10041): Inferred latch for "Remi[32]" at divider.v(68) File: E:/quartus/projects/hamada/divider.v Line: 68
Info (10041): Inferred latch for "Remi[33]" at divider.v(68) File: E:/quartus/projects/hamada/divider.v Line: 68
Info (10041): Inferred latch for "Remi[34]" at divider.v(68) File: E:/quartus/projects/hamada/divider.v Line: 68
Info (10041): Inferred latch for "Remi[35]" at divider.v(68) File: E:/quartus/projects/hamada/divider.v Line: 68
Info (10041): Inferred latch for "Remi[36]" at divider.v(68) File: E:/quartus/projects/hamada/divider.v Line: 68
Info (10041): Inferred latch for "Remi[37]" at divider.v(68) File: E:/quartus/projects/hamada/divider.v Line: 68
Info (10041): Inferred latch for "Remi[38]" at divider.v(68) File: E:/quartus/projects/hamada/divider.v Line: 68
Info (10041): Inferred latch for "Remi[39]" at divider.v(68) File: E:/quartus/projects/hamada/divider.v Line: 68
Info (10041): Inferred latch for "Remi[40]" at divider.v(68) File: E:/quartus/projects/hamada/divider.v Line: 68
Info (10041): Inferred latch for "Remi[41]" at divider.v(68) File: E:/quartus/projects/hamada/divider.v Line: 68
Info (10041): Inferred latch for "Remi[42]" at divider.v(68) File: E:/quartus/projects/hamada/divider.v Line: 68
Info (10041): Inferred latch for "Remi[43]" at divider.v(68) File: E:/quartus/projects/hamada/divider.v Line: 68
Info (10041): Inferred latch for "Remi[44]" at divider.v(68) File: E:/quartus/projects/hamada/divider.v Line: 68
Info (10041): Inferred latch for "Remi[45]" at divider.v(68) File: E:/quartus/projects/hamada/divider.v Line: 68
Info (10041): Inferred latch for "Remi[46]" at divider.v(68) File: E:/quartus/projects/hamada/divider.v Line: 68
Info (10041): Inferred latch for "Remi[47]" at divider.v(68) File: E:/quartus/projects/hamada/divider.v Line: 68
Info (10041): Inferred latch for "Remi[48]" at divider.v(68) File: E:/quartus/projects/hamada/divider.v Line: 68
Info (10041): Inferred latch for "Remi[49]" at divider.v(68) File: E:/quartus/projects/hamada/divider.v Line: 68
Info (10041): Inferred latch for "Remi[50]" at divider.v(68) File: E:/quartus/projects/hamada/divider.v Line: 68
Info (10041): Inferred latch for "Remi[51]" at divider.v(68) File: E:/quartus/projects/hamada/divider.v Line: 68
Info (10041): Inferred latch for "Remi[52]" at divider.v(68) File: E:/quartus/projects/hamada/divider.v Line: 68
Info (10041): Inferred latch for "Remi[53]" at divider.v(68) File: E:/quartus/projects/hamada/divider.v Line: 68
Info (12128): Elaborating entity "reg" for hierarchy "Classes:classes_int|NormCalculate:Norm_Wkblock|reg:LABEL7" File: E:/quartus/projects/GP_INTEGRATED/NormCalculate.vhd Line: 157
Info (12128): Elaborating entity "N_bitfulladder" for hierarchy "Classes:classes_int|N_bitfulladder:LABLE_AddreInc" File: E:/quartus/projects/GP_INTEGRATED/Gilbert_SVM.vhd Line: 329
Info (12128): Elaborating entity "bithalfadder" for hierarchy "Classes:classes_int|N_bitfulladder:LABLE_AddreInc|bithalfadder:f0" File: E:/quartus/projects/GP_INTEGRATED/nbit_adder.vhd Line: 28
Info (12128): Elaborating entity "bitfulladder" for hierarchy "Classes:classes_int|N_bitfulladder:LABLE_AddreInc|bitfulladder:\loop1:1:fx" File: E:/quartus/projects/GP_INTEGRATED/nbit_adder.vhd Line: 30
Info (12128): Elaborating entity "mux2x1" for hierarchy "Classes:classes_int|mux2x1:LABLE_addressSel" File: E:/quartus/projects/GP_INTEGRATED/Gilbert_SVM.vhd Line: 334
Info (12128): Elaborating entity "Kernel_block" for hierarchy "Kernel_block:kernel_int" File: E:/quartus/projects/GP_INTEGRATED/integration_final.vhd Line: 596
Info (10041): Inferred latch for "Output_final[0]" at Kernal_block.vhd(144) File: E:/quartus/projects/GP_INTEGRATED/Kernal_block.vhd Line: 144
Info (10041): Inferred latch for "Output_final[1]" at Kernal_block.vhd(144) File: E:/quartus/projects/GP_INTEGRATED/Kernal_block.vhd Line: 144
Info (10041): Inferred latch for "Output_final[2]" at Kernal_block.vhd(144) File: E:/quartus/projects/GP_INTEGRATED/Kernal_block.vhd Line: 144
Info (10041): Inferred latch for "Output_final[3]" at Kernal_block.vhd(144) File: E:/quartus/projects/GP_INTEGRATED/Kernal_block.vhd Line: 144
Info (10041): Inferred latch for "Output_final[4]" at Kernal_block.vhd(144) File: E:/quartus/projects/GP_INTEGRATED/Kernal_block.vhd Line: 144
Info (10041): Inferred latch for "Output_final[5]" at Kernal_block.vhd(144) File: E:/quartus/projects/GP_INTEGRATED/Kernal_block.vhd Line: 144
Info (10041): Inferred latch for "Output_final[6]" at Kernal_block.vhd(144) File: E:/quartus/projects/GP_INTEGRATED/Kernal_block.vhd Line: 144
Info (10041): Inferred latch for "Output_final[7]" at Kernal_block.vhd(144) File: E:/quartus/projects/GP_INTEGRATED/Kernal_block.vhd Line: 144
Info (10041): Inferred latch for "Output_final[8]" at Kernal_block.vhd(144) File: E:/quartus/projects/GP_INTEGRATED/Kernal_block.vhd Line: 144
Info (10041): Inferred latch for "Output_final[9]" at Kernal_block.vhd(144) File: E:/quartus/projects/GP_INTEGRATED/Kernal_block.vhd Line: 144
Info (10041): Inferred latch for "Output_final[10]" at Kernal_block.vhd(144) File: E:/quartus/projects/GP_INTEGRATED/Kernal_block.vhd Line: 144
Info (10041): Inferred latch for "Output_final[11]" at Kernal_block.vhd(144) File: E:/quartus/projects/GP_INTEGRATED/Kernal_block.vhd Line: 144
Info (10041): Inferred latch for "Output_final[12]" at Kernal_block.vhd(144) File: E:/quartus/projects/GP_INTEGRATED/Kernal_block.vhd Line: 144
Info (10041): Inferred latch for "Output_final[13]" at Kernal_block.vhd(144) File: E:/quartus/projects/GP_INTEGRATED/Kernal_block.vhd Line: 144
Info (10041): Inferred latch for "Output_final[14]" at Kernal_block.vhd(144) File: E:/quartus/projects/GP_INTEGRATED/Kernal_block.vhd Line: 144
Info (10041): Inferred latch for "Output_final[15]" at Kernal_block.vhd(144) File: E:/quartus/projects/GP_INTEGRATED/Kernal_block.vhd Line: 144
Info (12128): Elaborating entity "B4_Kernel" for hierarchy "Kernel_block:kernel_int|B4_Kernel:input" File: E:/quartus/projects/GP_INTEGRATED/Kernal_block.vhd Line: 101
Info (12128): Elaborating entity "reg" for hierarchy "Kernel_block:kernel_int|B4_Kernel:input|reg:LABLE_ker_RelativePoimt_REG_F1" File: E:/quartus/projects/GP_INTEGRATED/B4Kernel.vhd Line: 97
Info (12128): Elaborating entity "mux4x1" for hierarchy "Kernel_block:kernel_int|B4_Kernel:input|mux4x1:LABLE_Kenel_RelativePoint_FeatureMux" File: E:/quartus/projects/GP_INTEGRATED/B4Kernel.vhd Line: 101
Info (12128): Elaborating entity "mux2x1" for hierarchy "Kernel_block:kernel_int|B4_Kernel:input|mux2x1:LABLE_Kenel_classF1_Mux" File: E:/quartus/projects/GP_INTEGRATED/B4Kernel.vhd Line: 104
Info (12128): Elaborating entity "exp_lut" for hierarchy "Kernel_block:kernel_int|exp_lut:Exp" File: E:/quartus/projects/GP_INTEGRATED/Kernal_block.vhd Line: 114
Info (12128): Elaborating entity "caches" for hierarchy "caches:caches_int" File: E:/quartus/projects/GP_INTEGRATED/integration_final.vhd Line: 598
Warning (10036): Verilog HDL or VHDL warning at caches.vhd(328): object "cout" assigned a value but never read File: E:/quartus/projects/GP_INTEGRATED/caches.vhd Line: 328
Warning (10036): Verilog HDL or VHDL warning at caches.vhd(361): object "address_Min_b" assigned a value but never read File: E:/quartus/projects/GP_INTEGRATED/caches.vhd Line: 361
Warning (10036): Verilog HDL or VHDL warning at caches.vhd(362): object "address_Max_b" assigned a value but never read File: E:/quartus/projects/GP_INTEGRATED/caches.vhd Line: 362
Warning (10036): Verilog HDL or VHDL warning at caches.vhd(368): object "negativ_diffe_Max_Min" assigned a value but never read File: E:/quartus/projects/GP_INTEGRATED/caches.vhd Line: 368
Info (10041): Inferred latch for "b[0]" at caches.vhd(436) File: E:/quartus/projects/GP_INTEGRATED/caches.vhd Line: 436
Info (10041): Inferred latch for "b[1]" at caches.vhd(436) File: E:/quartus/projects/GP_INTEGRATED/caches.vhd Line: 436
Info (10041): Inferred latch for "b[2]" at caches.vhd(436) File: E:/quartus/projects/GP_INTEGRATED/caches.vhd Line: 436
Info (10041): Inferred latch for "b[3]" at caches.vhd(436) File: E:/quartus/projects/GP_INTEGRATED/caches.vhd Line: 436
Info (10041): Inferred latch for "b[4]" at caches.vhd(436) File: E:/quartus/projects/GP_INTEGRATED/caches.vhd Line: 436
Info (10041): Inferred latch for "b[5]" at caches.vhd(436) File: E:/quartus/projects/GP_INTEGRATED/caches.vhd Line: 436
Info (10041): Inferred latch for "b[6]" at caches.vhd(436) File: E:/quartus/projects/GP_INTEGRATED/caches.vhd Line: 436
Info (10041): Inferred latch for "b[7]" at caches.vhd(436) File: E:/quartus/projects/GP_INTEGRATED/caches.vhd Line: 436
Info (10041): Inferred latch for "b[8]" at caches.vhd(436) File: E:/quartus/projects/GP_INTEGRATED/caches.vhd Line: 436
Info (10041): Inferred latch for "b[9]" at caches.vhd(436) File: E:/quartus/projects/GP_INTEGRATED/caches.vhd Line: 436
Info (10041): Inferred latch for "b[10]" at caches.vhd(436) File: E:/quartus/projects/GP_INTEGRATED/caches.vhd Line: 436
Info (10041): Inferred latch for "b[11]" at caches.vhd(436) File: E:/quartus/projects/GP_INTEGRATED/caches.vhd Line: 436
Info (10041): Inferred latch for "b[12]" at caches.vhd(436) File: E:/quartus/projects/GP_INTEGRATED/caches.vhd Line: 436
Info (10041): Inferred latch for "b[13]" at caches.vhd(436) File: E:/quartus/projects/GP_INTEGRATED/caches.vhd Line: 436
Info (10041): Inferred latch for "b[14]" at caches.vhd(436) File: E:/quartus/projects/GP_INTEGRATED/caches.vhd Line: 436
Info (10041): Inferred latch for "b[15]" at caches.vhd(436) File: E:/quartus/projects/GP_INTEGRATED/caches.vhd Line: 436
Info (12128): Elaborating entity "mux4x1" for hierarchy "caches:caches_int|mux4x1:muxCache1" File: E:/quartus/projects/GP_INTEGRATED/caches.vhd Line: 380
Info (12128): Elaborating entity "Mem_23x900" for hierarchy "caches:caches_int|Mem_23x900:cache1" File: E:/quartus/projects/GP_INTEGRATED/caches.vhd Line: 386
Info (12128): Elaborating entity "altsyncram" for hierarchy "caches:caches_int|Mem_23x900:cache1|altsyncram:altsyncram_component" File: E:/quartus/projects/GP_INTEGRATED/Mem_23x900.vhd Line: 62
Info (12130): Elaborated megafunction instantiation "caches:caches_int|Mem_23x900:cache1|altsyncram:altsyncram_component" File: E:/quartus/projects/GP_INTEGRATED/Mem_23x900.vhd Line: 62
Info (12133): Instantiated megafunction "caches:caches_int|Mem_23x900:cache1|altsyncram:altsyncram_component" with the following parameter: File: E:/quartus/projects/GP_INTEGRATED/Mem_23x900.vhd Line: 62
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "900"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "23"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_m504.tdf
    Info (12023): Found entity 1: altsyncram_m504 File: E:/quartus/projects/GP_INTEGRATED/db/altsyncram_m504.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_m504" for hierarchy "caches:caches_int|Mem_23x900:cache1|altsyncram:altsyncram_component|altsyncram_m504:auto_generated" File: e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "CtildeUpdate" for hierarchy "caches:caches_int|CtildeUpdate:Ctildpart" File: E:/quartus/projects/GP_INTEGRATED/caches.vhd Line: 397
Info (12128): Elaborating entity "GetMax" for hierarchy "caches:caches_int|GetMax:MaxValue" File: E:/quartus/projects/GP_INTEGRATED/caches.vhd Line: 400
Info (12128): Elaborating entity "Comparator_Caches" for hierarchy "caches:caches_int|GetMax:MaxValue|Comparator_Caches:SelectMax" File: E:/quartus/projects/GP_INTEGRATED/GetMax.vhd Line: 62
Warning (10620): VHDL warning at comparator_Caches.vhd(24): comparison between unequal length operands always returns FALSE File: E:/quartus/projects/GP_INTEGRATED/comparator_Caches.vhd Line: 24
Info (12128): Elaborating entity "MaximReg" for hierarchy "caches:caches_int|GetMax:MaxValue|MaximReg:RegIn1new" File: E:/quartus/projects/GP_INTEGRATED/GetMax.vhd Line: 65
Warning (10492): VHDL Process Statement warning at MaximReg.vhd(22): signal "test" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/quartus/projects/GP_INTEGRATED/MaximReg.vhd Line: 22
Warning (10492): VHDL Process Statement warning at MaximReg.vhd(24): signal "wenable" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/quartus/projects/GP_INTEGRATED/MaximReg.vhd Line: 24
Info (12128): Elaborating entity "GetMin" for hierarchy "caches:caches_int|GetMin:MinValue" File: E:/quartus/projects/GP_INTEGRATED/caches.vhd Line: 401
Info (12128): Elaborating entity "MinimReg" for hierarchy "caches:caches_int|GetMin:MinValue|MinimReg:RegIn1new" File: E:/quartus/projects/GP_INTEGRATED/GetMin.vhd Line: 65
Warning (10492): VHDL Process Statement warning at MinimReg.vhd(22): signal "test" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/quartus/projects/GP_INTEGRATED/MinimReg.vhd Line: 22
Warning (10492): VHDL Process Statement warning at MinimReg.vhd(24): signal "wenable" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/quartus/projects/GP_INTEGRATED/MinimReg.vhd Line: 24
Info (12128): Elaborating entity "cacheAcc_Avg" for hierarchy "caches:caches_int|cacheAcc_Avg:cacheAcc_Avg1" File: E:/quartus/projects/GP_INTEGRATED/caches.vhd Line: 408
Warning (10036): Verilog HDL or VHDL warning at cachAcc.vhd(107): object "cout_10" assigned a value but never read File: E:/quartus/projects/GP_INTEGRATED/cachAcc.vhd Line: 107
Warning (10036): Verilog HDL or VHDL warning at cachAcc.vhd(111): object "Remn" assigned a value but never read File: E:/quartus/projects/GP_INTEGRATED/cachAcc.vhd Line: 111
Info (12128): Elaborating entity "Mem_25x900" for hierarchy "caches:caches_int|cacheAcc_Avg:cacheAcc_Avg1|Mem_25x900:cacheAcc_MeMo" File: E:/quartus/projects/GP_INTEGRATED/cachAcc.vhd Line: 122
Info (12128): Elaborating entity "altsyncram" for hierarchy "caches:caches_int|cacheAcc_Avg:cacheAcc_Avg1|Mem_25x900:cacheAcc_MeMo|altsyncram:altsyncram_component" File: E:/quartus/projects/GP_INTEGRATED/Mem_25x900.vhd Line: 62
Info (12130): Elaborated megafunction instantiation "caches:caches_int|cacheAcc_Avg:cacheAcc_Avg1|Mem_25x900:cacheAcc_MeMo|altsyncram:altsyncram_component" File: E:/quartus/projects/GP_INTEGRATED/Mem_25x900.vhd Line: 62
Info (12133): Instantiated megafunction "caches:caches_int|cacheAcc_Avg:cacheAcc_Avg1|Mem_25x900:cacheAcc_MeMo|altsyncram:altsyncram_component" with the following parameter: File: E:/quartus/projects/GP_INTEGRATED/Mem_25x900.vhd Line: 62
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "900"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "TRUE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "27"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_f304.tdf
    Info (12023): Found entity 1: altsyncram_f304 File: E:/quartus/projects/GP_INTEGRATED/db/altsyncram_f304.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_f304" for hierarchy "caches:caches_int|cacheAcc_Avg:cacheAcc_Avg1|Mem_25x900:cacheAcc_MeMo|altsyncram:altsyncram_component|altsyncram_f304:auto_generated" File: e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "mux4x1" for hierarchy "caches:caches_int|cacheAcc_Avg:cacheAcc_Avg1|mux4x1:MuxDataIn" File: E:/quartus/projects/GP_INTEGRATED/cachAcc.vhd Line: 123
Info (12128): Elaborating entity "divider" for hierarchy "caches:caches_int|cacheAcc_Avg:cacheAcc_Avg1|divider:LABLE_Division" File: E:/quartus/projects/GP_INTEGRATED/cachAcc.vhd Line: 124
Warning (10230): Verilog HDL assignment warning at divider.v(24): truncated value with size 32 to match size of target (27) File: E:/quartus/projects/hamada/divider.v Line: 24
Warning (10230): Verilog HDL assignment warning at divider.v(26): truncated value with size 32 to match size of target (27) File: E:/quartus/projects/hamada/divider.v Line: 26
Warning (10230): Verilog HDL assignment warning at divider.v(30): truncated value with size 32 to match size of target (27) File: E:/quartus/projects/hamada/divider.v Line: 30
Warning (10230): Verilog HDL assignment warning at divider.v(31): truncated value with size 32 to match size of target (27) File: E:/quartus/projects/hamada/divider.v Line: 31
Warning (10230): Verilog HDL assignment warning at divider.v(49): truncated value with size 32 to match size of target (27) File: E:/quartus/projects/hamada/divider.v Line: 49
Warning (10230): Verilog HDL assignment warning at divider.v(50): truncated value with size 32 to match size of target (27) File: E:/quartus/projects/hamada/divider.v Line: 50
Warning (10230): Verilog HDL assignment warning at divider.v(56): truncated value with size 32 to match size of target (27) File: E:/quartus/projects/hamada/divider.v Line: 56
Warning (10230): Verilog HDL assignment warning at divider.v(64): truncated value with size 32 to match size of target (27) File: E:/quartus/projects/hamada/divider.v Line: 64
Warning (10240): Verilog HDL Always Construct warning at divider.v(15): inferring latch(es) for variable "Remi", which holds its previous value in one or more paths through the always construct File: E:/quartus/projects/hamada/divider.v Line: 15
Info (10041): Inferred latch for "Remi[0]" at divider.v(68) File: E:/quartus/projects/hamada/divider.v Line: 68
Info (10041): Inferred latch for "Remi[1]" at divider.v(68) File: E:/quartus/projects/hamada/divider.v Line: 68
Info (10041): Inferred latch for "Remi[2]" at divider.v(68) File: E:/quartus/projects/hamada/divider.v Line: 68
Info (10041): Inferred latch for "Remi[3]" at divider.v(68) File: E:/quartus/projects/hamada/divider.v Line: 68
Info (10041): Inferred latch for "Remi[4]" at divider.v(68) File: E:/quartus/projects/hamada/divider.v Line: 68
Info (10041): Inferred latch for "Remi[5]" at divider.v(68) File: E:/quartus/projects/hamada/divider.v Line: 68
Info (10041): Inferred latch for "Remi[6]" at divider.v(68) File: E:/quartus/projects/hamada/divider.v Line: 68
Info (10041): Inferred latch for "Remi[7]" at divider.v(68) File: E:/quartus/projects/hamada/divider.v Line: 68
Info (10041): Inferred latch for "Remi[8]" at divider.v(68) File: E:/quartus/projects/hamada/divider.v Line: 68
Info (10041): Inferred latch for "Remi[9]" at divider.v(68) File: E:/quartus/projects/hamada/divider.v Line: 68
Info (10041): Inferred latch for "Remi[10]" at divider.v(68) File: E:/quartus/projects/hamada/divider.v Line: 68
Info (10041): Inferred latch for "Remi[11]" at divider.v(68) File: E:/quartus/projects/hamada/divider.v Line: 68
Info (10041): Inferred latch for "Remi[12]" at divider.v(68) File: E:/quartus/projects/hamada/divider.v Line: 68
Info (10041): Inferred latch for "Remi[13]" at divider.v(68) File: E:/quartus/projects/hamada/divider.v Line: 68
Info (10041): Inferred latch for "Remi[14]" at divider.v(68) File: E:/quartus/projects/hamada/divider.v Line: 68
Info (10041): Inferred latch for "Remi[15]" at divider.v(68) File: E:/quartus/projects/hamada/divider.v Line: 68
Info (10041): Inferred latch for "Remi[16]" at divider.v(68) File: E:/quartus/projects/hamada/divider.v Line: 68
Info (10041): Inferred latch for "Remi[17]" at divider.v(68) File: E:/quartus/projects/hamada/divider.v Line: 68
Info (10041): Inferred latch for "Remi[18]" at divider.v(68) File: E:/quartus/projects/hamada/divider.v Line: 68
Info (10041): Inferred latch for "Remi[19]" at divider.v(68) File: E:/quartus/projects/hamada/divider.v Line: 68
Info (10041): Inferred latch for "Remi[20]" at divider.v(68) File: E:/quartus/projects/hamada/divider.v Line: 68
Info (10041): Inferred latch for "Remi[21]" at divider.v(68) File: E:/quartus/projects/hamada/divider.v Line: 68
Info (10041): Inferred latch for "Remi[22]" at divider.v(68) File: E:/quartus/projects/hamada/divider.v Line: 68
Info (10041): Inferred latch for "Remi[23]" at divider.v(68) File: E:/quartus/projects/hamada/divider.v Line: 68
Info (10041): Inferred latch for "Remi[24]" at divider.v(68) File: E:/quartus/projects/hamada/divider.v Line: 68
Info (10041): Inferred latch for "Remi[25]" at divider.v(68) File: E:/quartus/projects/hamada/divider.v Line: 68
Info (10041): Inferred latch for "Remi[26]" at divider.v(68) File: E:/quartus/projects/hamada/divider.v Line: 68
Info (12128): Elaborating entity "GetMin" for hierarchy "caches:caches_int|GetMin:Min_b" File: E:/quartus/projects/GP_INTEGRATED/caches.vhd Line: 414
Info (12128): Elaborating entity "Comparator_Caches" for hierarchy "caches:caches_int|GetMin:Min_b|Comparator_Caches:SelectMin" File: E:/quartus/projects/GP_INTEGRATED/GetMin.vhd Line: 62
Warning (10620): VHDL warning at comparator_Caches.vhd(24): comparison between unequal length operands always returns FALSE File: E:/quartus/projects/GP_INTEGRATED/comparator_Caches.vhd Line: 24
Info (12128): Elaborating entity "mux2x1" for hierarchy "caches:caches_int|GetMin:Min_b|mux2x1:MinValue" File: E:/quartus/projects/GP_INTEGRATED/GetMin.vhd Line: 64
Info (12128): Elaborating entity "MinimReg" for hierarchy "caches:caches_int|GetMin:Min_b|MinimReg:RegIn1new" File: E:/quartus/projects/GP_INTEGRATED/GetMin.vhd Line: 65
Warning (10492): VHDL Process Statement warning at MinimReg.vhd(22): signal "test" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/quartus/projects/GP_INTEGRATED/MinimReg.vhd Line: 22
Warning (10492): VHDL Process Statement warning at MinimReg.vhd(24): signal "wenable" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/quartus/projects/GP_INTEGRATED/MinimReg.vhd Line: 24
Info (12128): Elaborating entity "GetMax" for hierarchy "caches:caches_int|GetMax:Max_B" File: E:/quartus/projects/GP_INTEGRATED/caches.vhd Line: 415
Info (12128): Elaborating entity "MaximReg" for hierarchy "caches:caches_int|GetMax:Max_B|MaximReg:RegIn1new" File: E:/quartus/projects/GP_INTEGRATED/GetMax.vhd Line: 65
Warning (10492): VHDL Process Statement warning at MaximReg.vhd(22): signal "test" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/quartus/projects/GP_INTEGRATED/MaximReg.vhd Line: 22
Warning (10492): VHDL Process Statement warning at MaximReg.vhd(24): signal "wenable" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/quartus/projects/GP_INTEGRATED/MaximReg.vhd Line: 24
Info (12128): Elaborating entity "alphabetaMem" for hierarchy "caches:caches_int|alphabetaMem:LABEL_ALPHA" File: E:/quartus/projects/GP_INTEGRATED/caches.vhd Line: 423
Warning (10036): Verilog HDL or VHDL warning at alphabetaMem.vhd(111): object "sigCVcounter" assigned a value but never read File: E:/quartus/projects/GP_INTEGRATED/alphabetaMem.vhd Line: 111
Warning (10541): VHDL Signal Declaration warning at alphabetaMem.vhd(123): used implicit default value for signal "read_enable_Acc_Avg" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: E:/quartus/projects/GP_INTEGRATED/alphabetaMem.vhd Line: 123
Warning (10036): Verilog HDL or VHDL warning at alphabetaMem.vhd(128): object "address_Acc_Avg_sequen" assigned a value but never read File: E:/quartus/projects/GP_INTEGRATED/alphabetaMem.vhd Line: 128
Info (12128): Elaborating entity "BoothTop" for hierarchy "caches:caches_int|alphabetaMem:LABEL_ALPHA|BoothTop:multipI" File: E:/quartus/projects/GP_INTEGRATED/alphabetaMem.vhd Line: 175
Info (12128): Elaborating entity "Booth" for hierarchy "caches:caches_int|alphabetaMem:LABEL_ALPHA|BoothTop:multipI|Booth:booth1" File: E:/quartus/projects/hamada/BoothTop.v Line: 63
Info (12128): Elaborating entity "divider" for hierarchy "caches:caches_int|alphabetaMem:LABEL_ALPHA|divider:div" File: E:/quartus/projects/GP_INTEGRATED/alphabetaMem.vhd Line: 179
Warning (10230): Verilog HDL assignment warning at divider.v(24): truncated value with size 32 to match size of target (16) File: E:/quartus/projects/hamada/divider.v Line: 24
Warning (10230): Verilog HDL assignment warning at divider.v(26): truncated value with size 32 to match size of target (16) File: E:/quartus/projects/hamada/divider.v Line: 26
Warning (10230): Verilog HDL assignment warning at divider.v(30): truncated value with size 32 to match size of target (16) File: E:/quartus/projects/hamada/divider.v Line: 30
Warning (10230): Verilog HDL assignment warning at divider.v(31): truncated value with size 32 to match size of target (16) File: E:/quartus/projects/hamada/divider.v Line: 31
Warning (10230): Verilog HDL assignment warning at divider.v(49): truncated value with size 32 to match size of target (16) File: E:/quartus/projects/hamada/divider.v Line: 49
Warning (10230): Verilog HDL assignment warning at divider.v(50): truncated value with size 32 to match size of target (16) File: E:/quartus/projects/hamada/divider.v Line: 50
Warning (10230): Verilog HDL assignment warning at divider.v(56): truncated value with size 32 to match size of target (16) File: E:/quartus/projects/hamada/divider.v Line: 56
Warning (10230): Verilog HDL assignment warning at divider.v(64): truncated value with size 32 to match size of target (16) File: E:/quartus/projects/hamada/divider.v Line: 64
Warning (10240): Verilog HDL Always Construct warning at divider.v(15): inferring latch(es) for variable "Remi", which holds its previous value in one or more paths through the always construct File: E:/quartus/projects/hamada/divider.v Line: 15
Info (10041): Inferred latch for "Remi[0]" at divider.v(68) File: E:/quartus/projects/hamada/divider.v Line: 68
Info (10041): Inferred latch for "Remi[1]" at divider.v(68) File: E:/quartus/projects/hamada/divider.v Line: 68
Info (10041): Inferred latch for "Remi[2]" at divider.v(68) File: E:/quartus/projects/hamada/divider.v Line: 68
Info (10041): Inferred latch for "Remi[3]" at divider.v(68) File: E:/quartus/projects/hamada/divider.v Line: 68
Info (10041): Inferred latch for "Remi[4]" at divider.v(68) File: E:/quartus/projects/hamada/divider.v Line: 68
Info (10041): Inferred latch for "Remi[5]" at divider.v(68) File: E:/quartus/projects/hamada/divider.v Line: 68
Info (10041): Inferred latch for "Remi[6]" at divider.v(68) File: E:/quartus/projects/hamada/divider.v Line: 68
Info (10041): Inferred latch for "Remi[7]" at divider.v(68) File: E:/quartus/projects/hamada/divider.v Line: 68
Info (10041): Inferred latch for "Remi[8]" at divider.v(68) File: E:/quartus/projects/hamada/divider.v Line: 68
Info (10041): Inferred latch for "Remi[9]" at divider.v(68) File: E:/quartus/projects/hamada/divider.v Line: 68
Info (10041): Inferred latch for "Remi[10]" at divider.v(68) File: E:/quartus/projects/hamada/divider.v Line: 68
Info (10041): Inferred latch for "Remi[11]" at divider.v(68) File: E:/quartus/projects/hamada/divider.v Line: 68
Info (10041): Inferred latch for "Remi[12]" at divider.v(68) File: E:/quartus/projects/hamada/divider.v Line: 68
Info (10041): Inferred latch for "Remi[13]" at divider.v(68) File: E:/quartus/projects/hamada/divider.v Line: 68
Info (10041): Inferred latch for "Remi[14]" at divider.v(68) File: E:/quartus/projects/hamada/divider.v Line: 68
Info (10041): Inferred latch for "Remi[15]" at divider.v(68) File: E:/quartus/projects/hamada/divider.v Line: 68
Info (12128): Elaborating entity "Mem_16x900" for hierarchy "caches:caches_int|alphabetaMem:LABEL_ALPHA|Mem_16x900:Memory_Alphabeta" File: E:/quartus/projects/GP_INTEGRATED/alphabetaMem.vhd Line: 182
Info (12128): Elaborating entity "altsyncram" for hierarchy "caches:caches_int|alphabetaMem:LABEL_ALPHA|Mem_16x900:Memory_Alphabeta|altsyncram:altsyncram_component" File: E:/quartus/projects/GP_INTEGRATED/Mem_16x900.vhd Line: 62
Info (12130): Elaborated megafunction instantiation "caches:caches_int|alphabetaMem:LABEL_ALPHA|Mem_16x900:Memory_Alphabeta|altsyncram:altsyncram_component" File: E:/quartus/projects/GP_INTEGRATED/Mem_16x900.vhd Line: 62
Info (12133): Instantiated megafunction "caches:caches_int|alphabetaMem:LABEL_ALPHA|Mem_16x900:Memory_Alphabeta|altsyncram:altsyncram_component" with the following parameter: File: E:/quartus/projects/GP_INTEGRATED/Mem_16x900.vhd Line: 62
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "900"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_o504.tdf
    Info (12023): Found entity 1: altsyncram_o504 File: E:/quartus/projects/GP_INTEGRATED/db/altsyncram_o504.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_o504" for hierarchy "caches:caches_int|alphabetaMem:LABEL_ALPHA|Mem_16x900:Memory_Alphabeta|altsyncram:altsyncram_component|altsyncram_o504:auto_generated" File: e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "Norm_avg" for hierarchy "caches:caches_int|Norm_avg:LABLE_AVGNORM" File: E:/quartus/projects/GP_INTEGRATED/caches.vhd Line: 431
Warning (10036): Verilog HDL or VHDL warning at Norm_Avg.vhd(138): object "remOfDivision" assigned a value but never read File: E:/quartus/projects/GP_INTEGRATED/Norm_Avg.vhd Line: 138
Warning (10036): Verilog HDL or VHDL warning at Norm_Avg.vhd(139): object "rdy" assigned a value but never read File: E:/quartus/projects/GP_INTEGRATED/Norm_Avg.vhd Line: 139
Info (12128): Elaborating entity "mux4x1" for hierarchy "caches:caches_int|Norm_avg:LABLE_AVGNORM|mux4x1:LABLE_MUX4_alphaBeta" File: E:/quartus/projects/GP_INTEGRATED/Norm_Avg.vhd Line: 155
Info (12128): Elaborating entity "reg" for hierarchy "caches:caches_int|Norm_avg:LABLE_AVGNORM|reg:LABLE_AddToReg_AvgNorm" File: E:/quartus/projects/GP_INTEGRATED/Norm_Avg.vhd Line: 161
Info (12128): Elaborating entity "fifo2" for hierarchy "caches:caches_int|Norm_avg:LABLE_AVGNORM|fifo2:LABLE_Queue" File: E:/quartus/projects/GP_INTEGRATED/Norm_Avg.vhd Line: 163
Info (10041): Inferred latch for "Addr_s[0]" at fifo_new_2.vhd(101) File: E:/quartus/projects/GP_INTEGRATED/fifo_new_2.vhd Line: 101
Info (10041): Inferred latch for "Addr_s[1]" at fifo_new_2.vhd(101) File: E:/quartus/projects/GP_INTEGRATED/fifo_new_2.vhd Line: 101
Info (12128): Elaborating entity "data_Memory_fifo2" for hierarchy "caches:caches_int|Norm_avg:LABLE_AVGNORM|fifo2:LABLE_Queue|data_Memory_fifo2:FifoRam" File: E:/quartus/projects/GP_INTEGRATED/fifo_new_2.vhd Line: 45
Warning (10492): VHDL Process Statement warning at datamem_fifo_2.vhd(29): signal "ram" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/quartus/projects/GP_INTEGRATED/datamem_fifo_2.vhd Line: 29
Warning (10492): VHDL Process Statement warning at datamem_fifo_2.vhd(29): signal "address" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/quartus/projects/GP_INTEGRATED/datamem_fifo_2.vhd Line: 29
Warning (10631): VHDL Process Statement warning at datamem_fifo_2.vhd(20): inferring latch(es) for signal or variable "dataout", which holds its previous value in one or more paths through the process File: E:/quartus/projects/GP_INTEGRATED/datamem_fifo_2.vhd Line: 20
Info (10041): Inferred latch for "dataout[0]" at datamem_fifo_2.vhd(20) File: E:/quartus/projects/GP_INTEGRATED/datamem_fifo_2.vhd Line: 20
Info (10041): Inferred latch for "dataout[1]" at datamem_fifo_2.vhd(20) File: E:/quartus/projects/GP_INTEGRATED/datamem_fifo_2.vhd Line: 20
Info (10041): Inferred latch for "dataout[2]" at datamem_fifo_2.vhd(20) File: E:/quartus/projects/GP_INTEGRATED/datamem_fifo_2.vhd Line: 20
Info (10041): Inferred latch for "dataout[3]" at datamem_fifo_2.vhd(20) File: E:/quartus/projects/GP_INTEGRATED/datamem_fifo_2.vhd Line: 20
Info (10041): Inferred latch for "dataout[4]" at datamem_fifo_2.vhd(20) File: E:/quartus/projects/GP_INTEGRATED/datamem_fifo_2.vhd Line: 20
Info (10041): Inferred latch for "dataout[5]" at datamem_fifo_2.vhd(20) File: E:/quartus/projects/GP_INTEGRATED/datamem_fifo_2.vhd Line: 20
Info (10041): Inferred latch for "dataout[6]" at datamem_fifo_2.vhd(20) File: E:/quartus/projects/GP_INTEGRATED/datamem_fifo_2.vhd Line: 20
Info (10041): Inferred latch for "dataout[7]" at datamem_fifo_2.vhd(20) File: E:/quartus/projects/GP_INTEGRATED/datamem_fifo_2.vhd Line: 20
Info (10041): Inferred latch for "dataout[8]" at datamem_fifo_2.vhd(20) File: E:/quartus/projects/GP_INTEGRATED/datamem_fifo_2.vhd Line: 20
Info (10041): Inferred latch for "dataout[9]" at datamem_fifo_2.vhd(20) File: E:/quartus/projects/GP_INTEGRATED/datamem_fifo_2.vhd Line: 20
Info (10041): Inferred latch for "dataout[10]" at datamem_fifo_2.vhd(20) File: E:/quartus/projects/GP_INTEGRATED/datamem_fifo_2.vhd Line: 20
Info (10041): Inferred latch for "dataout[11]" at datamem_fifo_2.vhd(20) File: E:/quartus/projects/GP_INTEGRATED/datamem_fifo_2.vhd Line: 20
Info (10041): Inferred latch for "dataout[12]" at datamem_fifo_2.vhd(20) File: E:/quartus/projects/GP_INTEGRATED/datamem_fifo_2.vhd Line: 20
Info (10041): Inferred latch for "dataout[13]" at datamem_fifo_2.vhd(20) File: E:/quartus/projects/GP_INTEGRATED/datamem_fifo_2.vhd Line: 20
Info (10041): Inferred latch for "dataout[14]" at datamem_fifo_2.vhd(20) File: E:/quartus/projects/GP_INTEGRATED/datamem_fifo_2.vhd Line: 20
Info (10041): Inferred latch for "dataout[15]" at datamem_fifo_2.vhd(20) File: E:/quartus/projects/GP_INTEGRATED/datamem_fifo_2.vhd Line: 20
Info (12128): Elaborating entity "reg" for hierarchy "caches:caches_int|Norm_avg:LABLE_AVGNORM|reg:LABLE_Queue_Reg" File: E:/quartus/projects/GP_INTEGRATED/Norm_Avg.vhd Line: 169
Info (12128): Elaborating entity "sqrt32" for hierarchy "caches:caches_int|Norm_avg:LABLE_AVGNORM|sqrt32:LABLE_queue_to_square" File: E:/quartus/projects/GP_INTEGRATED/Norm_Avg.vhd Line: 172
Warning (10230): Verilog HDL assignment warning at sqrt.v(17): truncated value with size 32 to match size of target (16) File: E:/quartus/projects/hamada/sqrt.v Line: 17
Info (12128): Elaborating entity "comparator" for hierarchy "caches:caches_int|Norm_avg:LABLE_AVGNORM|comparator:LABLE_Last_Termination_condition" File: E:/quartus/projects/GP_INTEGRATED/Norm_Avg.vhd Line: 175
Info (12128): Elaborating entity "CV" for hierarchy "CV:CV_int" File: E:/quartus/projects/GP_INTEGRATED/integration_final.vhd Line: 609
Warning (10492): VHDL Process Statement warning at CV.vhd(135): signal "Reg_rep_i" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/quartus/projects/GP_INTEGRATED/CV.vhd Line: 135
Warning (10492): VHDL Process Statement warning at CV.vhd(136): signal "Reg_rep_j" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/quartus/projects/GP_INTEGRATED/CV.vhd Line: 136
Info (10041): Inferred latch for "j_output[0]" at CV.vhd(116) File: E:/quartus/projects/GP_INTEGRATED/CV.vhd Line: 116
Info (10041): Inferred latch for "j_output[1]" at CV.vhd(116) File: E:/quartus/projects/GP_INTEGRATED/CV.vhd Line: 116
Info (10041): Inferred latch for "j_output[2]" at CV.vhd(116) File: E:/quartus/projects/GP_INTEGRATED/CV.vhd Line: 116
Info (10041): Inferred latch for "j_output[3]" at CV.vhd(116) File: E:/quartus/projects/GP_INTEGRATED/CV.vhd Line: 116
Info (10041): Inferred latch for "j_output[4]" at CV.vhd(116) File: E:/quartus/projects/GP_INTEGRATED/CV.vhd Line: 116
Info (10041): Inferred latch for "j_output[5]" at CV.vhd(116) File: E:/quartus/projects/GP_INTEGRATED/CV.vhd Line: 116
Info (10041): Inferred latch for "j_output[6]" at CV.vhd(116) File: E:/quartus/projects/GP_INTEGRATED/CV.vhd Line: 116
Info (10041): Inferred latch for "j_output[7]" at CV.vhd(116) File: E:/quartus/projects/GP_INTEGRATED/CV.vhd Line: 116
Info (10041): Inferred latch for "j_output[8]" at CV.vhd(116) File: E:/quartus/projects/GP_INTEGRATED/CV.vhd Line: 116
Info (10041): Inferred latch for "j_output[9]" at CV.vhd(116) File: E:/quartus/projects/GP_INTEGRATED/CV.vhd Line: 116
Info (10041): Inferred latch for "i_output[0]" at CV.vhd(115) File: E:/quartus/projects/GP_INTEGRATED/CV.vhd Line: 115
Info (10041): Inferred latch for "i_output[1]" at CV.vhd(115) File: E:/quartus/projects/GP_INTEGRATED/CV.vhd Line: 115
Info (10041): Inferred latch for "i_output[2]" at CV.vhd(115) File: E:/quartus/projects/GP_INTEGRATED/CV.vhd Line: 115
Info (10041): Inferred latch for "i_output[3]" at CV.vhd(115) File: E:/quartus/projects/GP_INTEGRATED/CV.vhd Line: 115
Info (10041): Inferred latch for "i_output[4]" at CV.vhd(115) File: E:/quartus/projects/GP_INTEGRATED/CV.vhd Line: 115
Info (10041): Inferred latch for "i_output[5]" at CV.vhd(115) File: E:/quartus/projects/GP_INTEGRATED/CV.vhd Line: 115
Info (10041): Inferred latch for "i_output[6]" at CV.vhd(115) File: E:/quartus/projects/GP_INTEGRATED/CV.vhd Line: 115
Info (10041): Inferred latch for "i_output[7]" at CV.vhd(115) File: E:/quartus/projects/GP_INTEGRATED/CV.vhd Line: 115
Info (10041): Inferred latch for "i_output[8]" at CV.vhd(115) File: E:/quartus/projects/GP_INTEGRATED/CV.vhd Line: 115
Info (10041): Inferred latch for "i_output[9]" at CV.vhd(115) File: E:/quartus/projects/GP_INTEGRATED/CV.vhd Line: 115
Info (12128): Elaborating entity "Mem_10x900" for hierarchy "CV:CV_int|Mem_10x900:iCV_mem" File: E:/quartus/projects/GP_INTEGRATED/CV.vhd Line: 102
Info (12128): Elaborating entity "altsyncram" for hierarchy "CV:CV_int|Mem_10x900:iCV_mem|altsyncram:altsyncram_component" File: E:/quartus/projects/GP_INTEGRATED/Mem_10x900.vhd Line: 62
Info (12130): Elaborated megafunction instantiation "CV:CV_int|Mem_10x900:iCV_mem|altsyncram:altsyncram_component" File: E:/quartus/projects/GP_INTEGRATED/Mem_10x900.vhd Line: 62
Info (12133): Instantiated megafunction "CV:CV_int|Mem_10x900:iCV_mem|altsyncram:altsyncram_component" with the following parameter: File: E:/quartus/projects/GP_INTEGRATED/Mem_10x900.vhd Line: 62
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "900"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "10"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_i504.tdf
    Info (12023): Found entity 1: altsyncram_i504 File: E:/quartus/projects/GP_INTEGRATED/db/altsyncram_i504.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_i504" for hierarchy "CV:CV_int|Mem_10x900:iCV_mem|altsyncram:altsyncram_component|altsyncram_i504:auto_generated" File: e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "CVmonitor" for hierarchy "CV:CV_int|CVmonitor:Cvmnt" File: E:/quartus/projects/GP_INTEGRATED/CV.vhd Line: 104
Warning (10492): VHDL Process Statement warning at CVmonitor.vhd(47): signal "reset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/quartus/projects/GP_INTEGRATED/CVmonitor.vhd Line: 47
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276004): RAM logic "caches:caches_int|Norm_avg:LABLE_AVGNORM|fifo2:LABLE_Queue|data_Memory_fifo2:FifoRam|ram" is uninferred due to inappropriate RAM size File: E:/quartus/projects/GP_INTEGRATED/datamem_fifo_2.vhd Line: 18
    Info (276004): RAM logic "Classes:classes_int|NormCalculate:Norm_Wkblock|fifo2:LABEL5|data_Memory_fifo2:FifoRam|ram" is uninferred due to inappropriate RAM size File: E:/quartus/projects/GP_INTEGRATED/datamem_fifo_2.vhd Line: 18
Info (13000): Registers with preset signals will power-up high File: E:/quartus/projects/GP_INTEGRATED/MaximReg.vhd Line: 21
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "CV:CV_int|Reg_i[0]" is converted into an equivalent circuit using register "CV:CV_int|Reg_i[0]~synth" and latch "CV:CV_int|Reg_i[0]~synth" File: E:/quartus/projects/GP_INTEGRATED/CV.vhd Line: 131
    Warning (13310): Register "CV:CV_int|Reg_i[1]" is converted into an equivalent circuit using register "CV:CV_int|Reg_i[1]~synth" and latch "CV:CV_int|Reg_i[1]~synth" File: E:/quartus/projects/GP_INTEGRATED/CV.vhd Line: 131
    Warning (13310): Register "CV:CV_int|Reg_i[2]" is converted into an equivalent circuit using register "CV:CV_int|Reg_i[2]~synth" and latch "CV:CV_int|Reg_i[2]~synth" File: E:/quartus/projects/GP_INTEGRATED/CV.vhd Line: 131
    Warning (13310): Register "CV:CV_int|Reg_i[3]" is converted into an equivalent circuit using register "CV:CV_int|Reg_i[3]~synth" and latch "CV:CV_int|Reg_i[3]~synth" File: E:/quartus/projects/GP_INTEGRATED/CV.vhd Line: 131
    Warning (13310): Register "CV:CV_int|Reg_i[4]" is converted into an equivalent circuit using register "CV:CV_int|Reg_i[4]~synth" and latch "CV:CV_int|Reg_i[4]~synth" File: E:/quartus/projects/GP_INTEGRATED/CV.vhd Line: 131
    Warning (13310): Register "CV:CV_int|Reg_i[5]" is converted into an equivalent circuit using register "CV:CV_int|Reg_i[5]~synth" and latch "CV:CV_int|Reg_i[5]~synth" File: E:/quartus/projects/GP_INTEGRATED/CV.vhd Line: 131
    Warning (13310): Register "CV:CV_int|Reg_i[6]" is converted into an equivalent circuit using register "CV:CV_int|Reg_i[6]~synth" and latch "CV:CV_int|Reg_i[6]~synth" File: E:/quartus/projects/GP_INTEGRATED/CV.vhd Line: 131
    Warning (13310): Register "CV:CV_int|Reg_i[7]" is converted into an equivalent circuit using register "CV:CV_int|Reg_i[7]~synth" and latch "CV:CV_int|Reg_i[7]~synth" File: E:/quartus/projects/GP_INTEGRATED/CV.vhd Line: 131
    Warning (13310): Register "CV:CV_int|Reg_i[8]" is converted into an equivalent circuit using register "CV:CV_int|Reg_i[8]~synth" and latch "CV:CV_int|Reg_i[8]~synth" File: E:/quartus/projects/GP_INTEGRATED/CV.vhd Line: 131
    Warning (13310): Register "CV:CV_int|Reg_i[9]" is converted into an equivalent circuit using register "CV:CV_int|Reg_i[9]~synth" and latch "CV:CV_int|Reg_i[9]~synth" File: E:/quartus/projects/GP_INTEGRATED/CV.vhd Line: 131
    Warning (13310): Register "CV:CV_int|Reg_j[0]" is converted into an equivalent circuit using register "CV:CV_int|Reg_j[0]~synth" and latch "CV:CV_int|Reg_j[0]~synth" File: E:/quartus/projects/GP_INTEGRATED/CV.vhd Line: 131
    Warning (13310): Register "CV:CV_int|Reg_j[1]" is converted into an equivalent circuit using register "CV:CV_int|Reg_j[1]~synth" and latch "CV:CV_int|Reg_j[1]~synth" File: E:/quartus/projects/GP_INTEGRATED/CV.vhd Line: 131
    Warning (13310): Register "CV:CV_int|Reg_j[2]" is converted into an equivalent circuit using register "CV:CV_int|Reg_j[2]~synth" and latch "CV:CV_int|Reg_j[2]~synth" File: E:/quartus/projects/GP_INTEGRATED/CV.vhd Line: 131
    Warning (13310): Register "CV:CV_int|Reg_j[3]" is converted into an equivalent circuit using register "CV:CV_int|Reg_j[3]~synth" and latch "CV:CV_int|Reg_j[3]~synth" File: E:/quartus/projects/GP_INTEGRATED/CV.vhd Line: 131
    Warning (13310): Register "CV:CV_int|Reg_j[4]" is converted into an equivalent circuit using register "CV:CV_int|Reg_j[4]~synth" and latch "CV:CV_int|Reg_j[4]~synth" File: E:/quartus/projects/GP_INTEGRATED/CV.vhd Line: 131
    Warning (13310): Register "CV:CV_int|Reg_j[5]" is converted into an equivalent circuit using register "CV:CV_int|Reg_j[5]~synth" and latch "CV:CV_int|Reg_j[5]~synth" File: E:/quartus/projects/GP_INTEGRATED/CV.vhd Line: 131
    Warning (13310): Register "CV:CV_int|Reg_j[6]" is converted into an equivalent circuit using register "CV:CV_int|Reg_j[6]~synth" and latch "CV:CV_int|Reg_j[6]~synth" File: E:/quartus/projects/GP_INTEGRATED/CV.vhd Line: 131
    Warning (13310): Register "CV:CV_int|Reg_j[7]" is converted into an equivalent circuit using register "CV:CV_int|Reg_j[7]~synth" and latch "CV:CV_int|Reg_j[7]~synth" File: E:/quartus/projects/GP_INTEGRATED/CV.vhd Line: 131
    Warning (13310): Register "CV:CV_int|Reg_j[8]" is converted into an equivalent circuit using register "CV:CV_int|Reg_j[8]~synth" and latch "CV:CV_int|Reg_j[8]~synth" File: E:/quartus/projects/GP_INTEGRATED/CV.vhd Line: 131
    Warning (13310): Register "CV:CV_int|Reg_j[9]" is converted into an equivalent circuit using register "CV:CV_int|Reg_j[9]~synth" and latch "CV:CV_int|Reg_j[9]~synth" File: E:/quartus/projects/GP_INTEGRATED/CV.vhd Line: 131
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "caches:caches_int|b[15]" merged with LATCH primitive "caches:caches_int|b[14]" File: E:/quartus/projects/GP_INTEGRATED/caches.vhd Line: 436
Info (286030): Timing-Driven Synthesis is running
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "caches:caches_int|alphabetaMem:LABEL_BETA|Mem_16x900:Memory_Alphabeta|altsyncram:altsyncram_component|altsyncram_o504:auto_generated|q_a[0]" File: E:/quartus/projects/GP_INTEGRATED/db/altsyncram_o504.tdf Line: 37
        Warning (14320): Synthesized away node "caches:caches_int|alphabetaMem:LABEL_BETA|Mem_16x900:Memory_Alphabeta|altsyncram:altsyncram_component|altsyncram_o504:auto_generated|q_a[1]" File: E:/quartus/projects/GP_INTEGRATED/db/altsyncram_o504.tdf Line: 60
        Warning (14320): Synthesized away node "caches:caches_int|alphabetaMem:LABEL_BETA|Mem_16x900:Memory_Alphabeta|altsyncram:altsyncram_component|altsyncram_o504:auto_generated|q_a[2]" File: E:/quartus/projects/GP_INTEGRATED/db/altsyncram_o504.tdf Line: 83
        Warning (14320): Synthesized away node "caches:caches_int|alphabetaMem:LABEL_BETA|Mem_16x900:Memory_Alphabeta|altsyncram:altsyncram_component|altsyncram_o504:auto_generated|q_a[3]" File: E:/quartus/projects/GP_INTEGRATED/db/altsyncram_o504.tdf Line: 106
        Warning (14320): Synthesized away node "caches:caches_int|alphabetaMem:LABEL_ALPHA|Mem_16x900:Memory_Alphabeta|altsyncram:altsyncram_component|altsyncram_o504:auto_generated|q_a[0]" File: E:/quartus/projects/GP_INTEGRATED/db/altsyncram_o504.tdf Line: 37
        Warning (14320): Synthesized away node "caches:caches_int|alphabetaMem:LABEL_ALPHA|Mem_16x900:Memory_Alphabeta|altsyncram:altsyncram_component|altsyncram_o504:auto_generated|q_a[1]" File: E:/quartus/projects/GP_INTEGRATED/db/altsyncram_o504.tdf Line: 60
        Warning (14320): Synthesized away node "caches:caches_int|alphabetaMem:LABEL_ALPHA|Mem_16x900:Memory_Alphabeta|altsyncram:altsyncram_component|altsyncram_o504:auto_generated|q_a[2]" File: E:/quartus/projects/GP_INTEGRATED/db/altsyncram_o504.tdf Line: 83
        Warning (14320): Synthesized away node "caches:caches_int|alphabetaMem:LABEL_ALPHA|Mem_16x900:Memory_Alphabeta|altsyncram:altsyncram_component|altsyncram_o504:auto_generated|q_a[3]" File: E:/quartus/projects/GP_INTEGRATED/db/altsyncram_o504.tdf Line: 106
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register caches:caches_int|alphabetaMem:LABEL_BETA|Switch_ab will power up to High File: E:/quartus/projects/GP_INTEGRATED/alphabetaMem.vhd Line: 101
    Critical Warning (18010): Register caches:caches_int|alphabetaMem:LABEL_ALPHA|Switch_ab will power up to High File: E:/quartus/projects/GP_INTEGRATED/alphabetaMem.vhd Line: 101
Info (17049): 39 registers lost all their fanouts during netlist optimizations.
Info (17036): Removed 9 MSB VCC or GND address nodes from RAM block "caches:caches_int|alphabetaMem:LABEL_ALPHA|Mem_16x900:Memory_BackUp|altsyncram:altsyncram_component|altsyncram_o504:auto_generated|ALTSYNCRAM" File: E:/quartus/projects/GP_INTEGRATED/db/altsyncram_o504.tdf Line: 32
Info (17036): Removed 9 MSB VCC or GND address nodes from RAM block "caches:caches_int|alphabetaMem:LABEL_BETA|Mem_16x900:Memory_BackUp|altsyncram:altsyncram_component|altsyncram_o504:auto_generated|ALTSYNCRAM" File: E:/quartus/projects/GP_INTEGRATED/db/altsyncram_o504.tdf Line: 32
Info (17036): Removed 9 MSB VCC or GND address nodes from RAM block "caches:caches_int|alphabetaMem:LABEL_BETA|Mem_16x900:Memory_Acc_Average|altsyncram:altsyncram_component|altsyncram_o504:auto_generated|ALTSYNCRAM" File: E:/quartus/projects/GP_INTEGRATED/db/altsyncram_o504.tdf Line: 32
Info (17036): Removed 9 MSB VCC or GND address nodes from RAM block "caches:caches_int|alphabetaMem:LABEL_ALPHA|Mem_16x900:Memory_Acc_Average|altsyncram:altsyncram_component|altsyncram_o504:auto_generated|ALTSYNCRAM" File: E:/quartus/projects/GP_INTEGRATED/db/altsyncram_o504.tdf Line: 32
Info (144001): Generated suppressed messages file E:/quartus/projects/GP_INTEGRATED/output_files/main1.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 16012 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 16 output pins
    Info (21061): Implemented 15671 logic cells
    Info (21064): Implemented 310 RAM segments
    Info (21062): Implemented 13 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 106 warnings
    Info: Peak virtual memory: 5063 megabytes
    Info: Processing ended: Thu Jun 28 02:55:17 2018
    Info: Elapsed time: 00:00:59
    Info: Total CPU time (on all processors): 00:01:31


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in E:/quartus/projects/GP_INTEGRATED/output_files/main1.map.smsg.


