Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.1 (win64) Build 5094488 Fri Jun 14 08:59:21 MDT 2024
| Date         : Sat Oct 26 16:54:33 2024
| Host         : sgk running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                       14          
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (14)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (28)
5. checking no_input_delay (2)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (14)
-------------------------
 There are 14 register/latch pins with no clock driven by root clock pin: CLK_btn (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (28)
-------------------------------------------------
 There are 28 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   36          inf        0.000                      0                   36           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            36 Endpoints
Min Delay            36 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/SIPO_0/inst/Y_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDCE)
  Destination:            Y[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.519ns  (logic 4.070ns (62.434%)  route 2.449ns (37.566%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y27         FDCE                         0.000     0.000 r  design_1_i/SIPO_0/inst/Y_reg[2]_lopt_replica/C
    SLICE_X42Y27         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  design_1_i/SIPO_0/inst/Y_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           2.449     2.967    lopt_1
    R19                  OBUF (Prop_obuf_I_O)         3.552     6.519 r  Y_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.519    Y[2]
    R19                                                               r  Y[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SIPO_0/inst/Y_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDCE)
  Destination:            Y[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.370ns  (logic 4.038ns (63.387%)  route 2.332ns (36.613%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y22         FDCE                         0.000     0.000 r  design_1_i/SIPO_0/inst/Y_reg[4]_lopt_replica/C
    SLICE_X42Y22         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  design_1_i/SIPO_0/inst/Y_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           2.332     2.850    lopt_3
    T19                  OBUF (Prop_obuf_I_O)         3.520     6.370 r  Y_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.370    Y[4]
    T19                                                               r  Y[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SIPO_0/inst/Y_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDCE)
  Destination:            Y[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.199ns  (logic 4.092ns (66.022%)  route 2.106ns (33.978%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y27         FDCE                         0.000     0.000 r  design_1_i/SIPO_0/inst/Y_reg[5]_lopt_replica/C
    SLICE_X42Y27         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  design_1_i/SIPO_0/inst/Y_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           2.106     2.624    lopt_4
    U13                  OBUF (Prop_obuf_I_O)         3.574     6.199 r  Y_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.199    Y[5]
    U13                                                               r  Y[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SIPO_0/inst/Y_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDCE)
  Destination:            Y[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.878ns  (logic 4.055ns (68.994%)  route 1.822ns (31.006%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y22         FDCE                         0.000     0.000 r  design_1_i/SIPO_0/inst/Y_reg[3]_lopt_replica/C
    SLICE_X42Y22         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  design_1_i/SIPO_0/inst/Y_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.822     2.340    lopt_2
    T20                  OBUF (Prop_obuf_I_O)         3.537     5.878 r  Y_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.878    Y[3]
    T20                                                               r  Y[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SIPO_0/inst/Y_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Y[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.831ns  (logic 4.005ns (68.679%)  route 1.826ns (31.321%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y21         FDCE                         0.000     0.000 r  design_1_i/SIPO_0/inst/Y_reg[0]/C
    SLICE_X43Y21         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/SIPO_0/inst/Y_reg[0]/Q
                         net (fo=3, routed)           1.826     2.282    Y_OBUF[0]
    N20                  OBUF (Prop_obuf_I_O)         3.549     5.831 r  Y_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.831    Y[0]
    N20                                                               r  Y[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SIPO_0/inst/Y_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Y[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.779ns  (logic 4.065ns (70.337%)  route 1.714ns (29.663%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y21         FDCE                         0.000     0.000 r  design_1_i/SIPO_0/inst/Y_reg[7]/C
    SLICE_X42Y21         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  design_1_i/SIPO_0/inst/Y_reg[7]/Q
                         net (fo=1, routed)           1.714     2.232    Y_OBUF[7]
    W20                  OBUF (Prop_obuf_I_O)         3.547     5.779 r  Y_OBUF[7]_inst/O
                         net (fo=0)                   0.000     5.779    Y[7]
    W20                                                               r  Y[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SIPO_0/inst/Y_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDCE)
  Destination:            Y[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.777ns  (logic 4.063ns (70.321%)  route 1.715ns (29.679%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y21         FDCE                         0.000     0.000 r  design_1_i/SIPO_0/inst/Y_reg[6]_lopt_replica/C
    SLICE_X42Y21         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  design_1_i/SIPO_0/inst/Y_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           1.715     2.233    lopt_5
    V20                  OBUF (Prop_obuf_I_O)         3.545     5.777 r  Y_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.777    Y[6]
    V20                                                               r  Y[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SIPO_0/inst/Y_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDCE)
  Destination:            Y[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.530ns  (logic 4.005ns (72.416%)  route 1.526ns (27.584%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y21         FDCE                         0.000     0.000 r  design_1_i/SIPO_0/inst/Y_reg[1]_lopt_replica/C
    SLICE_X43Y21         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/SIPO_0/inst/Y_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           1.526     1.982    lopt
    P20                  OBUF (Prop_obuf_I_O)         3.549     5.530 r  Y_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.530    Y[1]
    P20                                                               r  Y[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/SIPO_0/inst/Y_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.530ns  (logic 1.583ns (44.843%)  route 1.947ns (55.157%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 f  rst_IBUF_inst/O
                         net (fo=14, routed)          1.947     3.530    design_1_i/SIPO_0/inst/rst
    SLICE_X42Y23         FDCE                                         f  design_1_i/SIPO_0/inst/Y_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/SIPO_0/inst/Y_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.530ns  (logic 1.583ns (44.843%)  route 1.947ns (55.157%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 f  rst_IBUF_inst/O
                         net (fo=14, routed)          1.947     3.530    design_1_i/SIPO_0/inst/rst
    SLICE_X42Y23         FDCE                                         f  design_1_i/SIPO_0/inst/Y_reg[5]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/SIPO_0/inst/Y_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/SIPO_0/inst/Y_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.626%)  route 0.122ns (46.374%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y21         FDCE                         0.000     0.000 r  design_1_i/SIPO_0/inst/Y_reg[0]/C
    SLICE_X43Y21         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/SIPO_0/inst/Y_reg[0]/Q
                         net (fo=3, routed)           0.122     0.263    design_1_i/SIPO_0/inst/Y[0]
    SLICE_X43Y22         FDCE                                         r  design_1_i/SIPO_0/inst/Y_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SIPO_0/inst/Y_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/SIPO_0/inst/Y_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y21         FDCE                         0.000     0.000 r  design_1_i/SIPO_0/inst/Y_reg[6]/C
    SLICE_X42Y21         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  design_1_i/SIPO_0/inst/Y_reg[6]/Q
                         net (fo=1, routed)           0.110     0.274    design_1_i/SIPO_0/inst/Y[6]
    SLICE_X42Y21         FDCE                                         r  design_1_i/SIPO_0/inst/Y_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SIPO_0/inst/Y_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/SIPO_0/inst/Y_reg[3]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.164ns (57.976%)  route 0.119ns (42.024%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y22         FDCE                         0.000     0.000 r  design_1_i/SIPO_0/inst/Y_reg[2]/C
    SLICE_X42Y22         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  design_1_i/SIPO_0/inst/Y_reg[2]/Q
                         net (fo=2, routed)           0.119     0.283    design_1_i/SIPO_0/inst/Y[2]
    SLICE_X42Y22         FDCE                                         r  design_1_i/SIPO_0/inst/Y_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SIPO_0/inst/Y_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/SIPO_0/inst/Y_reg[6]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.164ns (56.691%)  route 0.125ns (43.309%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y23         FDCE                         0.000     0.000 r  design_1_i/SIPO_0/inst/Y_reg[5]/C
    SLICE_X42Y23         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  design_1_i/SIPO_0/inst/Y_reg[5]/Q
                         net (fo=2, routed)           0.125     0.289    design_1_i/SIPO_0/inst/Y[5]
    SLICE_X42Y21         FDCE                                         r  design_1_i/SIPO_0/inst/Y_reg[6]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SIPO_0/inst/Y_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/SIPO_0/inst/Y_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.164ns (47.793%)  route 0.179ns (52.207%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y22         FDCE                         0.000     0.000 r  design_1_i/SIPO_0/inst/Y_reg[2]/C
    SLICE_X42Y22         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  design_1_i/SIPO_0/inst/Y_reg[2]/Q
                         net (fo=2, routed)           0.179     0.343    design_1_i/SIPO_0/inst/Y[2]
    SLICE_X42Y22         FDCE                                         r  design_1_i/SIPO_0/inst/Y_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SIPO_0/inst/Y_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/SIPO_0/inst/Y_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.164ns (47.647%)  route 0.180ns (52.353%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y23         FDCE                         0.000     0.000 r  design_1_i/SIPO_0/inst/Y_reg[4]/C
    SLICE_X42Y23         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  design_1_i/SIPO_0/inst/Y_reg[4]/Q
                         net (fo=2, routed)           0.180     0.344    design_1_i/SIPO_0/inst/Y[4]
    SLICE_X42Y23         FDCE                                         r  design_1_i/SIPO_0/inst/Y_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SIPO_0/inst/Y_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/SIPO_0/inst/Y_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.164ns (46.917%)  route 0.186ns (53.083%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y23         FDCE                         0.000     0.000 r  design_1_i/SIPO_0/inst/Y_reg[5]/C
    SLICE_X42Y23         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  design_1_i/SIPO_0/inst/Y_reg[5]/Q
                         net (fo=2, routed)           0.186     0.350    design_1_i/SIPO_0/inst/Y[5]
    SLICE_X42Y21         FDCE                                         r  design_1_i/SIPO_0/inst/Y_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SIPO_0/inst/Y_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/SIPO_0/inst/Y_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.360ns  (logic 0.164ns (45.600%)  route 0.196ns (54.400%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y22         FDCE                         0.000     0.000 r  design_1_i/SIPO_0/inst/Y_reg[3]/C
    SLICE_X42Y22         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  design_1_i/SIPO_0/inst/Y_reg[3]/Q
                         net (fo=2, routed)           0.196     0.360    design_1_i/SIPO_0/inst/Y[3]
    SLICE_X42Y23         FDCE                                         r  design_1_i/SIPO_0/inst/Y_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SIPO_0/inst/Y_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/SIPO_0/inst/Y_reg[2]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.377ns  (logic 0.141ns (37.450%)  route 0.236ns (62.550%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y22         FDCE                         0.000     0.000 r  design_1_i/SIPO_0/inst/Y_reg[1]/C
    SLICE_X43Y22         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/SIPO_0/inst/Y_reg[1]/Q
                         net (fo=2, routed)           0.236     0.377    design_1_i/SIPO_0/inst/Y[1]
    SLICE_X42Y27         FDCE                                         r  design_1_i/SIPO_0/inst/Y_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SIPO_0/inst/Y_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/SIPO_0/inst/Y_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.381ns  (logic 0.141ns (36.971%)  route 0.240ns (63.029%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y22         FDCE                         0.000     0.000 r  design_1_i/SIPO_0/inst/Y_reg[1]/C
    SLICE_X43Y22         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/SIPO_0/inst/Y_reg[1]/Q
                         net (fo=2, routed)           0.240     0.381    design_1_i/SIPO_0/inst/Y[1]
    SLICE_X42Y22         FDCE                                         r  design_1_i/SIPO_0/inst/Y_reg[2]/D
  -------------------------------------------------------------------    -------------------





