#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Mon May 22 13:54:02 2023
# Process ID: 16976
# Current directory: C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4356 C:\SDUP\Projekt_Turbocode\projekt_SDUP\Turbocody\Turbocody.xpr
# Log file: C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/vivado.log
# Journal file: C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.3/data/ip'.
open_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 876.250 ; gain = 113.273
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: Turbo_Encoder
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 925.555 ; gain = 49.305
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Turbo_Encoder' [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Turbo_Encoder.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Turbo_Encoder.v:60]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Turbo_Encoder.v:61]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Turbo_Encoder.v:62]
INFO: [Synth 8-638] synthesizing module 'RSC_Encoder_8bit' [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/RSC_encoder.v:21]
WARNING: [Synth 8-5788] Register i_reg in module RSC_Encoder_8bit is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/RSC_encoder.v:55]
WARNING: [Synth 8-5788] Register data_out_reg in module RSC_Encoder_8bit is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/RSC_encoder.v:59]
INFO: [Synth 8-256] done synthesizing module 'RSC_Encoder_8bit' (1#1) [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/RSC_encoder.v:21]
INFO: [Synth 8-638] synthesizing module 'Interleaver_8bit' [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Interleaver.v:23]
WARNING: [Synth 8-3848] Net data_out in module/entity Interleaver_8bit does not have driver. [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Interleaver.v:25]
INFO: [Synth 8-256] done synthesizing module 'Interleaver_8bit' (2#1) [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Interleaver.v:23]
WARNING: [Synth 8-3848] Net data_out in module/entity Turbo_Encoder does not have driver. [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Turbo_Encoder.v:27]
INFO: [Synth 8-256] done synthesizing module 'Turbo_Encoder' (3#1) [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Turbo_Encoder.v:23]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_out[7]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_out[6]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_out[5]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_out[4]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_out[3]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_out[2]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_out[1]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_out[0]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_in[7]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_in[6]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_in[5]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_in[4]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_in[3]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_in[2]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_in[1]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_in[0]
WARNING: [Synth 8-3331] design Turbo_Encoder has unconnected port data_out[23]
WARNING: [Synth 8-3331] design Turbo_Encoder has unconnected port data_out[22]
WARNING: [Synth 8-3331] design Turbo_Encoder has unconnected port data_out[21]
WARNING: [Synth 8-3331] design Turbo_Encoder has unconnected port data_out[20]
WARNING: [Synth 8-3331] design Turbo_Encoder has unconnected port data_out[19]
WARNING: [Synth 8-3331] design Turbo_Encoder has unconnected port data_out[18]
WARNING: [Synth 8-3331] design Turbo_Encoder has unconnected port data_out[17]
WARNING: [Synth 8-3331] design Turbo_Encoder has unconnected port data_out[16]
WARNING: [Synth 8-3331] design Turbo_Encoder has unconnected port data_out[15]
WARNING: [Synth 8-3331] design Turbo_Encoder has unconnected port data_out[14]
WARNING: [Synth 8-3331] design Turbo_Encoder has unconnected port data_out[13]
WARNING: [Synth 8-3331] design Turbo_Encoder has unconnected port data_out[12]
WARNING: [Synth 8-3331] design Turbo_Encoder has unconnected port data_out[11]
WARNING: [Synth 8-3331] design Turbo_Encoder has unconnected port data_out[10]
WARNING: [Synth 8-3331] design Turbo_Encoder has unconnected port data_out[9]
WARNING: [Synth 8-3331] design Turbo_Encoder has unconnected port data_out[8]
WARNING: [Synth 8-3331] design Turbo_Encoder has unconnected port data_out[7]
WARNING: [Synth 8-3331] design Turbo_Encoder has unconnected port data_out[6]
WARNING: [Synth 8-3331] design Turbo_Encoder has unconnected port data_out[5]
WARNING: [Synth 8-3331] design Turbo_Encoder has unconnected port data_out[4]
WARNING: [Synth 8-3331] design Turbo_Encoder has unconnected port data_out[3]
WARNING: [Synth 8-3331] design Turbo_Encoder has unconnected port data_out[2]
WARNING: [Synth 8-3331] design Turbo_Encoder has unconnected port data_out[1]
WARNING: [Synth 8-3331] design Turbo_Encoder has unconnected port data_out[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 943.590 ; gain = 67.340
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 943.590 ; gain = 67.340
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1264.137 ; gain = 387.887
10 Infos, 47 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1264.137 ; gain = 387.887
set_property top Turbo_Decoder [current_fileset]
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1276.504 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Turbo_Decoder' [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Turbo_Decoder.v:3]
INFO: [Synth 8-638] synthesizing module 'Decoder_16bit' [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/RSC_decoder.v:23]
WARNING: [Synth 8-6014] Unused sequential element current_data_reg was removed.  [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/RSC_decoder.v:84]
WARNING: [Synth 8-5788] Register i_reg in module Decoder_16bit is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/RSC_decoder.v:85]
WARNING: [Synth 8-5788] Register data_out_reg in module Decoder_16bit is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/RSC_decoder.v:89]
INFO: [Synth 8-256] done synthesizing module 'Decoder_16bit' (1#1) [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/RSC_decoder.v:23]
INFO: [Synth 8-638] synthesizing module 'Interleaver_8bit' [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Interleaver.v:23]
WARNING: [Synth 8-3848] Net data_out in module/entity Interleaver_8bit does not have driver. [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Interleaver.v:25]
INFO: [Synth 8-256] done synthesizing module 'Interleaver_8bit' (2#1) [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Interleaver.v:23]
INFO: [Synth 8-638] synthesizing module 'Deinterleaver' [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Deinterleaver.v:3]
WARNING: [Synth 8-3848] Net data_out in module/entity Deinterleaver does not have driver. [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Deinterleaver.v:5]
INFO: [Synth 8-256] done synthesizing module 'Deinterleaver' (3#1) [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Deinterleaver.v:3]
WARNING: [Synth 8-3848] Net data_out in module/entity Turbo_Decoder does not have driver. [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Turbo_Decoder.v:7]
WARNING: [Synth 8-3848] Net data_in_1 in module/entity Turbo_Decoder does not have driver. [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Turbo_Decoder.v:12]
WARNING: [Synth 8-3848] Net data_in_2 in module/entity Turbo_Decoder does not have driver. [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Turbo_Decoder.v:12]
INFO: [Synth 8-256] done synthesizing module 'Turbo_Decoder' (4#1) [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Turbo_Decoder.v:3]
WARNING: [Synth 8-3331] design Deinterleaver has unconnected port data_out[7]
WARNING: [Synth 8-3331] design Deinterleaver has unconnected port data_out[6]
WARNING: [Synth 8-3331] design Deinterleaver has unconnected port data_out[5]
WARNING: [Synth 8-3331] design Deinterleaver has unconnected port data_out[4]
WARNING: [Synth 8-3331] design Deinterleaver has unconnected port data_out[3]
WARNING: [Synth 8-3331] design Deinterleaver has unconnected port data_out[2]
WARNING: [Synth 8-3331] design Deinterleaver has unconnected port data_out[1]
WARNING: [Synth 8-3331] design Deinterleaver has unconnected port data_out[0]
WARNING: [Synth 8-3331] design Deinterleaver has unconnected port data_in[7]
WARNING: [Synth 8-3331] design Deinterleaver has unconnected port data_in[6]
WARNING: [Synth 8-3331] design Deinterleaver has unconnected port data_in[5]
WARNING: [Synth 8-3331] design Deinterleaver has unconnected port data_in[4]
WARNING: [Synth 8-3331] design Deinterleaver has unconnected port data_in[3]
WARNING: [Synth 8-3331] design Deinterleaver has unconnected port data_in[2]
WARNING: [Synth 8-3331] design Deinterleaver has unconnected port data_in[1]
WARNING: [Synth 8-3331] design Deinterleaver has unconnected port data_in[0]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_out[7]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_out[6]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_out[5]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_out[4]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_out[3]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_out[2]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_out[1]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_out[0]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_in[7]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_in[6]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_in[5]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_in[4]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_in[3]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_in[2]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_in[1]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_in[0]
WARNING: [Synth 8-3331] design Turbo_Decoder has unconnected port data_out[7]
WARNING: [Synth 8-3331] design Turbo_Decoder has unconnected port data_out[6]
WARNING: [Synth 8-3331] design Turbo_Decoder has unconnected port data_out[5]
WARNING: [Synth 8-3331] design Turbo_Decoder has unconnected port data_out[4]
WARNING: [Synth 8-3331] design Turbo_Decoder has unconnected port data_out[3]
WARNING: [Synth 8-3331] design Turbo_Decoder has unconnected port data_out[2]
WARNING: [Synth 8-3331] design Turbo_Decoder has unconnected port data_out[1]
WARNING: [Synth 8-3331] design Turbo_Decoder has unconnected port data_out[0]
WARNING: [Synth 8-3331] design Turbo_Decoder has unconnected port data_in[15]
WARNING: [Synth 8-3331] design Turbo_Decoder has unconnected port data_in[14]
WARNING: [Synth 8-3331] design Turbo_Decoder has unconnected port data_in[13]
WARNING: [Synth 8-3331] design Turbo_Decoder has unconnected port data_in[12]
WARNING: [Synth 8-3331] design Turbo_Decoder has unconnected port data_in[11]
WARNING: [Synth 8-3331] design Turbo_Decoder has unconnected port data_in[10]
WARNING: [Synth 8-3331] design Turbo_Decoder has unconnected port data_in[9]
WARNING: [Synth 8-3331] design Turbo_Decoder has unconnected port data_in[8]
WARNING: [Synth 8-3331] design Turbo_Decoder has unconnected port data_in[7]
WARNING: [Synth 8-3331] design Turbo_Decoder has unconnected port data_in[6]
WARNING: [Synth 8-3331] design Turbo_Decoder has unconnected port data_in[5]
WARNING: [Synth 8-3331] design Turbo_Decoder has unconnected port data_in[4]
WARNING: [Synth 8-3331] design Turbo_Decoder has unconnected port data_in[3]
WARNING: [Synth 8-3331] design Turbo_Decoder has unconnected port data_in[2]
WARNING: [Synth 8-3331] design Turbo_Decoder has unconnected port data_in[1]
WARNING: [Synth 8-3331] design Turbo_Decoder has unconnected port data_in[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1276.504 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin decoder_1:data_in[15] to constant 0 [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Turbo_Decoder.v:15]
WARNING: [Synth 8-3295] tying undriven pin decoder_1:data_in[14] to constant 0 [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Turbo_Decoder.v:15]
WARNING: [Synth 8-3295] tying undriven pin decoder_1:data_in[13] to constant 0 [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Turbo_Decoder.v:15]
WARNING: [Synth 8-3295] tying undriven pin decoder_1:data_in[12] to constant 0 [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Turbo_Decoder.v:15]
WARNING: [Synth 8-3295] tying undriven pin decoder_1:data_in[11] to constant 0 [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Turbo_Decoder.v:15]
WARNING: [Synth 8-3295] tying undriven pin decoder_1:data_in[10] to constant 0 [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Turbo_Decoder.v:15]
WARNING: [Synth 8-3295] tying undriven pin decoder_1:data_in[9] to constant 0 [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Turbo_Decoder.v:15]
WARNING: [Synth 8-3295] tying undriven pin decoder_1:data_in[8] to constant 0 [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Turbo_Decoder.v:15]
WARNING: [Synth 8-3295] tying undriven pin decoder_1:data_in[7] to constant 0 [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Turbo_Decoder.v:15]
WARNING: [Synth 8-3295] tying undriven pin decoder_1:data_in[6] to constant 0 [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Turbo_Decoder.v:15]
WARNING: [Synth 8-3295] tying undriven pin decoder_1:data_in[5] to constant 0 [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Turbo_Decoder.v:15]
WARNING: [Synth 8-3295] tying undriven pin decoder_1:data_in[4] to constant 0 [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Turbo_Decoder.v:15]
WARNING: [Synth 8-3295] tying undriven pin decoder_1:data_in[3] to constant 0 [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Turbo_Decoder.v:15]
WARNING: [Synth 8-3295] tying undriven pin decoder_1:data_in[2] to constant 0 [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Turbo_Decoder.v:15]
WARNING: [Synth 8-3295] tying undriven pin decoder_1:data_in[1] to constant 0 [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Turbo_Decoder.v:15]
WARNING: [Synth 8-3295] tying undriven pin decoder_1:data_in[0] to constant 0 [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Turbo_Decoder.v:15]
WARNING: [Synth 8-3295] tying undriven pin decoder_2:data_in[15] to constant 0 [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Turbo_Decoder.v:22]
WARNING: [Synth 8-3295] tying undriven pin decoder_2:data_in[14] to constant 0 [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Turbo_Decoder.v:22]
WARNING: [Synth 8-3295] tying undriven pin decoder_2:data_in[13] to constant 0 [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Turbo_Decoder.v:22]
WARNING: [Synth 8-3295] tying undriven pin decoder_2:data_in[12] to constant 0 [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Turbo_Decoder.v:22]
WARNING: [Synth 8-3295] tying undriven pin decoder_2:data_in[11] to constant 0 [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Turbo_Decoder.v:22]
WARNING: [Synth 8-3295] tying undriven pin decoder_2:data_in[10] to constant 0 [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Turbo_Decoder.v:22]
WARNING: [Synth 8-3295] tying undriven pin decoder_2:data_in[9] to constant 0 [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Turbo_Decoder.v:22]
WARNING: [Synth 8-3295] tying undriven pin decoder_2:data_in[8] to constant 0 [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Turbo_Decoder.v:22]
WARNING: [Synth 8-3295] tying undriven pin decoder_2:data_in[7] to constant 0 [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Turbo_Decoder.v:22]
WARNING: [Synth 8-3295] tying undriven pin decoder_2:data_in[6] to constant 0 [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Turbo_Decoder.v:22]
WARNING: [Synth 8-3295] tying undriven pin decoder_2:data_in[5] to constant 0 [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Turbo_Decoder.v:22]
WARNING: [Synth 8-3295] tying undriven pin decoder_2:data_in[4] to constant 0 [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Turbo_Decoder.v:22]
WARNING: [Synth 8-3295] tying undriven pin decoder_2:data_in[3] to constant 0 [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Turbo_Decoder.v:22]
WARNING: [Synth 8-3295] tying undriven pin decoder_2:data_in[2] to constant 0 [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Turbo_Decoder.v:22]
WARNING: [Synth 8-3295] tying undriven pin decoder_2:data_in[1] to constant 0 [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Turbo_Decoder.v:22]
WARNING: [Synth 8-3295] tying undriven pin decoder_2:data_in[0] to constant 0 [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Turbo_Decoder.v:22]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1276.504 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1309.898 ; gain = 33.395
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Turbo_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Turbo_testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Deinterleaver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deinterleaver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Interleaver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Interleaver_8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/RSC_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/RSC_encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RSC_Encoder_8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Turbo_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Turbo_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Turbo_Encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Turbo_Encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sim_1/new/Turbo_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Turbo_testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 629982262a6c4654b0dbfa735fbb18b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Turbo_testbench_behav xil_defaultlib.Turbo_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RSC_Encoder_8bit
Compiling module xil_defaultlib.Interleaver_8bit
Compiling module xil_defaultlib.Turbo_Encoder
Compiling module xil_defaultlib.Decoder_16bit
Compiling module xil_defaultlib.Deinterleaver
Compiling module xil_defaultlib.Turbo_Decoder
Compiling module xil_defaultlib.Turbo_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot Turbo_testbench_behav

****** Webtalk v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.sim/sim_1/behav/xsim/xsim.dir/Turbo_testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon May 22 14:15:27 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Turbo_testbench_behav -key {Behavioral:sim_1:Functional:Turbo_testbench} -tclbatch {Turbo_testbench.tcl} -view {C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/RSC_Encoder_8bit_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.3
Time resolution is 1 ps
open_wave_config C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/RSC_Encoder_8bit_TB_behav.wcfg
source Turbo_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
1
1
0
0
1
0
1
1
0
1
1
0
0
1
0
0
11
11
01
01
10
01
10
11
01
11
11
01
00
10
00
01
$finish called at time : 175 ns : File "C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sim_1/new/Turbo_testbench.v" Line 43
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Turbo_testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1309.898 ; gain = 0.000
set_property top Turbo_Encoder [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
set_property top Turbo_testbench [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Turbo_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Turbo_testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Deinterleaver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deinterleaver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Disassembler_24bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Disassembler_24bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Interleaver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Interleaver_8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/RSC_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/RSC_encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RSC_Encoder_8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Turbo_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Turbo_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Turbo_Encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Turbo_Encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sim_1/new/Turbo_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Turbo_testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 629982262a6c4654b0dbfa735fbb18b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Turbo_testbench_behav xil_defaultlib.Turbo_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port out_2 [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Turbo_Decoder.v:31]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port out_3 [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Turbo_Decoder.v:32]
ERROR: [VRFC 10-529] concurrent assignment to a non-net data_parity_1 is not permitted [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Turbo_Decoder.v:31]
ERROR: [VRFC 10-529] concurrent assignment to a non-net data_parity_2 is not permitted [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Turbo_Decoder.v:32]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_run synth_1
launch_runs synth_1 -jobs 4
[Mon May 22 14:35:44 2023] Launched synth_1...
Run output will be captured here: C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Mon May 22 14:36:26 2023] Launched synth_1...
Run output will be captured here: C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Turbo_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Turbo_testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Deinterleaver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deinterleaver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Disassembler_24bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Disassembler_24bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Interleaver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Interleaver_8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/RSC_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/RSC_encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RSC_Encoder_8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Turbo_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Turbo_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Turbo_Encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Turbo_Encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sim_1/new/Turbo_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Turbo_testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 629982262a6c4654b0dbfa735fbb18b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Turbo_testbench_behav xil_defaultlib.Turbo_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RSC_Encoder_8bit
Compiling module xil_defaultlib.Interleaver_8bit
Compiling module xil_defaultlib.Turbo_Encoder
Compiling module xil_defaultlib.Decoder_16bit
Compiling module xil_defaultlib.Disassembler_24bit
Compiling module xil_defaultlib.Deinterleaver
Compiling module xil_defaultlib.Turbo_Decoder
Compiling module xil_defaultlib.Turbo_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot Turbo_testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Turbo_testbench_behav -key {Behavioral:sim_1:Functional:Turbo_testbench} -tclbatch {Turbo_testbench.tcl} -view {C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/RSC_Encoder_8bit_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.3
Time resolution is 1 ps
open_wave_config C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/RSC_Encoder_8bit_TB_behav.wcfg
WARNING: Simulation object /Turbo_testbench/TD/data_interleaved was not found in the design.
WARNING: Simulation object /Turbo_testbench/TD/data_in_1 was not found in the design.
WARNING: Simulation object /Turbo_testbench/TD/data_in_2 was not found in the design.
source Turbo_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
1
1
0
0
1
0
1
1
0
1
1
0
0
1
0
0
11
11
01
01
10
01
10
11
01
11
11
01
00
10
00
01
$finish called at time : 175 ns : File "C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sim_1/new/Turbo_testbench.v" Line 43
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Turbo_testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1347.590 ; gain = 30.891
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Turbo_Decoder' [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Turbo_Decoder.v:3]
INFO: [Synth 8-638] synthesizing module 'Decoder_16bit' [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/RSC_decoder.v:23]
WARNING: [Synth 8-6014] Unused sequential element current_data_reg was removed.  [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/RSC_decoder.v:84]
WARNING: [Synth 8-5788] Register i_reg in module Decoder_16bit is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/RSC_decoder.v:85]
WARNING: [Synth 8-5788] Register data_out_reg in module Decoder_16bit is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/RSC_decoder.v:89]
INFO: [Synth 8-256] done synthesizing module 'Decoder_16bit' (1#1) [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/RSC_decoder.v:23]
INFO: [Synth 8-638] synthesizing module 'Disassembler_24bit' [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Disassembler_24bit.v:23]
INFO: [Synth 8-638] synthesizing module 'Interleaver_8bit' [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Interleaver.v:23]
WARNING: [Synth 8-3848] Net data_out in module/entity Interleaver_8bit does not have driver. [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Interleaver.v:25]
INFO: [Synth 8-256] done synthesizing module 'Interleaver_8bit' (2#1) [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Interleaver.v:23]
WARNING: [Synth 8-3848] Net out_1 in module/entity Disassembler_24bit does not have driver. [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Disassembler_24bit.v:25]
WARNING: [Synth 8-3848] Net out_2 in module/entity Disassembler_24bit does not have driver. [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Disassembler_24bit.v:26]
WARNING: [Synth 8-3848] Net out_3 in module/entity Disassembler_24bit does not have driver. [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Disassembler_24bit.v:27]
INFO: [Synth 8-256] done synthesizing module 'Disassembler_24bit' (3#1) [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Disassembler_24bit.v:23]
WARNING: [Synth 8-350] instance 'disassembler' of module 'Disassembler_24bit' requires 4 connections, but only 3 given [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Turbo_Decoder.v:29]
INFO: [Synth 8-638] synthesizing module 'Deinterleaver' [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Deinterleaver.v:3]
WARNING: [Synth 8-3848] Net data_out in module/entity Deinterleaver does not have driver. [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Deinterleaver.v:5]
INFO: [Synth 8-256] done synthesizing module 'Deinterleaver' (4#1) [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Deinterleaver.v:3]
WARNING: [Synth 8-3848] Net data_out in module/entity Turbo_Decoder does not have driver. [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Turbo_Decoder.v:7]
INFO: [Synth 8-256] done synthesizing module 'Turbo_Decoder' (5#1) [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Turbo_Decoder.v:3]
WARNING: [Synth 8-3331] design Deinterleaver has unconnected port data_out[7]
WARNING: [Synth 8-3331] design Deinterleaver has unconnected port data_out[6]
WARNING: [Synth 8-3331] design Deinterleaver has unconnected port data_out[5]
WARNING: [Synth 8-3331] design Deinterleaver has unconnected port data_out[4]
WARNING: [Synth 8-3331] design Deinterleaver has unconnected port data_out[3]
WARNING: [Synth 8-3331] design Deinterleaver has unconnected port data_out[2]
WARNING: [Synth 8-3331] design Deinterleaver has unconnected port data_out[1]
WARNING: [Synth 8-3331] design Deinterleaver has unconnected port data_out[0]
WARNING: [Synth 8-3331] design Deinterleaver has unconnected port data_in[7]
WARNING: [Synth 8-3331] design Deinterleaver has unconnected port data_in[6]
WARNING: [Synth 8-3331] design Deinterleaver has unconnected port data_in[5]
WARNING: [Synth 8-3331] design Deinterleaver has unconnected port data_in[4]
WARNING: [Synth 8-3331] design Deinterleaver has unconnected port data_in[3]
WARNING: [Synth 8-3331] design Deinterleaver has unconnected port data_in[2]
WARNING: [Synth 8-3331] design Deinterleaver has unconnected port data_in[1]
WARNING: [Synth 8-3331] design Deinterleaver has unconnected port data_in[0]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_out[7]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_out[6]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_out[5]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_out[4]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_out[3]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_out[2]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_out[1]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_out[0]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_in[7]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_in[6]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_in[5]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_in[4]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_in[3]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_in[2]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_in[1]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_in[0]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_1[7]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_1[6]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_1[5]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_1[4]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_1[3]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_1[2]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_1[1]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_1[0]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_2[15]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_2[14]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_2[13]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_2[12]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_2[11]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_2[10]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_2[9]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_2[8]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_2[7]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_2[6]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_2[5]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_2[4]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_2[3]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_2[2]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_2[1]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_2[0]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_3[15]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_3[14]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_3[13]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_3[12]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_3[11]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_3[10]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_3[9]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_3[8]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_3[7]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_3[6]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_3[5]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_3[4]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_3[3]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_3[2]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_3[1]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_3[0]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port data_in[15]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port data_in[14]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port data_in[13]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port data_in[12]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port data_in[11]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port data_in[10]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port data_in[9]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port data_in[8]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port data_in[7]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port data_in[6]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port data_in[5]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port data_in[4]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port data_in[3]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port data_in[2]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port data_in[1]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port data_in[0]
WARNING: [Synth 8-3331] design Turbo_Decoder has unconnected port data_out[7]
WARNING: [Synth 8-3331] design Turbo_Decoder has unconnected port data_out[6]
WARNING: [Synth 8-3331] design Turbo_Decoder has unconnected port data_out[5]
WARNING: [Synth 8-3331] design Turbo_Decoder has unconnected port data_out[4]
WARNING: [Synth 8-3331] design Turbo_Decoder has unconnected port data_out[3]
WARNING: [Synth 8-3331] design Turbo_Decoder has unconnected port data_out[2]
WARNING: [Synth 8-3331] design Turbo_Decoder has unconnected port data_out[1]
WARNING: [Synth 8-3331] design Turbo_Decoder has unconnected port data_out[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1377.633 ; gain = 60.934
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1377.633 ; gain = 60.934
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1377.633 ; gain = 60.934
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1377.633 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Turbo_Decoder' [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Turbo_Decoder.v:3]
INFO: [Synth 8-638] synthesizing module 'Decoder_16bit' [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/RSC_decoder.v:23]
WARNING: [Synth 8-6014] Unused sequential element current_data_reg was removed.  [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/RSC_decoder.v:84]
WARNING: [Synth 8-5788] Register i_reg in module Decoder_16bit is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/RSC_decoder.v:85]
WARNING: [Synth 8-5788] Register data_out_reg in module Decoder_16bit is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/RSC_decoder.v:89]
INFO: [Synth 8-256] done synthesizing module 'Decoder_16bit' (1#1) [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/RSC_decoder.v:23]
INFO: [Synth 8-638] synthesizing module 'Disassembler_24bit' [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Disassembler_24bit.v:23]
INFO: [Synth 8-638] synthesizing module 'Interleaver_8bit' [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Interleaver.v:23]
WARNING: [Synth 8-3848] Net data_out in module/entity Interleaver_8bit does not have driver. [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Interleaver.v:25]
INFO: [Synth 8-256] done synthesizing module 'Interleaver_8bit' (2#1) [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Interleaver.v:23]
WARNING: [Synth 8-3848] Net out_1 in module/entity Disassembler_24bit does not have driver. [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Disassembler_24bit.v:25]
WARNING: [Synth 8-3848] Net out_2 in module/entity Disassembler_24bit does not have driver. [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Disassembler_24bit.v:26]
WARNING: [Synth 8-3848] Net out_3 in module/entity Disassembler_24bit does not have driver. [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Disassembler_24bit.v:27]
INFO: [Synth 8-256] done synthesizing module 'Disassembler_24bit' (3#1) [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Disassembler_24bit.v:23]
WARNING: [Synth 8-350] instance 'disassembler' of module 'Disassembler_24bit' requires 4 connections, but only 3 given [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Turbo_Decoder.v:29]
INFO: [Synth 8-638] synthesizing module 'Deinterleaver' [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Deinterleaver.v:3]
WARNING: [Synth 8-3848] Net data_out in module/entity Deinterleaver does not have driver. [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Deinterleaver.v:5]
INFO: [Synth 8-256] done synthesizing module 'Deinterleaver' (4#1) [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Deinterleaver.v:3]
WARNING: [Synth 8-3848] Net data_out in module/entity Turbo_Decoder does not have driver. [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Turbo_Decoder.v:7]
INFO: [Synth 8-256] done synthesizing module 'Turbo_Decoder' (5#1) [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Turbo_Decoder.v:3]
WARNING: [Synth 8-3331] design Deinterleaver has unconnected port data_out[7]
WARNING: [Synth 8-3331] design Deinterleaver has unconnected port data_out[6]
WARNING: [Synth 8-3331] design Deinterleaver has unconnected port data_out[5]
WARNING: [Synth 8-3331] design Deinterleaver has unconnected port data_out[4]
WARNING: [Synth 8-3331] design Deinterleaver has unconnected port data_out[3]
WARNING: [Synth 8-3331] design Deinterleaver has unconnected port data_out[2]
WARNING: [Synth 8-3331] design Deinterleaver has unconnected port data_out[1]
WARNING: [Synth 8-3331] design Deinterleaver has unconnected port data_out[0]
WARNING: [Synth 8-3331] design Deinterleaver has unconnected port data_in[7]
WARNING: [Synth 8-3331] design Deinterleaver has unconnected port data_in[6]
WARNING: [Synth 8-3331] design Deinterleaver has unconnected port data_in[5]
WARNING: [Synth 8-3331] design Deinterleaver has unconnected port data_in[4]
WARNING: [Synth 8-3331] design Deinterleaver has unconnected port data_in[3]
WARNING: [Synth 8-3331] design Deinterleaver has unconnected port data_in[2]
WARNING: [Synth 8-3331] design Deinterleaver has unconnected port data_in[1]
WARNING: [Synth 8-3331] design Deinterleaver has unconnected port data_in[0]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_out[7]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_out[6]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_out[5]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_out[4]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_out[3]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_out[2]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_out[1]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_out[0]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_in[7]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_in[6]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_in[5]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_in[4]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_in[3]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_in[2]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_in[1]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_in[0]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_1[7]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_1[6]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_1[5]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_1[4]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_1[3]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_1[2]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_1[1]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_1[0]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_2[15]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_2[14]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_2[13]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_2[12]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_2[11]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_2[10]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_2[9]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_2[8]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_2[7]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_2[6]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_2[5]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_2[4]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_2[3]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_2[2]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_2[1]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_2[0]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_3[15]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_3[14]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_3[13]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_3[12]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_3[11]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_3[10]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_3[9]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_3[8]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_3[7]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_3[6]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_3[5]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_3[4]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_3[3]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_3[2]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_3[1]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_3[0]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port data_in[15]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port data_in[14]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port data_in[13]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port data_in[12]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port data_in[11]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port data_in[10]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port data_in[9]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port data_in[8]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port data_in[7]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port data_in[6]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port data_in[5]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port data_in[4]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port data_in[3]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port data_in[2]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port data_in[1]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port data_in[0]
WARNING: [Synth 8-3331] design Turbo_Decoder has unconnected port data_out[7]
WARNING: [Synth 8-3331] design Turbo_Decoder has unconnected port data_out[6]
WARNING: [Synth 8-3331] design Turbo_Decoder has unconnected port data_out[5]
WARNING: [Synth 8-3331] design Turbo_Decoder has unconnected port data_out[4]
WARNING: [Synth 8-3331] design Turbo_Decoder has unconnected port data_out[3]
WARNING: [Synth 8-3331] design Turbo_Decoder has unconnected port data_out[2]
WARNING: [Synth 8-3331] design Turbo_Decoder has unconnected port data_out[1]
WARNING: [Synth 8-3331] design Turbo_Decoder has unconnected port data_out[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1377.633 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1377.633 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1381.727 ; gain = 4.094
close [ open C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/check_if_equal.v w ]
add_files C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/check_if_equal.v
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.runs/synth_1

launch_runs synth_1 -jobs 4
[Mon May 22 14:49:38 2023] Launched synth_1...
Run output will be captured here: C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.runs/synth_1

launch_runs synth_1 -jobs 4
[Mon May 22 14:50:25 2023] Launched synth_1...
Run output will be captured here: C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.runs/synth_1

launch_runs synth_1 -jobs 4
[Mon May 22 14:51:40 2023] Launched synth_1...
Run output will be captured here: C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Turbo_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Turbo_testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Deinterleaver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deinterleaver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Disassembler_24bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Disassembler_24bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Interleaver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Interleaver_8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/RSC_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/RSC_encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RSC_Encoder_8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Turbo_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Turbo_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Turbo_Encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Turbo_Encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/check_if_equal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module check_if_equal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sim_1/new/Turbo_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Turbo_testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 629982262a6c4654b0dbfa735fbb18b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Turbo_testbench_behav xil_defaultlib.Turbo_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RSC_Encoder_8bit
Compiling module xil_defaultlib.Interleaver_8bit
Compiling module xil_defaultlib.Turbo_Encoder
Compiling module xil_defaultlib.Decoder_16bit
Compiling module xil_defaultlib.Disassembler_24bit
Compiling module xil_defaultlib.check_if_equal
Compiling module xil_defaultlib.Deinterleaver
Compiling module xil_defaultlib.Turbo_Decoder
Compiling module xil_defaultlib.Turbo_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot Turbo_testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Turbo_testbench_behav -key {Behavioral:sim_1:Functional:Turbo_testbench} -tclbatch {Turbo_testbench.tcl} -view {C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/RSC_Encoder_8bit_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.3
Time resolution is 1 ps
open_wave_config C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/RSC_Encoder_8bit_TB_behav.wcfg
WARNING: Simulation object /Turbo_testbench/TD/data_interleaved was not found in the design.
WARNING: Simulation object /Turbo_testbench/TD/data_in_1 was not found in the design.
WARNING: Simulation object /Turbo_testbench/TD/data_in_2 was not found in the design.
source Turbo_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
1
1
0
0
1
0
1
1
0
1
1
0
0
1
0
0
11
11
01
01
10
01
10
11
01
11
11
01
00
10
00
01
$finish called at time : 175 ns : File "C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sim_1/new/Turbo_testbench.v" Line 43
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Turbo_testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1381.727 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Turbo_Decoder' [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Turbo_Decoder.v:3]
INFO: [Synth 8-638] synthesizing module 'Decoder_16bit' [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/RSC_decoder.v:23]
WARNING: [Synth 8-6014] Unused sequential element current_data_reg was removed.  [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/RSC_decoder.v:84]
WARNING: [Synth 8-5788] Register i_reg in module Decoder_16bit is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/RSC_decoder.v:85]
WARNING: [Synth 8-5788] Register data_out_reg in module Decoder_16bit is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/RSC_decoder.v:89]
INFO: [Synth 8-256] done synthesizing module 'Decoder_16bit' (1#1) [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/RSC_decoder.v:23]
INFO: [Synth 8-638] synthesizing module 'Disassembler_24bit' [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Disassembler_24bit.v:23]
INFO: [Synth 8-638] synthesizing module 'Interleaver_8bit' [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Interleaver.v:23]
WARNING: [Synth 8-3848] Net data_out in module/entity Interleaver_8bit does not have driver. [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Interleaver.v:25]
INFO: [Synth 8-256] done synthesizing module 'Interleaver_8bit' (2#1) [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Interleaver.v:23]
WARNING: [Synth 8-3848] Net out_1 in module/entity Disassembler_24bit does not have driver. [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Disassembler_24bit.v:25]
WARNING: [Synth 8-3848] Net out_2 in module/entity Disassembler_24bit does not have driver. [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Disassembler_24bit.v:26]
WARNING: [Synth 8-3848] Net out_3 in module/entity Disassembler_24bit does not have driver. [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Disassembler_24bit.v:27]
INFO: [Synth 8-256] done synthesizing module 'Disassembler_24bit' (3#1) [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Disassembler_24bit.v:23]
INFO: [Synth 8-638] synthesizing module 'check_if_equal' [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/check_if_equal.v:23]
WARNING: [Synth 8-3848] Net ouput_data in module/entity check_if_equal does not have driver. [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/check_if_equal.v:27]
INFO: [Synth 8-256] done synthesizing module 'check_if_equal' (4#1) [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/check_if_equal.v:23]
INFO: [Synth 8-638] synthesizing module 'Deinterleaver' [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Deinterleaver.v:3]
WARNING: [Synth 8-3848] Net data_out in module/entity Deinterleaver does not have driver. [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Deinterleaver.v:5]
INFO: [Synth 8-256] done synthesizing module 'Deinterleaver' (5#1) [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Deinterleaver.v:3]
INFO: [Synth 8-256] done synthesizing module 'Turbo_Decoder' (6#1) [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Turbo_Decoder.v:3]
WARNING: [Synth 8-3331] design Deinterleaver has unconnected port data_out[7]
WARNING: [Synth 8-3331] design Deinterleaver has unconnected port data_out[6]
WARNING: [Synth 8-3331] design Deinterleaver has unconnected port data_out[5]
WARNING: [Synth 8-3331] design Deinterleaver has unconnected port data_out[4]
WARNING: [Synth 8-3331] design Deinterleaver has unconnected port data_out[3]
WARNING: [Synth 8-3331] design Deinterleaver has unconnected port data_out[2]
WARNING: [Synth 8-3331] design Deinterleaver has unconnected port data_out[1]
WARNING: [Synth 8-3331] design Deinterleaver has unconnected port data_out[0]
WARNING: [Synth 8-3331] design Deinterleaver has unconnected port data_in[7]
WARNING: [Synth 8-3331] design Deinterleaver has unconnected port data_in[6]
WARNING: [Synth 8-3331] design Deinterleaver has unconnected port data_in[5]
WARNING: [Synth 8-3331] design Deinterleaver has unconnected port data_in[4]
WARNING: [Synth 8-3331] design Deinterleaver has unconnected port data_in[3]
WARNING: [Synth 8-3331] design Deinterleaver has unconnected port data_in[2]
WARNING: [Synth 8-3331] design Deinterleaver has unconnected port data_in[1]
WARNING: [Synth 8-3331] design Deinterleaver has unconnected port data_in[0]
WARNING: [Synth 8-3331] design check_if_equal has unconnected port ouput_data[7]
WARNING: [Synth 8-3331] design check_if_equal has unconnected port ouput_data[6]
WARNING: [Synth 8-3331] design check_if_equal has unconnected port ouput_data[5]
WARNING: [Synth 8-3331] design check_if_equal has unconnected port ouput_data[4]
WARNING: [Synth 8-3331] design check_if_equal has unconnected port ouput_data[3]
WARNING: [Synth 8-3331] design check_if_equal has unconnected port ouput_data[2]
WARNING: [Synth 8-3331] design check_if_equal has unconnected port ouput_data[1]
WARNING: [Synth 8-3331] design check_if_equal has unconnected port ouput_data[0]
WARNING: [Synth 8-3331] design check_if_equal has unconnected port original[7]
WARNING: [Synth 8-3331] design check_if_equal has unconnected port original[6]
WARNING: [Synth 8-3331] design check_if_equal has unconnected port original[5]
WARNING: [Synth 8-3331] design check_if_equal has unconnected port original[4]
WARNING: [Synth 8-3331] design check_if_equal has unconnected port original[3]
WARNING: [Synth 8-3331] design check_if_equal has unconnected port original[2]
WARNING: [Synth 8-3331] design check_if_equal has unconnected port original[1]
WARNING: [Synth 8-3331] design check_if_equal has unconnected port original[0]
WARNING: [Synth 8-3331] design check_if_equal has unconnected port data_decode_1[7]
WARNING: [Synth 8-3331] design check_if_equal has unconnected port data_decode_1[6]
WARNING: [Synth 8-3331] design check_if_equal has unconnected port data_decode_1[5]
WARNING: [Synth 8-3331] design check_if_equal has unconnected port data_decode_1[4]
WARNING: [Synth 8-3331] design check_if_equal has unconnected port data_decode_1[3]
WARNING: [Synth 8-3331] design check_if_equal has unconnected port data_decode_1[2]
WARNING: [Synth 8-3331] design check_if_equal has unconnected port data_decode_1[1]
WARNING: [Synth 8-3331] design check_if_equal has unconnected port data_decode_1[0]
WARNING: [Synth 8-3331] design check_if_equal has unconnected port data_deinterleaved[7]
WARNING: [Synth 8-3331] design check_if_equal has unconnected port data_deinterleaved[6]
WARNING: [Synth 8-3331] design check_if_equal has unconnected port data_deinterleaved[5]
WARNING: [Synth 8-3331] design check_if_equal has unconnected port data_deinterleaved[4]
WARNING: [Synth 8-3331] design check_if_equal has unconnected port data_deinterleaved[3]
WARNING: [Synth 8-3331] design check_if_equal has unconnected port data_deinterleaved[2]
WARNING: [Synth 8-3331] design check_if_equal has unconnected port data_deinterleaved[1]
WARNING: [Synth 8-3331] design check_if_equal has unconnected port data_deinterleaved[0]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_out[7]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_out[6]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_out[5]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_out[4]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_out[3]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_out[2]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_out[1]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_out[0]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_in[7]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_in[6]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_in[5]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_in[4]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_in[3]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_in[2]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_in[1]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_in[0]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_1[7]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_1[6]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_1[5]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_1[4]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_1[3]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_1[2]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_1[1]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_1[0]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_2[15]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_2[14]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_2[13]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_2[12]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_2[11]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_2[10]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_2[9]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_2[8]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_2[7]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_2[6]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_2[5]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_2[4]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_2[3]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_2[2]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_2[1]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_2[0]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_3[15]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_3[14]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_3[13]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_3[12]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_3[11]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_3[10]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_3[9]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_3[8]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_3[7]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_3[6]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_3[5]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_3[4]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1381.727 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1381.727 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-141] Inserted 8 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 1397.562 ; gain = 15.836
set_property top Turbo_Encoder [current_fileset]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1397.562 ; gain = 0.000
---------------------------------------------------------------------------------
ERROR: [Synth 8-439] module 'Turbo_Encoder' not found
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1397.562 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1397.562 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.runs/synth_1

launch_runs synth_1 -jobs 4
[Mon May 22 14:56:01 2023] Launched synth_1...
Run output will be captured here: C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.runs/synth_1/runme.log
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1397.562 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Turbo_Encoder' [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Turbo_Encoder.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Turbo_Encoder.v:60]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Turbo_Encoder.v:61]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Turbo_Encoder.v:62]
INFO: [Synth 8-638] synthesizing module 'RSC_Encoder_8bit' [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/RSC_encoder.v:21]
WARNING: [Synth 8-5788] Register i_reg in module RSC_Encoder_8bit is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/RSC_encoder.v:55]
WARNING: [Synth 8-5788] Register data_out_reg in module RSC_Encoder_8bit is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/RSC_encoder.v:59]
INFO: [Synth 8-256] done synthesizing module 'RSC_Encoder_8bit' (1#1) [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/RSC_encoder.v:21]
INFO: [Synth 8-638] synthesizing module 'Interleaver_8bit' [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Interleaver.v:23]
WARNING: [Synth 8-3848] Net data_out in module/entity Interleaver_8bit does not have driver. [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Interleaver.v:25]
INFO: [Synth 8-256] done synthesizing module 'Interleaver_8bit' (2#1) [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Interleaver.v:23]
WARNING: [Synth 8-3848] Net data_out in module/entity Turbo_Encoder does not have driver. [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Turbo_Encoder.v:27]
INFO: [Synth 8-256] done synthesizing module 'Turbo_Encoder' (3#1) [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Turbo_Encoder.v:23]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_out[7]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_out[6]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_out[5]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_out[4]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_out[3]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_out[2]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_out[1]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_out[0]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_in[7]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_in[6]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_in[5]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_in[4]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_in[3]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_in[2]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_in[1]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_in[0]
WARNING: [Synth 8-3331] design Turbo_Encoder has unconnected port data_out[23]
WARNING: [Synth 8-3331] design Turbo_Encoder has unconnected port data_out[22]
WARNING: [Synth 8-3331] design Turbo_Encoder has unconnected port data_out[21]
WARNING: [Synth 8-3331] design Turbo_Encoder has unconnected port data_out[20]
WARNING: [Synth 8-3331] design Turbo_Encoder has unconnected port data_out[19]
WARNING: [Synth 8-3331] design Turbo_Encoder has unconnected port data_out[18]
WARNING: [Synth 8-3331] design Turbo_Encoder has unconnected port data_out[17]
WARNING: [Synth 8-3331] design Turbo_Encoder has unconnected port data_out[16]
WARNING: [Synth 8-3331] design Turbo_Encoder has unconnected port data_out[15]
WARNING: [Synth 8-3331] design Turbo_Encoder has unconnected port data_out[14]
WARNING: [Synth 8-3331] design Turbo_Encoder has unconnected port data_out[13]
WARNING: [Synth 8-3331] design Turbo_Encoder has unconnected port data_out[12]
WARNING: [Synth 8-3331] design Turbo_Encoder has unconnected port data_out[11]
WARNING: [Synth 8-3331] design Turbo_Encoder has unconnected port data_out[10]
WARNING: [Synth 8-3331] design Turbo_Encoder has unconnected port data_out[9]
WARNING: [Synth 8-3331] design Turbo_Encoder has unconnected port data_out[8]
WARNING: [Synth 8-3331] design Turbo_Encoder has unconnected port data_out[7]
WARNING: [Synth 8-3331] design Turbo_Encoder has unconnected port data_out[6]
WARNING: [Synth 8-3331] design Turbo_Encoder has unconnected port data_out[5]
WARNING: [Synth 8-3331] design Turbo_Encoder has unconnected port data_out[4]
WARNING: [Synth 8-3331] design Turbo_Encoder has unconnected port data_out[3]
WARNING: [Synth 8-3331] design Turbo_Encoder has unconnected port data_out[2]
WARNING: [Synth 8-3331] design Turbo_Encoder has unconnected port data_out[1]
WARNING: [Synth 8-3331] design Turbo_Encoder has unconnected port data_out[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1397.562 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1397.562 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 1406.090 ; gain = 8.527
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1406.090 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Turbo_Encoder' [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Turbo_Encoder.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Turbo_Encoder.v:61]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Turbo_Encoder.v:62]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Turbo_Encoder.v:63]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Turbo_Encoder.v:64]
INFO: [Synth 8-638] synthesizing module 'RSC_Encoder_8bit' [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/RSC_encoder.v:21]
WARNING: [Synth 8-5788] Register i_reg in module RSC_Encoder_8bit is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/RSC_encoder.v:55]
WARNING: [Synth 8-5788] Register data_out_reg in module RSC_Encoder_8bit is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/RSC_encoder.v:59]
INFO: [Synth 8-256] done synthesizing module 'RSC_Encoder_8bit' (1#1) [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/RSC_encoder.v:21]
INFO: [Synth 8-638] synthesizing module 'Interleaver_8bit' [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Interleaver.v:23]
WARNING: [Synth 8-3848] Net data_out in module/entity Interleaver_8bit does not have driver. [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Interleaver.v:25]
INFO: [Synth 8-256] done synthesizing module 'Interleaver_8bit' (2#1) [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Interleaver.v:23]
WARNING: [Synth 8-3848] Net data_out in module/entity Turbo_Encoder does not have driver. [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Turbo_Encoder.v:27]
INFO: [Synth 8-256] done synthesizing module 'Turbo_Encoder' (3#1) [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Turbo_Encoder.v:23]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_out[7]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_out[6]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_out[5]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_out[4]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_out[3]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_out[2]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_out[1]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_out[0]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_in[7]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_in[6]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_in[5]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_in[4]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_in[3]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_in[2]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_in[1]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_in[0]
WARNING: [Synth 8-3331] design Turbo_Encoder has unconnected port data_out[23]
WARNING: [Synth 8-3331] design Turbo_Encoder has unconnected port data_out[22]
WARNING: [Synth 8-3331] design Turbo_Encoder has unconnected port data_out[21]
WARNING: [Synth 8-3331] design Turbo_Encoder has unconnected port data_out[20]
WARNING: [Synth 8-3331] design Turbo_Encoder has unconnected port data_out[19]
WARNING: [Synth 8-3331] design Turbo_Encoder has unconnected port data_out[18]
WARNING: [Synth 8-3331] design Turbo_Encoder has unconnected port data_out[17]
WARNING: [Synth 8-3331] design Turbo_Encoder has unconnected port data_out[16]
WARNING: [Synth 8-3331] design Turbo_Encoder has unconnected port data_out[15]
WARNING: [Synth 8-3331] design Turbo_Encoder has unconnected port data_out[14]
WARNING: [Synth 8-3331] design Turbo_Encoder has unconnected port data_out[13]
WARNING: [Synth 8-3331] design Turbo_Encoder has unconnected port data_out[12]
WARNING: [Synth 8-3331] design Turbo_Encoder has unconnected port data_out[11]
WARNING: [Synth 8-3331] design Turbo_Encoder has unconnected port data_out[10]
WARNING: [Synth 8-3331] design Turbo_Encoder has unconnected port data_out[9]
WARNING: [Synth 8-3331] design Turbo_Encoder has unconnected port data_out[8]
WARNING: [Synth 8-3331] design Turbo_Encoder has unconnected port data_out[7]
WARNING: [Synth 8-3331] design Turbo_Encoder has unconnected port data_out[6]
WARNING: [Synth 8-3331] design Turbo_Encoder has unconnected port data_out[5]
WARNING: [Synth 8-3331] design Turbo_Encoder has unconnected port data_out[4]
WARNING: [Synth 8-3331] design Turbo_Encoder has unconnected port data_out[3]
WARNING: [Synth 8-3331] design Turbo_Encoder has unconnected port data_out[2]
WARNING: [Synth 8-3331] design Turbo_Encoder has unconnected port data_out[1]
WARNING: [Synth 8-3331] design Turbo_Encoder has unconnected port data_out[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1406.090 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1406.090 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 1406.090 ; gain = 0.000
close [ open C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/data_assembler.v w ]
add_files C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/data_assembler.v
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1406.090 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Turbo_Encoder' [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Turbo_Encoder.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Turbo_Encoder.v:61]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Turbo_Encoder.v:62]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Turbo_Encoder.v:63]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Turbo_Encoder.v:64]
INFO: [Synth 8-638] synthesizing module 'RSC_Encoder_8bit' [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/RSC_encoder.v:21]
WARNING: [Synth 8-5788] Register i_reg in module RSC_Encoder_8bit is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/RSC_encoder.v:55]
WARNING: [Synth 8-5788] Register data_out_reg in module RSC_Encoder_8bit is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/RSC_encoder.v:59]
INFO: [Synth 8-256] done synthesizing module 'RSC_Encoder_8bit' (1#1) [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/RSC_encoder.v:21]
INFO: [Synth 8-638] synthesizing module 'Interleaver_8bit' [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Interleaver.v:23]
WARNING: [Synth 8-3848] Net data_out in module/entity Interleaver_8bit does not have driver. [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Interleaver.v:25]
INFO: [Synth 8-256] done synthesizing module 'Interleaver_8bit' (2#1) [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Interleaver.v:23]
WARNING: [Synth 8-3848] Net data_out in module/entity Turbo_Encoder does not have driver. [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Turbo_Encoder.v:27]
INFO: [Synth 8-256] done synthesizing module 'Turbo_Encoder' (3#1) [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Turbo_Encoder.v:23]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_out[7]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_out[6]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_out[5]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_out[4]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_out[3]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_out[2]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_out[1]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_out[0]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_in[7]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_in[6]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_in[5]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_in[4]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_in[3]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_in[2]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_in[1]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_in[0]
WARNING: [Synth 8-3331] design Turbo_Encoder has unconnected port data_out[23]
WARNING: [Synth 8-3331] design Turbo_Encoder has unconnected port data_out[22]
WARNING: [Synth 8-3331] design Turbo_Encoder has unconnected port data_out[21]
WARNING: [Synth 8-3331] design Turbo_Encoder has unconnected port data_out[20]
WARNING: [Synth 8-3331] design Turbo_Encoder has unconnected port data_out[19]
WARNING: [Synth 8-3331] design Turbo_Encoder has unconnected port data_out[18]
WARNING: [Synth 8-3331] design Turbo_Encoder has unconnected port data_out[17]
WARNING: [Synth 8-3331] design Turbo_Encoder has unconnected port data_out[16]
WARNING: [Synth 8-3331] design Turbo_Encoder has unconnected port data_out[15]
WARNING: [Synth 8-3331] design Turbo_Encoder has unconnected port data_out[14]
WARNING: [Synth 8-3331] design Turbo_Encoder has unconnected port data_out[13]
WARNING: [Synth 8-3331] design Turbo_Encoder has unconnected port data_out[12]
WARNING: [Synth 8-3331] design Turbo_Encoder has unconnected port data_out[11]
WARNING: [Synth 8-3331] design Turbo_Encoder has unconnected port data_out[10]
WARNING: [Synth 8-3331] design Turbo_Encoder has unconnected port data_out[9]
WARNING: [Synth 8-3331] design Turbo_Encoder has unconnected port data_out[8]
WARNING: [Synth 8-3331] design Turbo_Encoder has unconnected port data_out[7]
WARNING: [Synth 8-3331] design Turbo_Encoder has unconnected port data_out[6]
WARNING: [Synth 8-3331] design Turbo_Encoder has unconnected port data_out[5]
WARNING: [Synth 8-3331] design Turbo_Encoder has unconnected port data_out[4]
WARNING: [Synth 8-3331] design Turbo_Encoder has unconnected port data_out[3]
WARNING: [Synth 8-3331] design Turbo_Encoder has unconnected port data_out[2]
WARNING: [Synth 8-3331] design Turbo_Encoder has unconnected port data_out[1]
WARNING: [Synth 8-3331] design Turbo_Encoder has unconnected port data_out[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1406.090 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1406.090 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 1412.629 ; gain = 6.539
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.runs/synth_1

update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
[Mon May 22 15:10:17 2023] Launched synth_1...
Run output will be captured here: C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.runs/synth_1

launch_runs synth_1 -jobs 4
[Mon May 22 15:11:25 2023] Launched synth_1...
Run output will be captured here: C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Turbo_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Turbo_testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Deinterleaver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deinterleaver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Disassembler_24bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Disassembler_24bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Interleaver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Interleaver_8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/RSC_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/RSC_encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RSC_Encoder_8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Turbo_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Turbo_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Turbo_Encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Turbo_Encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/check_if_equal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module check_if_equal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/data_assembler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataAssembler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sim_1/new/Turbo_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Turbo_testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 629982262a6c4654b0dbfa735fbb18b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Turbo_testbench_behav xil_defaultlib.Turbo_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RSC_Encoder_8bit
Compiling module xil_defaultlib.Interleaver_8bit
Compiling module xil_defaultlib.DataAssembler
Compiling module xil_defaultlib.Turbo_Encoder
Compiling module xil_defaultlib.Decoder_16bit
Compiling module xil_defaultlib.Disassembler_24bit
Compiling module xil_defaultlib.check_if_equal
Compiling module xil_defaultlib.Deinterleaver
Compiling module xil_defaultlib.Turbo_Decoder
Compiling module xil_defaultlib.Turbo_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot Turbo_testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Turbo_testbench_behav -key {Behavioral:sim_1:Functional:Turbo_testbench} -tclbatch {Turbo_testbench.tcl} -view {C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/RSC_Encoder_8bit_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.3
Time resolution is 1 ps
open_wave_config C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/RSC_Encoder_8bit_TB_behav.wcfg
WARNING: Simulation object /Turbo_testbench/TD/data_interleaved was not found in the design.
WARNING: Simulation object /Turbo_testbench/TD/data_in_1 was not found in the design.
WARNING: Simulation object /Turbo_testbench/TD/data_in_2 was not found in the design.
source Turbo_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
1
1
0
0
1
0
1
1
0
1
1
0
0
1
0
0
11
11
01
01
10
01
10
11
01
11
11
01
00
10
00
01
$finish called at time : 175 ns : File "C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sim_1/new/Turbo_testbench.v" Line 43
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Turbo_testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1503.086 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1508.422 ; gain = 4.527
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Turbo_Encoder' [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Turbo_Encoder.v:23]
INFO: [Synth 8-638] synthesizing module 'RSC_Encoder_8bit' [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/RSC_encoder.v:21]
WARNING: [Synth 8-5788] Register i_reg in module RSC_Encoder_8bit is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/RSC_encoder.v:55]
WARNING: [Synth 8-5788] Register data_out_reg in module RSC_Encoder_8bit is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/RSC_encoder.v:59]
INFO: [Synth 8-256] done synthesizing module 'RSC_Encoder_8bit' (1#1) [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/RSC_encoder.v:21]
INFO: [Synth 8-638] synthesizing module 'Interleaver_8bit' [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Interleaver.v:23]
WARNING: [Synth 8-3848] Net data_out in module/entity Interleaver_8bit does not have driver. [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Interleaver.v:25]
INFO: [Synth 8-256] done synthesizing module 'Interleaver_8bit' (2#1) [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Interleaver.v:23]
INFO: [Synth 8-638] synthesizing module 'DataAssembler' [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/data_assembler.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/data_assembler.v:34]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/data_assembler.v:35]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/data_assembler.v:36]
WARNING: [Synth 8-3848] Net data_assembled in module/entity DataAssembler does not have driver. [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/data_assembler.v:27]
INFO: [Synth 8-256] done synthesizing module 'DataAssembler' (3#1) [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/data_assembler.v:23]
INFO: [Synth 8-256] done synthesizing module 'Turbo_Encoder' (4#1) [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Turbo_Encoder.v:23]
WARNING: [Synth 8-3331] design DataAssembler has unconnected port data_assembled[23]
WARNING: [Synth 8-3331] design DataAssembler has unconnected port data_assembled[22]
WARNING: [Synth 8-3331] design DataAssembler has unconnected port data_assembled[21]
WARNING: [Synth 8-3331] design DataAssembler has unconnected port data_assembled[20]
WARNING: [Synth 8-3331] design DataAssembler has unconnected port data_assembled[19]
WARNING: [Synth 8-3331] design DataAssembler has unconnected port data_assembled[18]
WARNING: [Synth 8-3331] design DataAssembler has unconnected port data_assembled[17]
WARNING: [Synth 8-3331] design DataAssembler has unconnected port data_assembled[16]
WARNING: [Synth 8-3331] design DataAssembler has unconnected port data_assembled[15]
WARNING: [Synth 8-3331] design DataAssembler has unconnected port data_assembled[14]
WARNING: [Synth 8-3331] design DataAssembler has unconnected port data_assembled[13]
WARNING: [Synth 8-3331] design DataAssembler has unconnected port data_assembled[12]
WARNING: [Synth 8-3331] design DataAssembler has unconnected port data_assembled[11]
WARNING: [Synth 8-3331] design DataAssembler has unconnected port data_assembled[10]
WARNING: [Synth 8-3331] design DataAssembler has unconnected port data_assembled[9]
WARNING: [Synth 8-3331] design DataAssembler has unconnected port data_assembled[8]
WARNING: [Synth 8-3331] design DataAssembler has unconnected port data_assembled[7]
WARNING: [Synth 8-3331] design DataAssembler has unconnected port data_assembled[6]
WARNING: [Synth 8-3331] design DataAssembler has unconnected port data_assembled[5]
WARNING: [Synth 8-3331] design DataAssembler has unconnected port data_assembled[4]
WARNING: [Synth 8-3331] design DataAssembler has unconnected port data_assembled[3]
WARNING: [Synth 8-3331] design DataAssembler has unconnected port data_assembled[2]
WARNING: [Synth 8-3331] design DataAssembler has unconnected port data_assembled[1]
WARNING: [Synth 8-3331] design DataAssembler has unconnected port data_assembled[0]
WARNING: [Synth 8-3331] design DataAssembler has unconnected port data_in[7]
WARNING: [Synth 8-3331] design DataAssembler has unconnected port data_in[6]
WARNING: [Synth 8-3331] design DataAssembler has unconnected port data_in[5]
WARNING: [Synth 8-3331] design DataAssembler has unconnected port data_in[4]
WARNING: [Synth 8-3331] design DataAssembler has unconnected port data_in[3]
WARNING: [Synth 8-3331] design DataAssembler has unconnected port data_in[2]
WARNING: [Synth 8-3331] design DataAssembler has unconnected port data_in[1]
WARNING: [Synth 8-3331] design DataAssembler has unconnected port data_in[0]
WARNING: [Synth 8-3331] design DataAssembler has unconnected port data_1[15]
WARNING: [Synth 8-3331] design DataAssembler has unconnected port data_1[14]
WARNING: [Synth 8-3331] design DataAssembler has unconnected port data_1[13]
WARNING: [Synth 8-3331] design DataAssembler has unconnected port data_1[12]
WARNING: [Synth 8-3331] design DataAssembler has unconnected port data_1[11]
WARNING: [Synth 8-3331] design DataAssembler has unconnected port data_1[10]
WARNING: [Synth 8-3331] design DataAssembler has unconnected port data_1[9]
WARNING: [Synth 8-3331] design DataAssembler has unconnected port data_1[8]
WARNING: [Synth 8-3331] design DataAssembler has unconnected port data_1[7]
WARNING: [Synth 8-3331] design DataAssembler has unconnected port data_1[6]
WARNING: [Synth 8-3331] design DataAssembler has unconnected port data_1[5]
WARNING: [Synth 8-3331] design DataAssembler has unconnected port data_1[4]
WARNING: [Synth 8-3331] design DataAssembler has unconnected port data_1[3]
WARNING: [Synth 8-3331] design DataAssembler has unconnected port data_1[2]
WARNING: [Synth 8-3331] design DataAssembler has unconnected port data_1[1]
WARNING: [Synth 8-3331] design DataAssembler has unconnected port data_1[0]
WARNING: [Synth 8-3331] design DataAssembler has unconnected port data_2[15]
WARNING: [Synth 8-3331] design DataAssembler has unconnected port data_2[14]
WARNING: [Synth 8-3331] design DataAssembler has unconnected port data_2[13]
WARNING: [Synth 8-3331] design DataAssembler has unconnected port data_2[12]
WARNING: [Synth 8-3331] design DataAssembler has unconnected port data_2[11]
WARNING: [Synth 8-3331] design DataAssembler has unconnected port data_2[10]
WARNING: [Synth 8-3331] design DataAssembler has unconnected port data_2[9]
WARNING: [Synth 8-3331] design DataAssembler has unconnected port data_2[8]
WARNING: [Synth 8-3331] design DataAssembler has unconnected port data_2[7]
WARNING: [Synth 8-3331] design DataAssembler has unconnected port data_2[6]
WARNING: [Synth 8-3331] design DataAssembler has unconnected port data_2[5]
WARNING: [Synth 8-3331] design DataAssembler has unconnected port data_2[4]
WARNING: [Synth 8-3331] design DataAssembler has unconnected port data_2[3]
WARNING: [Synth 8-3331] design DataAssembler has unconnected port data_2[2]
WARNING: [Synth 8-3331] design DataAssembler has unconnected port data_2[1]
WARNING: [Synth 8-3331] design DataAssembler has unconnected port data_2[0]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_out[7]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_out[6]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_out[5]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_out[4]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_out[3]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_out[2]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_out[1]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_out[0]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_in[7]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_in[6]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_in[5]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_in[4]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_in[3]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_in[2]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_in[1]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_in[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1536.965 ; gain = 33.070
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1536.965 ; gain = 33.070
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-141] Inserted 24 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 1587.211 ; gain = 83.316
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Turbo_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Turbo_testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/check_if_equal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module check_if_equal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/data_assembler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataAssembler
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 629982262a6c4654b0dbfa735fbb18b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Turbo_testbench_behav xil_defaultlib.Turbo_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RSC_Encoder_8bit
Compiling module xil_defaultlib.Interleaver_8bit
Compiling module xil_defaultlib.DataAssembler
Compiling module xil_defaultlib.Turbo_Encoder
Compiling module xil_defaultlib.Decoder_16bit
Compiling module xil_defaultlib.Disassembler_24bit
Compiling module xil_defaultlib.check_if_equal
Compiling module xil_defaultlib.Deinterleaver
Compiling module xil_defaultlib.Turbo_Decoder
Compiling module xil_defaultlib.Turbo_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot Turbo_testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Turbo_testbench_behav -key {Behavioral:sim_1:Functional:Turbo_testbench} -tclbatch {Turbo_testbench.tcl} -view {C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/RSC_Encoder_8bit_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.3
Time resolution is 1 ps
open_wave_config C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/RSC_Encoder_8bit_TB_behav.wcfg
WARNING: Simulation object /Turbo_testbench/TD/data_interleaved was not found in the design.
WARNING: Simulation object /Turbo_testbench/TD/data_in_1 was not found in the design.
WARNING: Simulation object /Turbo_testbench/TD/data_in_2 was not found in the design.
source Turbo_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
1
1
0
0
1
0
1
1
0
1
1
0
0
1
0
0
11
11
01
01
10
01
10
11
01
11
11
01
00
10
00
01
$finish called at time : 175 ns : File "C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sim_1/new/Turbo_testbench.v" Line 43
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Turbo_testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1587.211 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Turbo_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Turbo_testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Deinterleaver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deinterleaver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Disassembler_24bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Disassembler_24bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Interleaver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Interleaver_8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/RSC_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/RSC_encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RSC_Encoder_8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Turbo_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Turbo_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Turbo_Encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Turbo_Encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/check_if_equal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module check_if_equal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/data_assembler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataAssembler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sim_1/new/Turbo_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Turbo_testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 629982262a6c4654b0dbfa735fbb18b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Turbo_testbench_behav xil_defaultlib.Turbo_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RSC_Encoder_8bit
Compiling module xil_defaultlib.Interleaver_8bit
Compiling module xil_defaultlib.DataAssembler
Compiling module xil_defaultlib.Turbo_Encoder
Compiling module xil_defaultlib.Decoder_16bit
Compiling module xil_defaultlib.Disassembler_24bit
Compiling module xil_defaultlib.check_if_equal
Compiling module xil_defaultlib.Deinterleaver
Compiling module xil_defaultlib.Turbo_Decoder
Compiling module xil_defaultlib.Turbo_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot Turbo_testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Turbo_testbench_behav -key {Behavioral:sim_1:Functional:Turbo_testbench} -tclbatch {Turbo_testbench.tcl} -view {C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/RSC_Encoder_8bit_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.3
Time resolution is 1 ps
open_wave_config C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/RSC_Encoder_8bit_TB_behav.wcfg
WARNING: Simulation object /Turbo_testbench/TD/data_interleaved was not found in the design.
WARNING: Simulation object /Turbo_testbench/TD/data_in_1 was not found in the design.
WARNING: Simulation object /Turbo_testbench/TD/data_in_2 was not found in the design.
source Turbo_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
1
1
0
0
1
0
1
1
0
1
1
0
0
1
0
0
11
11
01
01
10
01
10
11
01
11
11
01
00
10
00
01
$finish called at time : 175 ns : File "C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sim_1/new/Turbo_testbench.v" Line 43
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Turbo_testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
add_wave {{/Turbo_testbench/data_out}} 
save_wave_config {C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/RSC_Encoder_8bit_TB_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Turbo_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Turbo_testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Deinterleaver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deinterleaver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Disassembler_24bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Disassembler_24bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Interleaver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Interleaver_8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/RSC_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/RSC_encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RSC_Encoder_8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Turbo_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Turbo_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Turbo_Encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Turbo_Encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/check_if_equal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module check_if_equal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/data_assembler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataAssembler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sim_1/new/Turbo_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Turbo_testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 629982262a6c4654b0dbfa735fbb18b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Turbo_testbench_behav xil_defaultlib.Turbo_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RSC_Encoder_8bit
Compiling module xil_defaultlib.Interleaver_8bit
Compiling module xil_defaultlib.DataAssembler
Compiling module xil_defaultlib.Turbo_Encoder
Compiling module xil_defaultlib.Decoder_16bit
Compiling module xil_defaultlib.Disassembler_24bit
Compiling module xil_defaultlib.check_if_equal
Compiling module xil_defaultlib.Deinterleaver
Compiling module xil_defaultlib.Turbo_Decoder
Compiling module xil_defaultlib.Turbo_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot Turbo_testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Turbo_testbench_behav -key {Behavioral:sim_1:Functional:Turbo_testbench} -tclbatch {Turbo_testbench.tcl} -view {C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/RSC_Encoder_8bit_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.3
Time resolution is 1 ps
open_wave_config C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/RSC_Encoder_8bit_TB_behav.wcfg
source Turbo_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
1
1
0
0
1
0
1
1
0
1
1
0
0
1
0
0
11
11
01
01
10
01
10
11
01
11
11
01
00
10
00
01
$finish called at time : 175 ns : File "C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sim_1/new/Turbo_testbench.v" Line 43
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Turbo_testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1587.211 ; gain = 0.000
set_property top Turbo_Encoder_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Turbo_Encoder_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Turbo_Encoder_TB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 629982262a6c4654b0dbfa735fbb18b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Turbo_Encoder_TB_behav xil_defaultlib.Turbo_Encoder_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RSC_Encoder_8bit
Compiling module xil_defaultlib.Interleaver_8bit
Compiling module xil_defaultlib.DataAssembler
Compiling module xil_defaultlib.Turbo_Encoder
Compiling module xil_defaultlib.Turbo_Encoder_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Turbo_Encoder_TB_behav

****** Webtalk v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.sim/sim_1/behav/xsim/xsim.dir/Turbo_Encoder_TB_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon May 22 15:43:21 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Turbo_Encoder_TB_behav -key {Behavioral:sim_1:Functional:Turbo_Encoder_TB} -tclbatch {Turbo_Encoder_TB.tcl} -view {C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/RSC_Encoder_8bit_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.3
Time resolution is 1 ps
open_wave_config C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/RSC_Encoder_8bit_TB_behav.wcfg
WARNING: Simulation object /Turbo_testbench/clk was not found in the design.
WARNING: Simulation object /Turbo_testbench/data_in was not found in the design.
WARNING: Simulation object /Turbo_testbench/TD/data_decode_1 was not found in the design.
WARNING: Simulation object /Turbo_testbench/TD/data_deinterleaved was not found in the design.
WARNING: Simulation object /Turbo_testbench/TD/data_decode_2 was not found in the design.
WARNING: Simulation object /Turbo_testbench/data_encode was not found in the design.
WARNING: Simulation object /Turbo_testbench/data_out was not found in the design.
WARNING: Simulation object /Turbo_testbench/reset_enc was not found in the design.
WARNING: Simulation object /Turbo_testbench/reset_dec was not found in the design.
WARNING: Simulation object /Turbo_testbench/TD/decoder_1/clk was not found in the design.
WARNING: Simulation object /Turbo_testbench/TD/decoder_1/reset was not found in the design.
WARNING: Simulation object /Turbo_testbench/TD/decoder_1/data_in was not found in the design.
WARNING: Simulation object /Turbo_testbench/TD/decoder_1/data_out was not found in the design.
WARNING: Simulation object /Turbo_testbench/TD/decoder_1/i was not found in the design.
WARNING: Simulation object /Turbo_testbench/TD/decoder_1/current_data was not found in the design.
WARNING: Simulation object /Turbo_testbench/TD/decoder_1/state was not found in the design.
WARNING: Simulation object /Turbo_testbench/TD/decoder_1/next_state was not found in the design.
WARNING: Simulation object /Turbo_testbench/TD/decoder_1/next_data_out was not found in the design.
WARNING: Simulation object /Turbo_testbench/TD/decoder_2/clk was not found in the design.
WARNING: Simulation object /Turbo_testbench/TD/decoder_2/reset was not found in the design.
WARNING: Simulation object /Turbo_testbench/TD/decoder_2/data_in was not found in the design.
WARNING: Simulation object /Turbo_testbench/TD/decoder_2/data_out was not found in the design.
WARNING: Simulation object /Turbo_testbench/TD/decoder_2/i was not found in the design.
WARNING: Simulation object /Turbo_testbench/TD/decoder_2/current_data was not found in the design.
WARNING: Simulation object /Turbo_testbench/TD/decoder_2/state was not found in the design.
WARNING: Simulation object /Turbo_testbench/TD/decoder_2/next_state was not found in the design.
WARNING: Simulation object /Turbo_testbench/TD/decoder_2/next_data_out was not found in the design.
WARNING: Simulation object /Turbo_testbench/data_out was not found in the design.
source Turbo_Encoder_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
1
1
0
0
1
0
1
1
0
1
1
0
0
1
0
0
$finish called at time : 95 ns : File "C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sim_1/new/Turbo_Encoder_TB.v" Line 48
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Turbo_Encoder_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1587.211 ; gain = 0.000
add_wave {{/Turbo_Encoder_TB/clk}} {{/Turbo_Encoder_TB/reset}} {{/Turbo_Encoder_TB/data_in}} {{/Turbo_Encoder_TB/data_out}} 
save_wave_config {C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/RSC_Encoder_8bit_TB_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Turbo_Encoder_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Turbo_Encoder_TB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 629982262a6c4654b0dbfa735fbb18b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Turbo_Encoder_TB_behav xil_defaultlib.Turbo_Encoder_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Turbo_Encoder_TB_behav -key {Behavioral:sim_1:Functional:Turbo_Encoder_TB} -tclbatch {Turbo_Encoder_TB.tcl} -view {C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/RSC_Encoder_8bit_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.3
Time resolution is 1 ps
open_wave_config C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/RSC_Encoder_8bit_TB_behav.wcfg
source Turbo_Encoder_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
1
1
0
0
1
0
1
1
0
1
1
0
0
1
0
0
$finish called at time : 95 ns : File "C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sim_1/new/Turbo_Encoder_TB.v" Line 48
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Turbo_Encoder_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
add_wave {{/Turbo_Encoder_TB/TE/RSC1/state}} 
add_wave {{/Turbo_Encoder_TB/TE/RSC2/state}} 
add_wave {{/Turbo_Encoder_TB/TE/RSC2/current_data}} 
add_wave {{/Turbo_Encoder_TB/TE/RSC1/current_data}} 
save_wave_config {C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/RSC_Encoder_8bit_TB_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Turbo_Encoder_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Turbo_Encoder_TB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 629982262a6c4654b0dbfa735fbb18b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Turbo_Encoder_TB_behav xil_defaultlib.Turbo_Encoder_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Turbo_Encoder_TB_behav -key {Behavioral:sim_1:Functional:Turbo_Encoder_TB} -tclbatch {Turbo_Encoder_TB.tcl} -view {C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/RSC_Encoder_8bit_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.3
Time resolution is 1 ps
open_wave_config C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/RSC_Encoder_8bit_TB_behav.wcfg
source Turbo_Encoder_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
1
1
0
0
1
0
1
1
0
1
1
0
0
1
0
0
$finish called at time : 95 ns : File "C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sim_1/new/Turbo_Encoder_TB.v" Line 48
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Turbo_Encoder_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
add_wave {{/Turbo_Encoder_TB/TE/assemble/data_1}} {{/Turbo_Encoder_TB/TE/assemble/data_2}} 
add_wave {{/Turbo_Encoder_TB/TE/assemble/data_1}} {{/Turbo_Encoder_TB/TE/assemble/data_2}} {{/Turbo_Encoder_TB/TE/assemble/parity_1}} {{/Turbo_Encoder_TB/TE/assemble/parity_2}} 
save_wave_config {C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/RSC_Encoder_8bit_TB_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Turbo_Encoder_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Turbo_Encoder_TB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 629982262a6c4654b0dbfa735fbb18b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Turbo_Encoder_TB_behav xil_defaultlib.Turbo_Encoder_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Turbo_Encoder_TB_behav -key {Behavioral:sim_1:Functional:Turbo_Encoder_TB} -tclbatch {Turbo_Encoder_TB.tcl} -view {C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/RSC_Encoder_8bit_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.3
Time resolution is 1 ps
open_wave_config C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/RSC_Encoder_8bit_TB_behav.wcfg
source Turbo_Encoder_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
1
1
0
0
1
0
1
1
0
1
1
0
0
1
0
0
$finish called at time : 95 ns : File "C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sim_1/new/Turbo_Encoder_TB.v" Line 48
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Turbo_Encoder_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
save_wave_config {C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/RSC_Encoder_8bit_TB_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Turbo_Encoder_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Turbo_Encoder_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Interleaver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Interleaver_8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/RSC_encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RSC_Encoder_8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Turbo_Encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Turbo_Encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/data_assembler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataAssembler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sim_1/new/Turbo_Encoder_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Turbo_Encoder_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 629982262a6c4654b0dbfa735fbb18b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Turbo_Encoder_TB_behav xil_defaultlib.Turbo_Encoder_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RSC_Encoder_8bit
Compiling module xil_defaultlib.Interleaver_8bit
Compiling module xil_defaultlib.DataAssembler
Compiling module xil_defaultlib.Turbo_Encoder
Compiling module xil_defaultlib.Turbo_Encoder_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Turbo_Encoder_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Turbo_Encoder_TB_behav -key {Behavioral:sim_1:Functional:Turbo_Encoder_TB} -tclbatch {Turbo_Encoder_TB.tcl} -view {C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/RSC_Encoder_8bit_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.3
Time resolution is 1 ps
open_wave_config C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/RSC_Encoder_8bit_TB_behav.wcfg
source Turbo_Encoder_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
1
1
0
0
1
0
1
1
0
1
1
0
0
1
0
0
x
x
$finish called at time : 105 ns : File "C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sim_1/new/Turbo_Encoder_TB.v" Line 48
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Turbo_Encoder_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
set_property top Turbo_testbench [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
current_sim simulation_7
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Turbo_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Turbo_testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Deinterleaver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deinterleaver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Disassembler_24bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Disassembler_24bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Interleaver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Interleaver_8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/RSC_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/RSC_encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RSC_Encoder_8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Turbo_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Turbo_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Turbo_Encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Turbo_Encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/check_if_equal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module check_if_equal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/data_assembler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataAssembler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sim_1/new/Turbo_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Turbo_testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 629982262a6c4654b0dbfa735fbb18b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Turbo_testbench_behav xil_defaultlib.Turbo_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RSC_Encoder_8bit
Compiling module xil_defaultlib.Interleaver_8bit
Compiling module xil_defaultlib.DataAssembler
Compiling module xil_defaultlib.Turbo_Encoder
Compiling module xil_defaultlib.Decoder_16bit
Compiling module xil_defaultlib.Disassembler_24bit
Compiling module xil_defaultlib.check_if_equal
Compiling module xil_defaultlib.Deinterleaver
Compiling module xil_defaultlib.Turbo_Decoder
Compiling module xil_defaultlib.Turbo_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot Turbo_testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Turbo_testbench_behav -key {Behavioral:sim_1:Functional:Turbo_testbench} -tclbatch {Turbo_testbench.tcl} -view {C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/RSC_Encoder_8bit_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.3
Time resolution is 1 ps
open_wave_config C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/RSC_Encoder_8bit_TB_behav.wcfg
WARNING: Simulation object /Turbo_Encoder_TB/clk was not found in the design.
WARNING: Simulation object /Turbo_Encoder_TB/reset was not found in the design.
WARNING: Simulation object /Turbo_Encoder_TB/data_in was not found in the design.
WARNING: Simulation object /Turbo_Encoder_TB/TE/RSC1/state was not found in the design.
WARNING: Simulation object /Turbo_Encoder_TB/TE/assemble/data_1 was not found in the design.
WARNING: Simulation object /Turbo_Encoder_TB/TE/assemble/parity_1 was not found in the design.
WARNING: Simulation object /Turbo_Encoder_TB/TE/RSC2/state was not found in the design.
WARNING: Simulation object /Turbo_Encoder_TB/TE/assemble/data_2 was not found in the design.
WARNING: Simulation object /Turbo_Encoder_TB/TE/assemble/parity_2 was not found in the design.
WARNING: Simulation object /Turbo_Encoder_TB/data_out was not found in the design.
source Turbo_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
1
1
0
0
1
0
1
1
0
1
1
0
0
1
0
0
11
11
01
01
10
01
10
11
01
11
11
01
00
10
00
01
$finish called at time : 175 ns : File "C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sim_1/new/Turbo_testbench.v" Line 43
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Turbo_testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1587.211 ; gain = 0.000
add_wave {{/Turbo_testbench/TD/data_in}} {{/Turbo_testbench/TD/data_deinterleaved}} {{/Turbo_testbench/TD/data_parity_1}} {{/Turbo_testbench/TD/data_parity_2}} {{/Turbo_testbench/TD/data_original}} {{/Turbo_testbench/TD/data_decode_1}} {{/Turbo_testbench/TD/data_decode_2}} 
save_wave_config {C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/RSC_Encoder_8bit_TB_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Turbo_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Turbo_testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 629982262a6c4654b0dbfa735fbb18b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Turbo_testbench_behav xil_defaultlib.Turbo_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Turbo_testbench_behav -key {Behavioral:sim_1:Functional:Turbo_testbench} -tclbatch {Turbo_testbench.tcl} -view {C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/RSC_Encoder_8bit_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.3
Time resolution is 1 ps
open_wave_config C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/RSC_Encoder_8bit_TB_behav.wcfg
source Turbo_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
1
1
0
0
1
0
1
1
0
1
1
0
0
1
0
0
11
11
01
01
10
01
10
11
01
11
11
01
00
10
00
01
$finish called at time : 175 ns : File "C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sim_1/new/Turbo_testbench.v" Line 43
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Turbo_testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
add_wave {{/Turbo_testbench/TD/decoder_1/state}} 
add_wave {{/Turbo_testbench/TD/decoder_2/state}} 
save_wave_config {C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/RSC_Encoder_8bit_TB_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Turbo_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Turbo_testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 629982262a6c4654b0dbfa735fbb18b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Turbo_testbench_behav xil_defaultlib.Turbo_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Turbo_testbench_behav -key {Behavioral:sim_1:Functional:Turbo_testbench} -tclbatch {Turbo_testbench.tcl} -view {C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/RSC_Encoder_8bit_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.3
Time resolution is 1 ps
open_wave_config C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/RSC_Encoder_8bit_TB_behav.wcfg
source Turbo_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
1
1
0
0
1
0
1
1
0
1
1
0
0
1
0
0
11
11
01
01
10
01
10
11
01
11
11
01
00
10
00
01
$finish called at time : 175 ns : File "C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sim_1/new/Turbo_testbench.v" Line 43
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Turbo_testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
add_wave {{/Turbo_testbench/TD/decoder_1/current_data}} 
add_wave {{/Turbo_testbench/TD/decoder_2/current_data}} 
save_wave_config {C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/RSC_Encoder_8bit_TB_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Turbo_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Turbo_testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 629982262a6c4654b0dbfa735fbb18b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Turbo_testbench_behav xil_defaultlib.Turbo_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Turbo_testbench_behav -key {Behavioral:sim_1:Functional:Turbo_testbench} -tclbatch {Turbo_testbench.tcl} -view {C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/RSC_Encoder_8bit_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.3
Time resolution is 1 ps
open_wave_config C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/RSC_Encoder_8bit_TB_behav.wcfg
source Turbo_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
1
1
0
0
1
0
1
1
0
1
1
0
0
1
0
0
11
11
01
01
10
01
10
11
01
11
11
01
00
10
00
01
$finish called at time : 175 ns : File "C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sim_1/new/Turbo_testbench.v" Line 43
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Turbo_testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
set_property top Turbo_Decoder [current_fileset]
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1587.211 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Turbo_Decoder' [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Turbo_Decoder.v:3]
INFO: [Synth 8-638] synthesizing module 'Decoder_16bit' [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/RSC_decoder.v:23]
WARNING: [Synth 8-6014] Unused sequential element current_data_reg was removed.  [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/RSC_decoder.v:84]
WARNING: [Synth 8-5788] Register i_reg in module Decoder_16bit is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/RSC_decoder.v:85]
WARNING: [Synth 8-5788] Register data_out_reg in module Decoder_16bit is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/RSC_decoder.v:89]
INFO: [Synth 8-256] done synthesizing module 'Decoder_16bit' (1#1) [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/RSC_decoder.v:23]
INFO: [Synth 8-638] synthesizing module 'Disassembler_24bit' [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Disassembler_24bit.v:23]
INFO: [Synth 8-638] synthesizing module 'Interleaver_8bit' [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Interleaver.v:23]
WARNING: [Synth 8-3848] Net data_out in module/entity Interleaver_8bit does not have driver. [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Interleaver.v:25]
INFO: [Synth 8-256] done synthesizing module 'Interleaver_8bit' (2#1) [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Interleaver.v:23]
WARNING: [Synth 8-3848] Net out_1 in module/entity Disassembler_24bit does not have driver. [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Disassembler_24bit.v:25]
WARNING: [Synth 8-3848] Net out_2 in module/entity Disassembler_24bit does not have driver. [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Disassembler_24bit.v:26]
WARNING: [Synth 8-3848] Net out_3 in module/entity Disassembler_24bit does not have driver. [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Disassembler_24bit.v:27]
INFO: [Synth 8-256] done synthesizing module 'Disassembler_24bit' (3#1) [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Disassembler_24bit.v:23]
INFO: [Synth 8-638] synthesizing module 'check_if_equal' [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/check_if_equal.v:23]
WARNING: [Synth 8-3848] Net ouput_data in module/entity check_if_equal does not have driver. [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/check_if_equal.v:27]
INFO: [Synth 8-256] done synthesizing module 'check_if_equal' (4#1) [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/check_if_equal.v:23]
INFO: [Synth 8-638] synthesizing module 'Deinterleaver' [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Deinterleaver.v:3]
WARNING: [Synth 8-3848] Net data_out in module/entity Deinterleaver does not have driver. [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Deinterleaver.v:5]
INFO: [Synth 8-256] done synthesizing module 'Deinterleaver' (5#1) [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Deinterleaver.v:3]
INFO: [Synth 8-256] done synthesizing module 'Turbo_Decoder' (6#1) [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Turbo_Decoder.v:3]
WARNING: [Synth 8-3331] design Deinterleaver has unconnected port data_out[7]
WARNING: [Synth 8-3331] design Deinterleaver has unconnected port data_out[6]
WARNING: [Synth 8-3331] design Deinterleaver has unconnected port data_out[5]
WARNING: [Synth 8-3331] design Deinterleaver has unconnected port data_out[4]
WARNING: [Synth 8-3331] design Deinterleaver has unconnected port data_out[3]
WARNING: [Synth 8-3331] design Deinterleaver has unconnected port data_out[2]
WARNING: [Synth 8-3331] design Deinterleaver has unconnected port data_out[1]
WARNING: [Synth 8-3331] design Deinterleaver has unconnected port data_out[0]
WARNING: [Synth 8-3331] design Deinterleaver has unconnected port data_in[7]
WARNING: [Synth 8-3331] design Deinterleaver has unconnected port data_in[6]
WARNING: [Synth 8-3331] design Deinterleaver has unconnected port data_in[5]
WARNING: [Synth 8-3331] design Deinterleaver has unconnected port data_in[4]
WARNING: [Synth 8-3331] design Deinterleaver has unconnected port data_in[3]
WARNING: [Synth 8-3331] design Deinterleaver has unconnected port data_in[2]
WARNING: [Synth 8-3331] design Deinterleaver has unconnected port data_in[1]
WARNING: [Synth 8-3331] design Deinterleaver has unconnected port data_in[0]
WARNING: [Synth 8-3331] design check_if_equal has unconnected port ouput_data[7]
WARNING: [Synth 8-3331] design check_if_equal has unconnected port ouput_data[6]
WARNING: [Synth 8-3331] design check_if_equal has unconnected port ouput_data[5]
WARNING: [Synth 8-3331] design check_if_equal has unconnected port ouput_data[4]
WARNING: [Synth 8-3331] design check_if_equal has unconnected port ouput_data[3]
WARNING: [Synth 8-3331] design check_if_equal has unconnected port ouput_data[2]
WARNING: [Synth 8-3331] design check_if_equal has unconnected port ouput_data[1]
WARNING: [Synth 8-3331] design check_if_equal has unconnected port ouput_data[0]
WARNING: [Synth 8-3331] design check_if_equal has unconnected port original[7]
WARNING: [Synth 8-3331] design check_if_equal has unconnected port original[6]
WARNING: [Synth 8-3331] design check_if_equal has unconnected port original[5]
WARNING: [Synth 8-3331] design check_if_equal has unconnected port original[4]
WARNING: [Synth 8-3331] design check_if_equal has unconnected port original[3]
WARNING: [Synth 8-3331] design check_if_equal has unconnected port original[2]
WARNING: [Synth 8-3331] design check_if_equal has unconnected port original[1]
WARNING: [Synth 8-3331] design check_if_equal has unconnected port original[0]
WARNING: [Synth 8-3331] design check_if_equal has unconnected port data_decode_1[7]
WARNING: [Synth 8-3331] design check_if_equal has unconnected port data_decode_1[6]
WARNING: [Synth 8-3331] design check_if_equal has unconnected port data_decode_1[5]
WARNING: [Synth 8-3331] design check_if_equal has unconnected port data_decode_1[4]
WARNING: [Synth 8-3331] design check_if_equal has unconnected port data_decode_1[3]
WARNING: [Synth 8-3331] design check_if_equal has unconnected port data_decode_1[2]
WARNING: [Synth 8-3331] design check_if_equal has unconnected port data_decode_1[1]
WARNING: [Synth 8-3331] design check_if_equal has unconnected port data_decode_1[0]
WARNING: [Synth 8-3331] design check_if_equal has unconnected port data_deinterleaved[7]
WARNING: [Synth 8-3331] design check_if_equal has unconnected port data_deinterleaved[6]
WARNING: [Synth 8-3331] design check_if_equal has unconnected port data_deinterleaved[5]
WARNING: [Synth 8-3331] design check_if_equal has unconnected port data_deinterleaved[4]
WARNING: [Synth 8-3331] design check_if_equal has unconnected port data_deinterleaved[3]
WARNING: [Synth 8-3331] design check_if_equal has unconnected port data_deinterleaved[2]
WARNING: [Synth 8-3331] design check_if_equal has unconnected port data_deinterleaved[1]
WARNING: [Synth 8-3331] design check_if_equal has unconnected port data_deinterleaved[0]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_out[7]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_out[6]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_out[5]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_out[4]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_out[3]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_out[2]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_out[1]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_out[0]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_in[7]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_in[6]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_in[5]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_in[4]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_in[3]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_in[2]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_in[1]
WARNING: [Synth 8-3331] design Interleaver_8bit has unconnected port data_in[0]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_1[7]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_1[6]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_1[5]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_1[4]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_1[3]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_1[2]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_1[1]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_1[0]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_2[15]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_2[14]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_2[13]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_2[12]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_2[11]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_2[10]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_2[9]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_2[8]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_2[7]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_2[6]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_2[5]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_2[4]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_2[3]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_2[2]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_2[1]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_2[0]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_3[15]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_3[14]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_3[13]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_3[12]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_3[11]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_3[10]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_3[9]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_3[8]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_3[7]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_3[6]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_3[5]
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port out_3[4]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1587.211 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1587.211 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-141] Inserted 8 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 1614.367 ; gain = 27.156
save_wave_config {C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/RSC_Encoder_8bit_TB_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Turbo_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Turbo_testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Deinterleaver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deinterleaver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Disassembler_24bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Disassembler_24bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Interleaver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Interleaver_8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/RSC_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/RSC_encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RSC_Encoder_8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Turbo_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Turbo_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Turbo_Encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Turbo_Encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/check_if_equal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module check_if_equal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/data_assembler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataAssembler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sim_1/new/Turbo_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Turbo_testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 629982262a6c4654b0dbfa735fbb18b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Turbo_testbench_behav xil_defaultlib.Turbo_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RSC_Encoder_8bit
Compiling module xil_defaultlib.Interleaver_8bit
Compiling module xil_defaultlib.DataAssembler
Compiling module xil_defaultlib.Turbo_Encoder
Compiling module xil_defaultlib.Decoder_16bit
Compiling module xil_defaultlib.Disassembler_24bit
Compiling module xil_defaultlib.check_if_equal
Compiling module xil_defaultlib.Deinterleaver
Compiling module xil_defaultlib.Turbo_Decoder
Compiling module xil_defaultlib.Turbo_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot Turbo_testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Turbo_testbench_behav -key {Behavioral:sim_1:Functional:Turbo_testbench} -tclbatch {Turbo_testbench.tcl} -view {C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/RSC_Encoder_8bit_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.3
Time resolution is 1 ps
open_wave_config C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/RSC_Encoder_8bit_TB_behav.wcfg
source Turbo_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
1
1
0
0
1
0
1
1
0
1
1
0
0
1
0
0
11
11
01
00
10
01
10
11
01
11
11
01
00
10
00
01
$finish called at time : 175 ns : File "C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sim_1/new/Turbo_testbench.v" Line 43
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Turbo_testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1614.367 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1614.367 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue May 23 09:02:21 2023...
