<root><simulation><result_generated_time />2023-05-16 17:58:55<layer><layer_spec />{'B': 1, 'K': 128, 'C': 64, 'OY': 150, 'OX': 150, 'IY': 299, 'IX': 299, 'FY': 1, 'FX': 1, 'SY': 2, 'SX': 2, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />184320000<total_data_size_element />{'W': 8192, 'I': 5721664, 'O': 2880000}<total_data_reuse />{'W': 22500, 'I': 32.214404760573146, 'O': 64}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />4/133</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />40320</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [2, 1, 1], 'I': [375, 1, 1], 'O': [750, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 25)], [('OX', 5), ('OY', 3)]], [[], [('K', 2)]], [], []]<I />[[[], [('K', 2)]], [[('OY', 25)], [('OX', 5), ('OY', 3)]], [], []]<O />[[], [[('OY', 25)], [('OX', 5), ('OY', 3), ('K', 2)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 16)], [('C', 64), ('K', 4), ('OX', 30), ('OY', 2)], []]<I />[[('K', 16), ('C', 64), ('K', 4)], [('OX', 30)], [('OY', 2)]]<O />[[('K', 16), ('C', 64)], [('K', 4), ('OX', 30)], [('OY', 2)]]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [375.0, 1, 60, 1], 'I': [2.0, 64.0, 1.0, 1.0], 'O': [1.0, 64, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [128, 65536, 65536], 'I': [512, 5760000, 11520000], 'O': [128, 11520000, 23040000], 'O_partial': [128, 0, 0], 'O_final': [0, 11520000, 23040000]}<actual_mem_utilization_individual />{'W': [0.25, 0.0, 0.0], 'I': [1.0, 0.17, 0.0], 'O': [0.25, 0.34, 0.0]}<actual_mem_utilization_shared />{'W': [0.25, 0.52, 0.0], 'I': [1.0, 0.52, 0.0], 'O': [0.25, 0.52, 0.0]}<effective_mem_size_bit />{'W': [8, 65536, 65536], 'I': [512, 5760000, 11520000], 'O': [128, 2880000, 11520000], 'O_partial': [128, 0, 0], 'O_final': [0, 2880000, 11520000]}<total_unit_count />{'W': [750, 2, 1, 1], 'I': [750, 375, 1, 1], 'O': [750, 750, 1, 1]}<unique_unit_count />{'W': [2, 2, 1, 1], 'I': [375, 375, 1, 1], 'O': [750, 750, 1, 1]}<duplicate_unit_count />{'W': [375.0, 1.0, 1.0, 1.0], 'I': [2.0, 1.0, 1.0, 1.0], 'O': [1.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[491520, 491520], [491520, 8192], [8192, 0]]<I />[[22886656, 5721664], [5721664, 5721664], [5721664, 0]]<O />[[(181440000, 184320000), (2880000, 0)], [(0, 2880000), (2880000, 0)], [(0, 2880000), (0, 0)]]<O_partial />[[(181440000, 184320000), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (2880000, 0)], [(0, 2880000), (2880000, 0)], [(0, 2880000), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[61440, 61440], [7680, 128], [32, 0]]<I />[[2860832, 715208], [89401, 89401], [22350, 0]]<O />[[(22680000, 23040000), (360000, 0)], [(0, 45000), (45000, 0)], [(0, 11250), (0, 0)]]<O_partial />[([22680000, 23040000], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [360000, 0]), ([0, 45000], [45000, 0]), ([0, 11250], [0, 0])]</mem_access_count_word><mac_count><active />184320000<idle />67338240</mac_count></basic_info><energy><total_energy />406380088.6<mem_energy_breakdown><W />[43.0, 820.4, 42.6]<I />[1222.0, 17718.2, 29767.2]<O />[16141.4, 8918.4, 14983.3]</mem_energy_breakdown><MAC_energy><active_MAC />402923520.0<idle_MAC />3366912.0<total />406290432.0</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.7<utilization_without_data_loading />0.7324<utilization_spatial />0.7324<utilization_temporal_with_data_loading />0.9557<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />257140<latency_cycle_without_data_loading />245760<ideal_computing_cycle />245760<data_loading><load_cycle_total />11380<load_cycle_individual />{'W': [2, 128, 0], 'I': [375, 11250, 0]}<load_cycle_combined />{'W': 128, 'I': 11250}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-245759], [-215026, -245744], [-245760, -245760]], 'I': [[-245759], [-59944, -38291], [-111630, -120068]], 'O': [[-245760], [-245280, -200640], [-200760, -234510]]}<mem_stall_cycle_shared />{'W': [[-245759], [-215026, 0], [0, 0]], 'I': [[-245759], [-59944, 0], [0, 0]], 'O': [[-245760], [-245280, -200640], [-200760, -234510]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [128, 65536, 65536], 'I': [512, 5760000, 11520000], 'O': [128, 11520000, 23040000], 'O_partial': [128, 0, 0], 'O_final': [0, 11520000, 23040000]}<data_size_each_level_total />{'W': [256, 65536, 65536], 'I': [192000, 5760000, 11520000], 'O': [96000, 11520000, 23040000]}<loop_cycles_each_level />{'W': [16, 245760, 245760], 'I': [4096, 122880, 245760], 'O': [1024, 122880, 245760]}<top_ir_loop_size />{'W': [1, 60, 1], 'I': [4, 1, 1], 'O': [64, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [16.0, 0.3], [0.3, 0.3]], 'I': [[8.0, 0.1], [46.9, 46.9], [46.9, 46.9]], 'O': [[8.0, 0.1], [93.8, 93.8], [93.8, 93.8]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [16.0, 16.0], [16.0, 0.3]], 'I': [[8.0, 0.5], [187.5, 46.9], [46.9, 46.9]], 'O': [[8.0, 8.0], [6000.0, 93.8], [93.8, 93.8]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [16.0, 0.3], [0.3, 0]], 'I': [[8.0, 0.5], [187.5, 46.9], [46.9, 0]], 'O': [[8.0, 0.1], [93.8, 93.8], [93.8, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [297.2, 140.9], [47.1, 93.8]], 'I': [[8.0, 0.5], [297.2, 140.9], [47.1, 93.8]], 'O': [[8.0, 0.1], [297.2, 140.9], [47.1, 93.8]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 245760], [16, 16, 15360], [245760, 245760, 1]], 'I': [[1, 1, 245760], [1024, 4096, 60], [122880, 122880, 2]], 'O': [[1, 1, 245760], [1024, 1024, 240], [122880, 122880, 2]]}<trans_time_real />{'W': [[0, 1, 245760], [[2, 16, 15360], [0, 16, 15360]], [[128, 245760, 1], [32, 245760, 1]]], 'I': [[0, 1, 245760], [[8, 4096, 60], [375, 4096, 60]], [[11250, 122880, 2], [2812, 122880, 2]]], 'O': [[0, 1, 245760], [[2, 1024, 240], [188, 1024, 240]], [[22500, 122880, 2], [5625, 122880, 2]]]}<single_stall_cycle />{'W': [[-1], [-14, -16], [-245632, -245728]], 'I': [[-1], [-1016, -649], [-111630, -120068]], 'O': [[-1], [-1022, -836], [-100380, -117255]]}<single_stall_count />{'W': [245759, 15359, 0], 'I': [245759, 59, 1], 'O': [245760, 240, 2]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [11250, 0], 'O': [45000, 0]}, 1: {'W': [30718, 0], 'I': [22125, 11250], 'O': [45120, 45000]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-234510, -245760], [-200760, -245760]], 1: [[-192917, -234510], [-200640, -200760]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.4<mem_area />121.1<mem_area_percentage />99.8 %</area></results><elapsed_time_second />4</simulation></root>