
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.123897                       # Number of seconds simulated
sim_ticks                                123897400000                       # Number of ticks simulated
final_tick                               123897400000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 284580                       # Simulator instruction rate (inst/s)
host_op_rate                                   329941                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              177785442                       # Simulator tick rate (ticks/s)
host_mem_usage                                 688636                       # Number of bytes of host memory used
host_seconds                                   696.89                       # Real time elapsed on the host
sim_insts                                   198322026                       # Number of instructions simulated
sim_ops                                     229933355                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 123897400000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst          271936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          345984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::l2.prefetcher       847680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1465600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       271936                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        271936                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks         6976                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            6976                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             4249                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             5406                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::l2.prefetcher        13245                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               22900                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks           109                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                109                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst            2194848                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data            2792504                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::l2.prefetcher       6841790                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              11829143                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst       2194848                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2194848                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks           56305                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                56305                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks           56305                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst           2194848                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data           2792504                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher      6841790                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             11885447                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       22900                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        109                       # Number of write requests accepted
system.mem_ctrls.readBursts                     22900                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      109                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1464448                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1152                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    5376                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1465600                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 6976                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     18                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2238                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1362                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2359                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1250                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1383                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1304                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1752                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1914                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1511                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1181                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              972                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              932                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1046                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1193                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1262                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                12                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                47                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                12                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                10                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  123897328500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 22900                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  109                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   10493                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    5172                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2736                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1115                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     765                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     829                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     832                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     427                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     282                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     116                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     87                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         5878                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    249.641375                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   133.723362                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   327.752253                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3297     56.09%     56.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1135     19.31%     75.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          287      4.88%     80.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          131      2.23%     82.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          118      2.01%     84.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           78      1.33%     85.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           55      0.94%     86.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           38      0.65%     87.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          739     12.57%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         5878                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            5                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    4539.800000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    427.746376                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   9616.486063                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023            4     80.00%     80.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::21504-22527            1     20.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             5                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            5                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.800000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.771851                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.095445                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                3     60.00%     60.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                2     40.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             5                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   1892705661                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              2321743161                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  114410000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     82715.92                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat               101465.92                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        11.82                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.04                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     11.83                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.06                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.09                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.09                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.11                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      14.69                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    17025                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      51                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.40                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                47.22                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    5384733.30                       # Average gap between requests
system.mem_ctrls.pageHitRate                    74.28                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 23911860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 12690480                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                91898940                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                 438480                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         2977316160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            678398040                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            190465920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      5974741140                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      4673490720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      23990837655                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            38614624215                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            311.666138                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         121912753007                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    392743000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    1268206000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  96639675000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  12170562097                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     323658243                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  13102555660                       # Time in different power states
system.mem_ctrls_1.actEnergy                 18142740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  9616530                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                71478540                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         1916447520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            442936170                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            118740960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      4023719490                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      2988645120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      25929639210                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            35519841780                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            286.687548                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         122615559565                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    241434000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     816014000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 106008901500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   7782964402                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     224129685                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   8823956413                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 123897400000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                77475825                       # Number of BP lookups
system.cpu.branchPred.condPredicted          42339706                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           9182228                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             59764283                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                44121509                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             73.825882                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                17711542                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect            1986541                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         4825932                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            4179338                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           646594                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted       101578                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 123897400000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 123897400000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 123897400000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 123897400000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    75                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    123897400000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        247794801                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           10650813                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      392851600                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    77475825                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           66012389                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     227284555                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                18386612                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                 4303                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          9343                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles         7504                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                 153032585                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 70555                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          247149824                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.915215                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.051922                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 24469486      9.90%      9.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 74697645     30.22%     40.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 45300753     18.33%     58.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                102681940     41.55%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            247149824                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.312661                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.585391                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 21599282                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              16608931                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 197179943                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               2632930                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                9128738                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved             35885791                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                 73132                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              406481661                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts              37074326                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                9128738                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 49140225                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                12958424                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         479757                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 172046987                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               3395693                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              366509725                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts              19265877                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents               1037206                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 113789                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 284945                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                1326881                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           495126497                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups            1719981910                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        469877220                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                16                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             305748822                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                189377675                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts               9433                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           6432                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   4395671                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             47972365                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            28392780                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           1390382                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          5809006                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  347703325                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               12182                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 293199578                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           8120368                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined       117782151                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined    332495726                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            667                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     247149824                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.186323                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.082698                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            90503722     36.62%     36.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            54092880     21.89%     58.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            70172664     28.39%     86.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            30761335     12.45%     99.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1618750      0.65%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                 473      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       247149824                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                35158083     67.39%     67.39% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                   7376      0.01%     67.40% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     67.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     67.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     67.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     67.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     67.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     67.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     67.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     67.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     67.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     67.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     67.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     67.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     67.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     67.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     67.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     67.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     67.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     67.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     67.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     67.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     67.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     67.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     67.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     67.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     67.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     67.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     67.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     67.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     67.40% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead               11325495     21.71%     89.11% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               5681326     10.89%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               14      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             224877250     76.70%     76.70% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              1651639      0.56%     77.26% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     77.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     77.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     77.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     77.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     77.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     77.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     77.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     77.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     77.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     77.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     77.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     77.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     77.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     77.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     77.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     77.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     77.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     77.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     77.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     77.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     77.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     77.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     77.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     77.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc           2956      0.00%     77.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     77.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.26% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             42224459     14.40%     91.66% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            24443258      8.34%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             16      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              293199578                       # Type of FU issued
system.cpu.iq.rate                           1.183235                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    52172294                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.177941                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          893841596                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         465509705                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    268810837                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  46                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 16                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              345371842                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      30                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads          2027964                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads     22361225                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses       714024                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation        12082                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      6591509                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads      1439664                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked         60273                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                9128738                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 7617615                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                136938                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           347716103                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              47972365                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             28392780                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               6431                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   5145                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                119681                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents          12082                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        9222950                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       716054                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              9939004                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             275776520                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              35743090                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts          17423058                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                           596                       # number of nop insts executed
system.cpu.iew.exec_refs                     58810668                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 39753481                       # Number of branches executed
system.cpu.iew.exec_stores                   23067578                       # Number of stores executed
system.cpu.iew.exec_rate                     1.112923                       # Inst execution rate
system.cpu.iew.wb_sent                      269325285                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     268810853                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 164069547                       # num instructions producing a value
system.cpu.iew.wb_consumers                 363547690                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.084812                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.451301                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts        97256862                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           11515                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           9117660                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    230649845                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.996894                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.486587                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    119386656     51.76%     51.76% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     53719403     23.29%     75.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     30265391     13.12%     88.17% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     13680487      5.93%     94.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      5015606      2.17%     96.28% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      3179169      1.38%     97.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      1815524      0.79%     98.44% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       910576      0.39%     98.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      2677033      1.16%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    230649845                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            198322026                       # Number of instructions committed
system.cpu.commit.committedOps              229933355                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       47412411                       # Number of memory references committed
system.cpu.commit.loads                      25611140                       # Number of loads committed
system.cpu.commit.membars                        5751                       # Number of memory barriers committed
system.cpu.commit.branches                   34642991                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 213035027                       # Number of committed integer instructions.
system.cpu.commit.function_calls              8279490                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        180896978     78.67%     78.67% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult         1621010      0.70%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc         2956      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        25611140     11.14%     90.52% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       21801255      9.48%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         229933355                       # Class of committed instruction
system.cpu.commit.bw_lim_events               2677033                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    555162067                       # The number of ROB reads
system.cpu.rob.rob_writes                   670926028                       # The number of ROB writes
system.cpu.timesIdled                           10754                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          644977                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   198322026                       # Number of Instructions Simulated
system.cpu.committedOps                     229933355                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.249457                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.249457                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.800348                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.800348                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                335376006                       # number of integer regfile reads
system.cpu.int_regfile_writes               191568290                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        16                       # number of floating regfile reads
system.cpu.cc_regfile_reads                 935609495                       # number of cc regfile reads
system.cpu.cc_regfile_writes                166654133                       # number of cc regfile writes
system.cpu.misc_regfile_reads                51528176                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  11379                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 123897400000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements            687869                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.538882                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            51546064                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            688893                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             74.824485                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle          78949500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.538882                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999550                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999550                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           82                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          268                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          673                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         106554471                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        106554471                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 123897400000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     30821383                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        30821383                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     20713131                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       20713131                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data         5838                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         5838                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data         5689                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         5689                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      51534514                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51534514                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     51534514                       # number of overall hits
system.cpu.dcache.overall_hits::total        51534514                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       687356                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        687356                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       699164                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       699164                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data          228                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          228                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data      1386520                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1386520                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      1386520                       # number of overall misses
system.cpu.dcache.overall_misses::total       1386520                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   7061782500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   7061782500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   6243210293                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   6243210293                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data      1352500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      1352500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  13304992793                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  13304992793                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  13304992793                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  13304992793                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     31508739                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     31508739                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     21412295                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     21412295                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data         6066                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         6066                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data         5689                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         5689                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     52921034                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52921034                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     52921034                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52921034                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.021815                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.021815                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.032652                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.032652                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.037587                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.037587                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.026200                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.026200                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.026200                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.026200                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 10273.835538                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 10273.835538                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data  8929.536265                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  8929.536265                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data  5932.017544                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total  5932.017544                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data  9595.961683                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  9595.961683                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data  9595.961683                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  9595.961683                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         1101                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       445188                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               295                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           54659                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     3.732203                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     8.144825                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       687869                       # number of writebacks
system.cpu.dcache.writebacks::total            687869                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data       184412                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       184412                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data       513203                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       513203                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data          228                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          228                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       697615                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       697615                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       697615                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       697615                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       502944                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       502944                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       185961                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       185961                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       688905                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       688905                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       688905                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       688905                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   5121070500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   5121070500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1796111446                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1796111446                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   6917181946                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   6917181946                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   6917181946                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   6917181946                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.015962                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.015962                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.008685                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008685                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.013018                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013018                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.013018                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013018                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 10182.188275                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 10182.188275                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data  9658.538328                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total  9658.538328                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 10040.835741                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 10040.835741                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 10040.835741                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 10040.835741                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 123897400000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 123897400000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 123897400000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements            139334                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.769692                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           152881357                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            139846                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1093.212226                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle         275741500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.769692                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999550                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999550                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           74                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          225                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          177                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           17                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         306204927                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        306204927                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 123897400000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    152881357                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       152881357                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     152881357                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        152881357                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    152881357                       # number of overall hits
system.cpu.icache.overall_hits::total       152881357                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst       151179                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        151179                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst       151179                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         151179                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst       151179                       # number of overall misses
system.cpu.icache.overall_misses::total        151179                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   1722271409                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1722271409                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   1722271409                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1722271409                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   1722271409                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1722271409                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    153032536                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    153032536                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    153032536                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    153032536                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    153032536                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    153032536                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000988                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000988                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000988                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000988                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000988                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000988                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 11392.266181                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 11392.266181                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 11392.266181                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 11392.266181                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 11392.266181                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 11392.266181                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs       151904                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets         1236                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs              6730                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               6                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    22.571174                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          206                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks       139334                       # number of writebacks
system.cpu.icache.writebacks::total            139334                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst        11323                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        11323                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst        11323                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        11323                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst        11323                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        11323                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst       139856                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       139856                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst       139856                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       139856                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst       139856                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       139856                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   1516081426                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1516081426                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   1516081426                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1516081426                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   1516081426                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1516081426                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000914                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000914                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000914                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000914                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000914                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000914                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 10840.303069                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 10840.303069                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 10840.303069                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 10840.303069                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 10840.303069                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 10840.303069                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 123897400000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 123897400000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 123897400000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued          1437255                       # number of hwpf issued
system.l2.prefetcher.pfIdentified             1437698                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                  380                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                177446                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 123897400000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                       187                       # number of replacements
system.l2.tags.tagsinuse                 14643.916502                       # Cycle average of tags in use
system.l2.tags.total_refs                      744136                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     18012                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     41.313347                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    14204.677493                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher   439.239009                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.433492                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.013405                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.446897                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           487                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         17338                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4          467                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          158                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          505                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3353                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3040                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        10282                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.014862                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.529114                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  14057621                       # Number of tag accesses
system.l2.tags.data_accesses                 14057621                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 123897400000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks       676249                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           676249                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       147571                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           147571                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             182573                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                182573                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst          135589                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             135589                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data         499703                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            499703                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                135589                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                682276                       # number of demand (read+write) hits
system.l2.demand_hits::total                   817865                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst               135589                       # number of overall hits
system.l2.overall_hits::cpu.data               682276                       # number of overall hits
system.l2.overall_hits::total                  817865                       # number of overall hits
system.l2.UpgradeReq_misses::cpu.data              12                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 12                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu.data             3387                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3387                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          4256                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             4256                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data         3230                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            3230                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                4256                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                6617                       # number of demand (read+write) misses
system.l2.demand_misses::total                  10873                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               4256                       # number of overall misses
system.l2.overall_misses::cpu.data               6617                       # number of overall misses
system.l2.overall_misses::total                 10873                       # number of overall misses
system.l2.UpgradeReq_miss_latency::cpu.data        21500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        21500                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data    299190500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     299190500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    487295500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    487295500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data   1095979500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1095979500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     487295500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    1395170000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1882465500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    487295500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   1395170000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1882465500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       676249                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       676249                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       147571                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       147571                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data            12                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               12                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         185960                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            185960                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst       139845                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         139845                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       502933                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        502933                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst            139845                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            688893                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               828738                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst           139845                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           688893                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              828738                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total               1                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.018214                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.018214                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.030434                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.030434                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.006422                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.006422                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.030434                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.009605                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.013120                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.030434                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.009605                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.013120                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::cpu.data  1791.666667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1791.666667                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 88334.957189                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 88334.957189                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 114496.123120                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 114496.123120                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 339312.538700                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 339312.538700                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 114496.123120                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 210846.304972                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 173132.116251                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 114496.123120                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 210846.304972                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 173132.116251                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                         5                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::writebacks                  109                       # number of writebacks
system.l2.writebacks::total                       109                       # number of writebacks
system.l2.ReadExReq_mshr_hits::cpu.data          1183                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total             1183                       # number of ReadExReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu.inst            7                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             7                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu.data           28                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           28                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu.inst                7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu.data             1211                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                1218                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.inst               7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu.data            1211                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               1218                       # number of overall MSHR hits
system.l2.HardPFReq_mshr_misses::l2.prefetcher       197534                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         197534                       # number of HardPFReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu.data           12                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            12                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         2204                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2204                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         4249                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         4249                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data         3202                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         3202                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           4249                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           5406                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              9655                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          4249                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          5406                       # number of overall MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher       197534                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           207189                       # number of overall MSHR misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher   1310887051                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   1310887051                       # number of HardPFReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu.data       185500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       185500                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data    251857500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    251857500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    461370500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    461370500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data   1073969000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1073969000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    461370500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data   1325826500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1787197000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    461370500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data   1325826500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher   1310887051                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3098084051                       # number of overall MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.011852                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.011852                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.030384                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.030384                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.006367                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.006367                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.030384                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.007847                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.011650                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.030384                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.007847                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.250005                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher  6636.260345                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total  6636.260345                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu.data 15458.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 15458.333333                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 114272.912886                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 114272.912886                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 108583.313721                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 108583.313721                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 335405.683948                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 335405.683948                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 108583.313721                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 245250.924898                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 185105.851890                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 108583.313721                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 245250.924898                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher  6636.260345                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 14952.936937                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests         23099                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         3574                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 123897400000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              20696                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          109                       # Transaction distribution
system.membus.trans_dist::CleanEvict               78                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               12                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2204                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2204                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         20696                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        45999                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  45999                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1472576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1472576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             22912                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   22912    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               22912                       # Request fanout histogram
system.membus.reqLayer0.occupancy            33433539                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          120291388                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      1655964                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       827230                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         3401                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         184289                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       184289                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 123897400000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            642788                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       676358                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       150954                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              78                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq           200517                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              12                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             12                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           185960                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          185960                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        139856                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       502933                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       419034                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2065680                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2484714                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     17867392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     88112832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              105980224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          200716                       # Total snoops (count)
system.tol2bus.snoopTraffic                      7744                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1029465                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.182341                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.386126                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 841751     81.77%     81.77% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 187714     18.23%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1029465                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1655185002                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.3                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             1503                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         209844875                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1033358973                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.8                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
