{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1622131241609 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1622131241616 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 27 18:00:41 2021 " "Processing started: Thu May 27 18:00:41 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1622131241616 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1622131241616 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Projet_VHDL -c Projet_VHDL " "Command: quartus_sta Projet_VHDL -c Projet_VHDL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1622131241616 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1622131241830 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1622131242453 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1622131242453 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1622131242503 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1622131242503 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "7 " "The Timing Analyzer is analyzing 7 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1622131242813 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Projet_VHDL.sdc " "Synopsys Design Constraints File file not found: 'Projet_VHDL.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1622131242834 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1622131242835 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name compteur:clkdiv\|lpm_counter:LPM_COUNTER_component\|cntr_k5h:auto_generated\|counter_reg_bit\[25\] compteur:clkdiv\|lpm_counter:LPM_COUNTER_component\|cntr_k5h:auto_generated\|counter_reg_bit\[25\] " "create_clock -period 1.000 -name compteur:clkdiv\|lpm_counter:LPM_COUNTER_component\|cntr_k5h:auto_generated\|counter_reg_bit\[25\] compteur:clkdiv\|lpm_counter:LPM_COUNTER_component\|cntr_k5h:auto_generated\|counter_reg_bit\[25\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1622131242836 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_50m clk_50m " "create_clock -period 1.000 -name clk_50m clk_50m" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1622131242836 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1622131242836 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1622131242839 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1622131242839 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1622131242840 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1622131242851 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1622131242859 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1622131242861 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.499 " "Worst-case setup slack is -6.499" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622131242868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622131242868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.499            -246.835 compteur:clkdiv\|lpm_counter:LPM_COUNTER_component\|cntr_k5h:auto_generated\|counter_reg_bit\[25\]  " "   -6.499            -246.835 compteur:clkdiv\|lpm_counter:LPM_COUNTER_component\|cntr_k5h:auto_generated\|counter_reg_bit\[25\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622131242868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.166             -35.635 clk_50m  " "   -2.166             -35.635 clk_50m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622131242868 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1622131242868 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.322 " "Worst-case hold slack is 0.322" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622131242877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622131242877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.322               0.000 compteur:clkdiv\|lpm_counter:LPM_COUNTER_component\|cntr_k5h:auto_generated\|counter_reg_bit\[25\]  " "    0.322               0.000 compteur:clkdiv\|lpm_counter:LPM_COUNTER_component\|cntr_k5h:auto_generated\|counter_reg_bit\[25\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622131242877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.485               0.000 clk_50m  " "    0.485               0.000 clk_50m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622131242877 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1622131242877 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1622131242890 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1622131242894 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622131242905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622131242905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -39.478 clk_50m  " "   -3.000             -39.478 clk_50m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622131242905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -98.210 compteur:clkdiv\|lpm_counter:LPM_COUNTER_component\|cntr_k5h:auto_generated\|counter_reg_bit\[25\]  " "   -1.403             -98.210 compteur:clkdiv\|lpm_counter:LPM_COUNTER_component\|cntr_k5h:auto_generated\|counter_reg_bit\[25\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622131242905 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1622131242905 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1622131242913 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1622131242940 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1622131243605 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1622131243693 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1622131243701 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.823 " "Worst-case setup slack is -5.823" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622131243706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622131243706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.823            -216.371 compteur:clkdiv\|lpm_counter:LPM_COUNTER_component\|cntr_k5h:auto_generated\|counter_reg_bit\[25\]  " "   -5.823            -216.371 compteur:clkdiv\|lpm_counter:LPM_COUNTER_component\|cntr_k5h:auto_generated\|counter_reg_bit\[25\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622131243706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.846             -29.480 clk_50m  " "   -1.846             -29.480 clk_50m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622131243706 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1622131243706 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.288 " "Worst-case hold slack is 0.288" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622131243713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622131243713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.288               0.000 compteur:clkdiv\|lpm_counter:LPM_COUNTER_component\|cntr_k5h:auto_generated\|counter_reg_bit\[25\]  " "    0.288               0.000 compteur:clkdiv\|lpm_counter:LPM_COUNTER_component\|cntr_k5h:auto_generated\|counter_reg_bit\[25\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622131243713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.443               0.000 clk_50m  " "    0.443               0.000 clk_50m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622131243713 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1622131243713 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1622131243717 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1622131243725 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622131243730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622131243730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -39.478 clk_50m  " "   -3.000             -39.478 clk_50m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622131243730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -98.210 compteur:clkdiv\|lpm_counter:LPM_COUNTER_component\|cntr_k5h:auto_generated\|counter_reg_bit\[25\]  " "   -1.403             -98.210 compteur:clkdiv\|lpm_counter:LPM_COUNTER_component\|cntr_k5h:auto_generated\|counter_reg_bit\[25\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622131243730 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1622131243730 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1622131243738 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1622131243954 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1622131243955 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.067 " "Worst-case setup slack is -2.067" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622131243958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622131243958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.067             -68.931 compteur:clkdiv\|lpm_counter:LPM_COUNTER_component\|cntr_k5h:auto_generated\|counter_reg_bit\[25\]  " "   -2.067             -68.931 compteur:clkdiv\|lpm_counter:LPM_COUNTER_component\|cntr_k5h:auto_generated\|counter_reg_bit\[25\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622131243958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.893              -1.492 clk_50m  " "   -0.893              -1.492 clk_50m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622131243958 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1622131243958 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.139 " "Worst-case hold slack is 0.139" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622131243968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622131243968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.139               0.000 compteur:clkdiv\|lpm_counter:LPM_COUNTER_component\|cntr_k5h:auto_generated\|counter_reg_bit\[25\]  " "    0.139               0.000 compteur:clkdiv\|lpm_counter:LPM_COUNTER_component\|cntr_k5h:auto_generated\|counter_reg_bit\[25\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622131243968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.169               0.000 clk_50m  " "    0.169               0.000 clk_50m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622131243968 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1622131243968 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1622131243975 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1622131243980 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622131243988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622131243988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -30.032 clk_50m  " "   -3.000             -30.032 clk_50m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622131243988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -70.000 compteur:clkdiv\|lpm_counter:LPM_COUNTER_component\|cntr_k5h:auto_generated\|counter_reg_bit\[25\]  " "   -1.000             -70.000 compteur:clkdiv\|lpm_counter:LPM_COUNTER_component\|cntr_k5h:auto_generated\|counter_reg_bit\[25\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622131243988 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1622131243988 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1622131245041 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1622131245041 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4814 " "Peak virtual memory: 4814 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1622131245100 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 27 18:00:45 2021 " "Processing ended: Thu May 27 18:00:45 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1622131245100 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1622131245100 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1622131245100 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1622131245100 ""}
