Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Xlinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 0b91e77949294257b1b44764a243c6cf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot zndh_behav xil_defaultlib.zndh xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/fpga2/zndh/zndh.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.uart_rx_default
Compiling module xil_defaultlib.uart_tx_default
Compiling module xil_defaultlib.zndh
Compiling module xil_defaultlib.glbl
Built simulation snapshot zndh_behav
