{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 17 18:57:58 2018 " "Info: Processing started: Thu May 17 18:57:58 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off mov -c mov --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off mov -c mov --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "mov.bdf" "" { Schematic "D:/Monday/Project/microprogram/ALU/mov/mov.bdf" { { 456 392 560 472 "CLK" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CLK register register 74198:inst\|116 74198:inst\|117 405.02 MHz Internal " "Info: Clock \"CLK\" Internal fmax is restricted to 405.02 MHz between source register \"74198:inst\|116\" and destination register \"74198:inst\|117\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.469 ns " "Info: fmax restricted to clock pin edge rate 2.469 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.464 ns + Longest register register " "Info: + Longest register to register delay is 1.464 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74198:inst\|116 1 REG LCFF_X25_Y3_N15 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y3_N15; Fanout = 4; REG Node = '74198:inst\|116'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74198:inst|116 } "NODE_NAME" } } { "74198.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74198.bdf" { { 656 680 744 736 "116" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.555 ns) + CELL(0.178 ns) 0.733 ns 74198:inst\|125~121 2 COMB LCCOMB_X25_Y3_N24 1 " "Info: 2: + IC(0.555 ns) + CELL(0.178 ns) = 0.733 ns; Loc. = LCCOMB_X25_Y3_N24; Fanout = 1; COMB Node = '74198:inst\|125~121'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.733 ns" { 74198:inst|116 74198:inst|125~121 } "NODE_NAME" } } { "74198.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74198.bdf" { { 832 576 640 872 "125" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.316 ns) + CELL(0.319 ns) 1.368 ns 74198:inst\|125~122 3 COMB LCCOMB_X25_Y3_N8 1 " "Info: 3: + IC(0.316 ns) + CELL(0.319 ns) = 1.368 ns; Loc. = LCCOMB_X25_Y3_N8; Fanout = 1; COMB Node = '74198:inst\|125~122'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.635 ns" { 74198:inst|125~121 74198:inst|125~122 } "NODE_NAME" } } { "74198.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74198.bdf" { { 832 576 640 872 "125" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 1.464 ns 74198:inst\|117 4 REG LCFF_X25_Y3_N9 4 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 1.464 ns; Loc. = LCFF_X25_Y3_N9; Fanout = 4; REG Node = '74198:inst\|117'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { 74198:inst|125~122 74198:inst|117 } "NODE_NAME" } } { "74198.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74198.bdf" { { 832 680 744 912 "117" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.593 ns ( 40.51 % ) " "Info: Total cell delay = 0.593 ns ( 40.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.871 ns ( 59.49 % ) " "Info: Total interconnect delay = 0.871 ns ( 59.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.464 ns" { 74198:inst|116 74198:inst|125~121 74198:inst|125~122 74198:inst|117 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.464 ns" { 74198:inst|116 {} 74198:inst|125~121 {} 74198:inst|125~122 {} 74198:inst|117 {} } { 0.000ns 0.555ns 0.316ns 0.000ns } { 0.000ns 0.178ns 0.319ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.178 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 3.178 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.903 ns) 0.903 ns CLK 1 CLK PIN_77 8 " "Info: 1: + IC(0.000 ns) + CELL(0.903 ns) = 0.903 ns; Loc. = PIN_77; Fanout = 8; CLK Node = 'CLK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "mov.bdf" "" { Schematic "D:/Monday/Project/microprogram/ALU/mov/mov.bdf" { { 456 392 560 472 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.673 ns) + CELL(0.602 ns) 3.178 ns 74198:inst\|117 2 REG LCFF_X25_Y3_N9 4 " "Info: 2: + IC(1.673 ns) + CELL(0.602 ns) = 3.178 ns; Loc. = LCFF_X25_Y3_N9; Fanout = 4; REG Node = '74198:inst\|117'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.275 ns" { CLK 74198:inst|117 } "NODE_NAME" } } { "74198.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74198.bdf" { { 832 680 744 912 "117" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.505 ns ( 47.36 % ) " "Info: Total cell delay = 1.505 ns ( 47.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.673 ns ( 52.64 % ) " "Info: Total interconnect delay = 1.673 ns ( 52.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.178 ns" { CLK 74198:inst|117 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.178 ns" { CLK {} CLK~combout {} 74198:inst|117 {} } { 0.000ns 0.000ns 1.673ns } { 0.000ns 0.903ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 3.178 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 3.178 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.903 ns) 0.903 ns CLK 1 CLK PIN_77 8 " "Info: 1: + IC(0.000 ns) + CELL(0.903 ns) = 0.903 ns; Loc. = PIN_77; Fanout = 8; CLK Node = 'CLK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "mov.bdf" "" { Schematic "D:/Monday/Project/microprogram/ALU/mov/mov.bdf" { { 456 392 560 472 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.673 ns) + CELL(0.602 ns) 3.178 ns 74198:inst\|116 2 REG LCFF_X25_Y3_N15 4 " "Info: 2: + IC(1.673 ns) + CELL(0.602 ns) = 3.178 ns; Loc. = LCFF_X25_Y3_N15; Fanout = 4; REG Node = '74198:inst\|116'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.275 ns" { CLK 74198:inst|116 } "NODE_NAME" } } { "74198.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74198.bdf" { { 656 680 744 736 "116" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.505 ns ( 47.36 % ) " "Info: Total cell delay = 1.505 ns ( 47.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.673 ns ( 52.64 % ) " "Info: Total interconnect delay = 1.673 ns ( 52.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.178 ns" { CLK 74198:inst|116 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.178 ns" { CLK {} CLK~combout {} 74198:inst|116 {} } { 0.000ns 0.000ns 1.673ns } { 0.000ns 0.903ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.178 ns" { CLK 74198:inst|117 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.178 ns" { CLK {} CLK~combout {} 74198:inst|117 {} } { 0.000ns 0.000ns 1.673ns } { 0.000ns 0.903ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.178 ns" { CLK 74198:inst|116 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.178 ns" { CLK {} CLK~combout {} 74198:inst|116 {} } { 0.000ns 0.000ns 1.673ns } { 0.000ns 0.903ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "74198.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74198.bdf" { { 656 680 744 736 "116" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "74198.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74198.bdf" { { 832 680 744 912 "117" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.464 ns" { 74198:inst|116 74198:inst|125~121 74198:inst|125~122 74198:inst|117 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.464 ns" { 74198:inst|116 {} 74198:inst|125~121 {} 74198:inst|125~122 {} 74198:inst|117 {} } { 0.000ns 0.555ns 0.316ns 0.000ns } { 0.000ns 0.178ns 0.319ns 0.096ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.178 ns" { CLK 74198:inst|117 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.178 ns" { CLK {} CLK~combout {} 74198:inst|117 {} } { 0.000ns 0.000ns 1.673ns } { 0.000ns 0.903ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.178 ns" { CLK 74198:inst|116 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.178 ns" { CLK {} CLK~combout {} 74198:inst|116 {} } { 0.000ns 0.000ns 1.673ns } { 0.000ns 0.903ns 0.602ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74198:inst|117 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { 74198:inst|117 {} } {  } {  } "" } } { "74198.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74198.bdf" { { 832 680 744 912 "117" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "74198:inst\|115 a2 CLK 4.480 ns register " "Info: tsu for register \"74198:inst\|115\" (data pin = \"a2\", clock pin = \"CLK\") is 4.480 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.696 ns + Longest pin register " "Info: + Longest pin to register delay is 7.696 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.923 ns) 0.923 ns a2 1 PIN PIN_67 1 " "Info: 1: + IC(0.000 ns) + CELL(0.923 ns) = 0.923 ns; Loc. = PIN_67; Fanout = 1; PIN Node = 'a2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { a2 } "NODE_NAME" } } { "mov.bdf" "" { Schematic "D:/Monday/Project/microprogram/ALU/mov/mov.bdf" { { 312 392 560 328 "a2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.156 ns) + CELL(0.521 ns) 7.600 ns 74198:inst\|123~122 2 COMB LCCOMB_X25_Y3_N20 1 " "Info: 2: + IC(6.156 ns) + CELL(0.521 ns) = 7.600 ns; Loc. = LCCOMB_X25_Y3_N20; Fanout = 1; COMB Node = '74198:inst\|123~122'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.677 ns" { a2 74198:inst|123~122 } "NODE_NAME" } } { "74198.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74198.bdf" { { 480 576 640 520 "123" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 7.696 ns 74198:inst\|115 3 REG LCFF_X25_Y3_N21 4 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 7.696 ns; Loc. = LCFF_X25_Y3_N21; Fanout = 4; REG Node = '74198:inst\|115'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { 74198:inst|123~122 74198:inst|115 } "NODE_NAME" } } { "74198.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74198.bdf" { { 480 680 744 560 "115" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.540 ns ( 20.01 % ) " "Info: Total cell delay = 1.540 ns ( 20.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.156 ns ( 79.99 % ) " "Info: Total interconnect delay = 6.156 ns ( 79.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.696 ns" { a2 74198:inst|123~122 74198:inst|115 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.696 ns" { a2 {} a2~combout {} 74198:inst|123~122 {} 74198:inst|115 {} } { 0.000ns 0.000ns 6.156ns 0.000ns } { 0.000ns 0.923ns 0.521ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "74198.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74198.bdf" { { 480 680 744 560 "115" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.178 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 3.178 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.903 ns) 0.903 ns CLK 1 CLK PIN_77 8 " "Info: 1: + IC(0.000 ns) + CELL(0.903 ns) = 0.903 ns; Loc. = PIN_77; Fanout = 8; CLK Node = 'CLK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "mov.bdf" "" { Schematic "D:/Monday/Project/microprogram/ALU/mov/mov.bdf" { { 456 392 560 472 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.673 ns) + CELL(0.602 ns) 3.178 ns 74198:inst\|115 2 REG LCFF_X25_Y3_N21 4 " "Info: 2: + IC(1.673 ns) + CELL(0.602 ns) = 3.178 ns; Loc. = LCFF_X25_Y3_N21; Fanout = 4; REG Node = '74198:inst\|115'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.275 ns" { CLK 74198:inst|115 } "NODE_NAME" } } { "74198.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74198.bdf" { { 480 680 744 560 "115" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.505 ns ( 47.36 % ) " "Info: Total cell delay = 1.505 ns ( 47.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.673 ns ( 52.64 % ) " "Info: Total interconnect delay = 1.673 ns ( 52.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.178 ns" { CLK 74198:inst|115 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.178 ns" { CLK {} CLK~combout {} 74198:inst|115 {} } { 0.000ns 0.000ns 1.673ns } { 0.000ns 0.903ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.696 ns" { a2 74198:inst|123~122 74198:inst|115 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.696 ns" { a2 {} a2~combout {} 74198:inst|123~122 {} 74198:inst|115 {} } { 0.000ns 0.000ns 6.156ns 0.000ns } { 0.000ns 0.923ns 0.521ns 0.096ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.178 ns" { CLK 74198:inst|115 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.178 ns" { CLK {} CLK~combout {} 74198:inst|115 {} } { 0.000ns 0.000ns 1.673ns } { 0.000ns 0.903ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK Q6 74198:inst\|119 9.150 ns register " "Info: tco from clock \"CLK\" to destination pin \"Q6\" through register \"74198:inst\|119\" is 9.150 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 3.178 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 3.178 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.903 ns) 0.903 ns CLK 1 CLK PIN_77 8 " "Info: 1: + IC(0.000 ns) + CELL(0.903 ns) = 0.903 ns; Loc. = PIN_77; Fanout = 8; CLK Node = 'CLK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "mov.bdf" "" { Schematic "D:/Monday/Project/microprogram/ALU/mov/mov.bdf" { { 456 392 560 472 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.673 ns) + CELL(0.602 ns) 3.178 ns 74198:inst\|119 2 REG LCFF_X25_Y3_N5 4 " "Info: 2: + IC(1.673 ns) + CELL(0.602 ns) = 3.178 ns; Loc. = LCFF_X25_Y3_N5; Fanout = 4; REG Node = '74198:inst\|119'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.275 ns" { CLK 74198:inst|119 } "NODE_NAME" } } { "74198.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74198.bdf" { { 1184 680 744 1264 "119" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.505 ns ( 47.36 % ) " "Info: Total cell delay = 1.505 ns ( 47.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.673 ns ( 52.64 % ) " "Info: Total interconnect delay = 1.673 ns ( 52.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.178 ns" { CLK 74198:inst|119 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.178 ns" { CLK {} CLK~combout {} 74198:inst|119 {} } { 0.000ns 0.000ns 1.673ns } { 0.000ns 0.903ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "74198.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74198.bdf" { { 1184 680 744 1264 "119" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.695 ns + Longest register pin " "Info: + Longest register to pin delay is 5.695 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74198:inst\|119 1 REG LCFF_X25_Y3_N5 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y3_N5; Fanout = 4; REG Node = '74198:inst\|119'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74198:inst|119 } "NODE_NAME" } } { "74198.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74198.bdf" { { 1184 680 744 1264 "119" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.785 ns) + CELL(2.910 ns) 5.695 ns Q6 2 PIN PIN_149 0 " "Info: 2: + IC(2.785 ns) + CELL(2.910 ns) = 5.695 ns; Loc. = PIN_149; Fanout = 0; PIN Node = 'Q6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.695 ns" { 74198:inst|119 Q6 } "NODE_NAME" } } { "mov.bdf" "" { Schematic "D:/Monday/Project/microprogram/ALU/mov/mov.bdf" { { 392 760 936 408 "Q6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.910 ns ( 51.10 % ) " "Info: Total cell delay = 2.910 ns ( 51.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.785 ns ( 48.90 % ) " "Info: Total interconnect delay = 2.785 ns ( 48.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.695 ns" { 74198:inst|119 Q6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.695 ns" { 74198:inst|119 {} Q6 {} } { 0.000ns 2.785ns } { 0.000ns 2.910ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.178 ns" { CLK 74198:inst|119 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.178 ns" { CLK {} CLK~combout {} 74198:inst|119 {} } { 0.000ns 0.000ns 1.673ns } { 0.000ns 0.903ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.695 ns" { 74198:inst|119 Q6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.695 ns" { 74198:inst|119 {} Q6 {} } { 0.000ns 2.785ns } { 0.000ns 2.910ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "74198:inst\|116 s0 CLK -3.166 ns register " "Info: th for register \"74198:inst\|116\" (data pin = \"s0\", clock pin = \"CLK\") is -3.166 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.178 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 3.178 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.903 ns) 0.903 ns CLK 1 CLK PIN_77 8 " "Info: 1: + IC(0.000 ns) + CELL(0.903 ns) = 0.903 ns; Loc. = PIN_77; Fanout = 8; CLK Node = 'CLK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "mov.bdf" "" { Schematic "D:/Monday/Project/microprogram/ALU/mov/mov.bdf" { { 456 392 560 472 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.673 ns) + CELL(0.602 ns) 3.178 ns 74198:inst\|116 2 REG LCFF_X25_Y3_N15 4 " "Info: 2: + IC(1.673 ns) + CELL(0.602 ns) = 3.178 ns; Loc. = LCFF_X25_Y3_N15; Fanout = 4; REG Node = '74198:inst\|116'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.275 ns" { CLK 74198:inst|116 } "NODE_NAME" } } { "74198.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74198.bdf" { { 656 680 744 736 "116" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.505 ns ( 47.36 % ) " "Info: Total cell delay = 1.505 ns ( 47.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.673 ns ( 52.64 % ) " "Info: Total interconnect delay = 1.673 ns ( 52.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.178 ns" { CLK 74198:inst|116 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.178 ns" { CLK {} CLK~combout {} 74198:inst|116 {} } { 0.000ns 0.000ns 1.673ns } { 0.000ns 0.903ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "74198.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74198.bdf" { { 656 680 744 736 "116" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.630 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.630 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.893 ns) 0.893 ns s0 1 PIN PIN_84 12 " "Info: 1: + IC(0.000 ns) + CELL(0.893 ns) = 0.893 ns; Loc. = PIN_84; Fanout = 12; PIN Node = 's0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { s0 } "NODE_NAME" } } { "mov.bdf" "" { Schematic "D:/Monday/Project/microprogram/ALU/mov/mov.bdf" { { 408 392 560 424 "s0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.319 ns) + CELL(0.322 ns) 6.534 ns 74198:inst\|124~122 2 COMB LCCOMB_X25_Y3_N14 1 " "Info: 2: + IC(5.319 ns) + CELL(0.322 ns) = 6.534 ns; Loc. = LCCOMB_X25_Y3_N14; Fanout = 1; COMB Node = '74198:inst\|124~122'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.641 ns" { s0 74198:inst|124~122 } "NODE_NAME" } } { "74198.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74198.bdf" { { 656 576 640 696 "124" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.630 ns 74198:inst\|116 3 REG LCFF_X25_Y3_N15 4 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 6.630 ns; Loc. = LCFF_X25_Y3_N15; Fanout = 4; REG Node = '74198:inst\|116'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { 74198:inst|124~122 74198:inst|116 } "NODE_NAME" } } { "74198.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74198.bdf" { { 656 680 744 736 "116" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.311 ns ( 19.77 % ) " "Info: Total cell delay = 1.311 ns ( 19.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.319 ns ( 80.23 % ) " "Info: Total interconnect delay = 5.319 ns ( 80.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.630 ns" { s0 74198:inst|124~122 74198:inst|116 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.630 ns" { s0 {} s0~combout {} 74198:inst|124~122 {} 74198:inst|116 {} } { 0.000ns 0.000ns 5.319ns 0.000ns } { 0.000ns 0.893ns 0.322ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.178 ns" { CLK 74198:inst|116 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.178 ns" { CLK {} CLK~combout {} 74198:inst|116 {} } { 0.000ns 0.000ns 1.673ns } { 0.000ns 0.903ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.630 ns" { s0 74198:inst|124~122 74198:inst|116 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.630 ns" { s0 {} s0~combout {} 74198:inst|124~122 {} 74198:inst|116 {} } { 0.000ns 0.000ns 5.319ns 0.000ns } { 0.000ns 0.893ns 0.322ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "177 " "Info: Peak virtual memory: 177 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 17 18:57:58 2018 " "Info: Processing ended: Thu May 17 18:57:58 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
