xpm_memory.sv,systemverilog,xil_defaultlib,../../../../../../Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../Xilinx/Vivado/2019.1/data/ip/xpm/xpm_VCOMP.vhd,
blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_3,../../../ipstatic/simulation/blk_mem_gen_v8_4.v,
Dcache_bank_dataSram0.v,verilog,xil_defaultlib,../../../../memory_system.srcs/sources_1/ip/Dcache_bank_dataSram0/sim/Dcache_bank_dataSram0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
