CAPI=1
# Copyright FuseSoC contributors
# Licensed under the 2-Clause BSD License, see LICENSE for details.
# SPDX-License-Identifier: BSD-2-Clause

[main]
description = Wishbone Bus Interconnect utilities
depend =
 verilog-arbiter-r1
 verilog_utils
 wb_common
simulators = icarus modelsim

[verilog]
src_files =
 rtl/verilog/wb_arbiter.v
 rtl/verilog/wb_data_resize.v
 rtl/verilog/wb_upsizer.v
 rtl/verilog/wb_mux.v
tb_private_src_files =
 bench/wb_mux_tb.v
 bench/wb_arbiter_tb.v
 bench/wb_upsizer_tb.v
 bench/wb_intercon_tb.v

[fileset quartus_only]
files = dummy.v
usage = quartus

[fileset icarus_only]
files = dummy_icarus.v
usage = icarus

[simulator]
toplevel = wb_intercon_tb

[plusargs]
transactions = int Number of wishbone transactions to run in test bench

[parameter transactions]
datatype    = int
description = Number of wishbone transactions to run in test bench
paramtype   = plusarg
scope       = private

[icarus]
depend = >=vlog_tb_utils-1.0

[modelsim]
depend = >=vlog_tb_utils-1.0

[provider]
name = github
user = olofk
repo = wb_intercon
version = v1.0
