Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Tue Mar 15 20:18:03 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc2_25/report/timing-summary.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
--------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.067        0.000                      0                 1153        0.001        0.000                      0                 1153        2.265        0.000                       0                  1134  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
vclock  {0.000 2.540}        5.080           196.850         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
vclock              0.067        0.000                      0                 1153        0.001        0.000                      0                 1153        2.265        0.000                       0                  1134  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  vclock
  To Clock:  vclock

Setup :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.001ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.265ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (required time - arrival time)
  Source:                 genblk1[44].reg_in/reg_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.540ns period=5.080ns})
  Destination:            reg_out/reg_out_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.540ns period=5.080ns})
  Path Group:             vclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.080ns  (vclock rise@5.080ns - vclock rise@0.000ns)
  Data Path Delay:        4.789ns  (logic 2.186ns (45.646%)  route 2.603ns (54.354%))
  Logic Levels:           18  (CARRY8=10 LUT2=8)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.725ns = ( 6.805 - 5.080 ) 
    Source Clock Delay      (SCD):    2.198ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.252ns (routing 0.171ns, distribution 1.081ns)
  Clock Net Delay (Destination): 1.069ns (routing 0.155ns, distribution 0.914ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1133, routed)        1.252     2.198    genblk1[44].reg_in/clk_IBUF_BUFG
    SLICE_X125Y491       FDRE                                         r  genblk1[44].reg_in/reg_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y491       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     2.276 r  genblk1[44].reg_in/reg_out_reg[2]/Q
                         net (fo=3, routed)           0.113     2.389    conv/mul24/O45[2]
    SLICE_X125Y491       LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.099     2.488 r  conv/mul24/reg_out[8]_i_299/O
                         net (fo=1, routed)           0.025     2.513    conv/mul24/reg_out[8]_i_299_n_0
    SLICE_X125Y491       CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[5])
                                                      0.184     2.697 r  conv/mul24/reg_out_reg[8]_i_226/O[5]
                         net (fo=2, routed)           0.187     2.884    conv/add000067/out0_1[5]
    SLICE_X126Y491       LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     3.007 r  conv/add000067/reg_out[8]_i_228/O
                         net (fo=1, routed)           0.008     3.015    conv/add000067/reg_out[8]_i_228_n_0
    SLICE_X126Y491       CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     3.130 r  conv/add000067/reg_out_reg[8]_i_132/CO[7]
                         net (fo=1, routed)           0.026     3.156    conv/add000067/reg_out_reg[8]_i_132_n_0
    SLICE_X126Y492       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     3.212 r  conv/add000067/reg_out_reg[21]_i_249/O[0]
                         net (fo=2, routed)           0.184     3.396    conv/add000067/reg_out_reg[21]_i_249_n_15
    SLICE_X123Y492       LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.125     3.521 r  conv/add000067/reg_out[21]_i_259/O
                         net (fo=1, routed)           0.013     3.534    conv/add000067/reg_out[21]_i_259_n_0
    SLICE_X123Y492       CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[1])
                                                      0.096     3.630 r  conv/add000067/reg_out_reg[21]_i_156/O[1]
                         net (fo=2, routed)           0.493     4.123    conv/add000067/reg_out_reg[21]_i_156_n_14
    SLICE_X121Y488       CARRY8 (Prop_CARRY8_SLICEM_DI[3]_O[5])
                                                      0.182     4.305 r  conv/add000067/reg_out_reg[16]_i_104/O[5]
                         net (fo=1, routed)           0.462     4.767    conv/add000067/reg_out_reg[16]_i_104_n_10
    SLICE_X128Y485       LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.049     4.816 r  conv/add000067/reg_out[16]_i_62/O
                         net (fo=1, routed)           0.011     4.827    conv/add000067/reg_out[16]_i_62_n_0
    SLICE_X128Y485       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     4.982 r  conv/add000067/reg_out_reg[16]_i_39/CO[7]
                         net (fo=1, routed)           0.026     5.008    conv/add000067/reg_out_reg[16]_i_39_n_0
    SLICE_X128Y486       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     5.064 r  conv/add000067/reg_out_reg[21]_i_26/O[0]
                         net (fo=1, routed)           0.185     5.249    conv/add000067/reg_out_reg[21]_i_26_n_15
    SLICE_X128Y483       LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     5.398 r  conv/add000067/reg_out[21]_i_20/O
                         net (fo=1, routed)           0.009     5.407    conv/add000067/reg_out[21]_i_20_n_0
    SLICE_X128Y483       CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[1])
                                                      0.094     5.501 r  conv/add000067/reg_out_reg[21]_i_10/O[1]
                         net (fo=2, routed)           0.212     5.713    conv/add000067/reg_out_reg[21]_i_10_n_14
    SLICE_X129Y479       LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149     5.862 r  conv/add000067/reg_out[21]_i_14/O
                         net (fo=1, routed)           0.016     5.878    conv/add000067/reg_out[21]_i_14_n_0
    SLICE_X129Y479       CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[4])
                                                      0.204     6.082 r  conv/add000067/reg_out_reg[21]_i_3/O[4]
                         net (fo=3, routed)           0.234     6.316    conv/add000067/reg_out_reg[21]_i_3_n_11
    SLICE_X129Y483       LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.051     6.367 r  conv/add000067/reg_out[21]_i_6/O
                         net (fo=1, routed)           0.025     6.392    conv/add000067/reg_out[21]_i_6_n_0
    SLICE_X129Y483       CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[5])
                                                      0.184     6.576 r  conv/add000067/reg_out_reg[21]_i_2/O[5]
                         net (fo=2, routed)           0.137     6.713    reg_out/a[20]
    SLICE_X129Y484       LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037     6.750 r  reg_out/reg_out[21]_i_1/O
                         net (fo=20, routed)          0.237     6.987    reg_out/reg_out[21]_i_1_n_0
    SLICE_X130Y483       FDRE                                         r  reg_out/reg_out_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     5.080     5.080 r  
    AP13                                              0.000     5.080 r  clk (IN)
                         net (fo=0)                   0.000     5.080    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     5.425 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.425    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.425 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.712    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.736 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1133, routed)        1.069     6.805    reg_out/clk_IBUF_BUFG
    SLICE_X130Y483       FDRE                                         r  reg_out/reg_out_reg[13]/C
                         clock pessimism              0.359     7.164    
                         clock uncertainty           -0.035     7.129    
    SLICE_X130Y483       FDRE (Setup_DFF2_SLICEL_C_R)
                                                     -0.074     7.055    reg_out/reg_out_reg[13]
  -------------------------------------------------------------------
                         required time                          7.055    
                         arrival time                          -6.987    
  -------------------------------------------------------------------
                         slack                                  0.067    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.001ns  (arrival time - required time)
  Source:                 demux/genblk1[61].z_reg[61][0]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.540ns period=5.080ns})
  Destination:            genblk1[61].reg_in/reg_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.540ns period=5.080ns})
  Path Group:             vclock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vclock rise@0.000ns - vclock rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.059ns (28.095%)  route 0.151ns (71.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.182ns
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Net Delay (Source):      1.073ns (routing 0.155ns, distribution 0.918ns)
  Clock Net Delay (Destination): 1.236ns (routing 0.171ns, distribution 1.065ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     0.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.632    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.656 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1133, routed)        1.073     1.729    demux/clk_IBUF_BUFG
    SLICE_X127Y482       FDRE                                         r  demux/genblk1[61].z_reg[61][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y482       FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.059     1.788 r  demux/genblk1[61].z_reg[61][0]/Q
                         net (fo=1, routed)           0.151     1.939    genblk1[61].reg_in/D[0]
    SLICE_X127Y478       FDRE                                         r  genblk1[61].reg_in/reg_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1133, routed)        1.236     2.182    genblk1[61].reg_in/clk_IBUF_BUFG
    SLICE_X127Y478       FDRE                                         r  genblk1[61].reg_in/reg_out_reg[0]/C
                         clock pessimism             -0.307     1.876    
    SLICE_X127Y478       FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.062     1.938    genblk1[61].reg_in/reg_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.001    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vclock
Waveform(ns):       { 0.000 2.540 }
Period(ns):         5.080
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         5.080       3.790      BUFGCE_X1Y194   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.540       2.265      SLICE_X131Y479  demux/genblk1[40].z_reg[40][3]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         2.540       2.265      SLICE_X125Y494  demux/genblk1[3].z_reg[3][0]/C



