module biu_test (
    inout wire[31:0] base_ram_data,  //BaseRAM????????????8??????CPLD?????????????????????
    output wire[19:0] base_ram_addr, //BaseRAM??????
    output wire[3:0] base_ram_be_n,  //BaseRAM?????????????????????????????????????????????????????????????????????0
    output wire base_ram_ce_n,       //BaseRAM??????????????????
    output wire base_ram_oe_n,       //BaseRAM?????????????????????
    output wire base_ram_we_n        //BaseRAM?????????????????????
);

reg [31:0] ifu_mem_addr;
reg [31:0] ifu_mem_data;
reg ifu_mem_valid;
reg lsu_enable;
reg lsu_store_enable;
reg [31:0] lsu_mem_addr;
reg [31:0] lsu_store_data;
reg [31:0] lsu_load_data;

biu u_biu(
	.ifu_mem_addr     (ifu_mem_addr     ),
    .ifu_mem_data     (ifu_mem_data     ),
    .ifu_mem_valid    (ifu_mem_valid    ),
    .lsu_enable       (lsu_enable       ),
    .lsu_store_enable (lsu_store_enable ),
    .lsu_mem_addr     (lsu_mem_addr     ),
    .lsu_store_data   (lsu_store_data   ),
    .lsu_load_data    (lsu_load_data    ),
    .base_ram_data    (base_ram_data    ),
    .base_ram_addr    (base_ram_addr    ),
    .base_ram_be_n    (base_ram_be_n    ),
    .base_ram_ce_n    (base_ram_ce_n    ),
    .base_ram_oe_n    (base_ram_oe_n    ),
    .base_ram_we_n    (base_ram_we_n    )
);

initial begin
    lsu_enable = 1'b0;
    ifu_mem_addr = 32'hAA55_55AA;
end

always begin
    #1 ifu_mem_addr = 32'hAA55_55FF;
    #1 lsu_mem_addr = 32'h55AA_0000;
    lsu_enable = 1'b1;
    #1 lsu_store_data = 32'hDEAD_BEEF;
    lsu_store_enable = 1'b1;
    #1 lsu_enable = 1'b0;
    lsu_store_enable = 1'b0;
end

endmodule