<?xml version="1.0" encoding="UTF-8"?>
<RadiantProject version="4.2" radiant="2025.2.0.48.0" title="mult36x36p72" device="LAV-AT-G30-1LFG676C" performance_grade="1" family_int="ap6a00b" device_int="ap6a160cg" package_int="LFG676" operation_int="COM" speed_int="1" default_implementation="impl_1">
    <Options/>
    <Implementation title="impl_1" dir="impl_1" description="impl_1" synthesis="synplify" default_strategy="Strategy1">
        <Options hdl_sort="off" top="mult36x36p72"/>
        <Source name="../source/tb_mult36x36p72.v" type="Verilog" type_short="Verilog" syn_sim="SimOnly">
            <Options/>
        </Source>
        <Source name="../source/mult36x36p72_cascaded.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../source/mult36x36p72.v" type="Verilog" type_short="Verilog" excluded="TRUE">
            <Options/>
        </Source>
        <Source name="../source/addr38/addr38.ipx" type="IPX_Module" type_short="IPX" excluded="TRUE">
            <Options/>
        </Source>
        <Source name="../source/addr55/addr55.ipx" type="IPX_Module" type_short="IPX" excluded="TRUE">
            <Options/>
        </Source>
        <Source name="../tb/tb.spf" type="Simulation Project File" type_short="SPF">
            <Options/>
        </Source>
    </Implementation>
    <Strategy name="Strategy1" file="mult36x36p72.sty"/>
</RadiantProject>
