#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue May 13 17:37:03 2025
# Process ID: 10000
# Current directory: E:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.runs/synth_1
# Command line: vivado.exe -log accelerator_soc_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source accelerator_soc_wrapper.tcl
# Log file: E:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.runs/synth_1/accelerator_soc_wrapper.vds
# Journal file: E:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source accelerator_soc_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/vivado files/axi master and slave implementation/matrix_convolution_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is e:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.cache/ip 
Command: synth_design -top accelerator_soc_wrapper -part xczu9eg-ffvb1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14888 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 499.789 ; gain = 103.730
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'accelerator_soc_wrapper' [E:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.srcs/sources_1/imports/hdl/accelerator_soc_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'accelerator_soc' [E:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.srcs/sources_1/bd/accelerator_soc/synth/accelerator_soc.v:13]
INFO: [Synth 8-6157] synthesizing module 'accelerator_soc_axi_bram_ctrl_0_0' [E:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.runs/synth_1/.Xil/Vivado-10000-LAPTOP-7P8LB6PD/realtime/accelerator_soc_axi_bram_ctrl_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'accelerator_soc_axi_bram_ctrl_0_0' (1#1) [E:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.runs/synth_1/.Xil/Vivado-10000-LAPTOP-7P8LB6PD/realtime/accelerator_soc_axi_bram_ctrl_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'accelerator_soc_axi_bram_ctrl_0_bram_0' [E:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.runs/synth_1/.Xil/Vivado-10000-LAPTOP-7P8LB6PD/realtime/accelerator_soc_axi_bram_ctrl_0_bram_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'accelerator_soc_axi_bram_ctrl_0_bram_0' (2#1) [E:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.runs/synth_1/.Xil/Vivado-10000-LAPTOP-7P8LB6PD/realtime/accelerator_soc_axi_bram_ctrl_0_bram_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_bram_ctrl_0_bram' of module 'accelerator_soc_axi_bram_ctrl_0_bram_0' requires 16 connections, but only 14 given [E:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.srcs/sources_1/bd/accelerator_soc/synth/accelerator_soc.v:252]
INFO: [Synth 8-6157] synthesizing module 'accelerator_soc_axi_intc_0_0' [E:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.runs/synth_1/.Xil/Vivado-10000-LAPTOP-7P8LB6PD/realtime/accelerator_soc_axi_intc_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'accelerator_soc_axi_intc_0_0' (3#1) [E:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.runs/synth_1/.Xil/Vivado-10000-LAPTOP-7P8LB6PD/realtime/accelerator_soc_axi_intc_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'accelerator_soc_axi_mem_intercon_0' [E:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.srcs/sources_1/bd/accelerator_soc/synth/accelerator_soc.v:626]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1I1GUFV' [E:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.srcs/sources_1/bd/accelerator_soc/synth/accelerator_soc.v:1842]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1I1GUFV' (4#1) [E:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.srcs/sources_1/bd/accelerator_soc/synth/accelerator_soc.v:1842]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_SNY2AD' [E:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.srcs/sources_1/bd/accelerator_soc/synth/accelerator_soc.v:2280]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_SNY2AD' (5#1) [E:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.srcs/sources_1/bd/accelerator_soc/synth/accelerator_soc.v:2280]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_MXECSM' [E:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.srcs/sources_1/bd/accelerator_soc/synth/accelerator_soc.v:2412]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_MXECSM' (6#1) [E:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.srcs/sources_1/bd/accelerator_soc/synth/accelerator_soc.v:2412]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1QTMNSZ' [E:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.srcs/sources_1/bd/accelerator_soc/synth/accelerator_soc.v:2778]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1QTMNSZ' (7#1) [E:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.srcs/sources_1/bd/accelerator_soc/synth/accelerator_soc.v:2778]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_JXYK25' [E:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.srcs/sources_1/bd/accelerator_soc/synth/accelerator_soc.v:3070]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_JXYK25' (8#1) [E:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.srcs/sources_1/bd/accelerator_soc/synth/accelerator_soc.v:3070]
INFO: [Synth 8-6157] synthesizing module 'accelerator_soc_xbar_0' [E:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.runs/synth_1/.Xil/Vivado-10000-LAPTOP-7P8LB6PD/realtime/accelerator_soc_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'accelerator_soc_xbar_0' (9#1) [E:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.runs/synth_1/.Xil/Vivado-10000-LAPTOP-7P8LB6PD/realtime/accelerator_soc_xbar_0_stub.v:6]
WARNING: [Synth 8-689] width (3) of port connection 'm_axi_arprot' does not match port width (9) of module 'accelerator_soc_xbar_0' [E:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.srcs/sources_1/bd/accelerator_soc/synth/accelerator_soc.v:1323]
WARNING: [Synth 8-689] width (3) of port connection 'm_axi_awprot' does not match port width (9) of module 'accelerator_soc_xbar_0' [E:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.srcs/sources_1/bd/accelerator_soc/synth/accelerator_soc.v:1327]
INFO: [Synth 8-6155] done synthesizing module 'accelerator_soc_axi_mem_intercon_0' (10#1) [E:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.srcs/sources_1/bd/accelerator_soc/synth/accelerator_soc.v:626]
INFO: [Synth 8-6157] synthesizing module 'accelerator_soc_axi_uartlite_0_0' [E:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.runs/synth_1/.Xil/Vivado-10000-LAPTOP-7P8LB6PD/realtime/accelerator_soc_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'accelerator_soc_axi_uartlite_0_0' (11#1) [E:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.runs/synth_1/.Xil/Vivado-10000-LAPTOP-7P8LB6PD/realtime/accelerator_soc_axi_uartlite_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_uartlite_0' of module 'accelerator_soc_axi_uartlite_0_0' requires 22 connections, but only 21 given [E:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.srcs/sources_1/bd/accelerator_soc/synth/accelerator_soc.v:393]
INFO: [Synth 8-6157] synthesizing module 'accelerator_soc_clk_wiz_1_0' [E:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.runs/synth_1/.Xil/Vivado-10000-LAPTOP-7P8LB6PD/realtime/accelerator_soc_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'accelerator_soc_clk_wiz_1_0' (12#1) [E:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.runs/synth_1/.Xil/Vivado-10000-LAPTOP-7P8LB6PD/realtime/accelerator_soc_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'accelerator_soc_hardware_acceletor_w_0_0' [E:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.runs/synth_1/.Xil/Vivado-10000-LAPTOP-7P8LB6PD/realtime/accelerator_soc_hardware_acceletor_w_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'accelerator_soc_hardware_acceletor_w_0_0' (13#1) [E:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.runs/synth_1/.Xil/Vivado-10000-LAPTOP-7P8LB6PD/realtime/accelerator_soc_hardware_acceletor_w_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'accelerator_soc_mdm_1_0' [E:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.runs/synth_1/.Xil/Vivado-10000-LAPTOP-7P8LB6PD/realtime/accelerator_soc_mdm_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'accelerator_soc_mdm_1_0' (14#1) [E:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.runs/synth_1/.Xil/Vivado-10000-LAPTOP-7P8LB6PD/realtime/accelerator_soc_mdm_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'accelerator_soc_microblaze_0_0' [E:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.runs/synth_1/.Xil/Vivado-10000-LAPTOP-7P8LB6PD/realtime/accelerator_soc_microblaze_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'accelerator_soc_microblaze_0_0' (15#1) [E:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.runs/synth_1/.Xil/Vivado-10000-LAPTOP-7P8LB6PD/realtime/accelerator_soc_microblaze_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'microblaze_0' of module 'accelerator_soc_microblaze_0_0' requires 52 connections, but only 51 given [E:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.srcs/sources_1/bd/accelerator_soc/synth/accelerator_soc.v:475]
INFO: [Synth 8-6157] synthesizing module 'accelerator_soc_microblaze_0_axi_periph_0' [E:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.srcs/sources_1/bd/accelerator_soc/synth/accelerator_soc.v:1362]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_L66EA9' [E:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.srcs/sources_1/bd/accelerator_soc/synth/accelerator_soc.v:1988]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_L66EA9' (16#1) [E:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.srcs/sources_1/bd/accelerator_soc/synth/accelerator_soc.v:1988]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1SV3ZZ3' [E:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.srcs/sources_1/bd/accelerator_soc/synth/accelerator_soc.v:2134]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1SV3ZZ3' (17#1) [E:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.srcs/sources_1/bd/accelerator_soc/synth/accelerator_soc.v:2134]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_U7MVGP' [E:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.srcs/sources_1/bd/accelerator_soc/synth/accelerator_soc.v:2924]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_U7MVGP' (18#1) [E:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.srcs/sources_1/bd/accelerator_soc/synth/accelerator_soc.v:2924]
INFO: [Synth 8-6157] synthesizing module 'accelerator_soc_xbar_1' [E:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.runs/synth_1/.Xil/Vivado-10000-LAPTOP-7P8LB6PD/realtime/accelerator_soc_xbar_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'accelerator_soc_xbar_1' (19#1) [E:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.runs/synth_1/.Xil/Vivado-10000-LAPTOP-7P8LB6PD/realtime/accelerator_soc_xbar_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'accelerator_soc_microblaze_0_axi_periph_0' (20#1) [E:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.srcs/sources_1/bd/accelerator_soc/synth/accelerator_soc.v:1362]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_7UDCZU' [E:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.srcs/sources_1/bd/accelerator_soc/synth/accelerator_soc.v:2544]
INFO: [Synth 8-6157] synthesizing module 'accelerator_soc_dlmb_bram_if_cntlr_0' [E:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.runs/synth_1/.Xil/Vivado-10000-LAPTOP-7P8LB6PD/realtime/accelerator_soc_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'accelerator_soc_dlmb_bram_if_cntlr_0' (21#1) [E:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.runs/synth_1/.Xil/Vivado-10000-LAPTOP-7P8LB6PD/realtime/accelerator_soc_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'accelerator_soc_dlmb_v10_0' [E:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.runs/synth_1/.Xil/Vivado-10000-LAPTOP-7P8LB6PD/realtime/accelerator_soc_dlmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'accelerator_soc_dlmb_v10_0' (22#1) [E:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.runs/synth_1/.Xil/Vivado-10000-LAPTOP-7P8LB6PD/realtime/accelerator_soc_dlmb_v10_0_stub.v:6]
WARNING: [Synth 8-350] instance 'dlmb_v10' of module 'accelerator_soc_dlmb_v10_0' requires 25 connections, but only 24 given [E:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.srcs/sources_1/bd/accelerator_soc/synth/accelerator_soc.v:2690]
INFO: [Synth 8-6157] synthesizing module 'accelerator_soc_ilmb_bram_if_cntlr_0' [E:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.runs/synth_1/.Xil/Vivado-10000-LAPTOP-7P8LB6PD/realtime/accelerator_soc_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'accelerator_soc_ilmb_bram_if_cntlr_0' (23#1) [E:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.runs/synth_1/.Xil/Vivado-10000-LAPTOP-7P8LB6PD/realtime/accelerator_soc_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'accelerator_soc_ilmb_v10_0' [E:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.runs/synth_1/.Xil/Vivado-10000-LAPTOP-7P8LB6PD/realtime/accelerator_soc_ilmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'accelerator_soc_ilmb_v10_0' (24#1) [E:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.runs/synth_1/.Xil/Vivado-10000-LAPTOP-7P8LB6PD/realtime/accelerator_soc_ilmb_v10_0_stub.v:6]
WARNING: [Synth 8-350] instance 'ilmb_v10' of module 'accelerator_soc_ilmb_v10_0' requires 25 connections, but only 24 given [E:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.srcs/sources_1/bd/accelerator_soc/synth/accelerator_soc.v:2736]
INFO: [Synth 8-6157] synthesizing module 'accelerator_soc_lmb_bram_0' [E:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.runs/synth_1/.Xil/Vivado-10000-LAPTOP-7P8LB6PD/realtime/accelerator_soc_lmb_bram_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'accelerator_soc_lmb_bram_0' (25#1) [E:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.runs/synth_1/.Xil/Vivado-10000-LAPTOP-7P8LB6PD/realtime/accelerator_soc_lmb_bram_0_stub.v:6]
WARNING: [Synth 8-350] instance 'lmb_bram' of module 'accelerator_soc_lmb_bram_0' requires 16 connections, but only 14 given [E:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.srcs/sources_1/bd/accelerator_soc/synth/accelerator_soc.v:2761]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_7UDCZU' (26#1) [E:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.srcs/sources_1/bd/accelerator_soc/synth/accelerator_soc.v:2544]
INFO: [Synth 8-6157] synthesizing module 'accelerator_soc_rst_clk_wiz_1_100M_0' [E:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.runs/synth_1/.Xil/Vivado-10000-LAPTOP-7P8LB6PD/realtime/accelerator_soc_rst_clk_wiz_1_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'accelerator_soc_rst_clk_wiz_1_100M_0' (27#1) [E:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.runs/synth_1/.Xil/Vivado-10000-LAPTOP-7P8LB6PD/realtime/accelerator_soc_rst_clk_wiz_1_100M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_clk_wiz_1_100M' of module 'accelerator_soc_rst_clk_wiz_1_100M_0' requires 10 connections, but only 8 given [E:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.srcs/sources_1/bd/accelerator_soc/synth/accelerator_soc.v:615]
INFO: [Synth 8-6155] done synthesizing module 'accelerator_soc' (28#1) [E:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.srcs/sources_1/bd/accelerator_soc/synth/accelerator_soc.v:13]
INFO: [Synth 8-6155] done synthesizing module 'accelerator_soc_wrapper' (29#1) [E:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.srcs/sources_1/imports/hdl/accelerator_soc_wrapper.v:12]
WARNING: [Synth 8-3331] design s00_couplers_imp_U7MVGP has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_U7MVGP has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_U7MVGP has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_U7MVGP has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1SV3ZZ3 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1SV3ZZ3 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1SV3ZZ3 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1SV3ZZ3 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_L66EA9 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_L66EA9 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_L66EA9 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_L66EA9 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design accelerator_soc_microblaze_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design accelerator_soc_microblaze_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design accelerator_soc_microblaze_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design accelerator_soc_microblaze_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design accelerator_soc_microblaze_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design accelerator_soc_microblaze_0_axi_periph_0 has unconnected port S00_ARESETN
WARNING: [Synth 8-3331] design s01_couplers_imp_JXYK25 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_JXYK25 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s01_couplers_imp_JXYK25 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_JXYK25 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_1QTMNSZ has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1QTMNSZ has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_1QTMNSZ has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1QTMNSZ has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_MXECSM has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_MXECSM has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_MXECSM has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_MXECSM has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_SNY2AD has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_SNY2AD has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_SNY2AD has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_SNY2AD has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1I1GUFV has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1I1GUFV has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1I1GUFV has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1I1GUFV has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design accelerator_soc_axi_mem_intercon_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design accelerator_soc_axi_mem_intercon_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design accelerator_soc_axi_mem_intercon_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design accelerator_soc_axi_mem_intercon_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design accelerator_soc_axi_mem_intercon_0 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design accelerator_soc_axi_mem_intercon_0 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design accelerator_soc_axi_mem_intercon_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design accelerator_soc_axi_mem_intercon_0 has unconnected port S00_ARESETN
WARNING: [Synth 8-3331] design accelerator_soc_axi_mem_intercon_0 has unconnected port S01_ACLK
WARNING: [Synth 8-3331] design accelerator_soc_axi_mem_intercon_0 has unconnected port S01_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 556.137 ; gain = 160.078
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 556.137 ; gain = 160.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 556.137 ; gain = 160.078
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.srcs/sources_1/bd/accelerator_soc/ip/accelerator_soc_microblaze_0_0/accelerator_soc_microblaze_0_0/accelerator_soc_microblaze_0_0_in_context.xdc] for cell 'accelerator_soc_i/microblaze_0'
Finished Parsing XDC File [e:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.srcs/sources_1/bd/accelerator_soc/ip/accelerator_soc_microblaze_0_0/accelerator_soc_microblaze_0_0/accelerator_soc_microblaze_0_0_in_context.xdc] for cell 'accelerator_soc_i/microblaze_0'
Parsing XDC File [e:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.srcs/sources_1/bd/accelerator_soc/ip/accelerator_soc_dlmb_v10_0/accelerator_soc_dlmb_v10_0/accelerator_soc_dlmb_v10_0_in_context.xdc] for cell 'accelerator_soc_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [e:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.srcs/sources_1/bd/accelerator_soc/ip/accelerator_soc_dlmb_v10_0/accelerator_soc_dlmb_v10_0/accelerator_soc_dlmb_v10_0_in_context.xdc] for cell 'accelerator_soc_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [e:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.srcs/sources_1/bd/accelerator_soc/ip/accelerator_soc_ilmb_v10_0/accelerator_soc_ilmb_v10_0/accelerator_soc_dlmb_v10_0_in_context.xdc] for cell 'accelerator_soc_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [e:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.srcs/sources_1/bd/accelerator_soc/ip/accelerator_soc_ilmb_v10_0/accelerator_soc_ilmb_v10_0/accelerator_soc_dlmb_v10_0_in_context.xdc] for cell 'accelerator_soc_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [e:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.srcs/sources_1/bd/accelerator_soc/ip/accelerator_soc_dlmb_bram_if_cntlr_0/accelerator_soc_dlmb_bram_if_cntlr_0/accelerator_soc_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'accelerator_soc_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [e:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.srcs/sources_1/bd/accelerator_soc/ip/accelerator_soc_dlmb_bram_if_cntlr_0/accelerator_soc_dlmb_bram_if_cntlr_0/accelerator_soc_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'accelerator_soc_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [e:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.srcs/sources_1/bd/accelerator_soc/ip/accelerator_soc_ilmb_bram_if_cntlr_0/accelerator_soc_ilmb_bram_if_cntlr_0/accelerator_soc_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'accelerator_soc_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [e:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.srcs/sources_1/bd/accelerator_soc/ip/accelerator_soc_ilmb_bram_if_cntlr_0/accelerator_soc_ilmb_bram_if_cntlr_0/accelerator_soc_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'accelerator_soc_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [e:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.srcs/sources_1/bd/accelerator_soc/ip/accelerator_soc_lmb_bram_0/accelerator_soc_lmb_bram_0/accelerator_soc_lmb_bram_0_in_context.xdc] for cell 'accelerator_soc_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [e:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.srcs/sources_1/bd/accelerator_soc/ip/accelerator_soc_lmb_bram_0/accelerator_soc_lmb_bram_0/accelerator_soc_lmb_bram_0_in_context.xdc] for cell 'accelerator_soc_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [e:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.srcs/sources_1/bd/accelerator_soc/ip/accelerator_soc_mdm_1_0/accelerator_soc_mdm_1_0/accelerator_soc_mdm_1_0_in_context.xdc] for cell 'accelerator_soc_i/mdm_1'
Finished Parsing XDC File [e:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.srcs/sources_1/bd/accelerator_soc/ip/accelerator_soc_mdm_1_0/accelerator_soc_mdm_1_0/accelerator_soc_mdm_1_0_in_context.xdc] for cell 'accelerator_soc_i/mdm_1'
Parsing XDC File [e:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.srcs/sources_1/bd/accelerator_soc/ip/accelerator_soc_clk_wiz_1_0/accelerator_soc_clk_wiz_1_0/accelerator_soc_clk_wiz_1_0_in_context.xdc] for cell 'accelerator_soc_i/clk_wiz_1'
Finished Parsing XDC File [e:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.srcs/sources_1/bd/accelerator_soc/ip/accelerator_soc_clk_wiz_1_0/accelerator_soc_clk_wiz_1_0/accelerator_soc_clk_wiz_1_0_in_context.xdc] for cell 'accelerator_soc_i/clk_wiz_1'
Parsing XDC File [e:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.srcs/sources_1/bd/accelerator_soc/ip/accelerator_soc_rst_clk_wiz_1_100M_0/accelerator_soc_rst_clk_wiz_1_100M_0/accelerator_soc_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'accelerator_soc_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [e:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.srcs/sources_1/bd/accelerator_soc/ip/accelerator_soc_rst_clk_wiz_1_100M_0/accelerator_soc_rst_clk_wiz_1_100M_0/accelerator_soc_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'accelerator_soc_i/rst_clk_wiz_1_100M'
Parsing XDC File [e:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.srcs/sources_1/bd/accelerator_soc/ip/accelerator_soc_axi_bram_ctrl_0_0/accelerator_soc_axi_bram_ctrl_0_0/accelerator_soc_axi_bram_ctrl_0_0_in_context.xdc] for cell 'accelerator_soc_i/axi_bram_ctrl_0'
Finished Parsing XDC File [e:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.srcs/sources_1/bd/accelerator_soc/ip/accelerator_soc_axi_bram_ctrl_0_0/accelerator_soc_axi_bram_ctrl_0_0/accelerator_soc_axi_bram_ctrl_0_0_in_context.xdc] for cell 'accelerator_soc_i/axi_bram_ctrl_0'
Parsing XDC File [e:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.srcs/sources_1/bd/accelerator_soc/ip/accelerator_soc_xbar_0/accelerator_soc_xbar_0/accelerator_soc_xbar_0_in_context.xdc] for cell 'accelerator_soc_i/axi_mem_intercon/xbar'
Finished Parsing XDC File [e:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.srcs/sources_1/bd/accelerator_soc/ip/accelerator_soc_xbar_0/accelerator_soc_xbar_0/accelerator_soc_xbar_0_in_context.xdc] for cell 'accelerator_soc_i/axi_mem_intercon/xbar'
Parsing XDC File [e:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.srcs/sources_1/bd/accelerator_soc/ip/accelerator_soc_axi_bram_ctrl_0_bram_0/accelerator_soc_axi_bram_ctrl_0_bram_0/accelerator_soc_axi_bram_ctrl_0_bram_0_in_context.xdc] for cell 'accelerator_soc_i/axi_bram_ctrl_0_bram'
Finished Parsing XDC File [e:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.srcs/sources_1/bd/accelerator_soc/ip/accelerator_soc_axi_bram_ctrl_0_bram_0/accelerator_soc_axi_bram_ctrl_0_bram_0/accelerator_soc_axi_bram_ctrl_0_bram_0_in_context.xdc] for cell 'accelerator_soc_i/axi_bram_ctrl_0_bram'
Parsing XDC File [e:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.srcs/sources_1/bd/accelerator_soc/ip/accelerator_soc_hardware_acceletor_w_0_0/accelerator_soc_hardware_acceletor_w_0_0/accelerator_soc_hardware_acceletor_w_0_0_in_context.xdc] for cell 'accelerator_soc_i/hardware_acceletor_w_0'
Finished Parsing XDC File [e:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.srcs/sources_1/bd/accelerator_soc/ip/accelerator_soc_hardware_acceletor_w_0_0/accelerator_soc_hardware_acceletor_w_0_0/accelerator_soc_hardware_acceletor_w_0_0_in_context.xdc] for cell 'accelerator_soc_i/hardware_acceletor_w_0'
Parsing XDC File [e:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.srcs/sources_1/bd/accelerator_soc/ip/accelerator_soc_axi_uartlite_0_0/accelerator_soc_axi_uartlite_0_0/accelerator_soc_axi_uartlite_0_0_in_context.xdc] for cell 'accelerator_soc_i/axi_uartlite_0'
Finished Parsing XDC File [e:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.srcs/sources_1/bd/accelerator_soc/ip/accelerator_soc_axi_uartlite_0_0/accelerator_soc_axi_uartlite_0_0/accelerator_soc_axi_uartlite_0_0_in_context.xdc] for cell 'accelerator_soc_i/axi_uartlite_0'
Parsing XDC File [e:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.srcs/sources_1/bd/accelerator_soc/ip/accelerator_soc_xbar_1/accelerator_soc_xbar_1/accelerator_soc_xbar_1_in_context.xdc] for cell 'accelerator_soc_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [e:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.srcs/sources_1/bd/accelerator_soc/ip/accelerator_soc_xbar_1/accelerator_soc_xbar_1/accelerator_soc_xbar_1_in_context.xdc] for cell 'accelerator_soc_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [e:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.srcs/sources_1/bd/accelerator_soc/ip/accelerator_soc_axi_intc_0_0/accelerator_soc_axi_intc_0_0/accelerator_soc_axi_intc_0_0_in_context.xdc] for cell 'accelerator_soc_i/axi_intc_0'
Finished Parsing XDC File [e:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.srcs/sources_1/bd/accelerator_soc/ip/accelerator_soc_axi_intc_0_0/accelerator_soc_axi_intc_0_0/accelerator_soc_axi_intc_0_0_in_context.xdc] for cell 'accelerator_soc_i/axi_intc_0'
Parsing XDC File [E:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1551.777 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1551.777 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1551.777 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'accelerator_soc_i/axi_bram_ctrl_0_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'accelerator_soc_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1551.777 ; gain = 1155.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1551.777 ; gain = 1155.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_in1_0. (constraint file  {e:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.srcs/sources_1/bd/accelerator_soc/ip/accelerator_soc_clk_wiz_1_0/accelerator_soc_clk_wiz_1_0/accelerator_soc_clk_wiz_1_0_in_context.xdc}, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_in1_0. (constraint file  {e:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.srcs/sources_1/bd/accelerator_soc/ip/accelerator_soc_clk_wiz_1_0/accelerator_soc_clk_wiz_1_0/accelerator_soc_clk_wiz_1_0_in_context.xdc}, line 4).
Applied set_property DONT_TOUCH = true for accelerator_soc_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for accelerator_soc_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for accelerator_soc_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for accelerator_soc_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for accelerator_soc_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for accelerator_soc_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for accelerator_soc_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for accelerator_soc_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for accelerator_soc_i/clk_wiz_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for accelerator_soc_i/rst_clk_wiz_1_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for accelerator_soc_i/axi_bram_ctrl_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for accelerator_soc_i/axi_mem_intercon. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for accelerator_soc_i/axi_mem_intercon/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for accelerator_soc_i/axi_bram_ctrl_0_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for accelerator_soc_i/hardware_acceletor_w_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for accelerator_soc_i/axi_uartlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for accelerator_soc_i/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for accelerator_soc_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for accelerator_soc_i/axi_intc_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1551.777 ; gain = 1155.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1551.777 ; gain = 1155.719
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design accelerator_soc_microblaze_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design accelerator_soc_microblaze_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design accelerator_soc_microblaze_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design accelerator_soc_microblaze_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design accelerator_soc_microblaze_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design accelerator_soc_microblaze_0_axi_periph_0 has unconnected port S00_ARESETN
WARNING: [Synth 8-3331] design accelerator_soc_axi_mem_intercon_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design accelerator_soc_axi_mem_intercon_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design accelerator_soc_axi_mem_intercon_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design accelerator_soc_axi_mem_intercon_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design accelerator_soc_axi_mem_intercon_0 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design accelerator_soc_axi_mem_intercon_0 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design accelerator_soc_axi_mem_intercon_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design accelerator_soc_axi_mem_intercon_0 has unconnected port S00_ARESETN
WARNING: [Synth 8-3331] design accelerator_soc_axi_mem_intercon_0 has unconnected port S01_ACLK
WARNING: [Synth 8-3331] design accelerator_soc_axi_mem_intercon_0 has unconnected port S01_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1551.777 ; gain = 1155.719
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'accelerator_soc_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/BRAM_Clk_A' to pin 'accelerator_soc_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'accelerator_soc_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/BRAM_Clk_A' to pin 'accelerator_soc_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'accelerator_soc_i/mdm_1/Dbg_Clk_0' to pin 'accelerator_soc_i/mdm_1/bbstub_Dbg_Clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'accelerator_soc_i/mdm_1/Dbg_Update_0' to pin 'accelerator_soc_i/mdm_1/bbstub_Dbg_Update_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'accelerator_soc_i/clk_wiz_1/clk_out1' to pin 'accelerator_soc_i/clk_wiz_1/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'accelerator_soc_i/axi_bram_ctrl_0/bram_clk_a' to pin 'accelerator_soc_i/axi_bram_ctrl_0/bbstub_bram_clk_a/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'accelerator_soc_i/axi_bram_ctrl_0/bram_clk_b' to pin 'accelerator_soc_i/axi_bram_ctrl_0/bbstub_bram_clk_b/O'
INFO: [Synth 8-5819] Moved 7 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1958.664 ; gain = 1562.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1958.945 ; gain = 1562.887
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1969.766 ; gain = 1573.707
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 1969.766 ; gain = 1573.707
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 1969.766 ; gain = 1573.707
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 1969.766 ; gain = 1573.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 1969.766 ; gain = 1573.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 1969.766 ; gain = 1573.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1969.766 ; gain = 1573.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------------------+----------+
|      |BlackBox name                            |Instances |
+------+-----------------------------------------+----------+
|1     |accelerator_soc_xbar_0                   |         1|
|2     |accelerator_soc_xbar_1                   |         1|
|3     |accelerator_soc_axi_bram_ctrl_0_0        |         1|
|4     |accelerator_soc_axi_bram_ctrl_0_bram_0   |         1|
|5     |accelerator_soc_axi_intc_0_0             |         1|
|6     |accelerator_soc_axi_uartlite_0_0         |         1|
|7     |accelerator_soc_clk_wiz_1_0              |         1|
|8     |accelerator_soc_hardware_acceletor_w_0_0 |         1|
|9     |accelerator_soc_mdm_1_0                  |         1|
|10    |accelerator_soc_microblaze_0_0           |         1|
|11    |accelerator_soc_rst_clk_wiz_1_100M_0     |         1|
|12    |accelerator_soc_dlmb_bram_if_cntlr_0     |         1|
|13    |accelerator_soc_dlmb_v10_0               |         1|
|14    |accelerator_soc_ilmb_bram_if_cntlr_0     |         1|
|15    |accelerator_soc_ilmb_v10_0               |         1|
|16    |accelerator_soc_lmb_bram_0               |         1|
+------+-----------------------------------------+----------+

Report Cell Usage: 
+------+-----------------------------------------+------+
|      |Cell                                     |Count |
+------+-----------------------------------------+------+
|1     |accelerator_soc_axi_bram_ctrl_0_0        |     1|
|2     |accelerator_soc_axi_bram_ctrl_0_bram_0   |     1|
|3     |accelerator_soc_axi_intc_0_0             |     1|
|4     |accelerator_soc_axi_uartlite_0_0         |     1|
|5     |accelerator_soc_clk_wiz_1_0              |     1|
|6     |accelerator_soc_dlmb_bram_if_cntlr_0     |     1|
|7     |accelerator_soc_dlmb_v10_0               |     1|
|8     |accelerator_soc_hardware_acceletor_w_0_0 |     1|
|9     |accelerator_soc_ilmb_bram_if_cntlr_0     |     1|
|10    |accelerator_soc_ilmb_v10_0               |     1|
|11    |accelerator_soc_lmb_bram_0               |     1|
|12    |accelerator_soc_mdm_1_0                  |     1|
|13    |accelerator_soc_microblaze_0_0           |     1|
|14    |accelerator_soc_rst_clk_wiz_1_100M_0     |     1|
|15    |accelerator_soc_xbar_0                   |     1|
|16    |accelerator_soc_xbar_1                   |     1|
|17    |IBUF                                     |     2|
|18    |OBUF                                     |     2|
+------+-----------------------------------------+------+

Report Instance Areas: 
+------+------------------------------+------------------------------------------+------+
|      |Instance                      |Module                                    |Cells |
+------+------------------------------+------------------------------------------+------+
|1     |top                           |                                          |  1875|
|2     |  accelerator_soc_i           |accelerator_soc                           |  1871|
|3     |    axi_mem_intercon          |accelerator_soc_axi_mem_intercon_0        |   415|
|4     |    microblaze_0_axi_periph   |accelerator_soc_microblaze_0_axi_periph_0 |   263|
|5     |    microblaze_0_local_memory |microblaze_0_local_memory_imp_7UDCZU      |   496|
+------+------------------------------+------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1969.766 ; gain = 1573.707
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1969.766 ; gain = 578.066
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1969.766 ; gain = 1573.707
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2007.070 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
81 Infos, 76 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 2007.070 ; gain = 1617.930
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2007.070 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.runs/synth_1/accelerator_soc_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file accelerator_soc_wrapper_utilization_synth.rpt -pb accelerator_soc_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue May 13 17:37:41 2025...
