<?xml version="1.0" encoding="UTF-8"?>
<system name="$${FILENAME}">
 <component
   name="$${FILENAME}"
   displayName="$${FILENAME}"
   version="1.0"
   description=""
   tags=""
   categories="System" />
 <parameter name="bonusData"><![CDATA[bonusData 
{
   element $${FILENAME}
   {
   }
   element clk_0
   {
      datum _sortIndex
      {
         value = "0";
         type = "int";
      }
   }
   element multiplexer_0
   {
      datum _sortIndex
      {
         value = "1";
         type = "int";
      }
   }
   element multiplexer_adapter
   {
      datum _sortIndex
      {
         value = "2";
         type = "int";
      }
   }
   element sonic_vc_demultiplexer_custom_0
   {
      datum _sortIndex
      {
         value = "5";
         type = "int";
      }
   }
   element tx_fifo_p0
   {
      datum _sortIndex
      {
         value = "3";
         type = "int";
      }
   }
   element tx_fifo_p1
   {
      datum _sortIndex
      {
         value = "4";
         type = "int";
      }
   }
}
]]></parameter>
 <parameter name="clockCrossingAdapter" value="HANDSHAKE" />
 <parameter name="deviceFamily" value="STRATIXIV" />
 <parameter name="fabricMode" value="QSYS" />
 <parameter name="generateLegacySim" value="false" />
 <parameter name="generationId" value="0" />
 <parameter name="globalResetBus" value="false" />
 <parameter name="hdlLanguage" value="VERILOG" />
 <parameter name="maxAdditionalLatency" value="1" />
 <parameter name="projectName" value="" />
 <parameter name="sopcBorderPoints" value="false" />
 <parameter name="systemHash" value="1" />
 <parameter name="timeStamp" value="1325744962417" />
 <interface name="clk" internal="clk_0.clk_in" type="clock" dir="end" />
 <interface name="reset" internal="clk_0.clk_in_reset" type="reset" dir="end" />
 <interface
   name="tx_vc_out"
   internal="multiplexer_adapter.out"
   type="avalon_streaming"
   dir="start" />
 <interface
   name="tx_vc_in0"
   internal="tx_fifo_p0.in"
   type="avalon_streaming"
   dir="end" />
 <interface
   name="tx_vc_in1"
   internal="tx_fifo_p1.in"
   type="avalon_streaming"
   dir="end" />
 <interface
   name="rx_vc_in"
   internal="sonic_vc_demultiplexer_custom_0.in"
   type="avalon_streaming"
   dir="end" />
 <interface
   name="rx_vc_out1"
   internal="sonic_vc_demultiplexer_custom_0.out1"
   type="avalon_streaming"
   dir="start" />
 <interface
   name="rx_vc_out0"
   internal="sonic_vc_demultiplexer_custom_0.out0"
   type="avalon_streaming"
   dir="start" />
 <interface
   name="rx_vc_in_bardec"
   internal="sonic_vc_demultiplexer_custom_0.in_bardec"
   type="conduit"
   dir="end" />
 <interface
   name="rx_vc_in_be"
   internal="sonic_vc_demultiplexer_custom_0.in_be"
   type="conduit"
   dir="end" />
 <interface
   name="rx_vc_out0_bardec"
   internal="sonic_vc_demultiplexer_custom_0.out0_bardec"
   type="conduit"
   dir="end" />
 <interface
   name="rx_vc_out0_be"
   internal="sonic_vc_demultiplexer_custom_0.out0_be"
   type="conduit"
   dir="end" />
 <interface
   name="rx_vc_out1_bardec"
   internal="sonic_vc_demultiplexer_custom_0.out1_bardec"
   type="conduit"
   dir="end" />
 <interface
   name="rx_vc_out1_be"
   internal="sonic_vc_demultiplexer_custom_0.out1_be"
   type="conduit"
   dir="end" />
 <module kind="clock_source" version="11.0" enabled="1" name="clk_0">
  <parameter name="clockFrequency" value="250000000" />
  <parameter name="clockFrequencyKnown" value="true" />
  <parameter name="inputClockFrequency" value="0" />
  <parameter name="resetSynchronousEdges" value="NONE" />
 </module>
 <module kind="multiplexer" version="11.0" enabled="1" name="multiplexer_0">
  <parameter name="bitsPerSymbol" value="64" />
  <parameter name="errorWidth" value="1" />
  <parameter name="generationLanguage" value="VERILOG" />
  <parameter name="moduleName" value="" />
  <parameter name="numInputInterfaces" value="2" />
  <parameter name="outChannelWidth" value="1" />
  <parameter name="packetScheduling" value="true" />
  <parameter name="schedulingSize" value="2" />
  <parameter name="symbolsPerBeat" value="2" />
  <parameter name="useHighBitsOfChannel" value="true" />
  <parameter name="usePackets" value="true" />
 </module>
 <module
   kind="timing_adapter"
   version="11.0"
   enabled="1"
   name="multiplexer_adapter">
  <parameter name="generationLanguage" value="VERILOG" />
  <parameter name="inBitsPerSymbol" value="64" />
  <parameter name="inChannelWidth" value="1" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inErrorWidth" value="1" />
  <parameter name="inMaxChannel" value="1" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="inSymbolsPerBeat" value="2" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inUseEmptyPort" value="YES" />
  <parameter name="inUsePackets" value="true" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inUseValid" value="true" />
  <parameter name="moduleName" value="" />
  <parameter name="outReadyLatency" value="2" />
  <parameter name="outUseReady" value="true" />
  <parameter name="outUseValid" value="true" />
 </module>
 <module
   kind="altera_avalon_sc_fifo"
   version="11.0"
   enabled="1"
   name="tx_fifo_p0">
  <parameter name="SYMBOLS_PER_BEAT" value="2" />
  <parameter name="BITS_PER_SYMBOL" value="64" />
  <parameter name="FIFO_DEPTH" value="8192" />
  <parameter name="CHANNEL_WIDTH" value="0" />
  <parameter name="ERROR_WIDTH" value="1" />
  <parameter name="USE_PACKETS" value="1" />
  <parameter name="USE_FILL_LEVEL" value="0" />
  <parameter name="EMPTY_LATENCY" value="3" />
  <parameter name="USE_MEMORY_BLOCKS" value="1" />
  <parameter name="USE_STORE_FORWARD" value="0" />
  <parameter name="USE_ALMOST_FULL_IF" value="0" />
  <parameter name="USE_ALMOST_EMPTY_IF" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix IV" />
 </module>
 <module
   kind="altera_avalon_sc_fifo"
   version="11.0"
   enabled="1"
   name="tx_fifo_p1">
  <parameter name="SYMBOLS_PER_BEAT" value="2" />
  <parameter name="BITS_PER_SYMBOL" value="64" />
  <parameter name="FIFO_DEPTH" value="8192" />
  <parameter name="CHANNEL_WIDTH" value="0" />
  <parameter name="ERROR_WIDTH" value="1" />
  <parameter name="USE_PACKETS" value="1" />
  <parameter name="USE_FILL_LEVEL" value="0" />
  <parameter name="EMPTY_LATENCY" value="3" />
  <parameter name="USE_MEMORY_BLOCKS" value="1" />
  <parameter name="USE_STORE_FORWARD" value="0" />
  <parameter name="USE_ALMOST_FULL_IF" value="0" />
  <parameter name="USE_ALMOST_EMPTY_IF" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix IV" />
 </module>
 <module
   kind="sonic_vc_demultiplexer_custom"
   version="1.0"
   enabled="1"
   name="sonic_vc_demultiplexer_custom_0">
  <parameter name="AUTO_CLOCK_CLOCK_RATE" value="250000000" />
 </module>
 <connection kind="clock" version="11.0" start="clk_0.clk" end="multiplexer_0.clk" />
 <connection
   kind="reset"
   version="11.0"
   start="clk_0.clk_reset"
   end="multiplexer_0.reset" />
 <connection
   kind="avalon_streaming"
   version="11.0"
   start="multiplexer_0.out"
   end="multiplexer_adapter.in" />
 <connection
   kind="clock"
   version="11.0"
   start="clk_0.clk"
   end="multiplexer_adapter.clk" />
 <connection
   kind="reset"
   version="11.0"
   start="clk_0.clk_reset"
   end="multiplexer_adapter.reset" />
 <connection kind="clock" version="11.0" start="clk_0.clk" end="tx_fifo_p0.clk" />
 <connection
   kind="reset"
   version="11.0"
   start="clk_0.clk_reset"
   end="tx_fifo_p0.clk_reset" />
 <connection
   kind="avalon_streaming"
   version="11.0"
   start="tx_fifo_p0.out"
   end="multiplexer_0.in0" />
 <connection kind="clock" version="11.0" start="clk_0.clk" end="tx_fifo_p1.clk" />
 <connection
   kind="reset"
   version="11.0"
   start="clk_0.clk_reset"
   end="tx_fifo_p1.clk_reset" />
 <connection
   kind="avalon_streaming"
   version="11.0"
   start="tx_fifo_p1.out"
   end="multiplexer_0.in1" />
 <connection
   kind="clock"
   version="11.0"
   start="clk_0.clk"
   end="sonic_vc_demultiplexer_custom_0.clock" />
 <connection
   kind="reset"
   version="11.0"
   start="clk_0.clk_reset"
   end="sonic_vc_demultiplexer_custom_0.reset_n" />
</system>
