--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml fifo_mem.twx fifo_mem.ncd -o fifo_mem.twr fifo_mem.pcf

Design file:              fifo_mem.ncd
Physical constraint file: fifo_mem.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
data_in<0>  |   -0.478(R)|      FAST  |    2.609(R)|      SLOW  |clk_BUFGP         |   0.000|
data_in<1>  |   -0.496(R)|      FAST  |    2.617(R)|      SLOW  |clk_BUFGP         |   0.000|
data_in<2>  |   -0.569(R)|      FAST  |    2.748(R)|      SLOW  |clk_BUFGP         |   0.000|
data_in<3>  |   -0.524(R)|      FAST  |    2.634(R)|      SLOW  |clk_BUFGP         |   0.000|
data_in<4>  |   -0.554(R)|      FAST  |    2.680(R)|      SLOW  |clk_BUFGP         |   0.000|
data_in<5>  |   -0.497(R)|      FAST  |    2.619(R)|      SLOW  |clk_BUFGP         |   0.000|
data_in<6>  |   -0.401(R)|      FAST  |    2.655(R)|      SLOW  |clk_BUFGP         |   0.000|
data_in<7>  |   -0.417(R)|      FAST  |    2.715(R)|      SLOW  |clk_BUFGP         |   0.000|
rd          |   -0.003(R)|      FAST  |    2.304(R)|      SLOW  |clk_BUFGP         |   0.000|
rst_n       |    0.057(R)|      FAST  |    1.793(R)|      SLOW  |clk_BUFGP         |   0.000|
wr          |    0.639(R)|      FAST  |    2.009(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
--------------+-----------------+------------+-----------------+------------+------------------+--------+
              |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination   |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
--------------+-----------------+------------+-----------------+------------+------------------+--------+
data_out<0>   |         8.950(R)|      SLOW  |         3.639(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<1>   |         8.811(R)|      SLOW  |         3.554(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<2>   |         8.966(R)|      SLOW  |         3.562(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<3>   |         8.717(R)|      SLOW  |         3.451(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<4>   |         8.880(R)|      SLOW  |         3.511(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<5>   |         8.782(R)|      SLOW  |         3.466(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<6>   |         8.629(R)|      SLOW  |         3.421(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<7>   |         8.625(R)|      SLOW  |         3.448(R)|      FAST  |clk_BUFGP         |   0.000|
fifo_empty    |         8.828(R)|      SLOW  |         3.554(R)|      FAST  |clk_BUFGP         |   0.000|
fifo_full     |         9.176(R)|      SLOW  |         3.694(R)|      FAST  |clk_BUFGP         |   0.000|
fifo_overflow |         7.654(R)|      SLOW  |         3.163(R)|      FAST  |clk_BUFGP         |   0.000|
fifo_threshold|         8.841(R)|      SLOW  |         3.436(R)|      FAST  |clk_BUFGP         |   0.000|
fifo_underflow|         7.807(R)|      SLOW  |         3.240(R)|      FAST  |clk_BUFGP         |   0.000|
--------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.446|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Sep 05 12:40:57 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5003 MB



