# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Lab_ADC_Finalized.ip_user_files/bd/Lab_ADC/ip/Lab_ADC_blk_mem_gen_0_0/sim/Lab_ADC_blk_mem_gen_0_0.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
