# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Esercizio5.srcs/sources_1/new/and_block.vhd" \
"../../../../Esercizio5.srcs/sources_1/new/contatore.vhd" \
"../../../../Esercizio5.srcs/sources_1/new/wait_block.vhd" \
"../../../../Esercizio5.srcs/sources_1/new/sistema_contatori.vhd" \
"../../../../Esercizio5.srcs/sim_1/new/sistema_contatore_tb.vhd" \

# Do not sort compile order
nosort
