Protel Design System Design Rule Check
PCB File : C:\Users\Austin\Documents\GitHub\Altium-Designs\CPRacing Designs\DEV Board\DEV BOARD PCB.PcbDoc
Date     : 12/28/2018
Time     : 1:03:41 PM

Processing Rule : Clearance Constraint (Gap=8mil) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=10mil) (Max=60mil) (Preferred=10mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad C15-1(6453.493mil,3376.779mil) on Top Layer And Pad C15-2(6506.643mil,3376.779mil) on Top Layer [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad C18-1(5202.387mil,5430.084mil) on Top Layer And Pad C18-2(5255.537mil,5430.084mil) on Top Layer [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad C3-1(3103.609mil,5421.021mil) on Top Layer And Pad C3-2(3050.459mil,5421.021mil) on Top Layer [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.558mil < 10mil) Between Pad C5-1(3402.573mil,5725.702mil) on Top Layer And Via (3353.298mil,5725.702mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.558mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J1-1(4558.425mil,5737.685mil) on Top Layer And Pad J1-2(4532.835mil,5737.685mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad J1-2(4532.835mil,5737.685mil) on Top Layer And Pad J1-3(4507.244mil,5737.685mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J1-3(4507.244mil,5737.685mil) on Top Layer And Pad J1-4(4481.654mil,5737.685mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad J1-4(4481.654mil,5737.685mil) on Top Layer And Pad J1-5(4456.063mil,5737.685mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R14-1(2615.032mil,3041.95mil) on Bottom Layer And Pad R14-2(2660.307mil,3041.95mil) on Bottom Layer [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R17-1(2615.567mil,3658.816mil) on Bottom Layer And Pad R17-2(2660.843mil,3658.816mil) on Bottom Layer [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.716mil < 10mil) Between Pad R23-1(6643mil,4051.819mil) on Top Layer And Pad R23-2(6643mil,4103mil) on Top Layer [Top Solder] Mask Sliver [9.716mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.716mil < 10mil) Between Pad R24-1(6305.068mil,4099.369mil) on Top Layer And Pad R24-2(6305.068mil,4048.188mil) on Top Layer [Top Solder] Mask Sliver [9.716mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.716mil < 10mil) Between Pad R26-1(5203.819mil,5741mil) on Top Layer And Pad R26-2(5255mil,5741mil) on Top Layer [Top Solder] Mask Sliver [9.716mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.716mil < 10mil) Between Pad R27-1(5205.812mil,5346.981mil) on Top Layer And Pad R27-2(5256.993mil,5346.981mil) on Top Layer [Top Solder] Mask Sliver [9.716mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.716mil < 10mil) Between Pad R3-1(6307.698mil,4576.369mil) on Top Layer And Pad R3-2(6307.698mil,4525.188mil) on Top Layer [Top Solder] Mask Sliver [9.716mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.969mil < 10mil) Between Pad U4-24(4152.717mil,5626.535mil) on Top Layer And Via (4213mil,5623mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.969mil]
Rule Violations :16

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Arc (6132.787mil,5590.591mil) on Top Overlay And Pad D5-1(6182mil,5604.37mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C1-1(6510.575mil,5260mil) on Top Layer And Track (6428.882mil,5232.441mil)(6539.118mil,5232.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C1-1(6510.575mil,5260mil) on Top Layer And Track (6428.882mil,5287.559mil)(6539.118mil,5287.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C1-1(6510.575mil,5260mil) on Top Layer And Track (6484mil,5232.441mil)(6484mil,5287.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C1-1(6510.575mil,5260mil) on Top Layer And Track (6539.118mil,5232.441mil)(6539.118mil,5244.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C1-1(6510.575mil,5260mil) on Top Layer And Track (6539.118mil,5275.748mil)(6539.118mil,5287.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C1-2(6457.425mil,5260mil) on Top Layer And Track (6428.882mil,5232.441mil)(6428.882mil,5244.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C1-2(6457.425mil,5260mil) on Top Layer And Track (6428.882mil,5232.441mil)(6539.118mil,5232.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C1-2(6457.425mil,5260mil) on Top Layer And Track (6428.882mil,5275.748mil)(6428.882mil,5287.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C1-2(6457.425mil,5260mil) on Top Layer And Track (6428.882mil,5287.559mil)(6539.118mil,5287.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C1-2(6457.425mil,5260mil) on Top Layer And Track (6484mil,5232.441mil)(6484mil,5287.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C15-1(6453.493mil,3376.779mil) on Top Layer And Track (6424.95mil,3349.22mil)(6424.95mil,3361.031mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C15-1(6453.493mil,3376.779mil) on Top Layer And Track (6424.95mil,3349.22mil)(6535.186mil,3349.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C15-1(6453.493mil,3376.779mil) on Top Layer And Track (6424.95mil,3392.527mil)(6424.95mil,3404.338mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C15-1(6453.493mil,3376.779mil) on Top Layer And Track (6424.95mil,3404.338mil)(6535.186mil,3404.338mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C15-1(6453.493mil,3376.779mil) on Top Layer And Track (6480.068mil,3349.22mil)(6480.068mil,3404.338mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C15-2(6506.643mil,3376.779mil) on Top Layer And Track (6424.95mil,3349.22mil)(6535.186mil,3349.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C15-2(6506.643mil,3376.779mil) on Top Layer And Track (6424.95mil,3404.338mil)(6535.186mil,3404.338mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C15-2(6506.643mil,3376.779mil) on Top Layer And Track (6480.068mil,3349.22mil)(6480.068mil,3404.338mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C15-2(6506.643mil,3376.779mil) on Top Layer And Track (6535.186mil,3349.22mil)(6535.186mil,3361.031mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C15-2(6506.643mil,3376.779mil) on Top Layer And Track (6535.186mil,3392.527mil)(6535.186mil,3404.338mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C16-1(6480.068mil,4047.204mil) on Top Layer And Track (6452.509mil,4018.661mil)(6452.509mil,4128.897mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C16-1(6480.068mil,4047.204mil) on Top Layer And Track (6452.509mil,4018.661mil)(6464.32mil,4018.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C16-1(6480.068mil,4047.204mil) on Top Layer And Track (6452.509mil,4073.779mil)(6507.627mil,4073.779mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C16-1(6480.068mil,4047.204mil) on Top Layer And Track (6495.816mil,4018.661mil)(6507.627mil,4018.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C16-1(6480.068mil,4047.204mil) on Top Layer And Track (6507.627mil,4018.661mil)(6507.627mil,4128.897mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C16-2(6480.068mil,4100.354mil) on Top Layer And Track (6452.509mil,4018.661mil)(6452.509mil,4128.897mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C16-2(6480.068mil,4100.354mil) on Top Layer And Track (6452.509mil,4073.779mil)(6507.627mil,4073.779mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C16-2(6480.068mil,4100.354mil) on Top Layer And Track (6452.509mil,4128.897mil)(6464.32mil,4128.897mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C16-2(6480.068mil,4100.354mil) on Top Layer And Track (6495.816mil,4128.897mil)(6507.627mil,4128.897mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C16-2(6480.068mil,4100.354mil) on Top Layer And Track (6507.627mil,4018.661mil)(6507.627mil,4128.897mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C17-1(5201.85mil,5661mil) on Top Layer And Track (5173.307mil,5633.441mil)(5173.307mil,5645.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C17-1(5201.85mil,5661mil) on Top Layer And Track (5173.307mil,5633.441mil)(5283.543mil,5633.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C17-1(5201.85mil,5661mil) on Top Layer And Track (5173.307mil,5676.748mil)(5173.307mil,5688.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C17-1(5201.85mil,5661mil) on Top Layer And Track (5173.307mil,5688.559mil)(5283.543mil,5688.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C17-1(5201.85mil,5661mil) on Top Layer And Track (5228.425mil,5633.441mil)(5228.425mil,5688.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C17-2(5255mil,5661mil) on Top Layer And Track (5173.307mil,5633.441mil)(5283.543mil,5633.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C17-2(5255mil,5661mil) on Top Layer And Track (5173.307mil,5688.559mil)(5283.543mil,5688.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C17-2(5255mil,5661mil) on Top Layer And Track (5228.425mil,5633.441mil)(5228.425mil,5688.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C17-2(5255mil,5661mil) on Top Layer And Track (5283.543mil,5633.441mil)(5283.543mil,5645.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C17-2(5255mil,5661mil) on Top Layer And Track (5283.543mil,5676.748mil)(5283.543mil,5688.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C18-1(5202.387mil,5430.084mil) on Top Layer And Track (5173.844mil,5402.525mil)(5173.844mil,5414.336mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C18-1(5202.387mil,5430.084mil) on Top Layer And Track (5173.844mil,5402.525mil)(5284.08mil,5402.525mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C18-1(5202.387mil,5430.084mil) on Top Layer And Track (5173.844mil,5445.832mil)(5173.844mil,5457.643mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C18-1(5202.387mil,5430.084mil) on Top Layer And Track (5173.844mil,5457.643mil)(5284.08mil,5457.643mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C18-1(5202.387mil,5430.084mil) on Top Layer And Track (5228.962mil,5402.525mil)(5228.962mil,5457.643mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C18-2(5255.537mil,5430.084mil) on Top Layer And Track (5173.844mil,5402.525mil)(5284.08mil,5402.525mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C18-2(5255.537mil,5430.084mil) on Top Layer And Track (5173.844mil,5457.643mil)(5284.08mil,5457.643mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C18-2(5255.537mil,5430.084mil) on Top Layer And Track (5228.962mil,5402.525mil)(5228.962mil,5457.643mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C18-2(5255.537mil,5430.084mil) on Top Layer And Track (5284.08mil,5402.525mil)(5284.08mil,5414.336mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C18-2(5255.537mil,5430.084mil) on Top Layer And Track (5284.08mil,5445.832mil)(5284.08mil,5457.643mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C19-1(5202.864mil,5504.462mil) on Top Layer And Track (5174.321mil,5476.903mil)(5174.321mil,5488.714mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C19-1(5202.864mil,5504.462mil) on Top Layer And Track (5174.321mil,5476.903mil)(5284.557mil,5476.903mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C19-1(5202.864mil,5504.462mil) on Top Layer And Track (5174.321mil,5520.21mil)(5174.321mil,5532.021mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C19-1(5202.864mil,5504.462mil) on Top Layer And Track (5174.321mil,5532.021mil)(5284.557mil,5532.021mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C19-1(5202.864mil,5504.462mil) on Top Layer And Track (5229.439mil,5476.903mil)(5229.439mil,5532.021mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C19-2(5256.014mil,5504.462mil) on Top Layer And Track (5174.321mil,5476.903mil)(5284.557mil,5476.903mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C19-2(5256.014mil,5504.462mil) on Top Layer And Track (5174.321mil,5532.021mil)(5284.557mil,5532.021mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C19-2(5256.014mil,5504.462mil) on Top Layer And Track (5229.439mil,5476.903mil)(5229.439mil,5532.021mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C19-2(5256.014mil,5504.462mil) on Top Layer And Track (5284.557mil,5476.903mil)(5284.557mil,5488.714mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C19-2(5256.014mil,5504.462mil) on Top Layer And Track (5284.557mil,5520.21mil)(5284.557mil,5532.021mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C20-1(5201.85mil,5581mil) on Top Layer And Track (5173.307mil,5553.441mil)(5173.307mil,5565.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C20-1(5201.85mil,5581mil) on Top Layer And Track (5173.307mil,5553.441mil)(5283.543mil,5553.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C20-1(5201.85mil,5581mil) on Top Layer And Track (5173.307mil,5596.748mil)(5173.307mil,5608.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C20-1(5201.85mil,5581mil) on Top Layer And Track (5173.307mil,5608.559mil)(5283.543mil,5608.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C20-1(5201.85mil,5581mil) on Top Layer And Track (5228.425mil,5553.441mil)(5228.425mil,5608.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C20-2(5255mil,5581mil) on Top Layer And Track (5173.307mil,5553.441mil)(5283.543mil,5553.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C20-2(5255mil,5581mil) on Top Layer And Track (5173.307mil,5608.559mil)(5283.543mil,5608.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C20-2(5255mil,5581mil) on Top Layer And Track (5228.425mil,5553.441mil)(5228.425mil,5608.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C20-2(5255mil,5581mil) on Top Layer And Track (5283.543mil,5553.441mil)(5283.543mil,5565.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C20-2(5255mil,5581mil) on Top Layer And Track (5283.543mil,5596.748mil)(5283.543mil,5608.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C2-1(6482.068mil,4577.354mil) on Top Layer And Track (6454.509mil,4495.661mil)(6454.509mil,4605.897mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C2-1(6482.068mil,4577.354mil) on Top Layer And Track (6454.509mil,4550.779mil)(6509.627mil,4550.779mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C2-1(6482.068mil,4577.354mil) on Top Layer And Track (6454.509mil,4605.897mil)(6466.32mil,4605.897mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C2-1(6482.068mil,4577.354mil) on Top Layer And Track (6497.816mil,4605.897mil)(6509.627mil,4605.897mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C2-1(6482.068mil,4577.354mil) on Top Layer And Track (6509.627mil,4495.661mil)(6509.627mil,4605.897mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C2-2(6482.068mil,4524.204mil) on Top Layer And Track (6454.509mil,4495.661mil)(6454.509mil,4605.897mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C2-2(6482.068mil,4524.204mil) on Top Layer And Track (6454.509mil,4495.661mil)(6466.32mil,4495.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C2-2(6482.068mil,4524.204mil) on Top Layer And Track (6454.509mil,4550.779mil)(6509.627mil,4550.779mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C2-2(6482.068mil,4524.204mil) on Top Layer And Track (6497.816mil,4495.661mil)(6509.627mil,4495.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C2-2(6482.068mil,4524.204mil) on Top Layer And Track (6509.627mil,4495.661mil)(6509.627mil,4605.897mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C3-1(3103.609mil,5421.021mil) on Top Layer And Track (3021.916mil,5393.462mil)(3132.152mil,5393.462mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C3-1(3103.609mil,5421.021mil) on Top Layer And Track (3021.916mil,5448.58mil)(3132.152mil,5448.58mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C3-1(3103.609mil,5421.021mil) on Top Layer And Track (3077.034mil,5393.462mil)(3077.034mil,5448.58mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C3-1(3103.609mil,5421.021mil) on Top Layer And Track (3132.152mil,5393.462mil)(3132.152mil,5405.273mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C3-1(3103.609mil,5421.021mil) on Top Layer And Track (3132.152mil,5436.769mil)(3132.152mil,5448.58mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C3-2(3050.459mil,5421.021mil) on Top Layer And Track (3021.916mil,5393.462mil)(3021.916mil,5405.273mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C3-2(3050.459mil,5421.021mil) on Top Layer And Track (3021.916mil,5393.462mil)(3132.152mil,5393.462mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C3-2(3050.459mil,5421.021mil) on Top Layer And Track (3021.916mil,5436.769mil)(3021.916mil,5448.58mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C3-2(3050.459mil,5421.021mil) on Top Layer And Track (3021.916mil,5448.58mil)(3132.152mil,5448.58mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C3-2(3050.459mil,5421.021mil) on Top Layer And Track (3077.034mil,5393.462mil)(3077.034mil,5448.58mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C4-1(3057.978mil,5717.241mil) on Top Layer And Track (3029.434mil,5689.682mil)(3029.434mil,5701.493mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C4-1(3057.978mil,5717.241mil) on Top Layer And Track (3029.434mil,5689.682mil)(3139.671mil,5689.682mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C4-1(3057.978mil,5717.241mil) on Top Layer And Track (3029.434mil,5732.989mil)(3029.434mil,5744.8mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C4-1(3057.978mil,5717.241mil) on Top Layer And Track (3029.434mil,5744.8mil)(3139.671mil,5744.8mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C4-1(3057.978mil,5717.241mil) on Top Layer And Track (3084.552mil,5689.682mil)(3084.552mil,5744.8mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C4-2(3111.127mil,5717.241mil) on Top Layer And Track (3029.434mil,5689.682mil)(3139.671mil,5689.682mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C4-2(3111.127mil,5717.241mil) on Top Layer And Track (3029.434mil,5744.8mil)(3139.671mil,5744.8mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C4-2(3111.127mil,5717.241mil) on Top Layer And Track (3084.552mil,5689.682mil)(3084.552mil,5744.8mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C4-2(3111.127mil,5717.241mil) on Top Layer And Track (3139.671mil,5689.682mil)(3139.671mil,5701.493mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C4-2(3111.127mil,5717.241mil) on Top Layer And Track (3139.671mil,5732.989mil)(3139.671mil,5744.8mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C5-1(3402.573mil,5725.702mil) on Top Layer And Track (3374.029mil,5698.143mil)(3374.029mil,5709.954mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C5-1(3402.573mil,5725.702mil) on Top Layer And Track (3374.029mil,5698.143mil)(3484.265mil,5698.143mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C5-1(3402.573mil,5725.702mil) on Top Layer And Track (3374.029mil,5741.45mil)(3374.029mil,5753.261mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C5-1(3402.573mil,5725.702mil) on Top Layer And Track (3374.029mil,5753.261mil)(3484.265mil,5753.261mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C5-1(3402.573mil,5725.702mil) on Top Layer And Track (3429.147mil,5698.143mil)(3429.147mil,5753.261mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C5-2(3455.722mil,5725.702mil) on Top Layer And Track (3374.029mil,5698.143mil)(3484.265mil,5698.143mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C5-2(3455.722mil,5725.702mil) on Top Layer And Track (3374.029mil,5753.261mil)(3484.265mil,5753.261mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C5-2(3455.722mil,5725.702mil) on Top Layer And Track (3429.147mil,5698.143mil)(3429.147mil,5753.261mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C5-2(3455.722mil,5725.702mil) on Top Layer And Track (3484.265mil,5698.143mil)(3484.265mil,5709.954mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C5-2(3455.722mil,5725.702mil) on Top Layer And Track (3484.265mil,5741.45mil)(3484.265mil,5753.261mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.473mil < 10mil) Between Pad D1-1(6708.467mil,3042.904mil) on Top Layer And Track (6673.467mil,3007.156mil)(6673.467mil,3168.18mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.473mil < 10mil) Between Pad D1-1(6708.467mil,3042.904mil) on Top Layer And Track (6743.467mil,3007.156mil)(6743.467mil,3168.18mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.473mil < 10mil) Between Pad D1-2(6708.467mil,3133.456mil) on Top Layer And Track (6673.467mil,3007.156mil)(6673.467mil,3168.18mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.134mil < 10mil) Between Pad D1-2(6708.467mil,3133.456mil) on Top Layer And Track (6673.467mil,3168.18mil)(6743.467mil,3168.18mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.473mil < 10mil) Between Pad D1-2(6708.467mil,3133.456mil) on Top Layer And Track (6743.467mil,3007.156mil)(6743.467mil,3168.18mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.541mil < 10mil) Between Pad D13-1(3047.528mil,3989.257mil) on Bottom Layer And Track (2980.599mil,4010.91mil)(3019.969mil,4010.91mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.541mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.541mil < 10mil) Between Pad D13-2(3047.528mil,3914.454mil) on Bottom Layer And Track (2980.599mil,3892.8mil)(3019.969mil,3892.8mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.541mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.541mil < 10mil) Between Pad D14-1(3050.063mil,3187.824mil) on Bottom Layer And Track (2983.134mil,3209.477mil)(3022.504mil,3209.477mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.541mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.541mil < 10mil) Between Pad D14-2(3050.063mil,3113.021mil) on Bottom Layer And Track (2983.134mil,3091.367mil)(3022.504mil,3091.367mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.541mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.541mil < 10mil) Between Pad D15-1(3047.528mil,3579.615mil) on Bottom Layer And Track (2980.599mil,3601.269mil)(3019.969mil,3601.269mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.541mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.541mil < 10mil) Between Pad D15-2(3047.528mil,3504.812mil) on Bottom Layer And Track (2980.599mil,3483.159mil)(3019.969mil,3483.159mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.541mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.541mil < 10mil) Between Pad D16-1(2615.567mil,3504.812mil) on Bottom Layer And Track (2643.126mil,3483.159mil)(2682.496mil,3483.159mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.541mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.541mil < 10mil) Between Pad D16-2(2615.567mil,3579.615mil) on Bottom Layer And Track (2643.126mil,3601.269mil)(2682.496mil,3601.269mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.541mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mil < 10mil) Between Pad D2-1(6708.467mil,2659.676mil) on Top Layer And Text "R2" (6577.782mil,2599.857mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.473mil < 10mil) Between Pad D2-1(6708.467mil,2659.676mil) on Top Layer And Track (6673.467mil,2623.928mil)(6673.467mil,2784.952mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.473mil < 10mil) Between Pad D2-1(6708.467mil,2659.676mil) on Top Layer And Track (6743.467mil,2623.928mil)(6743.467mil,2784.952mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.473mil < 10mil) Between Pad D2-2(6708.467mil,2750.227mil) on Top Layer And Track (6673.467mil,2623.928mil)(6673.467mil,2784.952mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.134mil < 10mil) Between Pad D2-2(6708.467mil,2750.227mil) on Top Layer And Track (6673.467mil,2784.952mil)(6743.467mil,2784.952mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.473mil < 10mil) Between Pad D2-2(6708.467mil,2750.227mil) on Top Layer And Track (6743.467mil,2623.928mil)(6743.467mil,2784.952mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.541mil < 10mil) Between Pad D4-1(2615.567mil,3113.021mil) on Bottom Layer And Track (2643.126mil,3091.367mil)(2682.496mil,3091.367mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.541mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.541mil < 10mil) Between Pad D4-2(2615.567mil,3187.824mil) on Bottom Layer And Track (2643.126mil,3209.477mil)(2682.496mil,3209.477mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.541mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.541mil < 10mil) Between Pad D5-1(2615.567mil,3914.454mil) on Bottom Layer And Track (2643.126mil,3892.8mil)(2682.496mil,3892.8mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.541mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.541mil < 10mil) Between Pad D5-2(2615.567mil,3989.257mil) on Bottom Layer And Track (2643.126mil,4010.91mil)(2682.496mil,4010.91mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.541mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.473mil < 10mil) Between Pad D8-1(3394.024mil,5521.238mil) on Top Layer And Track (3358.276mil,5486.238mil)(3519.3mil,5486.238mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.473mil < 10mil) Between Pad D8-1(3394.024mil,5521.238mil) on Top Layer And Track (3358.276mil,5556.238mil)(3519.3mil,5556.238mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.473mil < 10mil) Between Pad D8-2(3484.576mil,5521.238mil) on Top Layer And Track (3358.276mil,5486.238mil)(3519.3mil,5486.238mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.473mil < 10mil) Between Pad D8-2(3484.576mil,5521.238mil) on Top Layer And Track (3358.276mil,5556.238mil)(3519.3mil,5556.238mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.134mil < 10mil) Between Pad D8-2(3484.576mil,5521.238mil) on Top Layer And Track (3519.3mil,5486.238mil)(3519.3mil,5556.238mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.473mil < 10mil) Between Pad D9-1(3394.449mil,5289mil) on Top Layer And Track (3358.701mil,5254mil)(3519.724mil,5254mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.473mil < 10mil) Between Pad D9-1(3394.449mil,5289mil) on Top Layer And Track (3358.701mil,5324mil)(3519.724mil,5324mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.473mil < 10mil) Between Pad D9-2(3485mil,5289mil) on Top Layer And Track (3358.701mil,5254mil)(3519.724mil,5254mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.473mil < 10mil) Between Pad D9-2(3485mil,5289mil) on Top Layer And Track (3358.701mil,5324mil)(3519.724mil,5324mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.134mil < 10mil) Between Pad D9-2(3485mil,5289mil) on Top Layer And Track (3519.724mil,5254mil)(3519.724mil,5324mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.969mil < 10mil) Between Pad F1-1(6401.236mil,5776mil) on Top Layer And Track (6267.378mil,5736.63mil)(6424.858mil,5736.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.969mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.969mil < 10mil) Between Pad F1-1(6401.236mil,5776mil) on Top Layer And Track (6267.378mil,5815.37mil)(6424.858mil,5815.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.969mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.969mil < 10mil) Between Pad F1-1(6401.236mil,5776mil) on Top Layer And Track (6424.858mil,5736.63mil)(6424.858mil,5766.158mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.969mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.969mil < 10mil) Between Pad F1-1(6401.236mil,5776mil) on Top Layer And Track (6424.858mil,5766.158mil)(6424.858mil,5815.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.969mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.969mil < 10mil) Between Pad F1-2(6291mil,5776mil) on Top Layer And Track (6267.378mil,5736.63mil)(6267.378mil,5815.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.969mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.969mil < 10mil) Between Pad F1-2(6291mil,5776mil) on Top Layer And Track (6267.378mil,5736.63mil)(6424.858mil,5736.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.969mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.969mil < 10mil) Between Pad F1-2(6291mil,5776mil) on Top Layer And Track (6267.378mil,5815.37mil)(6424.858mil,5815.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.969mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.541mil < 10mil) Between Pad M1-1(6419.632mil,3121.642mil) on Top Layer And Track (6447.191mil,3143.295mil)(6486.561mil,3143.295mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.541mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.541mil < 10mil) Between Pad M1-2(6419.632mil,3046.839mil) on Top Layer And Track (6447.191mil,3025.185mil)(6486.561mil,3025.185mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.541mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.541mil < 10mil) Between Pad M2-1(6419.632mil,2742.353mil) on Top Layer And Track (6447.191mil,2764.007mil)(6486.561mil,2764.007mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.541mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.541mil < 10mil) Between Pad M2-2(6419.632mil,2667.55mil) on Top Layer And Track (6447.191mil,2645.896mil)(6486.561mil,2645.896mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.541mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.473mil < 10mil) Between Pad POWER-1(6352.724mil,5569mil) on Top Layer And Track (6316.976mil,5534mil)(6478mil,5534mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.473mil < 10mil) Between Pad POWER-1(6352.724mil,5569mil) on Top Layer And Track (6316.976mil,5604mil)(6478mil,5604mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.473mil < 10mil) Between Pad POWER-2(6443.276mil,5569mil) on Top Layer And Track (6316.976mil,5534mil)(6478mil,5534mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.473mil < 10mil) Between Pad POWER-2(6443.276mil,5569mil) on Top Layer And Track (6316.976mil,5604mil)(6478mil,5604mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.134mil < 10mil) Between Pad POWER-2(6443.276mil,5569mil) on Top Layer And Track (6478mil,5534mil)(6478mil,5604mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R10-1(3049.276mil,3660mil) on Bottom Layer And Track (2981.638mil,3640mil)(3071.638mil,3640mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R10-1(3049.276mil,3660mil) on Bottom Layer And Track (2981.638mil,3680mil)(3071.638mil,3680mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R10-1(3049.276mil,3660mil) on Bottom Layer And Track (3026.638mil,3640mil)(3026.638mil,3680mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R10-1(3049.276mil,3660mil) on Bottom Layer And Track (3071.638mil,3640mil)(3071.638mil,3645mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R10-1(3049.276mil,3660mil) on Bottom Layer And Track (3071.638mil,3675mil)(3071.638mil,3680mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R10-2(3004mil,3660mil) on Bottom Layer And Track (2981.638mil,3640mil)(2981.638mil,3645mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R10-2(3004mil,3660mil) on Bottom Layer And Track (2981.638mil,3640mil)(3071.638mil,3640mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R10-2(3004mil,3660mil) on Bottom Layer And Track (2981.638mil,3675mil)(2981.638mil,3680mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R10-2(3004mil,3660mil) on Bottom Layer And Track (2981.638mil,3680mil)(3071.638mil,3680mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R10-2(3004mil,3660mil) on Bottom Layer And Track (3026.638mil,3640mil)(3026.638mil,3680mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R1-1(6600.986mil,3084.24mil) on Top Layer And Track (6580.986mil,3061.878mil)(6580.986mil,3151.878mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R1-1(6600.986mil,3084.24mil) on Top Layer And Track (6580.986mil,3061.878mil)(6585.986mil,3061.878mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R1-1(6600.986mil,3084.24mil) on Top Layer And Track (6580.986mil,3106.878mil)(6620.986mil,3106.878mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R1-1(6600.986mil,3084.24mil) on Top Layer And Track (6615.986mil,3061.878mil)(6620.986mil,3061.878mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R1-1(6600.986mil,3084.24mil) on Top Layer And Track (6620.986mil,3061.878mil)(6620.986mil,3151.878mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R1-2(6600.986mil,3129.516mil) on Top Layer And Track (6580.986mil,3061.878mil)(6580.986mil,3151.878mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R1-2(6600.986mil,3129.516mil) on Top Layer And Track (6580.986mil,3106.878mil)(6620.986mil,3106.878mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R1-2(6600.986mil,3129.516mil) on Top Layer And Track (6580.986mil,3151.878mil)(6585.986mil,3151.878mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R1-2(6600.986mil,3129.516mil) on Top Layer And Track (6615.986mil,3151.878mil)(6620.986mil,3151.878mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R1-2(6600.986mil,3129.516mil) on Top Layer And Track (6620.986mil,3061.878mil)(6620.986mil,3151.878mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R13-1(3050.276mil,3437mil) on Bottom Layer And Track (2982.638mil,3417mil)(3072.638mil,3417mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R13-1(3050.276mil,3437mil) on Bottom Layer And Track (2982.638mil,3457mil)(3072.638mil,3457mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R13-1(3050.276mil,3437mil) on Bottom Layer And Track (3027.638mil,3417mil)(3027.638mil,3457mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R13-1(3050.276mil,3437mil) on Bottom Layer And Track (3072.638mil,3417mil)(3072.638mil,3422mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R13-1(3050.276mil,3437mil) on Bottom Layer And Track (3072.638mil,3452mil)(3072.638mil,3457mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R13-2(3005mil,3437mil) on Bottom Layer And Track (2982.638mil,3417mil)(2982.638mil,3422mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R13-2(3005mil,3437mil) on Bottom Layer And Track (2982.638mil,3417mil)(3072.638mil,3417mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R13-2(3005mil,3437mil) on Bottom Layer And Track (2982.638mil,3452mil)(2982.638mil,3457mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R13-2(3005mil,3437mil) on Bottom Layer And Track (2982.638mil,3457mil)(3072.638mil,3457mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R13-2(3005mil,3437mil) on Bottom Layer And Track (3027.638mil,3417mil)(3027.638mil,3457mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R14-1(2615.032mil,3041.95mil) on Bottom Layer And Track (2592.67mil,3021.95mil)(2592.67mil,3026.95mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R14-1(2615.032mil,3041.95mil) on Bottom Layer And Track (2592.67mil,3021.95mil)(2682.67mil,3021.95mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R14-1(2615.032mil,3041.95mil) on Bottom Layer And Track (2592.67mil,3056.95mil)(2592.67mil,3061.95mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R14-1(2615.032mil,3041.95mil) on Bottom Layer And Track (2592.67mil,3061.95mil)(2682.67mil,3061.95mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R14-1(2615.032mil,3041.95mil) on Bottom Layer And Track (2637.67mil,3021.95mil)(2637.67mil,3061.95mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R14-2(2660.307mil,3041.95mil) on Bottom Layer And Track (2592.67mil,3021.95mil)(2682.67mil,3021.95mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R14-2(2660.307mil,3041.95mil) on Bottom Layer And Track (2592.67mil,3061.95mil)(2682.67mil,3061.95mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R14-2(2660.307mil,3041.95mil) on Bottom Layer And Track (2637.67mil,3021.95mil)(2637.67mil,3061.95mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R14-2(2660.307mil,3041.95mil) on Bottom Layer And Track (2682.67mil,3021.95mil)(2682.67mil,3026.95mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R14-2(2660.307mil,3041.95mil) on Bottom Layer And Track (2682.67mil,3056.95mil)(2682.67mil,3061.95mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R15-1(2615.032mil,3270.422mil) on Bottom Layer And Track (2592.67mil,3250.422mil)(2592.67mil,3255.422mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R15-1(2615.032mil,3270.422mil) on Bottom Layer And Track (2592.67mil,3250.422mil)(2682.67mil,3250.422mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R15-1(2615.032mil,3270.422mil) on Bottom Layer And Track (2592.67mil,3285.422mil)(2592.67mil,3290.422mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R15-1(2615.032mil,3270.422mil) on Bottom Layer And Track (2592.67mil,3290.422mil)(2682.67mil,3290.422mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R15-1(2615.032mil,3270.422mil) on Bottom Layer And Track (2637.67mil,3250.422mil)(2637.67mil,3290.422mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R15-2(2660.307mil,3270.422mil) on Bottom Layer And Track (2592.67mil,3250.422mil)(2682.67mil,3250.422mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R15-2(2660.307mil,3270.422mil) on Bottom Layer And Track (2592.67mil,3290.422mil)(2682.67mil,3290.422mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R15-2(2660.307mil,3270.422mil) on Bottom Layer And Track (2637.67mil,3250.422mil)(2637.67mil,3290.422mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R15-2(2660.307mil,3270.422mil) on Bottom Layer And Track (2682.67mil,3250.422mil)(2682.67mil,3255.422mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R15-2(2660.307mil,3270.422mil) on Bottom Layer And Track (2682.67mil,3285.422mil)(2682.67mil,3290.422mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R16-1(2617mil,3419.816mil) on Bottom Layer And Track (2594.638mil,3399.816mil)(2594.638mil,3404.816mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R16-1(2617mil,3419.816mil) on Bottom Layer And Track (2594.638mil,3399.816mil)(2684.638mil,3399.816mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R16-1(2617mil,3419.816mil) on Bottom Layer And Track (2594.638mil,3434.816mil)(2594.638mil,3439.816mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R16-1(2617mil,3419.816mil) on Bottom Layer And Track (2594.638mil,3439.816mil)(2684.638mil,3439.816mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R16-1(2617mil,3419.816mil) on Bottom Layer And Track (2639.638mil,3399.816mil)(2639.638mil,3439.816mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R16-2(2662.276mil,3419.816mil) on Bottom Layer And Track (2594.638mil,3399.816mil)(2684.638mil,3399.816mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R16-2(2662.276mil,3419.816mil) on Bottom Layer And Track (2594.638mil,3439.816mil)(2684.638mil,3439.816mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R16-2(2662.276mil,3419.816mil) on Bottom Layer And Track (2639.638mil,3399.816mil)(2639.638mil,3439.816mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R16-2(2662.276mil,3419.816mil) on Bottom Layer And Track (2684.638mil,3399.816mil)(2684.638mil,3404.816mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R16-2(2662.276mil,3419.816mil) on Bottom Layer And Track (2684.638mil,3434.816mil)(2684.638mil,3439.816mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R17-1(2615.567mil,3658.816mil) on Bottom Layer And Track (2593.205mil,3638.816mil)(2593.205mil,3643.816mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R17-1(2615.567mil,3658.816mil) on Bottom Layer And Track (2593.205mil,3638.816mil)(2683.205mil,3638.816mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R17-1(2615.567mil,3658.816mil) on Bottom Layer And Track (2593.205mil,3673.816mil)(2593.205mil,3678.816mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R17-1(2615.567mil,3658.816mil) on Bottom Layer And Track (2593.205mil,3678.816mil)(2683.205mil,3678.816mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R17-1(2615.567mil,3658.816mil) on Bottom Layer And Track (2638.205mil,3638.816mil)(2638.205mil,3678.816mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R17-2(2660.843mil,3658.816mil) on Bottom Layer And Track (2593.205mil,3638.816mil)(2683.205mil,3638.816mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R17-2(2660.843mil,3658.816mil) on Bottom Layer And Track (2593.205mil,3678.816mil)(2683.205mil,3678.816mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R17-2(2660.843mil,3658.816mil) on Bottom Layer And Track (2638.205mil,3638.816mil)(2638.205mil,3678.816mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R17-2(2660.843mil,3658.816mil) on Bottom Layer And Track (2683.205mil,3638.816mil)(2683.205mil,3643.816mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R17-2(2660.843mil,3658.816mil) on Bottom Layer And Track (2683.205mil,3673.816mil)(2683.205mil,3678.816mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R18-1(3057.063mil,3272.021mil) on Bottom Layer And Track (2989.426mil,3252.021mil)(3079.426mil,3252.021mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R18-1(3057.063mil,3272.021mil) on Bottom Layer And Track (2989.426mil,3292.021mil)(3079.426mil,3292.021mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R18-1(3057.063mil,3272.021mil) on Bottom Layer And Track (3034.426mil,3252.021mil)(3034.426mil,3292.021mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R18-1(3057.063mil,3272.021mil) on Bottom Layer And Track (3079.426mil,3252.021mil)(3079.426mil,3257.021mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R18-1(3057.063mil,3272.021mil) on Bottom Layer And Track (3079.426mil,3287.021mil)(3079.426mil,3292.021mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R18-2(3011.788mil,3272.021mil) on Bottom Layer And Track (2989.426mil,3252.021mil)(2989.426mil,3257.021mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R18-2(3011.788mil,3272.021mil) on Bottom Layer And Track (2989.426mil,3252.021mil)(3079.426mil,3252.021mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R18-2(3011.788mil,3272.021mil) on Bottom Layer And Track (2989.426mil,3287.021mil)(2989.426mil,3292.021mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R18-2(3011.788mil,3272.021mil) on Bottom Layer And Track (2989.426mil,3292.021mil)(3079.426mil,3292.021mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R18-2(3011.788mil,3272.021mil) on Bottom Layer And Track (3034.426mil,3252.021mil)(3034.426mil,3292.021mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R19-1(3048.928mil,3043.052mil) on Bottom Layer And Track (2981.29mil,3023.052mil)(3071.29mil,3023.052mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R19-1(3048.928mil,3043.052mil) on Bottom Layer And Track (2981.29mil,3063.052mil)(3071.29mil,3063.052mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R19-1(3048.928mil,3043.052mil) on Bottom Layer And Track (3026.29mil,3023.052mil)(3026.29mil,3063.052mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R19-1(3048.928mil,3043.052mil) on Bottom Layer And Track (3071.29mil,3023.052mil)(3071.29mil,3028.052mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R19-1(3048.928mil,3043.052mil) on Bottom Layer And Track (3071.29mil,3058.052mil)(3071.29mil,3063.052mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R19-2(3003.653mil,3043.052mil) on Bottom Layer And Track (2981.29mil,3023.052mil)(2981.29mil,3028.052mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R19-2(3003.653mil,3043.052mil) on Bottom Layer And Track (2981.29mil,3023.052mil)(3071.29mil,3023.052mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R19-2(3003.653mil,3043.052mil) on Bottom Layer And Track (2981.29mil,3058.052mil)(2981.29mil,3063.052mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R19-2(3003.653mil,3043.052mil) on Bottom Layer And Track (2981.29mil,3063.052mil)(3071.29mil,3063.052mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R19-2(3003.653mil,3043.052mil) on Bottom Layer And Track (3026.29mil,3023.052mil)(3026.29mil,3063.052mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R20-1(3111.127mil,5617.871mil) on Top Layer And Track (3009.749mil,5582.438mil)(3143.608mil,5582.438mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R20-1(3111.127mil,5617.871mil) on Top Layer And Track (3009.749mil,5653.304mil)(3143.608mil,5653.304mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad R20-1(3111.127mil,5617.871mil) on Top Layer And Track (3076.678mil,5582.438mil)(3076.678mil,5653.304mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R20-1(3111.127mil,5617.871mil) on Top Layer And Track (3143.608mil,5582.438mil)(3143.608mil,5590.312mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R20-1(3111.127mil,5617.871mil) on Top Layer And Track (3143.608mil,5645.43mil)(3143.608mil,5653.304mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R20-2(3042.23mil,5617.871mil) on Top Layer And Track (3009.749mil,5582.438mil)(3009.749mil,5590.312mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R20-2(3042.23mil,5617.871mil) on Top Layer And Track (3009.749mil,5582.438mil)(3143.608mil,5582.438mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R20-2(3042.23mil,5617.871mil) on Top Layer And Track (3009.749mil,5645.43mil)(3009.749mil,5653.304mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R20-2(3042.23mil,5617.871mil) on Top Layer And Track (3009.749mil,5653.304mil)(3143.608mil,5653.304mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad R20-2(3042.23mil,5617.871mil) on Top Layer And Track (3076.678mil,5582.438mil)(3076.678mil,5653.304mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R2-1(6599.435mil,2704.952mil) on Top Layer And Track (6579.435mil,2682.589mil)(6579.435mil,2772.589mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R2-1(6599.435mil,2704.952mil) on Top Layer And Track (6579.435mil,2682.589mil)(6584.435mil,2682.589mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R2-1(6599.435mil,2704.952mil) on Top Layer And Track (6579.435mil,2727.589mil)(6619.435mil,2727.589mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R2-1(6599.435mil,2704.952mil) on Top Layer And Track (6614.435mil,2682.589mil)(6619.435mil,2682.589mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R2-1(6599.435mil,2704.952mil) on Top Layer And Track (6619.435mil,2682.589mil)(6619.435mil,2772.589mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R21-1(3109.042mil,5518.485mil) on Top Layer And Track (3007.664mil,5483.052mil)(3141.523mil,5483.052mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R21-1(3109.042mil,5518.485mil) on Top Layer And Track (3007.664mil,5553.919mil)(3141.523mil,5553.919mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad R21-1(3109.042mil,5518.485mil) on Top Layer And Track (3074.593mil,5483.052mil)(3074.593mil,5553.919mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R21-1(3109.042mil,5518.485mil) on Top Layer And Track (3141.523mil,5483.052mil)(3141.523mil,5490.926mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R21-1(3109.042mil,5518.485mil) on Top Layer And Track (3141.523mil,5546.045mil)(3141.523mil,5553.919mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R21-2(3040.145mil,5518.485mil) on Top Layer And Track (3007.664mil,5483.052mil)(3007.664mil,5490.926mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R21-2(3040.145mil,5518.485mil) on Top Layer And Track (3007.664mil,5483.052mil)(3141.523mil,5483.052mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R21-2(3040.145mil,5518.485mil) on Top Layer And Track (3007.664mil,5546.045mil)(3007.664mil,5553.919mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R21-2(3040.145mil,5518.485mil) on Top Layer And Track (3007.664mil,5553.919mil)(3141.523mil,5553.919mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad R21-2(3040.145mil,5518.485mil) on Top Layer And Track (3074.593mil,5483.052mil)(3074.593mil,5553.919mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R2-2(6599.435mil,2750.227mil) on Top Layer And Track (6579.435mil,2682.589mil)(6579.435mil,2772.589mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R2-2(6599.435mil,2750.227mil) on Top Layer And Track (6579.435mil,2727.589mil)(6619.435mil,2727.589mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R2-2(6599.435mil,2750.227mil) on Top Layer And Track (6579.435mil,2772.589mil)(6584.435mil,2772.589mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R2-2(6599.435mil,2750.227mil) on Top Layer And Track (6614.435mil,2772.589mil)(6619.435mil,2772.589mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R2-2(6599.435mil,2750.227mil) on Top Layer And Track (6619.435mil,2682.589mil)(6619.435mil,2772.589mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R22-1(3394.699mil,5634.71mil) on Top Layer And Track (3362.218mil,5599.277mil)(3362.218mil,5607.151mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R22-1(3394.699mil,5634.71mil) on Top Layer And Track (3362.218mil,5599.277mil)(3496.077mil,5599.277mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R22-1(3394.699mil,5634.71mil) on Top Layer And Track (3362.218mil,5662.269mil)(3362.218mil,5670.143mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R22-1(3394.699mil,5634.71mil) on Top Layer And Track (3362.218mil,5670.143mil)(3496.077mil,5670.143mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad R22-1(3394.699mil,5634.71mil) on Top Layer And Track (3429.147mil,5599.277mil)(3429.147mil,5670.143mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R22-2(3463.596mil,5634.71mil) on Top Layer And Track (3362.218mil,5599.277mil)(3496.077mil,5599.277mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R22-2(3463.596mil,5634.71mil) on Top Layer And Track (3362.218mil,5670.143mil)(3496.077mil,5670.143mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad R22-2(3463.596mil,5634.71mil) on Top Layer And Track (3429.147mil,5599.277mil)(3429.147mil,5670.143mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R22-2(3463.596mil,5634.71mil) on Top Layer And Track (3496.077mil,5599.277mil)(3496.077mil,5607.151mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R22-2(3463.596mil,5634.71mil) on Top Layer And Track (3496.077mil,5662.269mil)(3496.077mil,5670.143mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R23-1(6643mil,4051.819mil) on Top Layer And Track (6615.441mil,4027.41mil)(6615.441mil,4127.409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R23-1(6643mil,4051.819mil) on Top Layer And Track (6615.441mil,4027.41mil)(6623mil,4027.41mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R23-1(6643mil,4051.819mil) on Top Layer And Track (6615.441mil,4077.41mil)(6670.559mil,4077.41mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R23-1(6643mil,4051.819mil) on Top Layer And Track (6663mil,4027.41mil)(6670.559mil,4027.41mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R23-1(6643mil,4051.819mil) on Top Layer And Track (6670.559mil,4027.41mil)(6670.559mil,4127.409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R23-2(6643mil,4103mil) on Top Layer And Track (6615.441mil,4027.41mil)(6615.441mil,4127.409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R23-2(6643mil,4103mil) on Top Layer And Track (6615.441mil,4077.41mil)(6670.559mil,4077.41mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R23-2(6643mil,4103mil) on Top Layer And Track (6615.441mil,4127.409mil)(6623mil,4127.409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R23-2(6643mil,4103mil) on Top Layer And Track (6663mil,4127.409mil)(6670.559mil,4127.409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R23-2(6643mil,4103mil) on Top Layer And Track (6670.559mil,4027.41mil)(6670.559mil,4127.409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R24-1(6305.068mil,4099.369mil) on Top Layer And Track (6277.509mil,4023.779mil)(6277.509mil,4123.779mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R24-1(6305.068mil,4099.369mil) on Top Layer And Track (6277.509mil,4073.779mil)(6332.627mil,4073.779mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R24-1(6305.068mil,4099.369mil) on Top Layer And Track (6277.509mil,4123.779mil)(6285.068mil,4123.779mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R24-1(6305.068mil,4099.369mil) on Top Layer And Track (6325.068mil,4123.779mil)(6332.627mil,4123.779mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R24-1(6305.068mil,4099.369mil) on Top Layer And Track (6332.627mil,4023.779mil)(6332.627mil,4123.779mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R24-2(6305.068mil,4048.188mil) on Top Layer And Track (6277.509mil,4023.779mil)(6277.509mil,4123.779mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R24-2(6305.068mil,4048.188mil) on Top Layer And Track (6277.509mil,4023.779mil)(6285.068mil,4023.779mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R24-2(6305.068mil,4048.188mil) on Top Layer And Track (6277.509mil,4073.779mil)(6332.627mil,4073.779mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R24-2(6305.068mil,4048.188mil) on Top Layer And Track (6325.068mil,4023.779mil)(6332.627mil,4023.779mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R24-2(6305.068mil,4048.188mil) on Top Layer And Track (6332.627mil,4023.779mil)(6332.627mil,4123.779mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R25-1(6304mil,3647.409mil) on Top Layer And Track (6276.441mil,3623mil)(6276.441mil,3723mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R25-1(6304mil,3647.409mil) on Top Layer And Track (6276.441mil,3623mil)(6284mil,3623mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R25-1(6304mil,3647.409mil) on Top Layer And Track (6276.441mil,3673mil)(6331.559mil,3673mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R25-1(6304mil,3647.409mil) on Top Layer And Track (6324mil,3623mil)(6331.559mil,3623mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R25-1(6304mil,3647.409mil) on Top Layer And Track (6331.559mil,3623mil)(6331.559mil,3723mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R25-2(6304mil,3698.59mil) on Top Layer And Track (6276.441mil,3623mil)(6276.441mil,3723mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R25-2(6304mil,3698.59mil) on Top Layer And Track (6276.441mil,3673mil)(6331.559mil,3673mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R25-2(6304mil,3698.59mil) on Top Layer And Track (6276.441mil,3723mil)(6284mil,3723mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R25-2(6304mil,3698.59mil) on Top Layer And Track (6324mil,3723mil)(6331.559mil,3723mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R25-2(6304mil,3698.59mil) on Top Layer And Track (6331.559mil,3623mil)(6331.559mil,3723mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R26-1(5203.819mil,5741mil) on Top Layer And Track (5179.409mil,5713.441mil)(5179.409mil,5721mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R26-1(5203.819mil,5741mil) on Top Layer And Track (5179.409mil,5713.441mil)(5279.409mil,5713.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R26-1(5203.819mil,5741mil) on Top Layer And Track (5179.409mil,5761mil)(5179.409mil,5768.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R26-1(5203.819mil,5741mil) on Top Layer And Track (5179.409mil,5768.559mil)(5279.409mil,5768.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R26-1(5203.819mil,5741mil) on Top Layer And Track (5229.409mil,5713.441mil)(5229.409mil,5768.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R26-2(5255mil,5741mil) on Top Layer And Track (5179.409mil,5713.441mil)(5279.409mil,5713.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R26-2(5255mil,5741mil) on Top Layer And Track (5179.409mil,5768.559mil)(5279.409mil,5768.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R26-2(5255mil,5741mil) on Top Layer And Track (5229.409mil,5713.441mil)(5229.409mil,5768.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R26-2(5255mil,5741mil) on Top Layer And Track (5279.409mil,5713.441mil)(5279.409mil,5721mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R26-2(5255mil,5741mil) on Top Layer And Track (5279.409mil,5761mil)(5279.409mil,5768.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R27-1(5205.812mil,5346.981mil) on Top Layer And Track (5181.403mil,5319.422mil)(5181.403mil,5326.981mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R27-1(5205.812mil,5346.981mil) on Top Layer And Track (5181.403mil,5319.422mil)(5281.403mil,5319.422mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R27-1(5205.812mil,5346.981mil) on Top Layer And Track (5181.403mil,5366.981mil)(5181.403mil,5374.541mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R27-1(5205.812mil,5346.981mil) on Top Layer And Track (5181.403mil,5374.541mil)(5281.403mil,5374.541mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R27-1(5205.812mil,5346.981mil) on Top Layer And Track (5231.403mil,5319.422mil)(5231.403mil,5374.541mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R27-2(5256.993mil,5346.981mil) on Top Layer And Track (5181.403mil,5319.422mil)(5281.403mil,5319.422mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R27-2(5256.993mil,5346.981mil) on Top Layer And Track (5181.403mil,5374.541mil)(5281.403mil,5374.541mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R27-2(5256.993mil,5346.981mil) on Top Layer And Track (5231.403mil,5319.422mil)(5231.403mil,5374.541mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R27-2(5256.993mil,5346.981mil) on Top Layer And Track (5281.403mil,5319.422mil)(5281.403mil,5326.981mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R27-2(5256.993mil,5346.981mil) on Top Layer And Track (5281.403mil,5366.981mil)(5281.403mil,5374.541mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R28-1(3394.699mil,5408.159mil) on Top Layer And Track (3362.218mil,5372.726mil)(3362.218mil,5380.6mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R28-1(3394.699mil,5408.159mil) on Top Layer And Track (3362.218mil,5372.726mil)(3496.077mil,5372.726mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R28-1(3394.699mil,5408.159mil) on Top Layer And Track (3362.218mil,5435.718mil)(3362.218mil,5443.592mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R28-1(3394.699mil,5408.159mil) on Top Layer And Track (3362.218mil,5443.592mil)(3496.077mil,5443.592mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad R28-1(3394.699mil,5408.159mil) on Top Layer And Track (3429.147mil,5372.726mil)(3429.147mil,5443.592mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R28-2(3463.596mil,5408.159mil) on Top Layer And Track (3362.218mil,5372.726mil)(3496.077mil,5372.726mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R28-2(3463.596mil,5408.159mil) on Top Layer And Track (3362.218mil,5443.592mil)(3496.077mil,5443.592mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad R28-2(3463.596mil,5408.159mil) on Top Layer And Track (3429.147mil,5372.726mil)(3429.147mil,5443.592mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R28-2(3463.596mil,5408.159mil) on Top Layer And Track (3496.077mil,5372.726mil)(3496.077mil,5380.6mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R28-2(3463.596mil,5408.159mil) on Top Layer And Track (3496.077mil,5435.718mil)(3496.077mil,5443.592mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R3-1(6307.698mil,4576.369mil) on Top Layer And Track (6280.139mil,4500.779mil)(6280.139mil,4600.779mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R3-1(6307.698mil,4576.369mil) on Top Layer And Track (6280.139mil,4550.779mil)(6335.257mil,4550.779mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R3-1(6307.698mil,4576.369mil) on Top Layer And Track (6280.139mil,4600.779mil)(6287.698mil,4600.779mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R3-1(6307.698mil,4576.369mil) on Top Layer And Track (6327.698mil,4600.779mil)(6335.257mil,4600.779mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R3-1(6307.698mil,4576.369mil) on Top Layer And Track (6335.257mil,4500.779mil)(6335.257mil,4600.779mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R3-2(6307.698mil,4525.188mil) on Top Layer And Track (6280.139mil,4500.779mil)(6280.139mil,4600.779mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R3-2(6307.698mil,4525.188mil) on Top Layer And Track (6280.139mil,4500.779mil)(6287.698mil,4500.779mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R3-2(6307.698mil,4525.188mil) on Top Layer And Track (6280.139mil,4550.779mil)(6335.257mil,4550.779mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R3-2(6307.698mil,4525.188mil) on Top Layer And Track (6327.698mil,4500.779mil)(6335.257mil,4500.779mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R3-2(6307.698mil,4525.188mil) on Top Layer And Track (6335.257mil,4500.779mil)(6335.257mil,4600.779mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R33-1(5609mil,5485.102mil) on Top Layer And Track (5573.567mil,5452.622mil)(5573.567mil,5586.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R33-1(5609mil,5485.102mil) on Top Layer And Track (5573.567mil,5452.622mil)(5581.441mil,5452.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad R33-1(5609mil,5485.102mil) on Top Layer And Track (5573.567mil,5519.551mil)(5644.433mil,5519.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R33-1(5609mil,5485.102mil) on Top Layer And Track (5636.559mil,5452.622mil)(5644.433mil,5452.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R33-1(5609mil,5485.102mil) on Top Layer And Track (5644.433mil,5452.622mil)(5644.433mil,5586.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R33-2(5609mil,5554mil) on Top Layer And Track (5573.567mil,5452.622mil)(5573.567mil,5586.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad R33-2(5609mil,5554mil) on Top Layer And Track (5573.567mil,5519.551mil)(5644.433mil,5519.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R33-2(5609mil,5554mil) on Top Layer And Track (5573.567mil,5586.48mil)(5581.441mil,5586.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R33-2(5609mil,5554mil) on Top Layer And Track (5636.559mil,5586.48mil)(5644.433mil,5586.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R33-2(5609mil,5554mil) on Top Layer And Track (5644.433mil,5452.622mil)(5644.433mil,5586.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R34-1(5969mil,5703.102mil) on Top Layer And Track (5933.567mil,5670.622mil)(5933.567mil,5804.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R34-1(5969mil,5703.102mil) on Top Layer And Track (5933.567mil,5670.622mil)(5941.441mil,5670.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad R34-1(5969mil,5703.102mil) on Top Layer And Track (5933.567mil,5737.551mil)(6004.433mil,5737.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R34-1(5969mil,5703.102mil) on Top Layer And Track (5996.559mil,5670.622mil)(6004.433mil,5670.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R34-1(5969mil,5703.102mil) on Top Layer And Track (6004.433mil,5670.622mil)(6004.433mil,5804.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R34-2(5969mil,5772mil) on Top Layer And Track (5933.567mil,5670.622mil)(5933.567mil,5804.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad R34-2(5969mil,5772mil) on Top Layer And Track (5933.567mil,5737.551mil)(6004.433mil,5737.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R34-2(5969mil,5772mil) on Top Layer And Track (5933.567mil,5804.48mil)(5941.441mil,5804.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R34-2(5969mil,5772mil) on Top Layer And Track (5996.559mil,5804.48mil)(6004.433mil,5804.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R34-2(5969mil,5772mil) on Top Layer And Track (6004.433mil,5670.622mil)(6004.433mil,5804.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R4-1(6641.068mil,4523.779mil) on Top Layer And Track (6613.509mil,4499.369mil)(6613.509mil,4599.369mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R4-1(6641.068mil,4523.779mil) on Top Layer And Track (6613.509mil,4499.369mil)(6621.068mil,4499.369mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R4-1(6641.068mil,4523.779mil) on Top Layer And Track (6613.509mil,4549.369mil)(6668.627mil,4549.369mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R4-1(6641.068mil,4523.779mil) on Top Layer And Track (6661.068mil,4499.369mil)(6668.627mil,4499.369mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R4-1(6641.068mil,4523.779mil) on Top Layer And Track (6668.627mil,4499.369mil)(6668.627mil,4599.369mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R4-2(6641.068mil,4574.96mil) on Top Layer And Track (6613.509mil,4499.369mil)(6613.509mil,4599.369mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R4-2(6641.068mil,4574.96mil) on Top Layer And Track (6613.509mil,4549.369mil)(6668.627mil,4549.369mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R4-2(6641.068mil,4574.96mil) on Top Layer And Track (6613.509mil,4599.369mil)(6621.068mil,4599.369mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R4-2(6641.068mil,4574.96mil) on Top Layer And Track (6661.068mil,4599.369mil)(6668.627mil,4599.369mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R4-2(6641.068mil,4574.96mil) on Top Layer And Track (6668.627mil,4499.369mil)(6668.627mil,4599.369mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R5-1(6651mil,5092.591mil) on Top Layer And Track (6623.441mil,5017mil)(6623.441mil,5117mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R5-1(6651mil,5092.591mil) on Top Layer And Track (6623.441mil,5067mil)(6678.559mil,5067mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R5-1(6651mil,5092.591mil) on Top Layer And Track (6623.441mil,5117mil)(6631mil,5117mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R5-1(6651mil,5092.591mil) on Top Layer And Track (6671mil,5117mil)(6678.559mil,5117mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R5-1(6651mil,5092.591mil) on Top Layer And Track (6678.559mil,5017mil)(6678.559mil,5117mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R5-2(6651mil,5041.409mil) on Top Layer And Track (6623.441mil,5017mil)(6623.441mil,5117mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R5-2(6651mil,5041.409mil) on Top Layer And Track (6623.441mil,5017mil)(6631mil,5017mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R5-2(6651mil,5041.409mil) on Top Layer And Track (6623.441mil,5067mil)(6678.559mil,5067mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R5-2(6651mil,5041.409mil) on Top Layer And Track (6671mil,5017mil)(6678.559mil,5017mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R5-2(6651mil,5041.409mil) on Top Layer And Track (6678.559mil,5017mil)(6678.559mil,5117mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R6-1(2615.67mil,3829.855mil) on Bottom Layer And Track (2593.307mil,3809.855mil)(2593.307mil,3814.855mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R6-1(2615.67mil,3829.855mil) on Bottom Layer And Track (2593.307mil,3809.855mil)(2683.307mil,3809.855mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R6-1(2615.67mil,3829.855mil) on Bottom Layer And Track (2593.307mil,3844.855mil)(2593.307mil,3849.855mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R6-1(2615.67mil,3829.855mil) on Bottom Layer And Track (2593.307mil,3849.855mil)(2683.307mil,3849.855mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R6-1(2615.67mil,3829.855mil) on Bottom Layer And Track (2638.307mil,3809.855mil)(2638.307mil,3849.855mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R6-2(2660.945mil,3829.855mil) on Bottom Layer And Track (2593.307mil,3809.855mil)(2683.307mil,3809.855mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R6-2(2660.945mil,3829.855mil) on Bottom Layer And Track (2593.307mil,3849.855mil)(2683.307mil,3849.855mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R6-2(2660.945mil,3829.855mil) on Bottom Layer And Track (2638.307mil,3809.855mil)(2638.307mil,3849.855mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R6-2(2660.945mil,3829.855mil) on Bottom Layer And Track (2683.307mil,3809.855mil)(2683.307mil,3814.855mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R6-2(2660.945mil,3829.855mil) on Bottom Layer And Track (2683.307mil,3844.855mil)(2683.307mil,3849.855mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R7-1(2615.67mil,4068.855mil) on Bottom Layer And Track (2593.307mil,4048.855mil)(2593.307mil,4053.855mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R7-1(2615.67mil,4068.855mil) on Bottom Layer And Track (2593.307mil,4048.855mil)(2683.307mil,4048.855mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R7-1(2615.67mil,4068.855mil) on Bottom Layer And Track (2593.307mil,4083.855mil)(2593.307mil,4088.855mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R7-1(2615.67mil,4068.855mil) on Bottom Layer And Track (2593.307mil,4088.855mil)(2683.307mil,4088.855mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R7-1(2615.67mil,4068.855mil) on Bottom Layer And Track (2638.307mil,4048.855mil)(2638.307mil,4088.855mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R7-2(2660.945mil,4068.855mil) on Bottom Layer And Track (2593.307mil,4048.855mil)(2683.307mil,4048.855mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R7-2(2660.945mil,4068.855mil) on Bottom Layer And Track (2593.307mil,4088.855mil)(2683.307mil,4088.855mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R7-2(2660.945mil,4068.855mil) on Bottom Layer And Track (2638.307mil,4048.855mil)(2638.307mil,4088.855mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R7-2(2660.945mil,4068.855mil) on Bottom Layer And Track (2683.307mil,4048.855mil)(2683.307mil,4053.855mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R7-2(2660.945mil,4068.855mil) on Bottom Layer And Track (2683.307mil,4083.855mil)(2683.307mil,4088.855mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R8-1(3047.799mil,4068.855mil) on Bottom Layer And Track (2980.161mil,4048.855mil)(3070.161mil,4048.855mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R8-1(3047.799mil,4068.855mil) on Bottom Layer And Track (2980.161mil,4088.855mil)(3070.161mil,4088.855mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R8-1(3047.799mil,4068.855mil) on Bottom Layer And Track (3025.161mil,4048.855mil)(3025.161mil,4088.855mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R8-1(3047.799mil,4068.855mil) on Bottom Layer And Track (3070.161mil,4048.855mil)(3070.161mil,4053.855mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R8-1(3047.799mil,4068.855mil) on Bottom Layer And Track (3070.161mil,4083.855mil)(3070.161mil,4088.855mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R8-2(3002.523mil,4068.855mil) on Bottom Layer And Track (2980.161mil,4048.855mil)(2980.161mil,4053.855mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R8-2(3002.523mil,4068.855mil) on Bottom Layer And Track (2980.161mil,4048.855mil)(3070.161mil,4048.855mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R8-2(3002.523mil,4068.855mil) on Bottom Layer And Track (2980.161mil,4083.855mil)(2980.161mil,4088.855mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R8-2(3002.523mil,4068.855mil) on Bottom Layer And Track (2980.161mil,4088.855mil)(3070.161mil,4088.855mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R8-2(3002.523mil,4068.855mil) on Bottom Layer And Track (3025.161mil,4048.855mil)(3025.161mil,4088.855mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R9-1(3047.796mil,3828.855mil) on Bottom Layer And Track (2980.158mil,3808.855mil)(3070.158mil,3808.855mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R9-1(3047.796mil,3828.855mil) on Bottom Layer And Track (2980.158mil,3848.855mil)(3070.158mil,3848.855mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R9-1(3047.796mil,3828.855mil) on Bottom Layer And Track (3025.158mil,3808.855mil)(3025.158mil,3848.855mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R9-1(3047.796mil,3828.855mil) on Bottom Layer And Track (3070.158mil,3808.855mil)(3070.158mil,3813.855mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R9-1(3047.796mil,3828.855mil) on Bottom Layer And Track (3070.158mil,3843.855mil)(3070.158mil,3848.855mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R9-2(3002.52mil,3828.855mil) on Bottom Layer And Track (2980.158mil,3808.855mil)(2980.158mil,3813.855mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R9-2(3002.52mil,3828.855mil) on Bottom Layer And Track (2980.158mil,3808.855mil)(3070.158mil,3808.855mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R9-2(3002.52mil,3828.855mil) on Bottom Layer And Track (2980.158mil,3843.855mil)(2980.158mil,3848.855mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R9-2(3002.52mil,3828.855mil) on Bottom Layer And Track (2980.158mil,3848.855mil)(3070.158mil,3848.855mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R9-2(3002.52mil,3828.855mil) on Bottom Layer And Track (3025.158mil,3808.855mil)(3025.158mil,3848.855mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.541mil < 10mil) Between Pad T1-1(5809.63mil,5601.402mil) on Top Layer And Track (5837.189mil,5623.055mil)(5876.559mil,5623.055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.541mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.541mil < 10mil) Between Pad T1-2(5809.63mil,5526.599mil) on Top Layer And Track (5837.189mil,5504.945mil)(5876.559mil,5504.945mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.541mil]
Rule Violations :442

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (3.818mil < 10mil) Between Text "*" (3499.3mil,5541.238mil) on Top Overlay And Track (3358.276mil,5556.238mil)(3519.3mil,5556.238mil) on Top Overlay Silk Text to Silk Clearance [3.818mil]
   Violation between Silk To Silk Clearance Constraint: (9.847mil < 10mil) Between Text "*" (3499.3mil,5541.238mil) on Top Overlay And Track (3519.3mil,5486.238mil)(3519.3mil,5556.238mil) on Top Overlay Silk Text to Silk Clearance [9.847mil]
   Violation between Silk To Silk Clearance Constraint: (3.818mil < 10mil) Between Text "*" (3499.724mil,5309mil) on Top Overlay And Track (3358.701mil,5324mil)(3519.724mil,5324mil) on Top Overlay Silk Text to Silk Clearance [3.818mil]
   Violation between Silk To Silk Clearance Constraint: (9.847mil < 10mil) Between Text "*" (3499.724mil,5309mil) on Top Overlay And Track (3519.724mil,5254mil)(3519.724mil,5324mil) on Top Overlay Silk Text to Silk Clearance [9.847mil]
   Violation between Silk To Silk Clearance Constraint: (3.818mil < 10mil) Between Text "*" (6458mil,5589mil) on Top Overlay And Track (6316.976mil,5604mil)(6478mil,5604mil) on Top Overlay Silk Text to Silk Clearance [3.818mil]
   Violation between Silk To Silk Clearance Constraint: (9.847mil < 10mil) Between Text "*" (6458mil,5589mil) on Top Overlay And Track (6478mil,5534mil)(6478mil,5604mil) on Top Overlay Silk Text to Silk Clearance [9.847mil]
   Violation between Silk To Silk Clearance Constraint: (8.868mil < 10mil) Between Text "*" (6688.467mil,2764.952mil) on Top Overlay And Track (6673.467mil,2623.928mil)(6673.467mil,2784.952mil) on Top Overlay Silk Text to Silk Clearance [8.868mil]
   Violation between Silk To Silk Clearance Constraint: (7.251mil < 10mil) Between Text "*" (6688.467mil,2764.952mil) on Top Overlay And Track (6673.467mil,2784.952mil)(6743.467mil,2784.952mil) on Top Overlay Silk Text to Silk Clearance [7.251mil]
   Violation between Silk To Silk Clearance Constraint: (8.868mil < 10mil) Between Text "*" (6688.467mil,3148.18mil) on Top Overlay And Track (6673.467mil,3007.156mil)(6673.467mil,3168.18mil) on Top Overlay Silk Text to Silk Clearance [8.868mil]
   Violation between Silk To Silk Clearance Constraint: (7.251mil < 10mil) Between Text "*" (6688.467mil,3148.18mil) on Top Overlay And Track (6673.467mil,3168.18mil)(6743.467mil,3168.18mil) on Top Overlay Silk Text to Silk Clearance [7.251mil]
   Violation between Silk To Silk Clearance Constraint: (9.746mil < 10mil) Between Text "A0_UART0_CTS" (5627.307mil,2328.603mil) on Top Overlay And Track (6047.924mil,1663.545mil)(6047.924mil,2521.026mil) on Top Overlay Silk Text to Silk Clearance [9.746mil]
   Violation between Silk To Silk Clearance Constraint: (9.513mil < 10mil) Between Text "B0_SPI0_PCS0" (4570mil,2320mil) on Top Overlay And Track (4959.804mil,1660.323mil)(4959.804mil,2517.803mil) on Top Overlay Silk Text to Silk Clearance [9.513mil]
   Violation between Silk To Silk Clearance Constraint: (2.806mil < 10mil) Between Text "C15_ADC0" (2444mil,4638mil) on Top Overlay And Track (2450.525mil,4615.197mil)(2885.517mil,4615.197mil) on Top Overlay Silk Text to Silk Clearance [2.806mil]
   Violation between Silk To Silk Clearance Constraint: (5.019mil < 10mil) Between Text "C17" (5305mil,5631mil) on Top Overlay And Text "R26" (5305mil,5706mil) on Top Overlay Silk Text to Silk Clearance [5.019mil]
   Violation between Silk To Silk Clearance Constraint: (3.925mil < 10mil) Between Text "C18" (5311.014mil,5400.556mil) on Top Overlay And Text "C19" (5311.014mil,5474.462mil) on Top Overlay Silk Text to Silk Clearance [3.925mil]
   Violation between Silk To Silk Clearance Constraint: (8.594mil < 10mil) Between Text "C18" (5311.014mil,5400.556mil) on Top Overlay And Text "R27" (5309.828mil,5321.981mil) on Top Overlay Silk Text to Silk Clearance [8.594mil]
   Violation between Silk To Silk Clearance Constraint: (6.558mil < 10mil) Between Text "C19" (5311.014mil,5474.462mil) on Top Overlay And Text "C20" (5310mil,5551mil) on Top Overlay Silk Text to Silk Clearance [6.558mil]
   Violation between Silk To Silk Clearance Constraint: (9.508mil < 10mil) Between Text "C2" (6377.068mil,4604.204mil) on Top Overlay And Track (6454.509mil,4495.661mil)(6454.509mil,4605.897mil) on Top Overlay Silk Text to Silk Clearance [9.508mil]
   Violation between Silk To Silk Clearance Constraint: (9.894mil < 10mil) Between Text "C6_UART1_RX" (5657.295mil,2127.887mil) on Top Overlay And Track (6047.924mil,1663.545mil)(6047.924mil,2521.026mil) on Top Overlay Silk Text to Silk Clearance [9.894mil]
   Violation between Silk To Silk Clearance Constraint: (7.88mil < 10mil) Between Text "D0_SPI1_SCK" (2456.154mil,2317.489mil) on Top Overlay And Track (2819.794mil,1653.351mil)(2819.794mil,2510.832mil) on Top Overlay Silk Text to Silk Clearance [7.88mil]
   Violation between Silk To Silk Clearance Constraint: (5.925mil < 10mil) Between Text "D1" (6678.467mil,2933.18mil) on Top Overlay And Track (6673.467mil,3007.156mil)(6673.467mil,3168.18mil) on Top Overlay Silk Text to Silk Clearance [5.925mil]
   Violation between Silk To Silk Clearance Constraint: (5.059mil < 10mil) Between Text "D1" (6678.467mil,2933.18mil) on Top Overlay And Track (6673.467mil,3007.156mil)(6743.467mil,3007.156mil) on Top Overlay Silk Text to Silk Clearance [5.059mil]
   Violation between Silk To Silk Clearance Constraint: (5.918mil < 10mil) Between Text "D1" (6678.467mil,2933.18mil) on Top Overlay And Track (6743.467mil,3007.156mil)(6743.467mil,3168.18mil) on Top Overlay Silk Text to Silk Clearance [5.918mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "D2" (6668.467mil,2536.487mil) on Top Overlay And Text "R2" (6577.782mil,2599.857mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (1.806mil < 10mil) Between Text "D4_ADC1" (2456mil,5019mil) on Top Overlay And Track (2446.525mil,4997.197mil)(2881.517mil,4997.197mil) on Top Overlay Silk Text to Silk Clearance [1.806mil]
   Violation between Silk To Silk Clearance Constraint: (7.399mil < 10mil) Between Text "D6_UART2_RX" (3489.687mil,1812.841mil) on Top Overlay And Track (3876.323mil,1655.224mil)(3876.323mil,2512.705mil) on Top Overlay Silk Text to Silk Clearance [7.399mil]
   Violation between Silk To Silk Clearance Constraint: (6.586mil < 10mil) Between Text "D7_UART2_TX" (3496.439mil,1913.304mil) on Top Overlay And Track (3876.323mil,1655.224mil)(3876.323mil,2512.705mil) on Top Overlay Silk Text to Silk Clearance [6.586mil]
   Violation between Silk To Silk Clearance Constraint: (2.806mil < 10mil) Between Text "E11_ADC2" (2440mil,5405mil) on Top Overlay And Track (2444.525mil,5382.197mil)(2879.517mil,5382.197mil) on Top Overlay Silk Text to Silk Clearance [2.806mil]
   Violation between Silk To Silk Clearance Constraint: (9.009mil < 10mil) Between Text "R18" (3246.339mil,3241.855mil) on Bottom Overlay And Track (2989.426mil,3252.021mil)(3079.426mil,3252.021mil) on Bottom Overlay Silk Text to Silk Clearance [9.009mil]
   Violation between Silk To Silk Clearance Constraint: (9.01mil < 10mil) Between Text "R18" (3246.339mil,3241.855mil) on Bottom Overlay And Track (2989.426mil,3292.021mil)(3079.426mil,3292.021mil) on Bottom Overlay Silk Text to Silk Clearance [9.01mil]
   Violation between Silk To Silk Clearance Constraint: (9.009mil < 10mil) Between Text "R18" (3246.339mil,3241.855mil) on Bottom Overlay And Track (3079.426mil,3252.021mil)(3079.426mil,3257.021mil) on Bottom Overlay Silk Text to Silk Clearance [9.009mil]
   Violation between Silk To Silk Clearance Constraint: (9.009mil < 10mil) Between Text "R18" (3246.339mil,3241.855mil) on Bottom Overlay And Track (3079.426mil,3287.021mil)(3079.426mil,3292.021mil) on Bottom Overlay Silk Text to Silk Clearance [9.009mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R2" (6577.782mil,2599.857mil) on Top Overlay And Track (6673.467mil,2623.928mil)(6673.467mil,2784.952mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R2" (6577.782mil,2599.857mil) on Top Overlay And Track (6673.467mil,2623.928mil)(6743.467mil,2623.928mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (9.508mil < 10mil) Between Text "R23" (6538mil,4128mil) on Top Overlay And Track (6615.441mil,4027.41mil)(6615.441mil,4127.409mil) on Top Overlay Silk Text to Silk Clearance [9.508mil]
   Violation between Silk To Silk Clearance Constraint: (9.508mil < 10mil) Between Text "R23" (6538mil,4128mil) on Top Overlay And Track (6615.441mil,4127.409mil)(6623mil,4127.409mil) on Top Overlay Silk Text to Silk Clearance [9.508mil]
   Violation between Silk To Silk Clearance Constraint: (9.508mil < 10mil) Between Text "R24" (6200.068mil,4128.779mil) on Top Overlay And Track (6277.509mil,4023.779mil)(6277.509mil,4123.779mil) on Top Overlay Silk Text to Silk Clearance [9.508mil]
   Violation between Silk To Silk Clearance Constraint: (9.508mil < 10mil) Between Text "R24" (6200.068mil,4128.779mil) on Top Overlay And Track (6277.509mil,4123.779mil)(6285.068mil,4123.779mil) on Top Overlay Silk Text to Silk Clearance [9.508mil]
   Violation between Silk To Silk Clearance Constraint: (7.638mil < 10mil) Between Text "R5" (6621mil,5001.409mil) on Top Overlay And Track (6623.441mil,5017mil)(6623.441mil,5117mil) on Top Overlay Silk Text to Silk Clearance [7.638mil]
   Violation between Silk To Silk Clearance Constraint: (7.638mil < 10mil) Between Text "R5" (6621mil,5001.409mil) on Top Overlay And Track (6623.441mil,5017mil)(6631mil,5017mil) on Top Overlay Silk Text to Silk Clearance [7.638mil]
   Violation between Silk To Silk Clearance Constraint: (7.638mil < 10mil) Between Text "R5" (6621mil,5001.409mil) on Top Overlay And Track (6671mil,5017mil)(6678.559mil,5017mil) on Top Overlay Silk Text to Silk Clearance [7.638mil]
   Violation between Silk To Silk Clearance Constraint: (7.638mil < 10mil) Between Text "R5" (6621mil,5001.409mil) on Top Overlay And Track (6678.559mil,5017mil)(6678.559mil,5117mil) on Top Overlay Silk Text to Silk Clearance [7.638mil]
Rule Violations :42

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:05