#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001ad6ae4d920 .scope module, "clk_gen" "clk_gen" 2 7;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /OUTPUT 1 "clk";
P_000001ad6ae4dab0 .param/l "DUTY" 1 2 15, +C4<00000000000000000000000000110010>;
P_000001ad6ae4dae8 .param/real "FREQ" 0 2 16, Cr<m6c00000000000000gfc6>; value=27.0000
P_000001ad6ae4db20 .param/l "PHASE" 1 2 14, +C4<00000000000000000000000000000000>;
P_000001ad6ae4db58 .param/real "clk_off" 0 2 19, Cr<m4a12f684bda13000gfc6>; value=18.5185
P_000001ad6ae4db90 .param/real "clk_on" 0 2 18, Cr<m4a12f684bda13000gfc6>; value=18.5185
P_000001ad6ae4dbc8 .param/real "clk_pd" 0 2 17, Cr<m4a12f684bda13000gfc7>; value=37.0370
P_000001ad6ae4dc00 .param/real "quarter" 0 2 20, Cr<m4a12f684bda13000gfc5>; value=9.25926
P_000001ad6ae4dc38 .param/real "start_dly" 0 2 21, Cr<m0gfc1>; value=0.00000
v000001ad6ae3b130_0 .var "clk", 0 0;
o000001ad6ae5a008 .functor BUFZ 1, C4<z>; HiZ drive
v000001ad6ae12d90_0 .net "enable", 0 0, o000001ad6ae5a008;  0 drivers
v000001ad6af6e6c0_0 .var "start_clk", 0 0;
E_000001ad6ae3d340 .event posedge, v000001ad6af6e6c0_0;
E_000001ad6ae3c940/0 .event negedge, v000001ad6ae12d90_0;
E_000001ad6ae3c940/1 .event posedge, v000001ad6ae12d90_0;
E_000001ad6ae3c940 .event/or E_000001ad6ae3c940/0, E_000001ad6ae3c940/1;
S_000001ad6af6e440 .scope module, "psram" "psram" 2 109;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sys_clk";
    .port_info 1 /INPUT 1 "mem_clk";
    .port_info 2 /INPUT 1 "startbu";
    .port_info 3 /OUTPUT 1 "mem_ce";
    .port_info 4 /OUTPUT 4 "step";
    .port_info 5 /OUTPUT 16 "timer";
    .port_info 6 /OUTPUT 8 "command";
    .port_info 7 /INOUT 4 "mem_sio";
P_000001ad6af6e5d0 .param/l "STEP_DELAY" 1 2 123, C4<000>;
P_000001ad6af6e608 .param/l "STEP_IDLE" 1 2 127, C4<100>;
P_000001ad6af6e640 .param/l "STEP_RST" 1 2 125, C4<010>;
P_000001ad6af6e678 .param/l "STEP_RSTEN" 1 2 124, C4<001>;
v000001ad6ae448f0_0 .var "command", 7 0;
v000001ad6aeaac60_0 .var "command_sw", 0 0;
v000001ad6aeaabc0_0 .var "mem_ce", 0 0;
o000001ad6ae5a0c8 .functor BUFZ 1, C4<z>; HiZ drive
v000001ad6aeab700_0 .net "mem_clk", 0 0, o000001ad6ae5a0c8;  0 drivers
v000001ad6aeaaf80_0 .net "mem_sio", 3 0, v000001ad6ae44710_0;  1 drivers
L_000001ad6aeab868 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001ad6aeab520_0 .net "msg_sw", 0 0, L_000001ad6aeab868;  1 drivers
v000001ad6aeaa9e0_0 .var "start", 0 0;
o000001ad6ae5a3c8 .functor BUFZ 1, C4<z>; HiZ drive
v000001ad6aeaa940_0 .net "startbu", 0 0, o000001ad6ae5a3c8;  0 drivers
v000001ad6aeab020_0 .var "step", 3 0;
o000001ad6ae5a3f8 .functor BUFZ 1, C4<z>; HiZ drive
v000001ad6aeaa8a0_0 .net "sys_clk", 0 0, o000001ad6ae5a3f8;  0 drivers
v000001ad6aeaaee0_0 .var "timer", 15 0;
E_000001ad6ae3c800 .event posedge, v000001ad6aeaa8a0_0;
S_000001ad6ae44440 .scope module, "PSRAM_comms" "mem_driver" 2 149, 2 71 0, S_000001ad6af6e440;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "command";
    .port_info 2 /INPUT 4 "step";
    .port_info 3 /INPUT 1 "command_sw";
    .port_info 4 /OUTPUT 1 "msg_sw";
    .port_info 5 /OUTPUT 4 "mem_sio";
P_000001ad6af67720 .param/l "CMD_RST" 1 2 83, C4<10011001>;
P_000001ad6af67758 .param/l "CMD_RSTEN" 1 2 82, C4<01100110>;
v000001ad6af6e760_0 .net "clk", 0 0, o000001ad6ae5a0c8;  alias, 0 drivers
v000001ad6af6e800_0 .net "command", 7 0, v000001ad6ae448f0_0;  1 drivers
v000001ad6ae445d0_0 .net "command_sw", 0 0, v000001ad6aeaac60_0;  1 drivers
v000001ad6ae44670_0 .var "counter", 3 0;
v000001ad6ae44710_0 .var "mem_sio", 3 0;
v000001ad6ae447b0_0 .var "msg_sw", 0 0;
v000001ad6ae44850_0 .net "step", 3 0, v000001ad6aeab020_0;  1 drivers
E_000001ad6ae3c400 .event posedge, v000001ad6af6e760_0;
    .scope S_000001ad6ae4d920;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ad6ae3b130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ad6af6e6c0_0, 0;
    %end;
    .thread T_0;
    .scope S_000001ad6ae4d920;
T_1 ;
    %wait E_000001ad6ae3c940;
    %load/vec4 v000001ad6ae12d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %delay 0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ad6af6e6c0_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %delay 0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ad6af6e6c0_0, 0, 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001ad6ae4d920;
T_2 ;
    %wait E_000001ad6ae3d340;
    %load/vec4 v000001ad6af6e6c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ad6ae3b130_0, 0, 1;
T_2.2 ;
    %load/vec4 v000001ad6af6e6c0_0;
    %flag_set/vec4 8;
    %jmp/0xz T_2.3, 8;
    %delay 18519, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ad6ae3b130_0, 0, 1;
    %delay 18519, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ad6ae3b130_0, 0, 1;
    %jmp T_2.2;
T_2.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ad6ae3b130_0, 0, 1;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001ad6ae44440;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001ad6ae44670_0, 0, 4;
    %end;
    .thread T_3;
    .scope S_000001ad6ae44440;
T_4 ;
    %wait E_000001ad6ae3c400;
    %load/vec4 v000001ad6ae44850_0;
    %cmpi/e 1, 0, 4;
    %flag_get/vec4 4;
    %jmp/0 T_4.2, 4;
    %load/vec4 v000001ad6ae445d0_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000001ad6af6e800_0;
    %load/vec4 v000001ad6ae44670_0;
    %part/u 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ad6ae44710_0, 4, 5;
    %pushi/vec4 0, 1, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ad6ae44710_0, 4, 5;
    %load/vec4 v000001ad6ae44670_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001ad6ae44670_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001ad6ae44850_0;
    %cmpi/e 2, 0, 4;
    %flag_get/vec4 4;
    %jmp/0 T_4.5, 4;
    %load/vec4 v000001ad6ae445d0_0;
    %and;
T_4.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.3, 8;
    %load/vec4 v000001ad6af6e800_0;
    %load/vec4 v000001ad6ae44670_0;
    %part/u 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ad6ae44710_0, 4, 5;
    %pushi/vec4 0, 1, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ad6ae44710_0, 4, 5;
    %load/vec4 v000001ad6ae44670_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001ad6ae44670_0, 0;
T_4.3 ;
T_4.1 ;
    %load/vec4 v000001ad6ae44670_0;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_4.6, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ad6ae44670_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ad6ae447b0_0, 0;
T_4.6 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001ad6af6e440;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ad6aeaa9e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ad6aeaac60_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_000001ad6af6e440;
T_6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ad6aeab020_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001ad6aeaaee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ad6aeaabc0_0, 0;
    %end;
    .thread T_6;
    .scope S_000001ad6af6e440;
T_7 ;
    %wait E_000001ad6ae3c800;
    %load/vec4 v000001ad6aeaa940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ad6aeaa9e0_0, 0, 1;
    %vpi_call 2 167 "$display", "teste" {0 0 0};
T_7.0 ;
    %load/vec4 v000001ad6aeaa9e0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_7.5, 10;
    %load/vec4 v000001ad6aeab520_0;
    %nor/r;
    %and;
T_7.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.4, 9;
    %load/vec4 v000001ad6aeab020_0;
    %pushi/vec4 4, 0, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_7.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001ad6aeab020_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %jmp T_7.9;
T_7.6 ;
    %vpi_call 2 173 "$display", "entrou" {0 0 0};
    %load/vec4 v000001ad6aeaaee0_0;
    %addi 1, 0, 16;
    %assign/vec4 v000001ad6aeaaee0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ad6aeaabc0_0, 0;
    %load/vec4 v000001ad6aeaaee0_0;
    %parti/s 8, 8, 5;
    %cmpi/e 16, 0, 8;
    %jmp/0xz  T_7.10, 4;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001ad6aeab020_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001ad6aeaaee0_0, 0;
T_7.10 ;
    %jmp T_7.9;
T_7.7 ;
    %vpi_call 2 182 "$display", "entrou" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ad6aeaabc0_0, 0;
    %pushi/vec4 102, 0, 8;
    %assign/vec4 v000001ad6ae448f0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001ad6aeab020_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ad6aeaac60_0, 0;
    %jmp T_7.9;
T_7.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ad6aeaabc0_0, 0;
    %pushi/vec4 153, 0, 8;
    %assign/vec4 v000001ad6ae448f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ad6aeaac60_0, 0;
    %jmp T_7.9;
T_7.9 ;
    %pop/vec4 1;
T_7.2 ;
    %load/vec4 v000001ad6aeab520_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.12, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ad6aeaabc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ad6aeaac60_0, 0;
T_7.12 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "PSRAM_simu.v";
