Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 2.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 2.15 secs
 
--> Reading design: Dinosaurio.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Dinosaurio.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Dinosaurio"
Output Format                      : NGC
Target Device                      : xc6slx9-2-csg324

---- Source Options
Top Module Name                    : Dinosaurio
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\silis\DinosaurioSecuencial\Dinosaurio.v" into library work
Parsing module <Dinosaurio>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Dinosaurio>.
WARNING:HDLCompiler:413 - "D:\silis\DinosaurioSecuencial\Dinosaurio.v" Line 52: Result of 28-bit expression is truncated to fit in 27-bit target.
WARNING:HDLCompiler:413 - "D:\silis\DinosaurioSecuencial\Dinosaurio.v" Line 69: Result of 28-bit expression is truncated to fit in 27-bit target.
WARNING:HDLCompiler:413 - "D:\silis\DinosaurioSecuencial\Dinosaurio.v" Line 121: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:1127 - "D:\silis\DinosaurioSecuencial\Dinosaurio.v" Line 105: Assignment to counting ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Dinosaurio>.
    Related source file is "D:\silis\DinosaurioSecuencial\Dinosaurio.v".
    Found 1-bit register for signal <FB_n>.
    Found 1-bit register for signal <FA_n>.
    Found 4-bit register for signal <leds_Contador>.
    Found 1-bit register for signal <FA>.
    Found 1-bit register for signal <FB>.
    Found 1-bit register for signal <clk_out>.
    Found 27-bit register for signal <count3>.
    Found 1-bit register for signal <clk_out3>.
    Found 7-bit register for signal <iSegmentos_Display>.
    Found 3-bit register for signal <iBase_Segmentos>.
    Found 3-bit register for signal <selector>.
    Found 27-bit register for signal <count>.
    Found 27-bit adder for signal <count[26]_GND_1_o_add_2_OUT> created at line 52.
    Found 27-bit adder for signal <count3[26]_GND_1_o_add_7_OUT> created at line 69.
    Found 4-bit adder for signal <count2[3]_GND_1_o_add_13_OUT> created at line 121.
    Found 1-bit adder for signal <n0277> created at line 174.
    Found 1-bit adder for signal <n0280> created at line 174.
    Found 1-bit adder for signal <out2<0>> created at line 174.
    Found 1-bit adder for signal <n0286> created at line 175.
    Found 1-bit adder for signal <n0289> created at line 175.
    Found 1-bit adder for signal <out2<1>> created at line 175.
    Found 1-bit adder for signal <n0295> created at line 176.
    Found 1-bit adder for signal <out2<2>> created at line 176.
    Found 1-bit adder for signal <n0301> created at line 177.
    Found 1-bit adder for signal <out2<3>> created at line 177.
    Found 1-bit adder for signal <out2<4>> created at line 178.
    Found 1-bit adder for signal <n0310> created at line 179.
    Found 1-bit adder for signal <n0313> created at line 179.
    Found 1-bit adder for signal <out2<5>> created at line 179.
    Found 1-bit adder for signal <n0319> created at line 180.
    Found 1-bit adder for signal <out2<6>> created at line 180.
    Found 1-bit adder for signal <n0325> created at line 190.
    Found 1-bit adder for signal <n0328> created at line 190.
    Found 1-bit adder for signal <out3<0>> created at line 190.
    Found 1-bit adder for signal <n0334> created at line 191.
    Found 1-bit adder for signal <n0337> created at line 191.
    Found 1-bit adder for signal <out3<1>> created at line 191.
    Found 1-bit adder for signal <n0343> created at line 192.
    Found 1-bit adder for signal <out3<2>> created at line 192.
    Found 1-bit adder for signal <n0349> created at line 193.
    Found 1-bit adder for signal <out3<3>> created at line 193.
    Found 1-bit adder for signal <out3<4>> created at line 194.
    Found 1-bit adder for signal <n0358> created at line 195.
    Found 1-bit adder for signal <n0361> created at line 195.
    Found 1-bit adder for signal <out3<5>> created at line 195.
    Found 1-bit adder for signal <n0367> created at line 196.
    Found 1-bit adder for signal <out3<6>> created at line 196.
    Found 3-bit adder for signal <selector[2]_GND_1_o_add_64_OUT> created at line 261.
    Found 1x1-bit multiplier for signal <n0226> created at line 88.
    Found 1x1-bit multiplier for signal <n0227> created at line 88.
    Summary:
	inferred   2 Multiplier(s).
	inferred  36 Adder/Subtractor(s).
	inferred  77 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
Unit <Dinosaurio> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 2
 1x1-bit multiplier                                    : 2
# Adders/Subtractors                                   : 36
 1-bit adder                                           : 32
 27-bit adder                                          : 2
 3-bit adder                                           : 1
 4-bit adder                                           : 1
# Registers                                            : 12
 1-bit register                                        : 6
 27-bit register                                       : 2
 3-bit register                                        : 2
 4-bit register                                        : 1
 7-bit register                                        : 1
# Multiplexers                                         : 7
 12-bit 2-to-1 multiplexer                             : 3
 3-bit 2-to-1 multiplexer                              : 1
 4-bit 2-to-1 multiplexer                              : 1
 7-bit 2-to-1 multiplexer                              : 2
# Xors                                                 : 1
 1-bit xor4                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <Dinosaurio>.
The following registers are absorbed into counter <count2>: 1 register on signal <count2>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
The following registers are absorbed into counter <count3>: 1 register on signal <count3>.
The following registers are absorbed into counter <selector>: 1 register on signal <selector>.
Unit <Dinosaurio> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 2
 1x1-bit multiplier                                    : 2
# Adders/Subtractors                                   : 20
 1-bit adder                                           : 8
 1-bit adder carry in                                  : 12
# Counters                                             : 4
 27-bit up counter                                     : 2
 3-bit up counter                                      : 1
 4-bit up counter                                      : 1
# Registers                                            : 16
 Flip-Flops                                            : 16
# Multiplexers                                         : 6
 12-bit 2-to-1 multiplexer                             : 3
 3-bit 2-to-1 multiplexer                              : 1
 7-bit 2-to-1 multiplexer                              : 2
# Xors                                                 : 1
 1-bit xor4                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Dinosaurio> ...
INFO:Xst:3203 - The FF/Latch <FA> in Unit <Dinosaurio> is the opposite to the following FF/Latch, which will be removed : <FA_n> 
INFO:Xst:3203 - The FF/Latch <FB_n> in Unit <Dinosaurio> is the opposite to the following FF/Latch, which will be removed : <FB> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Dinosaurio, actual ratio is 2.
FlipFlop FA has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 76
 Flip-Flops                                            : 76

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Dinosaurio.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 276
#      GND                         : 1
#      INV                         : 9
#      LUT1                        : 52
#      LUT2                        : 6
#      LUT3                        : 17
#      LUT4                        : 5
#      LUT5                        : 3
#      LUT6                        : 76
#      MUXCY                       : 52
#      VCC                         : 1
#      XORCY                       : 54
# FlipFlops/Latches                : 76
#      FD                          : 59
#      FDC                         : 2
#      FDCE                        : 4
#      FDE                         : 10
#      FDP                         : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 61
#      IBUF                        : 3
#      OBUF                        : 58

Device utilization summary:
---------------------------

Selected Device : 6slx9csg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:              75  out of  11440     0%  
 Number of Slice LUTs:                  168  out of   5720     2%  
    Number used as Logic:               168  out of   5720     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    168
   Number with an unused Flip Flop:      93  out of    168    55%  
   Number with an unused LUT:             0  out of    168     0%  
   Number of fully used LUT-FF pairs:    75  out of    168    44%  
   Number of unique control sets:         5

IO Utilization: 
 Number of IOs:                          62
 Number of bonded IOBs:                  62  out of    200    31%  
    IOB Flip Flops/Latches:               1

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_out_OBUF                       | NONE(FA)               | 16    |
clk_out3_OBUF                      | NONE(count2_0)         | 4     |
clk_in                             | BUFGP                  | 56    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 3.856ns (Maximum Frequency: 259.336MHz)
   Minimum input arrival time before clock: 4.118ns
   Maximum output required time after clock: 6.345ns
   Maximum combinational path delay: 6.728ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_out_OBUF'
  Clock period: 3.200ns (frequency: 312.500MHz)
  Total number of paths / destination ports: 69 / 24
-------------------------------------------------------------------------
Delay:               3.200ns (Levels of Logic = 1)
  Source:            selector_1 (FF)
  Destination:       iBase_Segmentos_0 (FF)
  Source Clock:      clk_out_OBUF rising
  Destination Clock: clk_out_OBUF rising

  Data Path: selector_1 to iBase_Segmentos_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              10   0.525   1.116  selector_1 (selector_1)
     LUT3:I1->O           10   0.250   1.007  _n0418_inv1 (_n0418_inv)
     FDE:CE                    0.302          iBase_Segmentos_0
    ----------------------------------------
    Total                      3.200ns (1.077ns logic, 2.123ns route)
                                       (33.7% logic, 66.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_out3_OBUF'
  Clock period: 2.375ns (frequency: 421.053MHz)
  Total number of paths / destination ports: 10 / 4
-------------------------------------------------------------------------
Delay:               2.375ns (Levels of Logic = 1)
  Source:            count2_0 (FF)
  Destination:       count2_0 (FF)
  Source Clock:      clk_out3_OBUF rising
  Destination Clock: clk_out3_OBUF rising

  Data Path: count2_0 to count2_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.525   0.840  count2_0 (count2_0)
     INV:I->O              1   0.255   0.681  Mcount_count2_xor<0>11_INV_0 (Mcount_count2)
     FDCE:D                    0.074          count2_0
    ----------------------------------------
    Total                      2.375ns (0.854ns logic, 1.521ns route)
                                       (36.0% logic, 64.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_in'
  Clock period: 3.856ns (frequency: 259.336MHz)
  Total number of paths / destination ports: 2270 / 56
-------------------------------------------------------------------------
Delay:               3.856ns (Levels of Logic = 2)
  Source:            count_19 (FF)
  Destination:       count_21 (FF)
  Source Clock:      clk_in rising
  Destination Clock: clk_in rising

  Data Path: count_19 to count_21
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.525   1.221  count_19 (count_19)
     LUT6:I0->O           13   0.254   1.528  GND_1_o_GND_1_o_equal_2_o<26>4_1 (GND_1_o_GND_1_o_equal_2_o<26>41)
     LUT6:I1->O            1   0.254   0.000  count_21_rstpot (count_21_rstpot)
     FD:D                      0.074          count_21
    ----------------------------------------
    Total                      3.856ns (1.107ns logic, 2.749ns route)
                                       (28.7% logic, 71.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_out_OBUF'
  Total number of paths / destination ports: 19 / 13
-------------------------------------------------------------------------
Offset:              3.632ns (Levels of Logic = 2)
  Source:            reset_n (PAD)
  Destination:       FA (FF)
  Destination Clock: clk_out_OBUF rising

  Data Path: reset_n to FA
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.681  reset_n_IBUF (reset_n_IBUF)
     INV:I->O              7   0.255   0.909  reset_n_inv1_INV_0 (reset_n_inv)
     FDC:CLR                   0.459          FA
    ----------------------------------------
    Total                      3.632ns (2.042ns logic, 1.590ns route)
                                       (56.2% logic, 43.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_out3_OBUF'
  Total number of paths / destination ports: 12 / 8
-------------------------------------------------------------------------
Offset:              4.118ns (Levels of Logic = 2)
  Source:            Z (PAD)
  Destination:       count2_0 (FF)
  Destination Clock: clk_out3_OBUF rising

  Data Path: Z to count2_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            15   1.328   1.263  Z_IBUF (Z_IBUF)
     LUT4:I2->O            9   0.250   0.975  out<6>11 (iSaltar_mmx_out1)
     FDCE:CE                   0.302          count2_0
    ----------------------------------------
    Total                      4.118ns (1.880ns logic, 2.238ns route)
                                       (45.7% logic, 54.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_out_OBUF'
  Total number of paths / destination ports: 84 / 49
-------------------------------------------------------------------------
Offset:              6.345ns (Levels of Logic = 2)
  Source:            FB_n (FF)
  Destination:       out<6> (PAD)
  Source Clock:      clk_out_OBUF rising

  Data Path: FB_n to out<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q             25   0.525   1.679  FB_n (FB_n_OBUF)
     LUT4:I0->O            9   0.254   0.975  out<6>11 (iSaltar_mmx_out1)
     OBUF:I->O                 2.912          iSelect_9_OBUF (iSelect<9>)
    ----------------------------------------
    Total                      6.345ns (3.691ns logic, 2.654ns route)
                                       (58.2% logic, 41.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_out3_OBUF'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              4.277ns (Levels of Logic = 1)
  Source:            count2_0 (FF)
  Destination:       leds_Contador<0> (PAD)
  Source Clock:      clk_out3_OBUF rising

  Data Path: count2_0 to leds_Contador<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.525   0.840  count2_0 (count2_0)
     OBUF:I->O                 2.912          leds_Contador_0_OBUF (leds_Contador<0>)
    ----------------------------------------
    Total                      4.277ns (3.437ns logic, 0.840ns route)
                                       (80.4% logic, 19.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_in'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              4.671ns (Levels of Logic = 1)
  Source:            clk_out (FF)
  Destination:       clk_out (PAD)
  Source Clock:      clk_in rising

  Data Path: clk_out to clk_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              18   0.525   1.234  clk_out (clk_out_OBUF)
     OBUF:I->O                 2.912          clk_out_OBUF (clk_out)
    ----------------------------------------
    Total                      4.671ns (3.437ns logic, 1.234ns route)
                                       (73.6% logic, 26.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 41 / 30
-------------------------------------------------------------------------
Delay:               6.728ns (Levels of Logic = 3)
  Source:            Z (PAD)
  Destination:       out<6> (PAD)

  Data Path: Z to out<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            15   1.328   1.263  Z_IBUF (Z_IBUF)
     LUT4:I2->O            9   0.250   0.975  out<6>11 (iSaltar_mmx_out1)
     OBUF:I->O                 2.912          iSelect_9_OBUF (iSelect<9>)
    ----------------------------------------
    Total                      6.728ns (4.490ns logic, 2.238ns route)
                                       (66.7% logic, 33.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in         |    3.856|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_out3_OBUF
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_out3_OBUF  |    2.375|         |         |         |
clk_out_OBUF   |    3.735|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_out_OBUF
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_out_OBUF   |    3.200|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 36.00 secs
Total CPU time to Xst completion: 35.59 secs
 
--> 

Total memory usage is 4517072 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    4 (   0 filtered)
Number of infos    :    3 (   0 filtered)

