

================================================================
== Vitis HLS Report for 'export_output_buffer_c1'
================================================================
* Date:           Thu Nov  2 03:20:17 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   131394|   131466|  1.314 ms|  1.315 ms|  131394|  131466|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                   |                                        |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                      Instance                     |                 Module                 |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_export_output_buffer_c1_Pipeline_RELU_fu_199   |export_output_buffer_c1_Pipeline_RELU   |      517|      517|  5.170 us|  5.170 us|  517|  517|       no|
        |grp_export_output_buffer_c1_Pipeline_2_fu_207      |export_output_buffer_c1_Pipeline_2      |      258|      258|  2.580 us|  2.580 us|  258|  258|       no|
        |grp_export_output_buffer_c1_Pipeline_RELU1_fu_217  |export_output_buffer_c1_Pipeline_RELU1  |      517|      517|  5.170 us|  5.170 us|  517|  517|       no|
        |grp_export_output_buffer_c1_Pipeline_4_fu_225      |export_output_buffer_c1_Pipeline_4      |      258|      258|  2.580 us|  2.580 us|  258|  258|       no|
        |grp_export_output_buffer_c1_Pipeline_BW_fu_235     |export_output_buffer_c1_Pipeline_BW     |      257|      257|  2.570 us|  2.570 us|  257|  257|       no|
        |grp_export_output_buffer_c1_Pipeline_BW2_fu_242    |export_output_buffer_c1_Pipeline_BW2    |      257|      257|  2.570 us|  2.570 us|  257|  257|       no|
        |grp_export_output_buffer_c1_Pipeline_BW3_fu_249    |export_output_buffer_c1_Pipeline_BW3    |      257|      257|  2.570 us|  2.570 us|  257|  257|       no|
        +---------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +------------+---------+---------+---------------+-----------+-----------+------+----------+
        |            |  Latency (cycles) |   Iteration   |  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |    Latency    |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+---------------+-----------+-----------+------+----------+
        |- EXPORT    |   100312|   100384|  12539 ~ 12548|          -|          -|     8|        no|
        | + BH       |    12536|    12544|           1567|          -|          -|     8|        no|
        |- CLEAR_BH  |    31080|    31080|            777|          -|          -|    40|        no|
        +------------+---------+---------+---------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    728|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    1|     444|    925|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    740|    -|
|Register         |        -|    -|     471|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|     915|   2393|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------+----------------------------------------+---------+----+-----+-----+-----+
    |                      Instance                     |                 Module                 | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------------------+----------------------------------------+---------+----+-----+-----+-----+
    |grp_export_output_buffer_c1_Pipeline_2_fu_207      |export_output_buffer_c1_Pipeline_2      |        0|   0|   46|  101|    0|
    |grp_export_output_buffer_c1_Pipeline_4_fu_225      |export_output_buffer_c1_Pipeline_4      |        0|   0|   46|  101|    0|
    |grp_export_output_buffer_c1_Pipeline_BW_fu_235     |export_output_buffer_c1_Pipeline_BW     |        0|   0|   10|   79|    0|
    |grp_export_output_buffer_c1_Pipeline_BW2_fu_242    |export_output_buffer_c1_Pipeline_BW2    |        0|   0|   10|   79|    0|
    |grp_export_output_buffer_c1_Pipeline_BW3_fu_249    |export_output_buffer_c1_Pipeline_BW3    |        0|   0|   10|   79|    0|
    |grp_export_output_buffer_c1_Pipeline_RELU_fu_199   |export_output_buffer_c1_Pipeline_RELU   |        0|   0|  161|  240|    0|
    |grp_export_output_buffer_c1_Pipeline_RELU1_fu_217  |export_output_buffer_c1_Pipeline_RELU1  |        0|   0|  161|  240|    0|
    |mul_7ns_19ns_25_1_1_U39                            |mul_7ns_19ns_25_1_1                     |        0|   1|    0|    6|    0|
    +---------------------------------------------------+----------------------------------------+---------+----+-----+-----+-----+
    |Total                                              |                                        |        0|   1|  444|  925|    0|
    +---------------------------------------------------+----------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln133_fu_288_p2      |         +|   0|  0|  12|           4|           1|
    |add_ln134_fu_590_p2      |         +|   0|  0|  12|           5|           2|
    |add_ln137_1_fu_425_p2    |         +|   0|  0|  16|           9|           9|
    |add_ln137_2_fu_464_p2    |         +|   0|  0|  71|          64|          64|
    |add_ln137_3_fu_264_p2    |         +|   0|  0|  15|           8|           1|
    |add_ln137_4_fu_479_p2    |         +|   0|  0|  16|           9|           9|
    |add_ln137_5_fu_518_p2    |         +|   0|  0|  71|          64|          64|
    |add_ln137_fu_335_p2      |         +|   0|  0|  71|          64|          64|
    |add_ln140_1_fu_547_p2    |         +|   0|  0|  17|          10|          10|
    |add_ln140_fu_393_p2      |         +|   0|  0|  17|          10|          10|
    |add_ln68_1_fu_619_p2     |         +|   0|  0|  13|           6|           1|
    |add_ln68_fu_631_p2       |         +|   0|  0|  12|           4|           1|
    |add_ln69_1_fu_779_p2     |         +|   0|  0|  12|           5|           2|
    |add_ln69_2_fu_718_p2     |         +|   0|  0|  12|           4|           2|
    |add_ln69_fu_739_p2       |         +|   0|  0|  12|           4|           1|
    |add_ln73_1_fu_748_p2     |         +|   0|  0|  17|          10|          10|
    |add_ln73_2_fu_789_p2     |         +|   0|  0|  17|          10|          10|
    |add_ln73_fu_689_p2       |         +|   0|  0|  17|          10|          10|
    |empty_44_fu_306_p2       |         +|   0|  0|  14|           7|           7|
    |empty_45_fu_315_p2       |         +|   0|  0|  13|           6|           6|
    |sub_ln137_1_fu_508_p2    |         -|   0|  0|  27|          20|          20|
    |sub_ln137_fu_454_p2      |         -|   0|  0|  27|          20|          20|
    |sub_ln140_1_fu_414_p2    |         -|   0|  0|  22|          15|          15|
    |sub_ln140_2_fu_568_p2    |         -|   0|  0|  22|          15|          15|
    |sub_ln140_fu_369_p2      |         -|   0|  0|  16|           9|           9|
    |sub_ln73_1_fu_711_p2     |         -|   0|  0|  22|          15|          15|
    |sub_ln73_2_fu_769_p2     |         -|   0|  0|  22|          15|          15|
    |sub_ln73_3_fu_810_p2     |         -|   0|  0|  22|          15|          15|
    |sub_ln73_fu_675_p2       |         -|   0|  0|  16|           9|           9|
    |ap_block_state12         |       and|   0|  0|   2|           1|           1|
    |icmp_ln133_fu_282_p2     |      icmp|   0|  0|  12|           4|           5|
    |icmp_ln134_1_fu_575_p2   |      icmp|   0|  0|  12|           4|           2|
    |icmp_ln134_fu_383_p2     |      icmp|   0|  0|  12|           5|           4|
    |icmp_ln68_fu_613_p2      |      icmp|   0|  0|  13|           6|           6|
    |icmp_ln69_fu_637_p2      |      icmp|   0|  0|  12|           4|           2|
    |or_ln134_fu_537_p2       |        or|   0|  0|   4|           4|           1|
    |select_ln68_1_fu_651_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln68_fu_643_p3    |    select|   0|  0|   4|           1|           1|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 728|         476|         443|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+-----+-----------+-----+-----------+
    |             Name            | LUT | Input Size| Bits| Total Bits|
    +-----------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                    |  135|         27|    1|         27|
    |bh_reg_187                   |    9|          2|    5|         10|
    |bout_fu_124                  |    9|          2|    4|          8|
    |grp_fu_985_ce                |   14|          3|    1|          3|
    |grp_fu_985_p0                |   14|          3|   32|         96|
    |grp_fu_985_p1                |   14|          3|   32|         96|
    |grp_fu_989_ce                |   14|          3|    1|          3|
    |grp_fu_989_opcode            |   14|          3|    5|         15|
    |grp_fu_989_p0                |   14|          3|   32|         96|
    |grp_fu_989_p1                |   14|          3|   32|         96|
    |h_1_fu_128                   |    9|          2|    4|          8|
    |i2_blk_n_AW                  |    9|          2|    1|          2|
    |i2_blk_n_B                   |    9|          2|    1|          2|
    |indvar_flatten_fu_136        |    9|          2|    6|         12|
    |m_axi_i2_AWADDR              |   26|          5|   64|        320|
    |m_axi_i2_AWBURST             |   14|          3|    2|          6|
    |m_axi_i2_AWCACHE             |   14|          3|    4|         12|
    |m_axi_i2_AWID                |   14|          3|    1|          3|
    |m_axi_i2_AWLEN               |   20|          4|   32|        128|
    |m_axi_i2_AWLOCK              |   14|          3|    2|          6|
    |m_axi_i2_AWPROT              |   14|          3|    3|          9|
    |m_axi_i2_AWQOS               |   14|          3|    4|         12|
    |m_axi_i2_AWREGION            |   14|          3|    4|         12|
    |m_axi_i2_AWSIZE              |   14|          3|    3|          9|
    |m_axi_i2_AWUSER              |   14|          3|    1|          3|
    |m_axi_i2_AWVALID             |   20|          4|    1|          4|
    |m_axi_i2_BREADY              |   20|          4|    1|          4|
    |m_axi_i2_WDATA               |   14|          3|   32|         96|
    |m_axi_i2_WID                 |   14|          3|    1|          3|
    |m_axi_i2_WLAST               |   14|          3|    1|          3|
    |m_axi_i2_WSTRB               |   14|          3|    4|         12|
    |m_axi_i2_WUSER               |   14|          3|    1|          3|
    |m_axi_i2_WVALID              |   14|          3|    1|          3|
    |o_fu_132                     |    9|          2|    4|          8|
    |output_fm_buffer_1_address0  |   43|          8|   15|        120|
    |output_fm_buffer_1_ce0       |   43|          8|    1|          8|
    |output_fm_buffer_1_d0        |   31|          6|   32|        192|
    |output_fm_buffer_1_we0       |   31|          6|    1|          6|
    +-----------------------------+-----+-----------+-----+-----------+
    |Total                        |  740|        152|  372|       1456|
    +-----------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------+----+----+-----+-----------+
    |                              Name                              | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |add_ln133_reg_855                                               |   4|   0|    4|          0|
    |add_ln134_reg_945                                               |   5|   0|    5|          0|
    |add_ln137_5_reg_920                                             |  64|   0|   64|          0|
    |add_ln137_reg_865                                               |  64|   0|   64|          0|
    |ap_CS_fsm                                                       |  26|   0|   26|          0|
    |bh_reg_187                                                      |   5|   0|    5|          0|
    |bout_fu_124                                                     |   4|   0|    4|          0|
    |empty_46_reg_898                                                |  32|   0|   32|          0|
    |grp_export_output_buffer_c1_Pipeline_2_fu_207_ap_start_reg      |   1|   0|    1|          0|
    |grp_export_output_buffer_c1_Pipeline_4_fu_225_ap_start_reg      |   1|   0|    1|          0|
    |grp_export_output_buffer_c1_Pipeline_BW2_fu_242_ap_start_reg    |   1|   0|    1|          0|
    |grp_export_output_buffer_c1_Pipeline_BW3_fu_249_ap_start_reg    |   1|   0|    1|          0|
    |grp_export_output_buffer_c1_Pipeline_BW_fu_235_ap_start_reg     |   1|   0|    1|          0|
    |grp_export_output_buffer_c1_Pipeline_RELU1_fu_217_ap_start_reg  |   1|   0|    1|          0|
    |grp_export_output_buffer_c1_Pipeline_RELU_fu_199_ap_start_reg   |   1|   0|    1|          0|
    |h_1_fu_128                                                      |   4|   0|    4|          0|
    |icmp_ln134_reg_904                                              |   1|   0|    1|          0|
    |indvar_flatten_fu_136                                           |   6|   0|    6|          0|
    |o_fu_132                                                        |   4|   0|    4|          0|
    |out_cast_reg_839                                                |   6|   0|    7|          1|
    |select_ln68_reg_958                                             |   4|   0|    4|          0|
    |sext_ln133_reg_892                                              |  10|   0|   10|          0|
    |sext_ln69_reg_964                                               |  10|   0|   10|          0|
    |sub_ln140_1_reg_908                                             |  15|   0|   15|          0|
    |sub_ln140_2_reg_930                                             |  15|   0|   15|          0|
    |sub_ln73_1_reg_970                                              |  15|   0|   15|          0|
    |sub_ln73_2_reg_975                                              |  15|   0|   15|          0|
    |sub_ln73_3_reg_980                                              |  15|   0|   15|          0|
    |trunc_ln147_1_reg_939                                           |  62|   0|   62|          0|
    |trunc_ln1_reg_914                                               |  62|   0|   62|          0|
    |zext_ln133_reg_834                                              |   8|   0|    9|          1|
    |zext_ln137_1_reg_844                                            |   8|   0|    9|          1|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                           | 471|   0|  474|          3|
    +----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+-------------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+-----------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|  export_output_buffer_c1|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|  export_output_buffer_c1|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|  export_output_buffer_c1|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|  export_output_buffer_c1|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|  export_output_buffer_c1|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|  export_output_buffer_c1|  return value|
|grp_fu_1171_p_din0           |  out|   32|  ap_ctrl_hs|  export_output_buffer_c1|  return value|
|grp_fu_1171_p_din1           |  out|   32|  ap_ctrl_hs|  export_output_buffer_c1|  return value|
|grp_fu_1171_p_opcode         |  out|    2|  ap_ctrl_hs|  export_output_buffer_c1|  return value|
|grp_fu_1171_p_dout0          |   in|   32|  ap_ctrl_hs|  export_output_buffer_c1|  return value|
|grp_fu_1171_p_ce             |  out|    1|  ap_ctrl_hs|  export_output_buffer_c1|  return value|
|grp_fu_1179_p_din0           |  out|   32|  ap_ctrl_hs|  export_output_buffer_c1|  return value|
|grp_fu_1179_p_din1           |  out|   32|  ap_ctrl_hs|  export_output_buffer_c1|  return value|
|grp_fu_1179_p_opcode         |  out|    5|  ap_ctrl_hs|  export_output_buffer_c1|  return value|
|grp_fu_1179_p_dout0          |   in|    1|  ap_ctrl_hs|  export_output_buffer_c1|  return value|
|grp_fu_1179_p_ce             |  out|    1|  ap_ctrl_hs|  export_output_buffer_c1|  return value|
|m_axi_i2_AWVALID             |  out|    1|       m_axi|                       i2|       pointer|
|m_axi_i2_AWREADY             |   in|    1|       m_axi|                       i2|       pointer|
|m_axi_i2_AWADDR              |  out|   64|       m_axi|                       i2|       pointer|
|m_axi_i2_AWID                |  out|    1|       m_axi|                       i2|       pointer|
|m_axi_i2_AWLEN               |  out|   32|       m_axi|                       i2|       pointer|
|m_axi_i2_AWSIZE              |  out|    3|       m_axi|                       i2|       pointer|
|m_axi_i2_AWBURST             |  out|    2|       m_axi|                       i2|       pointer|
|m_axi_i2_AWLOCK              |  out|    2|       m_axi|                       i2|       pointer|
|m_axi_i2_AWCACHE             |  out|    4|       m_axi|                       i2|       pointer|
|m_axi_i2_AWPROT              |  out|    3|       m_axi|                       i2|       pointer|
|m_axi_i2_AWQOS               |  out|    4|       m_axi|                       i2|       pointer|
|m_axi_i2_AWREGION            |  out|    4|       m_axi|                       i2|       pointer|
|m_axi_i2_AWUSER              |  out|    1|       m_axi|                       i2|       pointer|
|m_axi_i2_WVALID              |  out|    1|       m_axi|                       i2|       pointer|
|m_axi_i2_WREADY              |   in|    1|       m_axi|                       i2|       pointer|
|m_axi_i2_WDATA               |  out|   32|       m_axi|                       i2|       pointer|
|m_axi_i2_WSTRB               |  out|    4|       m_axi|                       i2|       pointer|
|m_axi_i2_WLAST               |  out|    1|       m_axi|                       i2|       pointer|
|m_axi_i2_WID                 |  out|    1|       m_axi|                       i2|       pointer|
|m_axi_i2_WUSER               |  out|    1|       m_axi|                       i2|       pointer|
|m_axi_i2_ARVALID             |  out|    1|       m_axi|                       i2|       pointer|
|m_axi_i2_ARREADY             |   in|    1|       m_axi|                       i2|       pointer|
|m_axi_i2_ARADDR              |  out|   64|       m_axi|                       i2|       pointer|
|m_axi_i2_ARID                |  out|    1|       m_axi|                       i2|       pointer|
|m_axi_i2_ARLEN               |  out|   32|       m_axi|                       i2|       pointer|
|m_axi_i2_ARSIZE              |  out|    3|       m_axi|                       i2|       pointer|
|m_axi_i2_ARBURST             |  out|    2|       m_axi|                       i2|       pointer|
|m_axi_i2_ARLOCK              |  out|    2|       m_axi|                       i2|       pointer|
|m_axi_i2_ARCACHE             |  out|    4|       m_axi|                       i2|       pointer|
|m_axi_i2_ARPROT              |  out|    3|       m_axi|                       i2|       pointer|
|m_axi_i2_ARQOS               |  out|    4|       m_axi|                       i2|       pointer|
|m_axi_i2_ARREGION            |  out|    4|       m_axi|                       i2|       pointer|
|m_axi_i2_ARUSER              |  out|    1|       m_axi|                       i2|       pointer|
|m_axi_i2_RVALID              |   in|    1|       m_axi|                       i2|       pointer|
|m_axi_i2_RREADY              |  out|    1|       m_axi|                       i2|       pointer|
|m_axi_i2_RDATA               |   in|   32|       m_axi|                       i2|       pointer|
|m_axi_i2_RLAST               |   in|    1|       m_axi|                       i2|       pointer|
|m_axi_i2_RID                 |   in|    1|       m_axi|                       i2|       pointer|
|m_axi_i2_RFIFONUM            |   in|   13|       m_axi|                       i2|       pointer|
|m_axi_i2_RUSER               |   in|    1|       m_axi|                       i2|       pointer|
|m_axi_i2_RRESP               |   in|    2|       m_axi|                       i2|       pointer|
|m_axi_i2_BVALID              |   in|    1|       m_axi|                       i2|       pointer|
|m_axi_i2_BREADY              |  out|    1|       m_axi|                       i2|       pointer|
|m_axi_i2_BRESP               |   in|    2|       m_axi|                       i2|       pointer|
|m_axi_i2_BID                 |   in|    1|       m_axi|                       i2|       pointer|
|m_axi_i2_BUSER               |   in|    1|       m_axi|                       i2|       pointer|
|output_ftmap                 |   in|   64|     ap_none|             output_ftmap|        scalar|
|conv1_biases_address0        |  out|    6|   ap_memory|             conv1_biases|         array|
|conv1_biases_ce0             |  out|    1|   ap_memory|             conv1_biases|         array|
|conv1_biases_q0              |   in|   32|   ap_memory|             conv1_biases|         array|
|out_r                        |   in|    6|     ap_none|                    out_r|        scalar|
|h                            |   in|    8|     ap_none|                        h|        scalar|
|output_fm_buffer_1_address0  |  out|   15|   ap_memory|       output_fm_buffer_1|         array|
|output_fm_buffer_1_ce0       |  out|    1|   ap_memory|       output_fm_buffer_1|         array|
|output_fm_buffer_1_we0       |  out|    1|   ap_memory|       output_fm_buffer_1|         array|
|output_fm_buffer_1_d0        |  out|   32|   ap_memory|       output_fm_buffer_1|         array|
|output_fm_buffer_1_q0        |   in|   32|   ap_memory|       output_fm_buffer_1|         array|
+-----------------------------+-----+-----+------------+-------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 26
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 21 
3 --> 4 
4 --> 5 12 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 2 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 4 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 21 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.76>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%bout = alloca i32 1"   --->   Operation 27 'alloca' 'bout' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%h_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %h"   --->   Operation 28 'read' 'h_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%out_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %out_r"   --->   Operation 29 'read' 'out_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%output_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_ftmap"   --->   Operation 30 'read' 'output_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %i2, void @empty_10, i32 0, i32 0, void @empty_11, i32 0, i32 512, void @empty_3, void @empty_23, void @empty_11, i32 16, i32 16, i32 256, i32 256, void @empty_11, void @empty_11, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv1_biases, void @empty_5, i32 0, i32 0, void @empty_11, i32 4294967295, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln133 = zext i8 %h_read" [src/conv1.cpp:133]   --->   Operation 33 'zext' 'zext_ln133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%out_cast = zext i6 %out_read"   --->   Operation 34 'zext' 'out_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.76ns)   --->   "%add_ln137_3 = add i8 %h_read, i8 1" [src/conv1.cpp:137]   --->   Operation 35 'add' 'add_ln137_3' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln137_1 = zext i8 %add_ln137_3" [src/conv1.cpp:137]   --->   Operation 36 'zext' 'zext_ln137_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.42ns)   --->   "%store_ln133 = store i4 0, i4 %bout" [src/conv1.cpp:133]   --->   Operation 37 'store' 'store_ln133' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln133 = br void %BH" [src/conv1.cpp:133]   --->   Operation 38 'br' 'br_ln133' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.35>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%bout_1 = load i4 %bout"   --->   Operation 39 'load' 'bout_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.79ns)   --->   "%icmp_ln133 = icmp_eq  i4 %bout_1, i4 8" [src/conv1.cpp:133]   --->   Operation 40 'icmp' 'icmp_ln133' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.79ns)   --->   "%add_ln133 = add i4 %bout_1, i4 1" [src/conv1.cpp:133]   --->   Operation 41 'add' 'add_ln133' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln133 = br i1 %icmp_ln133, void %BH.split, void %BW.i.preheader" [src/conv1.cpp:133]   --->   Operation 42 'br' 'br_ln133' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln133_1 = zext i4 %bout_1" [src/conv1.cpp:133]   --->   Operation 43 'zext' 'zext_ln133_1' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%empty = trunc i4 %bout_1"   --->   Operation 44 'trunc' 'empty' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%bout_cast_cast = zext i3 %empty"   --->   Operation 45 'zext' 'bout_cast_cast' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.78ns)   --->   "%empty_44 = add i7 %zext_ln133_1, i7 %out_cast" [src/conv1.cpp:133]   --->   Operation 46 'add' 'empty_44' <Predicate = (!icmp_ln133)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%p_cast = zext i7 %empty_44" [src/conv1.cpp:133]   --->   Operation 47 'zext' 'p_cast' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.78ns)   --->   "%empty_45 = add i6 %bout_cast_cast, i6 %out_read"   --->   Operation 48 'add' 'empty_45' <Predicate = (!icmp_ln133)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%p_cast7 = zext i6 %empty_45"   --->   Operation 49 'zext' 'p_cast7' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%conv1_biases_addr = getelementptr i32 %conv1_biases, i64 0, i64 %p_cast7"   --->   Operation 50 'getelementptr' 'conv1_biases_addr' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_2 : Operation 51 [2/2] (1.23ns)   --->   "%conv1_biases_load = load i6 %conv1_biases_addr"   --->   Operation 51 'load' 'conv1_biases_load' <Predicate = (!icmp_ln133)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 52 [1/1] (2.49ns)   --->   "%mul_ln137 = mul i25 %p_cast, i25 260100" [src/conv1.cpp:137]   --->   Operation 52 'mul' 'mul_ln137' <Predicate = (!icmp_ln133)> <Delay = 2.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln137 = zext i25 %mul_ln137" [src/conv1.cpp:137]   --->   Operation 53 'zext' 'zext_ln137' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (1.08ns)   --->   "%add_ln137 = add i64 %zext_ln137, i64 %output_ftmap_read" [src/conv1.cpp:137]   --->   Operation 54 'add' 'add_ln137' <Predicate = (!icmp_ln133)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%h_1 = alloca i32 1"   --->   Operation 55 'alloca' 'h_1' <Predicate = (icmp_ln133)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%o = alloca i32 1"   --->   Operation 56 'alloca' 'o' <Predicate = (icmp_ln133)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 57 'alloca' 'indvar_flatten' <Predicate = (icmp_ln133)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.42ns)   --->   "%store_ln68 = store i6 0, i6 %indvar_flatten" [src/conv1.cpp:68->src/conv1.cpp:153]   --->   Operation 58 'store' 'store_ln68' <Predicate = (icmp_ln133)> <Delay = 0.42>
ST_2 : Operation 59 [1/1] (0.42ns)   --->   "%store_ln68 = store i4 0, i4 %o" [src/conv1.cpp:68->src/conv1.cpp:153]   --->   Operation 59 'store' 'store_ln68' <Predicate = (icmp_ln133)> <Delay = 0.42>
ST_2 : Operation 60 [1/1] (0.42ns)   --->   "%store_ln68 = store i4 0, i4 %h_1" [src/conv1.cpp:68->src/conv1.cpp:153]   --->   Operation 60 'store' 'store_ln68' <Predicate = (icmp_ln133)> <Delay = 0.42>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln68 = br void %BW.i" [src/conv1.cpp:68->src/conv1.cpp:153]   --->   Operation 61 'br' 'br_ln68' <Predicate = (icmp_ln133)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.23>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln140 = zext i4 %bout_1" [src/conv1.cpp:140]   --->   Operation 62 'zext' 'zext_ln140' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %bout_1, i4 0" [src/conv1.cpp:140]   --->   Operation 63 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln140_3 = zext i8 %tmp_4" [src/conv1.cpp:140]   --->   Operation 64 'zext' 'zext_ln140_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.76ns)   --->   "%sub_ln140 = sub i9 %zext_ln140_3, i9 %zext_ln140" [src/conv1.cpp:140]   --->   Operation 65 'sub' 'sub_ln140' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln133 = sext i9 %sub_ln140" [src/conv1.cpp:133]   --->   Operation 66 'sext' 'sext_ln133' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%speclooptripcount_ln133 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/conv1.cpp:133]   --->   Operation 67 'speclooptripcount' 'speclooptripcount_ln133' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%specloopname_ln133 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [src/conv1.cpp:133]   --->   Operation 68 'specloopname' 'specloopname_ln133' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/2] (1.23ns)   --->   "%conv1_biases_load = load i6 %conv1_biases_addr"   --->   Operation 69 'load' 'conv1_biases_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%empty_46 = bitcast i32 %conv1_biases_load"   --->   Operation 70 'bitcast' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.42ns)   --->   "%br_ln134 = br void %RELU.0" [src/conv1.cpp:134]   --->   Operation 71 'br' 'br_ln134' <Predicate = true> <Delay = 0.42>

State 4 <SV = 3> <Delay = 3.69>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%bh = phi i5 %add_ln134, void %for.body8.1.preheader, i5 0, void %BH.split" [src/conv1.cpp:134]   --->   Operation 72 'phi' 'bh' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.78ns)   --->   "%icmp_ln134 = icmp_ult  i5 %bh, i5 15" [src/conv1.cpp:134]   --->   Operation 73 'icmp' 'icmp_ln134' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln134 = br i1 %icmp_ln134, void %for.inc48, void %RELU.0.split" [src/conv1.cpp:134]   --->   Operation 74 'br' 'br_ln134' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln140_4 = zext i5 %bh" [src/conv1.cpp:140]   --->   Operation 75 'zext' 'zext_ln140_4' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.77ns)   --->   "%add_ln140 = add i10 %sext_ln133, i10 %zext_ln140_4" [src/conv1.cpp:140]   --->   Operation 76 'add' 'add_ln140' <Predicate = (icmp_ln134)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln140 = sext i10 %add_ln140" [src/conv1.cpp:140]   --->   Operation 77 'sext' 'sext_ln140' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln140 = trunc i10 %add_ln140" [src/conv1.cpp:140]   --->   Operation 78 'trunc' 'trunc_ln140' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i7.i8, i7 %trunc_ln140, i8 0" [src/conv1.cpp:140]   --->   Operation 79 'bitconcatenate' 'p_shl2' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.84ns)   --->   "%sub_ln140_1 = sub i15 %p_shl2, i15 %sext_ln140" [src/conv1.cpp:140]   --->   Operation 80 'sub' 'sub_ln140_1' <Predicate = (icmp_ln134)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln134 = zext i5 %bh" [src/conv1.cpp:134]   --->   Operation 81 'zext' 'zext_ln134' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_4 : Operation 82 [2/2] (2.07ns)   --->   "%call_ln140 = call void @export_output_buffer_c1_Pipeline_RELU, i15 %sub_ln140_1, i32 %empty_46, i32 %output_fm_buffer_1" [src/conv1.cpp:140]   --->   Operation 82 'call' 'call_ln140' <Predicate = (icmp_ln134)> <Delay = 2.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 83 [1/1] (0.76ns)   --->   "%add_ln137_1 = add i9 %zext_ln134, i9 %zext_ln133" [src/conv1.cpp:137]   --->   Operation 83 'add' 'add_ln137_1' <Predicate = (icmp_ln134)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i9.i10, i9 %add_ln137_1, i10 0" [src/conv1.cpp:137]   --->   Operation 84 'bitconcatenate' 'shl_ln' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln137_2 = zext i19 %shl_ln" [src/conv1.cpp:137]   --->   Operation 85 'zext' 'zext_ln137_2' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%shl_ln137_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln137_1, i2 0" [src/conv1.cpp:137]   --->   Operation 86 'bitconcatenate' 'shl_ln137_1' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln137_3 = zext i11 %shl_ln137_1" [src/conv1.cpp:137]   --->   Operation 87 'zext' 'zext_ln137_3' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.88ns)   --->   "%sub_ln137 = sub i20 %zext_ln137_2, i20 %zext_ln137_3" [src/conv1.cpp:137]   --->   Operation 88 'sub' 'sub_ln137' <Predicate = (icmp_ln134)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln137 = sext i20 %sub_ln137" [src/conv1.cpp:137]   --->   Operation 89 'sext' 'sext_ln137' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (1.08ns)   --->   "%add_ln137_2 = add i64 %sext_ln137, i64 %add_ln137" [src/conv1.cpp:137]   --->   Operation 90 'add' 'add_ln137_2' <Predicate = (icmp_ln134)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln137_2, i32 2, i32 63" [src/conv1.cpp:147]   --->   Operation 91 'partselect' 'trunc_ln1' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.76ns)   --->   "%add_ln137_4 = add i9 %zext_ln137_1, i9 %zext_ln134" [src/conv1.cpp:137]   --->   Operation 92 'add' 'add_ln137_4' <Predicate = (icmp_ln134)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%shl_ln137_2 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i9.i10, i9 %add_ln137_4, i10 0" [src/conv1.cpp:137]   --->   Operation 93 'bitconcatenate' 'shl_ln137_2' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln137_4 = zext i19 %shl_ln137_2" [src/conv1.cpp:137]   --->   Operation 94 'zext' 'zext_ln137_4' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%shl_ln137_3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln137_4, i2 0" [src/conv1.cpp:137]   --->   Operation 95 'bitconcatenate' 'shl_ln137_3' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln137_5 = zext i11 %shl_ln137_3" [src/conv1.cpp:137]   --->   Operation 96 'zext' 'zext_ln137_5' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.88ns)   --->   "%sub_ln137_1 = sub i20 %zext_ln137_4, i20 %zext_ln137_5" [src/conv1.cpp:137]   --->   Operation 97 'sub' 'sub_ln137_1' <Predicate = (icmp_ln134)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln137_1 = sext i20 %sub_ln137_1" [src/conv1.cpp:137]   --->   Operation 98 'sext' 'sext_ln137_1' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (1.08ns)   --->   "%add_ln137_5 = add i64 %sext_ln137_1, i64 %add_ln137" [src/conv1.cpp:137]   --->   Operation 99 'add' 'add_ln137_5' <Predicate = (icmp_ln134)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 100 [1/2] (0.00ns)   --->   "%call_ln140 = call void @export_output_buffer_c1_Pipeline_RELU, i15 %sub_ln140_1, i32 %empty_46, i32 %output_fm_buffer_1" [src/conv1.cpp:140]   --->   Operation 100 'call' 'call_ln140' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln147 = sext i62 %trunc_ln1" [src/conv1.cpp:147]   --->   Operation 101 'sext' 'sext_ln147' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%i2_addr = getelementptr i32 %i2, i64 %sext_ln147" [src/conv1.cpp:147]   --->   Operation 102 'getelementptr' 'i2_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (7.30ns)   --->   "%empty_47 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i64 %i2_addr, i32 255" [src/conv1.cpp:147]   --->   Operation 103 'writereq' 'empty_47' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 2.07>
ST_6 : Operation 104 [2/2] (2.07ns)   --->   "%call_ln147 = call void @export_output_buffer_c1_Pipeline_2, i32 %i2, i62 %trunc_ln1, i15 %sub_ln140_1, i32 %output_fm_buffer_1" [src/conv1.cpp:147]   --->   Operation 104 'call' 'call_ln147' <Predicate = true> <Delay = 2.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 105 [1/2] (0.00ns)   --->   "%call_ln147 = call void @export_output_buffer_c1_Pipeline_2, i32 %i2, i62 %trunc_ln1, i15 %sub_ln140_1, i32 %output_fm_buffer_1" [src/conv1.cpp:147]   --->   Operation 105 'call' 'call_ln147' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 106 [5/5] (7.30ns)   --->   "%empty_48 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %i2_addr" [src/conv1.cpp:134]   --->   Operation 106 'writeresp' 'empty_48' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 107 [4/5] (7.30ns)   --->   "%empty_48 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %i2_addr" [src/conv1.cpp:134]   --->   Operation 107 'writeresp' 'empty_48' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 108 [3/5] (7.30ns)   --->   "%empty_48 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %i2_addr" [src/conv1.cpp:134]   --->   Operation 108 'writeresp' 'empty_48' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 109 [2/5] (7.30ns)   --->   "%empty_48 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %i2_addr" [src/conv1.cpp:134]   --->   Operation 109 'writeresp' 'empty_48' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln134 = trunc i5 %bh" [src/conv1.cpp:134]   --->   Operation 110 'trunc' 'trunc_ln134' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_12 : Operation 111 [1/1] (0.00ns)   --->   "%speclooptripcount_ln134 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/conv1.cpp:134]   --->   Operation 111 'speclooptripcount' 'speclooptripcount_ln134' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_12 : Operation 112 [1/1] (0.00ns)   --->   "%specloopname_ln134 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [src/conv1.cpp:134]   --->   Operation 112 'specloopname' 'specloopname_ln134' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_12 : Operation 113 [1/5] (7.30ns)   --->   "%empty_48 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %i2_addr" [src/conv1.cpp:134]   --->   Operation 113 'writeresp' 'empty_48' <Predicate = (icmp_ln134)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 114 [1/1] (0.00ns)   --->   "%or_ln134 = or i4 %trunc_ln134, i4 1" [src/conv1.cpp:134]   --->   Operation 114 'or' 'or_ln134' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_12 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln140_5 = zext i4 %or_ln134" [src/conv1.cpp:140]   --->   Operation 115 'zext' 'zext_ln140_5' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_12 : Operation 116 [1/1] (0.77ns)   --->   "%add_ln140_1 = add i10 %sext_ln133, i10 %zext_ln140_5" [src/conv1.cpp:140]   --->   Operation 116 'add' 'add_ln140_1' <Predicate = (icmp_ln134)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln140_1 = sext i10 %add_ln140_1" [src/conv1.cpp:140]   --->   Operation 117 'sext' 'sext_ln140_1' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_12 : Operation 118 [1/1] (0.00ns)   --->   "%trunc_ln140_1 = trunc i10 %add_ln140_1" [src/conv1.cpp:140]   --->   Operation 118 'trunc' 'trunc_ln140_1' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_12 : Operation 119 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i7.i8, i7 %trunc_ln140_1, i8 0" [src/conv1.cpp:140]   --->   Operation 119 'bitconcatenate' 'p_shl3' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_12 : Operation 120 [1/1] (0.84ns)   --->   "%sub_ln140_2 = sub i15 %p_shl3, i15 %sext_ln140_1" [src/conv1.cpp:140]   --->   Operation 120 'sub' 'sub_ln140_2' <Predicate = (icmp_ln134)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 121 [1/1] (0.79ns)   --->   "%icmp_ln134_1 = icmp_eq  i4 %or_ln134, i4 15" [src/conv1.cpp:134]   --->   Operation 121 'icmp' 'icmp_ln134_1' <Predicate = (icmp_ln134)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln134 = br i1 %icmp_ln134_1, void %for.body8.1.preheader, void %for.inc48" [src/conv1.cpp:134]   --->   Operation 122 'br' 'br_ln134' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_12 : Operation 123 [2/2] (2.07ns)   --->   "%call_ln140 = call void @export_output_buffer_c1_Pipeline_RELU1, i15 %sub_ln140_2, i32 %empty_46, i32 %output_fm_buffer_1" [src/conv1.cpp:140]   --->   Operation 123 'call' 'call_ln140' <Predicate = (icmp_ln134 & !icmp_ln134_1)> <Delay = 2.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 124 [1/1] (0.00ns)   --->   "%trunc_ln147_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln137_5, i32 2, i32 63" [src/conv1.cpp:147]   --->   Operation 124 'partselect' 'trunc_ln147_1' <Predicate = (icmp_ln134 & !icmp_ln134_1)> <Delay = 0.00>
ST_12 : Operation 125 [1/1] (0.78ns)   --->   "%add_ln134 = add i5 %bh, i5 2" [src/conv1.cpp:134]   --->   Operation 125 'add' 'add_ln134' <Predicate = (icmp_ln134 & !icmp_ln134_1)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 126 [1/1] (0.42ns)   --->   "%store_ln133 = store i4 %add_ln133, i4 %bout" [src/conv1.cpp:133]   --->   Operation 126 'store' 'store_ln133' <Predicate = (icmp_ln134_1) | (!icmp_ln134)> <Delay = 0.42>
ST_12 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln133 = br void %BH" [src/conv1.cpp:133]   --->   Operation 127 'br' 'br_ln133' <Predicate = (icmp_ln134_1) | (!icmp_ln134)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 128 [1/2] (0.00ns)   --->   "%call_ln140 = call void @export_output_buffer_c1_Pipeline_RELU1, i15 %sub_ln140_2, i32 %empty_46, i32 %output_fm_buffer_1" [src/conv1.cpp:140]   --->   Operation 128 'call' 'call_ln140' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 129 [1/1] (0.00ns)   --->   "%sext_ln147_1 = sext i62 %trunc_ln147_1" [src/conv1.cpp:147]   --->   Operation 129 'sext' 'sext_ln147_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 130 [1/1] (0.00ns)   --->   "%i2_addr_1 = getelementptr i32 %i2, i64 %sext_ln147_1" [src/conv1.cpp:147]   --->   Operation 130 'getelementptr' 'i2_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 131 [1/1] (7.30ns)   --->   "%empty_49 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i64 %i2_addr_1, i32 255" [src/conv1.cpp:147]   --->   Operation 131 'writereq' 'empty_49' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 2.07>
ST_14 : Operation 132 [2/2] (2.07ns)   --->   "%call_ln147 = call void @export_output_buffer_c1_Pipeline_4, i32 %i2, i62 %trunc_ln147_1, i15 %sub_ln140_2, i32 %output_fm_buffer_1" [src/conv1.cpp:147]   --->   Operation 132 'call' 'call_ln147' <Predicate = true> <Delay = 2.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 133 [1/2] (0.00ns)   --->   "%call_ln147 = call void @export_output_buffer_c1_Pipeline_4, i32 %i2, i62 %trunc_ln147_1, i15 %sub_ln140_2, i32 %output_fm_buffer_1" [src/conv1.cpp:147]   --->   Operation 133 'call' 'call_ln147' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 134 [5/5] (7.30ns)   --->   "%empty_50 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %i2_addr_1" [src/conv1.cpp:134]   --->   Operation 134 'writeresp' 'empty_50' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 135 [4/5] (7.30ns)   --->   "%empty_50 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %i2_addr_1" [src/conv1.cpp:134]   --->   Operation 135 'writeresp' 'empty_50' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 136 [3/5] (7.30ns)   --->   "%empty_50 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %i2_addr_1" [src/conv1.cpp:134]   --->   Operation 136 'writeresp' 'empty_50' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 137 [2/5] (7.30ns)   --->   "%empty_50 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %i2_addr_1" [src/conv1.cpp:134]   --->   Operation 137 'writeresp' 'empty_50' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 138 [1/5] (7.30ns)   --->   "%empty_50 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %i2_addr_1" [src/conv1.cpp:134]   --->   Operation 138 'writeresp' 'empty_50' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 139 [1/1] (0.00ns)   --->   "%br_ln134 = br void %RELU.0" [src/conv1.cpp:134]   --->   Operation 139 'br' 'br_ln134' <Predicate = true> <Delay = 0.00>

State 21 <SV = 2> <Delay = 5.65>
ST_21 : Operation 140 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i6 %indvar_flatten" [src/conv1.cpp:68->src/conv1.cpp:153]   --->   Operation 140 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 141 [1/1] (0.78ns)   --->   "%icmp_ln68 = icmp_eq  i6 %indvar_flatten_load, i6 40" [src/conv1.cpp:68->src/conv1.cpp:153]   --->   Operation 141 'icmp' 'icmp_ln68' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 142 [1/1] (0.78ns)   --->   "%add_ln68_1 = add i6 %indvar_flatten_load, i6 1" [src/conv1.cpp:68->src/conv1.cpp:153]   --->   Operation 142 'add' 'add_ln68_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln68 = br i1 %icmp_ln68, void %for.inc16.i, void %_Z15clear_buffer_c1PA15_A255_f.exit" [src/conv1.cpp:68->src/conv1.cpp:153]   --->   Operation 143 'br' 'br_ln68' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 144 [1/1] (0.00ns)   --->   "%h_1_load = load i4 %h_1" [src/conv1.cpp:69->src/conv1.cpp:153]   --->   Operation 144 'load' 'h_1_load' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_21 : Operation 145 [1/1] (0.00ns)   --->   "%o_load = load i4 %o" [src/conv1.cpp:68->src/conv1.cpp:153]   --->   Operation 145 'load' 'o_load' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_21 : Operation 146 [1/1] (0.79ns)   --->   "%add_ln68 = add i4 %o_load, i4 1" [src/conv1.cpp:68->src/conv1.cpp:153]   --->   Operation 146 'add' 'add_ln68' <Predicate = (!icmp_ln68)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 147 [1/1] (0.79ns)   --->   "%icmp_ln69 = icmp_eq  i4 %h_1_load, i4 15" [src/conv1.cpp:69->src/conv1.cpp:153]   --->   Operation 147 'icmp' 'icmp_ln69' <Predicate = (!icmp_ln68)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 148 [1/1] (0.39ns)   --->   "%select_ln68 = select i1 %icmp_ln69, i4 0, i4 %h_1_load" [src/conv1.cpp:68->src/conv1.cpp:153]   --->   Operation 148 'select' 'select_ln68' <Predicate = (!icmp_ln68)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 149 [1/1] (0.39ns)   --->   "%select_ln68_1 = select i1 %icmp_ln69, i4 %add_ln68, i4 %o_load" [src/conv1.cpp:68->src/conv1.cpp:153]   --->   Operation 149 'select' 'select_ln68_1' <Predicate = (!icmp_ln68)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln73 = zext i4 %select_ln68_1" [src/conv1.cpp:73->src/conv1.cpp:153]   --->   Operation 150 'zext' 'zext_ln73' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_21 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %select_ln68_1, i4 0" [src/conv1.cpp:73->src/conv1.cpp:153]   --->   Operation 151 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_21 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln73_4 = zext i8 %tmp_5" [src/conv1.cpp:73->src/conv1.cpp:153]   --->   Operation 152 'zext' 'zext_ln73_4' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_21 : Operation 153 [1/1] (0.76ns)   --->   "%sub_ln73 = sub i9 %zext_ln73_4, i9 %zext_ln73" [src/conv1.cpp:73->src/conv1.cpp:153]   --->   Operation 153 'sub' 'sub_ln73' <Predicate = (!icmp_ln68)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 154 [1/1] (0.00ns)   --->   "%sext_ln69 = sext i9 %sub_ln73" [src/conv1.cpp:69->src/conv1.cpp:153]   --->   Operation 154 'sext' 'sext_ln69' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_21 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln73_5 = zext i4 %select_ln68" [src/conv1.cpp:73->src/conv1.cpp:153]   --->   Operation 155 'zext' 'zext_ln73_5' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_21 : Operation 156 [1/1] (0.77ns)   --->   "%add_ln73 = add i10 %sext_ln69, i10 %zext_ln73_5" [src/conv1.cpp:73->src/conv1.cpp:153]   --->   Operation 156 'add' 'add_ln73' <Predicate = (!icmp_ln68)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 157 [1/1] (0.00ns)   --->   "%sext_ln73 = sext i10 %add_ln73" [src/conv1.cpp:73->src/conv1.cpp:153]   --->   Operation 157 'sext' 'sext_ln73' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_21 : Operation 158 [1/1] (0.00ns)   --->   "%trunc_ln73 = trunc i10 %add_ln73" [src/conv1.cpp:73->src/conv1.cpp:153]   --->   Operation 158 'trunc' 'trunc_ln73' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_21 : Operation 159 [1/1] (0.00ns)   --->   "%p_shl4 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i7.i8, i7 %trunc_ln73, i8 0" [src/conv1.cpp:73->src/conv1.cpp:153]   --->   Operation 159 'bitconcatenate' 'p_shl4' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_21 : Operation 160 [1/1] (0.84ns)   --->   "%sub_ln73_1 = sub i15 %p_shl4, i15 %sext_ln73" [src/conv1.cpp:73->src/conv1.cpp:153]   --->   Operation 160 'sub' 'sub_ln73_1' <Predicate = (!icmp_ln68)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 161 [2/2] (2.07ns)   --->   "%call_ln73 = call void @export_output_buffer_c1_Pipeline_BW, i15 %sub_ln73_1, i32 %output_fm_buffer_1" [src/conv1.cpp:73->src/conv1.cpp:153]   --->   Operation 161 'call' 'call_ln73' <Predicate = (!icmp_ln68)> <Delay = 2.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 162 [1/1] (0.79ns)   --->   "%add_ln69_2 = add i4 %select_ln68, i4 3" [src/conv1.cpp:69->src/conv1.cpp:153]   --->   Operation 162 'add' 'add_ln69_2' <Predicate = (!icmp_ln68)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 163 [1/1] (0.42ns)   --->   "%store_ln69 = store i6 %add_ln68_1, i6 %indvar_flatten" [src/conv1.cpp:69->src/conv1.cpp:153]   --->   Operation 163 'store' 'store_ln69' <Predicate = (!icmp_ln68)> <Delay = 0.42>
ST_21 : Operation 164 [1/1] (0.42ns)   --->   "%store_ln69 = store i4 %select_ln68_1, i4 %o" [src/conv1.cpp:69->src/conv1.cpp:153]   --->   Operation 164 'store' 'store_ln69' <Predicate = (!icmp_ln68)> <Delay = 0.42>
ST_21 : Operation 165 [1/1] (0.42ns)   --->   "%store_ln69 = store i4 %add_ln69_2, i4 %h_1" [src/conv1.cpp:69->src/conv1.cpp:153]   --->   Operation 165 'store' 'store_ln69' <Predicate = (!icmp_ln68)> <Delay = 0.42>
ST_21 : Operation 166 [1/1] (0.00ns)   --->   "%ret_ln154 = ret" [src/conv1.cpp:154]   --->   Operation 166 'ret' 'ret_ln154' <Predicate = (icmp_ln68)> <Delay = 0.00>

State 22 <SV = 3> <Delay = 0.00>
ST_22 : Operation 167 [1/2] (0.00ns)   --->   "%call_ln73 = call void @export_output_buffer_c1_Pipeline_BW, i15 %sub_ln73_1, i32 %output_fm_buffer_1" [src/conv1.cpp:73->src/conv1.cpp:153]   --->   Operation 167 'call' 'call_ln73' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 4> <Delay = 4.49>
ST_23 : Operation 168 [1/1] (0.79ns)   --->   "%add_ln69 = add i4 %select_ln68, i4 1" [src/conv1.cpp:69->src/conv1.cpp:153]   --->   Operation 168 'add' 'add_ln69' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln73_6 = zext i4 %add_ln69" [src/conv1.cpp:73->src/conv1.cpp:153]   --->   Operation 169 'zext' 'zext_ln73_6' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 170 [1/1] (0.77ns)   --->   "%add_ln73_1 = add i10 %sext_ln69, i10 %zext_ln73_6" [src/conv1.cpp:73->src/conv1.cpp:153]   --->   Operation 170 'add' 'add_ln73_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 171 [1/1] (0.00ns)   --->   "%sext_ln73_1 = sext i10 %add_ln73_1" [src/conv1.cpp:73->src/conv1.cpp:153]   --->   Operation 171 'sext' 'sext_ln73_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 172 [1/1] (0.00ns)   --->   "%trunc_ln73_1 = trunc i10 %add_ln73_1" [src/conv1.cpp:73->src/conv1.cpp:153]   --->   Operation 172 'trunc' 'trunc_ln73_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 173 [1/1] (0.00ns)   --->   "%p_shl6 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i7.i8, i7 %trunc_ln73_1, i8 0" [src/conv1.cpp:73->src/conv1.cpp:153]   --->   Operation 173 'bitconcatenate' 'p_shl6' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 174 [1/1] (0.84ns)   --->   "%sub_ln73_2 = sub i15 %p_shl6, i15 %sext_ln73_1" [src/conv1.cpp:73->src/conv1.cpp:153]   --->   Operation 174 'sub' 'sub_ln73_2' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 175 [2/2] (2.07ns)   --->   "%call_ln73 = call void @export_output_buffer_c1_Pipeline_BW2, i15 %sub_ln73_2, i32 %output_fm_buffer_1" [src/conv1.cpp:73->src/conv1.cpp:153]   --->   Operation 175 'call' 'call_ln73' <Predicate = true> <Delay = 2.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 5> <Delay = 0.00>
ST_24 : Operation 176 [1/2] (0.00ns)   --->   "%call_ln73 = call void @export_output_buffer_c1_Pipeline_BW2, i15 %sub_ln73_2, i32 %output_fm_buffer_1" [src/conv1.cpp:73->src/conv1.cpp:153]   --->   Operation 176 'call' 'call_ln73' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 6> <Delay = 4.49>
ST_25 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln69 = zext i4 %select_ln68" [src/conv1.cpp:69->src/conv1.cpp:153]   --->   Operation 177 'zext' 'zext_ln69' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 178 [1/1] (0.79ns)   --->   "%add_ln69_1 = add i5 %zext_ln69, i5 2" [src/conv1.cpp:69->src/conv1.cpp:153]   --->   Operation 178 'add' 'add_ln69_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln73_7 = zext i5 %add_ln69_1" [src/conv1.cpp:73->src/conv1.cpp:153]   --->   Operation 179 'zext' 'zext_ln73_7' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 180 [1/1] (0.77ns)   --->   "%add_ln73_2 = add i10 %sext_ln69, i10 %zext_ln73_7" [src/conv1.cpp:73->src/conv1.cpp:153]   --->   Operation 180 'add' 'add_ln73_2' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 181 [1/1] (0.00ns)   --->   "%sext_ln73_2 = sext i10 %add_ln73_2" [src/conv1.cpp:73->src/conv1.cpp:153]   --->   Operation 181 'sext' 'sext_ln73_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 182 [1/1] (0.00ns)   --->   "%trunc_ln73_2 = trunc i10 %add_ln73_2" [src/conv1.cpp:73->src/conv1.cpp:153]   --->   Operation 182 'trunc' 'trunc_ln73_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 183 [1/1] (0.00ns)   --->   "%p_shl7 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i7.i8, i7 %trunc_ln73_2, i8 0" [src/conv1.cpp:73->src/conv1.cpp:153]   --->   Operation 183 'bitconcatenate' 'p_shl7' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 184 [1/1] (0.84ns)   --->   "%sub_ln73_3 = sub i15 %p_shl7, i15 %sext_ln73_2" [src/conv1.cpp:73->src/conv1.cpp:153]   --->   Operation 184 'sub' 'sub_ln73_3' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 185 [2/2] (2.07ns)   --->   "%call_ln73 = call void @export_output_buffer_c1_Pipeline_BW3, i15 %sub_ln73_3, i32 %output_fm_buffer_1" [src/conv1.cpp:73->src/conv1.cpp:153]   --->   Operation 185 'call' 'call_ln73' <Predicate = true> <Delay = 2.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 7> <Delay = 0.00>
ST_26 : Operation 186 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @CLEAR_BH_str"   --->   Operation 186 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 187 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 40, i64 40, i64 40"   --->   Operation 187 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 188 [1/1] (0.00ns)   --->   "%specloopname_ln69 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [src/conv1.cpp:69->src/conv1.cpp:153]   --->   Operation 188 'specloopname' 'specloopname_ln69' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 189 [1/2] (0.00ns)   --->   "%call_ln73 = call void @export_output_buffer_c1_Pipeline_BW3, i15 %sub_ln73_3, i32 %output_fm_buffer_1" [src/conv1.cpp:73->src/conv1.cpp:153]   --->   Operation 189 'call' 'call_ln73' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 190 [1/1] (0.00ns)   --->   "%br_ln69 = br void %BW.i" [src/conv1.cpp:69->src/conv1.cpp:153]   --->   Operation 190 'br' 'br_ln69' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ i2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ output_ftmap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv1_biases]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ h]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_fm_buffer_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
bout                    (alloca           ) [ 011111111111111111111000000]
h_read                  (read             ) [ 000000000000000000000000000]
out_read                (read             ) [ 001111111111111111111000000]
output_ftmap_read       (read             ) [ 001111111111111111111000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000000000000]
zext_ln133              (zext             ) [ 001111111111111111111000000]
out_cast                (zext             ) [ 001111111111111111111000000]
add_ln137_3             (add              ) [ 000000000000000000000000000]
zext_ln137_1            (zext             ) [ 001111111111111111111000000]
store_ln133             (store            ) [ 000000000000000000000000000]
br_ln133                (br               ) [ 000000000000000000000000000]
bout_1                  (load             ) [ 000100000000000000000000000]
icmp_ln133              (icmp             ) [ 001111111111111111111000000]
add_ln133               (add              ) [ 000111111111111111111000000]
br_ln133                (br               ) [ 000000000000000000000000000]
zext_ln133_1            (zext             ) [ 000000000000000000000000000]
empty                   (trunc            ) [ 000000000000000000000000000]
bout_cast_cast          (zext             ) [ 000000000000000000000000000]
empty_44                (add              ) [ 000000000000000000000000000]
p_cast                  (zext             ) [ 000000000000000000000000000]
empty_45                (add              ) [ 000000000000000000000000000]
p_cast7                 (zext             ) [ 000000000000000000000000000]
conv1_biases_addr       (getelementptr    ) [ 000100000000000000000000000]
mul_ln137               (mul              ) [ 000000000000000000000000000]
zext_ln137              (zext             ) [ 000000000000000000000000000]
add_ln137               (add              ) [ 000111111111111111111000000]
h_1                     (alloca           ) [ 001111111111111111111111111]
o                       (alloca           ) [ 001111111111111111111111111]
indvar_flatten          (alloca           ) [ 001111111111111111111111111]
store_ln68              (store            ) [ 000000000000000000000000000]
store_ln68              (store            ) [ 000000000000000000000000000]
store_ln68              (store            ) [ 000000000000000000000000000]
br_ln68                 (br               ) [ 000000000000000000000000000]
zext_ln140              (zext             ) [ 000000000000000000000000000]
tmp_4                   (bitconcatenate   ) [ 000000000000000000000000000]
zext_ln140_3            (zext             ) [ 000000000000000000000000000]
sub_ln140               (sub              ) [ 000000000000000000000000000]
sext_ln133              (sext             ) [ 000011111111111111111000000]
speclooptripcount_ln133 (speclooptripcount) [ 000000000000000000000000000]
specloopname_ln133      (specloopname     ) [ 000000000000000000000000000]
conv1_biases_load       (load             ) [ 000000000000000000000000000]
empty_46                (bitcast          ) [ 000011111111111111111000000]
br_ln134                (br               ) [ 001111111111111111111000000]
bh                      (phi              ) [ 000011111111100000000000000]
icmp_ln134              (icmp             ) [ 001111111111111111111000000]
br_ln134                (br               ) [ 000000000000000000000000000]
zext_ln140_4            (zext             ) [ 000000000000000000000000000]
add_ln140               (add              ) [ 000000000000000000000000000]
sext_ln140              (sext             ) [ 000000000000000000000000000]
trunc_ln140             (trunc            ) [ 000000000000000000000000000]
p_shl2                  (bitconcatenate   ) [ 000000000000000000000000000]
sub_ln140_1             (sub              ) [ 000001110000000000000000000]
zext_ln134              (zext             ) [ 000000000000000000000000000]
add_ln137_1             (add              ) [ 000000000000000000000000000]
shl_ln                  (bitconcatenate   ) [ 000000000000000000000000000]
zext_ln137_2            (zext             ) [ 000000000000000000000000000]
shl_ln137_1             (bitconcatenate   ) [ 000000000000000000000000000]
zext_ln137_3            (zext             ) [ 000000000000000000000000000]
sub_ln137               (sub              ) [ 000000000000000000000000000]
sext_ln137              (sext             ) [ 000000000000000000000000000]
add_ln137_2             (add              ) [ 000000000000000000000000000]
trunc_ln1               (partselect       ) [ 000001110000000000000000000]
add_ln137_4             (add              ) [ 000000000000000000000000000]
shl_ln137_2             (bitconcatenate   ) [ 000000000000000000000000000]
zext_ln137_4            (zext             ) [ 000000000000000000000000000]
shl_ln137_3             (bitconcatenate   ) [ 000000000000000000000000000]
zext_ln137_5            (zext             ) [ 000000000000000000000000000]
sub_ln137_1             (sub              ) [ 000000000000000000000000000]
sext_ln137_1            (sext             ) [ 000000000000000000000000000]
add_ln137_5             (add              ) [ 000001111111100000000000000]
call_ln140              (call             ) [ 000000000000000000000000000]
sext_ln147              (sext             ) [ 000000000000000000000000000]
i2_addr                 (getelementptr    ) [ 001110111111111111111000000]
empty_47                (writereq         ) [ 000000000000000000000000000]
call_ln147              (call             ) [ 000000000000000000000000000]
trunc_ln134             (trunc            ) [ 000000000000000000000000000]
speclooptripcount_ln134 (speclooptripcount) [ 000000000000000000000000000]
specloopname_ln134      (specloopname     ) [ 000000000000000000000000000]
empty_48                (writeresp        ) [ 000000000000000000000000000]
or_ln134                (or               ) [ 000000000000000000000000000]
zext_ln140_5            (zext             ) [ 000000000000000000000000000]
add_ln140_1             (add              ) [ 000000000000000000000000000]
sext_ln140_1            (sext             ) [ 000000000000000000000000000]
trunc_ln140_1           (trunc            ) [ 000000000000000000000000000]
p_shl3                  (bitconcatenate   ) [ 000000000000000000000000000]
sub_ln140_2             (sub              ) [ 000000000000011100000000000]
icmp_ln134_1            (icmp             ) [ 001111111111111111111000000]
br_ln134                (br               ) [ 000000000000000000000000000]
trunc_ln147_1           (partselect       ) [ 000000000000011100000000000]
add_ln134               (add              ) [ 001110000000011111111000000]
store_ln133             (store            ) [ 000000000000000000000000000]
br_ln133                (br               ) [ 000000000000000000000000000]
call_ln140              (call             ) [ 000000000000000000000000000]
sext_ln147_1            (sext             ) [ 000000000000000000000000000]
i2_addr_1               (getelementptr    ) [ 000000000000001111111000000]
empty_49                (writereq         ) [ 000000000000000000000000000]
call_ln147              (call             ) [ 000000000000000000000000000]
empty_50                (writeresp        ) [ 000000000000000000000000000]
br_ln134                (br               ) [ 001111111111111111111000000]
indvar_flatten_load     (load             ) [ 000000000000000000000000000]
icmp_ln68               (icmp             ) [ 000000000000000000000111111]
add_ln68_1              (add              ) [ 000000000000000000000000000]
br_ln68                 (br               ) [ 000000000000000000000000000]
h_1_load                (load             ) [ 000000000000000000000000000]
o_load                  (load             ) [ 000000000000000000000000000]
add_ln68                (add              ) [ 000000000000000000000000000]
icmp_ln69               (icmp             ) [ 000000000000000000000000000]
select_ln68             (select           ) [ 000000000000000000000011110]
select_ln68_1           (select           ) [ 000000000000000000000000000]
zext_ln73               (zext             ) [ 000000000000000000000000000]
tmp_5                   (bitconcatenate   ) [ 000000000000000000000000000]
zext_ln73_4             (zext             ) [ 000000000000000000000000000]
sub_ln73                (sub              ) [ 000000000000000000000000000]
sext_ln69               (sext             ) [ 000000000000000000000011110]
zext_ln73_5             (zext             ) [ 000000000000000000000000000]
add_ln73                (add              ) [ 000000000000000000000000000]
sext_ln73               (sext             ) [ 000000000000000000000000000]
trunc_ln73              (trunc            ) [ 000000000000000000000000000]
p_shl4                  (bitconcatenate   ) [ 000000000000000000000000000]
sub_ln73_1              (sub              ) [ 000000000000000000000010000]
add_ln69_2              (add              ) [ 000000000000000000000000000]
store_ln69              (store            ) [ 000000000000000000000000000]
store_ln69              (store            ) [ 000000000000000000000000000]
store_ln69              (store            ) [ 000000000000000000000000000]
ret_ln154               (ret              ) [ 000000000000000000000000000]
call_ln73               (call             ) [ 000000000000000000000000000]
add_ln69                (add              ) [ 000000000000000000000000000]
zext_ln73_6             (zext             ) [ 000000000000000000000000000]
add_ln73_1              (add              ) [ 000000000000000000000000000]
sext_ln73_1             (sext             ) [ 000000000000000000000000000]
trunc_ln73_1            (trunc            ) [ 000000000000000000000000000]
p_shl6                  (bitconcatenate   ) [ 000000000000000000000000000]
sub_ln73_2              (sub              ) [ 000000000000000000000000100]
call_ln73               (call             ) [ 000000000000000000000000000]
zext_ln69               (zext             ) [ 000000000000000000000000000]
add_ln69_1              (add              ) [ 000000000000000000000000000]
zext_ln73_7             (zext             ) [ 000000000000000000000000000]
add_ln73_2              (add              ) [ 000000000000000000000000000]
sext_ln73_2             (sext             ) [ 000000000000000000000000000]
trunc_ln73_2            (trunc            ) [ 000000000000000000000000000]
p_shl7                  (bitconcatenate   ) [ 000000000000000000000000000]
sub_ln73_3              (sub              ) [ 000000000000000000000000001]
specloopname_ln0        (specloopname     ) [ 000000000000000000000000000]
speclooptripcount_ln0   (speclooptripcount) [ 000000000000000000000000000]
specloopname_ln69       (specloopname     ) [ 000000000000000000000000000]
call_ln73               (call             ) [ 000000000000000000000000000]
br_ln69                 (br               ) [ 000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="i2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i2"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_ftmap">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_ftmap"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv1_biases">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_biases"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="out_r">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="h">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="h"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="output_fm_buffer_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_fm_buffer_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i7.i8"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="export_output_buffer_c1_Pipeline_RELU"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i9.i10"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i9.i2"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="export_output_buffer_c1_Pipeline_2"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="export_output_buffer_c1_Pipeline_RELU1"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="export_output_buffer_c1_Pipeline_4"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="export_output_buffer_c1_Pipeline_BW"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="export_output_buffer_c1_Pipeline_BW2"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="export_output_buffer_c1_Pipeline_BW3"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="CLEAR_BH_str"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1004" name="bout_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bout/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="h_1_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="h_1/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="o_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="o/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="indvar_flatten_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="h_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="8" slack="0"/>
<pin id="142" dir="0" index="1" bw="8" slack="0"/>
<pin id="143" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="h_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="out_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="6" slack="0"/>
<pin id="148" dir="0" index="1" bw="6" slack="0"/>
<pin id="149" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_read/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="output_ftmap_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="64" slack="0"/>
<pin id="154" dir="0" index="1" bw="64" slack="0"/>
<pin id="155" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_ftmap_read/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_writeresp_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="0" index="2" bw="9" slack="0"/>
<pin id="162" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_47/5 empty_48/8 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_writeresp_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="0" index="2" bw="9" slack="0"/>
<pin id="170" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_49/13 empty_50/16 "/>
</bind>
</comp>

<comp id="174" class="1004" name="conv1_biases_addr_gep_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="0" index="2" bw="6" slack="0"/>
<pin id="178" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_biases_addr/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="grp_access_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="6" slack="0"/>
<pin id="183" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="184" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="185" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv1_biases_load/2 "/>
</bind>
</comp>

<comp id="187" class="1005" name="bh_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="5" slack="1"/>
<pin id="189" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="bh (phireg) "/>
</bind>
</comp>

<comp id="191" class="1004" name="bh_phi_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="5" slack="1"/>
<pin id="193" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="194" dir="0" index="2" bw="1" slack="1"/>
<pin id="195" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="196" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bh/4 "/>
</bind>
</comp>

<comp id="199" class="1004" name="grp_export_output_buffer_c1_Pipeline_RELU_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="0" slack="0"/>
<pin id="201" dir="0" index="1" bw="15" slack="0"/>
<pin id="202" dir="0" index="2" bw="32" slack="1"/>
<pin id="203" dir="0" index="3" bw="32" slack="0"/>
<pin id="204" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln140/4 "/>
</bind>
</comp>

<comp id="207" class="1004" name="grp_export_output_buffer_c1_Pipeline_2_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="0" slack="0"/>
<pin id="209" dir="0" index="1" bw="32" slack="0"/>
<pin id="210" dir="0" index="2" bw="62" slack="2"/>
<pin id="211" dir="0" index="3" bw="15" slack="2"/>
<pin id="212" dir="0" index="4" bw="32" slack="0"/>
<pin id="213" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln147/6 "/>
</bind>
</comp>

<comp id="217" class="1004" name="grp_export_output_buffer_c1_Pipeline_RELU1_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="0" slack="0"/>
<pin id="219" dir="0" index="1" bw="15" slack="0"/>
<pin id="220" dir="0" index="2" bw="32" slack="9"/>
<pin id="221" dir="0" index="3" bw="32" slack="0"/>
<pin id="222" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln140/12 "/>
</bind>
</comp>

<comp id="225" class="1004" name="grp_export_output_buffer_c1_Pipeline_4_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="0" slack="0"/>
<pin id="227" dir="0" index="1" bw="32" slack="0"/>
<pin id="228" dir="0" index="2" bw="62" slack="2"/>
<pin id="229" dir="0" index="3" bw="15" slack="2"/>
<pin id="230" dir="0" index="4" bw="32" slack="0"/>
<pin id="231" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln147/14 "/>
</bind>
</comp>

<comp id="235" class="1004" name="grp_export_output_buffer_c1_Pipeline_BW_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="0" slack="0"/>
<pin id="237" dir="0" index="1" bw="15" slack="0"/>
<pin id="238" dir="0" index="2" bw="32" slack="0"/>
<pin id="239" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln73/21 "/>
</bind>
</comp>

<comp id="242" class="1004" name="grp_export_output_buffer_c1_Pipeline_BW2_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="0" slack="0"/>
<pin id="244" dir="0" index="1" bw="15" slack="0"/>
<pin id="245" dir="0" index="2" bw="32" slack="0"/>
<pin id="246" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln73/23 "/>
</bind>
</comp>

<comp id="249" class="1004" name="grp_export_output_buffer_c1_Pipeline_BW3_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="0" slack="0"/>
<pin id="251" dir="0" index="1" bw="15" slack="0"/>
<pin id="252" dir="0" index="2" bw="32" slack="0"/>
<pin id="253" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln73/25 "/>
</bind>
</comp>

<comp id="256" class="1004" name="zext_ln133_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="8" slack="0"/>
<pin id="258" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln133/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="out_cast_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="6" slack="0"/>
<pin id="262" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="out_cast/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="add_ln137_3_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="8" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln137_3/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="zext_ln137_1_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="8" slack="0"/>
<pin id="272" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln137_1/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="store_ln133_store_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="0"/>
<pin id="276" dir="0" index="1" bw="4" slack="0"/>
<pin id="277" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln133/1 "/>
</bind>
</comp>

<comp id="279" class="1004" name="bout_1_load_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="4" slack="1"/>
<pin id="281" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bout_1/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="icmp_ln133_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="4" slack="0"/>
<pin id="284" dir="0" index="1" bw="4" slack="0"/>
<pin id="285" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln133/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="add_ln133_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="4" slack="0"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="1" index="2" bw="4" slack="10"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln133/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="zext_ln133_1_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="4" slack="0"/>
<pin id="296" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln133_1/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="empty_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="4" slack="0"/>
<pin id="300" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="bout_cast_cast_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="3" slack="0"/>
<pin id="304" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="bout_cast_cast/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="empty_44_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="4" slack="0"/>
<pin id="308" dir="0" index="1" bw="6" slack="1"/>
<pin id="309" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_44/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="p_cast_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="7" slack="0"/>
<pin id="313" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="empty_45_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="3" slack="0"/>
<pin id="317" dir="0" index="1" bw="6" slack="1"/>
<pin id="318" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_45/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="p_cast7_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="6" slack="0"/>
<pin id="322" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast7/2 "/>
</bind>
</comp>

<comp id="325" class="1004" name="mul_ln137_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="7" slack="0"/>
<pin id="327" dir="0" index="1" bw="19" slack="0"/>
<pin id="328" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln137/2 "/>
</bind>
</comp>

<comp id="331" class="1004" name="zext_ln137_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="25" slack="0"/>
<pin id="333" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln137/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="add_ln137_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="25" slack="0"/>
<pin id="337" dir="0" index="1" bw="64" slack="1"/>
<pin id="338" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln137/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="store_ln68_store_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="0"/>
<pin id="342" dir="0" index="1" bw="6" slack="0"/>
<pin id="343" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln68/2 "/>
</bind>
</comp>

<comp id="345" class="1004" name="store_ln68_store_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="1" slack="0"/>
<pin id="347" dir="0" index="1" bw="4" slack="0"/>
<pin id="348" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln68/2 "/>
</bind>
</comp>

<comp id="350" class="1004" name="store_ln68_store_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="0"/>
<pin id="352" dir="0" index="1" bw="4" slack="0"/>
<pin id="353" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln68/2 "/>
</bind>
</comp>

<comp id="355" class="1004" name="zext_ln140_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="4" slack="2147483647"/>
<pin id="357" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln140/3 "/>
</bind>
</comp>

<comp id="358" class="1004" name="tmp_4_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="8" slack="0"/>
<pin id="360" dir="0" index="1" bw="4" slack="2147483647"/>
<pin id="361" dir="0" index="2" bw="1" slack="0"/>
<pin id="362" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="365" class="1004" name="zext_ln140_3_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="8" slack="0"/>
<pin id="367" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln140_3/3 "/>
</bind>
</comp>

<comp id="369" class="1004" name="sub_ln140_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="8" slack="0"/>
<pin id="371" dir="0" index="1" bw="4" slack="0"/>
<pin id="372" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln140/3 "/>
</bind>
</comp>

<comp id="375" class="1004" name="sext_ln133_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="9" slack="0"/>
<pin id="377" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln133/3 "/>
</bind>
</comp>

<comp id="379" class="1004" name="empty_46_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="32" slack="0"/>
<pin id="381" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_46/3 "/>
</bind>
</comp>

<comp id="383" class="1004" name="icmp_ln134_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="5" slack="0"/>
<pin id="385" dir="0" index="1" bw="5" slack="0"/>
<pin id="386" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln134/4 "/>
</bind>
</comp>

<comp id="389" class="1004" name="zext_ln140_4_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="5" slack="0"/>
<pin id="391" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln140_4/4 "/>
</bind>
</comp>

<comp id="393" class="1004" name="add_ln140_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="9" slack="1"/>
<pin id="395" dir="0" index="1" bw="5" slack="0"/>
<pin id="396" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln140/4 "/>
</bind>
</comp>

<comp id="398" class="1004" name="sext_ln140_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="10" slack="0"/>
<pin id="400" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln140/4 "/>
</bind>
</comp>

<comp id="402" class="1004" name="trunc_ln140_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="10" slack="0"/>
<pin id="404" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln140/4 "/>
</bind>
</comp>

<comp id="406" class="1004" name="p_shl2_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="15" slack="0"/>
<pin id="408" dir="0" index="1" bw="7" slack="0"/>
<pin id="409" dir="0" index="2" bw="1" slack="0"/>
<pin id="410" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2/4 "/>
</bind>
</comp>

<comp id="414" class="1004" name="sub_ln140_1_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="15" slack="0"/>
<pin id="416" dir="0" index="1" bw="10" slack="0"/>
<pin id="417" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln140_1/4 "/>
</bind>
</comp>

<comp id="421" class="1004" name="zext_ln134_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="5" slack="0"/>
<pin id="423" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln134/4 "/>
</bind>
</comp>

<comp id="425" class="1004" name="add_ln137_1_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="5" slack="0"/>
<pin id="427" dir="0" index="1" bw="8" slack="3"/>
<pin id="428" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln137_1/4 "/>
</bind>
</comp>

<comp id="430" class="1004" name="shl_ln_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="19" slack="0"/>
<pin id="432" dir="0" index="1" bw="9" slack="0"/>
<pin id="433" dir="0" index="2" bw="1" slack="0"/>
<pin id="434" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/4 "/>
</bind>
</comp>

<comp id="438" class="1004" name="zext_ln137_2_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="19" slack="0"/>
<pin id="440" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln137_2/4 "/>
</bind>
</comp>

<comp id="442" class="1004" name="shl_ln137_1_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="11" slack="0"/>
<pin id="444" dir="0" index="1" bw="9" slack="0"/>
<pin id="445" dir="0" index="2" bw="1" slack="0"/>
<pin id="446" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln137_1/4 "/>
</bind>
</comp>

<comp id="450" class="1004" name="zext_ln137_3_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="11" slack="0"/>
<pin id="452" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln137_3/4 "/>
</bind>
</comp>

<comp id="454" class="1004" name="sub_ln137_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="19" slack="0"/>
<pin id="456" dir="0" index="1" bw="11" slack="0"/>
<pin id="457" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln137/4 "/>
</bind>
</comp>

<comp id="460" class="1004" name="sext_ln137_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="20" slack="0"/>
<pin id="462" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln137/4 "/>
</bind>
</comp>

<comp id="464" class="1004" name="add_ln137_2_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="20" slack="0"/>
<pin id="466" dir="0" index="1" bw="64" slack="2"/>
<pin id="467" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln137_2/4 "/>
</bind>
</comp>

<comp id="469" class="1004" name="trunc_ln1_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="62" slack="0"/>
<pin id="471" dir="0" index="1" bw="64" slack="0"/>
<pin id="472" dir="0" index="2" bw="3" slack="0"/>
<pin id="473" dir="0" index="3" bw="7" slack="0"/>
<pin id="474" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/4 "/>
</bind>
</comp>

<comp id="479" class="1004" name="add_ln137_4_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="8" slack="3"/>
<pin id="481" dir="0" index="1" bw="5" slack="0"/>
<pin id="482" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln137_4/4 "/>
</bind>
</comp>

<comp id="484" class="1004" name="shl_ln137_2_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="19" slack="0"/>
<pin id="486" dir="0" index="1" bw="9" slack="0"/>
<pin id="487" dir="0" index="2" bw="1" slack="0"/>
<pin id="488" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln137_2/4 "/>
</bind>
</comp>

<comp id="492" class="1004" name="zext_ln137_4_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="19" slack="0"/>
<pin id="494" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln137_4/4 "/>
</bind>
</comp>

<comp id="496" class="1004" name="shl_ln137_3_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="11" slack="0"/>
<pin id="498" dir="0" index="1" bw="9" slack="0"/>
<pin id="499" dir="0" index="2" bw="1" slack="0"/>
<pin id="500" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln137_3/4 "/>
</bind>
</comp>

<comp id="504" class="1004" name="zext_ln137_5_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="11" slack="0"/>
<pin id="506" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln137_5/4 "/>
</bind>
</comp>

<comp id="508" class="1004" name="sub_ln137_1_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="19" slack="0"/>
<pin id="510" dir="0" index="1" bw="11" slack="0"/>
<pin id="511" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln137_1/4 "/>
</bind>
</comp>

<comp id="514" class="1004" name="sext_ln137_1_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="20" slack="0"/>
<pin id="516" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln137_1/4 "/>
</bind>
</comp>

<comp id="518" class="1004" name="add_ln137_5_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="20" slack="0"/>
<pin id="520" dir="0" index="1" bw="64" slack="2"/>
<pin id="521" dir="1" index="2" bw="64" slack="8"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln137_5/4 "/>
</bind>
</comp>

<comp id="523" class="1004" name="sext_ln147_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="62" slack="1"/>
<pin id="525" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln147/5 "/>
</bind>
</comp>

<comp id="526" class="1004" name="i2_addr_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="64" slack="0"/>
<pin id="528" dir="0" index="1" bw="64" slack="0"/>
<pin id="529" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="i2_addr/5 "/>
</bind>
</comp>

<comp id="533" class="1004" name="trunc_ln134_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="5" slack="8"/>
<pin id="535" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134/12 "/>
</bind>
</comp>

<comp id="537" class="1004" name="or_ln134_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="4" slack="0"/>
<pin id="539" dir="0" index="1" bw="4" slack="0"/>
<pin id="540" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln134/12 "/>
</bind>
</comp>

<comp id="543" class="1004" name="zext_ln140_5_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="4" slack="0"/>
<pin id="545" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln140_5/12 "/>
</bind>
</comp>

<comp id="547" class="1004" name="add_ln140_1_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="9" slack="9"/>
<pin id="549" dir="0" index="1" bw="4" slack="0"/>
<pin id="550" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln140_1/12 "/>
</bind>
</comp>

<comp id="552" class="1004" name="sext_ln140_1_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="10" slack="0"/>
<pin id="554" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln140_1/12 "/>
</bind>
</comp>

<comp id="556" class="1004" name="trunc_ln140_1_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="10" slack="0"/>
<pin id="558" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln140_1/12 "/>
</bind>
</comp>

<comp id="560" class="1004" name="p_shl3_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="15" slack="0"/>
<pin id="562" dir="0" index="1" bw="7" slack="0"/>
<pin id="563" dir="0" index="2" bw="1" slack="0"/>
<pin id="564" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3/12 "/>
</bind>
</comp>

<comp id="568" class="1004" name="sub_ln140_2_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="15" slack="0"/>
<pin id="570" dir="0" index="1" bw="10" slack="0"/>
<pin id="571" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln140_2/12 "/>
</bind>
</comp>

<comp id="575" class="1004" name="icmp_ln134_1_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="4" slack="0"/>
<pin id="577" dir="0" index="1" bw="4" slack="0"/>
<pin id="578" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln134_1/12 "/>
</bind>
</comp>

<comp id="581" class="1004" name="trunc_ln147_1_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="62" slack="0"/>
<pin id="583" dir="0" index="1" bw="64" slack="8"/>
<pin id="584" dir="0" index="2" bw="3" slack="0"/>
<pin id="585" dir="0" index="3" bw="7" slack="0"/>
<pin id="586" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln147_1/12 "/>
</bind>
</comp>

<comp id="590" class="1004" name="add_ln134_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="5" slack="8"/>
<pin id="592" dir="0" index="1" bw="3" slack="0"/>
<pin id="593" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln134/12 "/>
</bind>
</comp>

<comp id="596" class="1004" name="store_ln133_store_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="4" slack="10"/>
<pin id="598" dir="0" index="1" bw="4" slack="11"/>
<pin id="599" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln133/12 "/>
</bind>
</comp>

<comp id="600" class="1004" name="sext_ln147_1_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="62" slack="1"/>
<pin id="602" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln147_1/13 "/>
</bind>
</comp>

<comp id="603" class="1004" name="i2_addr_1_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="64" slack="0"/>
<pin id="605" dir="0" index="1" bw="64" slack="0"/>
<pin id="606" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="i2_addr_1/13 "/>
</bind>
</comp>

<comp id="610" class="1004" name="indvar_flatten_load_load_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="6" slack="1"/>
<pin id="612" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/21 "/>
</bind>
</comp>

<comp id="613" class="1004" name="icmp_ln68_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="6" slack="0"/>
<pin id="615" dir="0" index="1" bw="6" slack="0"/>
<pin id="616" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln68/21 "/>
</bind>
</comp>

<comp id="619" class="1004" name="add_ln68_1_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="6" slack="0"/>
<pin id="621" dir="0" index="1" bw="1" slack="0"/>
<pin id="622" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln68_1/21 "/>
</bind>
</comp>

<comp id="625" class="1004" name="h_1_load_load_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="4" slack="1"/>
<pin id="627" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="h_1_load/21 "/>
</bind>
</comp>

<comp id="628" class="1004" name="o_load_load_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="4" slack="1"/>
<pin id="630" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="o_load/21 "/>
</bind>
</comp>

<comp id="631" class="1004" name="add_ln68_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="4" slack="0"/>
<pin id="633" dir="0" index="1" bw="1" slack="0"/>
<pin id="634" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln68/21 "/>
</bind>
</comp>

<comp id="637" class="1004" name="icmp_ln69_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="4" slack="0"/>
<pin id="639" dir="0" index="1" bw="4" slack="0"/>
<pin id="640" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln69/21 "/>
</bind>
</comp>

<comp id="643" class="1004" name="select_ln68_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="1" slack="0"/>
<pin id="645" dir="0" index="1" bw="4" slack="0"/>
<pin id="646" dir="0" index="2" bw="4" slack="0"/>
<pin id="647" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln68/21 "/>
</bind>
</comp>

<comp id="651" class="1004" name="select_ln68_1_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="1" slack="0"/>
<pin id="653" dir="0" index="1" bw="4" slack="0"/>
<pin id="654" dir="0" index="2" bw="4" slack="0"/>
<pin id="655" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln68_1/21 "/>
</bind>
</comp>

<comp id="659" class="1004" name="zext_ln73_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="4" slack="0"/>
<pin id="661" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln73/21 "/>
</bind>
</comp>

<comp id="663" class="1004" name="tmp_5_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="8" slack="0"/>
<pin id="665" dir="0" index="1" bw="4" slack="0"/>
<pin id="666" dir="0" index="2" bw="1" slack="0"/>
<pin id="667" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/21 "/>
</bind>
</comp>

<comp id="671" class="1004" name="zext_ln73_4_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="8" slack="0"/>
<pin id="673" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln73_4/21 "/>
</bind>
</comp>

<comp id="675" class="1004" name="sub_ln73_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="8" slack="0"/>
<pin id="677" dir="0" index="1" bw="4" slack="0"/>
<pin id="678" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln73/21 "/>
</bind>
</comp>

<comp id="681" class="1004" name="sext_ln69_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="9" slack="0"/>
<pin id="683" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln69/21 "/>
</bind>
</comp>

<comp id="685" class="1004" name="zext_ln73_5_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="4" slack="0"/>
<pin id="687" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln73_5/21 "/>
</bind>
</comp>

<comp id="689" class="1004" name="add_ln73_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="9" slack="0"/>
<pin id="691" dir="0" index="1" bw="4" slack="0"/>
<pin id="692" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln73/21 "/>
</bind>
</comp>

<comp id="695" class="1004" name="sext_ln73_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="10" slack="0"/>
<pin id="697" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln73/21 "/>
</bind>
</comp>

<comp id="699" class="1004" name="trunc_ln73_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="10" slack="0"/>
<pin id="701" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln73/21 "/>
</bind>
</comp>

<comp id="703" class="1004" name="p_shl4_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="15" slack="0"/>
<pin id="705" dir="0" index="1" bw="7" slack="0"/>
<pin id="706" dir="0" index="2" bw="1" slack="0"/>
<pin id="707" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl4/21 "/>
</bind>
</comp>

<comp id="711" class="1004" name="sub_ln73_1_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="15" slack="0"/>
<pin id="713" dir="0" index="1" bw="10" slack="0"/>
<pin id="714" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln73_1/21 "/>
</bind>
</comp>

<comp id="718" class="1004" name="add_ln69_2_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="4" slack="0"/>
<pin id="720" dir="0" index="1" bw="3" slack="0"/>
<pin id="721" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69_2/21 "/>
</bind>
</comp>

<comp id="724" class="1004" name="store_ln69_store_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="6" slack="0"/>
<pin id="726" dir="0" index="1" bw="6" slack="1"/>
<pin id="727" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/21 "/>
</bind>
</comp>

<comp id="729" class="1004" name="store_ln69_store_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="4" slack="0"/>
<pin id="731" dir="0" index="1" bw="4" slack="1"/>
<pin id="732" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/21 "/>
</bind>
</comp>

<comp id="734" class="1004" name="store_ln69_store_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="4" slack="0"/>
<pin id="736" dir="0" index="1" bw="4" slack="1"/>
<pin id="737" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/21 "/>
</bind>
</comp>

<comp id="739" class="1004" name="add_ln69_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="4" slack="2"/>
<pin id="741" dir="0" index="1" bw="1" slack="0"/>
<pin id="742" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69/23 "/>
</bind>
</comp>

<comp id="744" class="1004" name="zext_ln73_6_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="4" slack="0"/>
<pin id="746" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln73_6/23 "/>
</bind>
</comp>

<comp id="748" class="1004" name="add_ln73_1_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="9" slack="2"/>
<pin id="750" dir="0" index="1" bw="4" slack="0"/>
<pin id="751" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln73_1/23 "/>
</bind>
</comp>

<comp id="753" class="1004" name="sext_ln73_1_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="10" slack="0"/>
<pin id="755" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln73_1/23 "/>
</bind>
</comp>

<comp id="757" class="1004" name="trunc_ln73_1_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="10" slack="0"/>
<pin id="759" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln73_1/23 "/>
</bind>
</comp>

<comp id="761" class="1004" name="p_shl6_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="15" slack="0"/>
<pin id="763" dir="0" index="1" bw="7" slack="0"/>
<pin id="764" dir="0" index="2" bw="1" slack="0"/>
<pin id="765" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl6/23 "/>
</bind>
</comp>

<comp id="769" class="1004" name="sub_ln73_2_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="15" slack="0"/>
<pin id="771" dir="0" index="1" bw="10" slack="0"/>
<pin id="772" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln73_2/23 "/>
</bind>
</comp>

<comp id="776" class="1004" name="zext_ln69_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="4" slack="4"/>
<pin id="778" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln69/25 "/>
</bind>
</comp>

<comp id="779" class="1004" name="add_ln69_1_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="4" slack="0"/>
<pin id="781" dir="0" index="1" bw="3" slack="0"/>
<pin id="782" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69_1/25 "/>
</bind>
</comp>

<comp id="785" class="1004" name="zext_ln73_7_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="5" slack="0"/>
<pin id="787" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln73_7/25 "/>
</bind>
</comp>

<comp id="789" class="1004" name="add_ln73_2_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="9" slack="4"/>
<pin id="791" dir="0" index="1" bw="5" slack="0"/>
<pin id="792" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln73_2/25 "/>
</bind>
</comp>

<comp id="794" class="1004" name="sext_ln73_2_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="10" slack="0"/>
<pin id="796" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln73_2/25 "/>
</bind>
</comp>

<comp id="798" class="1004" name="trunc_ln73_2_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="10" slack="0"/>
<pin id="800" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln73_2/25 "/>
</bind>
</comp>

<comp id="802" class="1004" name="p_shl7_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="15" slack="0"/>
<pin id="804" dir="0" index="1" bw="7" slack="0"/>
<pin id="805" dir="0" index="2" bw="1" slack="0"/>
<pin id="806" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl7/25 "/>
</bind>
</comp>

<comp id="810" class="1004" name="sub_ln73_3_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="15" slack="0"/>
<pin id="812" dir="0" index="1" bw="10" slack="0"/>
<pin id="813" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln73_3/25 "/>
</bind>
</comp>

<comp id="817" class="1005" name="bout_reg_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="4" slack="0"/>
<pin id="819" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="bout "/>
</bind>
</comp>

<comp id="824" class="1005" name="out_read_reg_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="6" slack="1"/>
<pin id="826" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="out_read "/>
</bind>
</comp>

<comp id="829" class="1005" name="output_ftmap_read_reg_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="64" slack="1"/>
<pin id="831" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="output_ftmap_read "/>
</bind>
</comp>

<comp id="834" class="1005" name="zext_ln133_reg_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="9" slack="3"/>
<pin id="836" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln133 "/>
</bind>
</comp>

<comp id="839" class="1005" name="out_cast_reg_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="7" slack="1"/>
<pin id="841" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="out_cast "/>
</bind>
</comp>

<comp id="844" class="1005" name="zext_ln137_1_reg_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="9" slack="3"/>
<pin id="846" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln137_1 "/>
</bind>
</comp>

<comp id="855" class="1005" name="add_ln133_reg_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="4" slack="10"/>
<pin id="857" dir="1" index="1" bw="4" slack="10"/>
</pin_list>
<bind>
<opset="add_ln133 "/>
</bind>
</comp>

<comp id="860" class="1005" name="conv1_biases_addr_reg_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="6" slack="1"/>
<pin id="862" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="conv1_biases_addr "/>
</bind>
</comp>

<comp id="865" class="1005" name="add_ln137_reg_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="64" slack="2"/>
<pin id="867" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="add_ln137 "/>
</bind>
</comp>

<comp id="871" class="1005" name="h_1_reg_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="4" slack="0"/>
<pin id="873" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="h_1 "/>
</bind>
</comp>

<comp id="878" class="1005" name="o_reg_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="4" slack="0"/>
<pin id="880" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="o "/>
</bind>
</comp>

<comp id="885" class="1005" name="indvar_flatten_reg_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="6" slack="0"/>
<pin id="887" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="892" class="1005" name="sext_ln133_reg_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="10" slack="1"/>
<pin id="894" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln133 "/>
</bind>
</comp>

<comp id="898" class="1005" name="empty_46_reg_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="32" slack="1"/>
<pin id="900" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty_46 "/>
</bind>
</comp>

<comp id="904" class="1005" name="icmp_ln134_reg_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="1" slack="8"/>
<pin id="906" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln134 "/>
</bind>
</comp>

<comp id="908" class="1005" name="sub_ln140_1_reg_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="15" slack="1"/>
<pin id="910" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln140_1 "/>
</bind>
</comp>

<comp id="914" class="1005" name="trunc_ln1_reg_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="62" slack="1"/>
<pin id="916" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1 "/>
</bind>
</comp>

<comp id="920" class="1005" name="add_ln137_5_reg_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="64" slack="8"/>
<pin id="922" dir="1" index="1" bw="64" slack="8"/>
</pin_list>
<bind>
<opset="add_ln137_5 "/>
</bind>
</comp>

<comp id="925" class="1005" name="i2_addr_reg_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="32" slack="3"/>
<pin id="927" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="i2_addr "/>
</bind>
</comp>

<comp id="930" class="1005" name="sub_ln140_2_reg_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="15" slack="1"/>
<pin id="932" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln140_2 "/>
</bind>
</comp>

<comp id="939" class="1005" name="trunc_ln147_1_reg_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="62" slack="1"/>
<pin id="941" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln147_1 "/>
</bind>
</comp>

<comp id="945" class="1005" name="add_ln134_reg_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="5" slack="1"/>
<pin id="947" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln134 "/>
</bind>
</comp>

<comp id="950" class="1005" name="i2_addr_1_reg_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="32" slack="3"/>
<pin id="952" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="i2_addr_1 "/>
</bind>
</comp>

<comp id="958" class="1005" name="select_ln68_reg_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="4" slack="2"/>
<pin id="960" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="select_ln68 "/>
</bind>
</comp>

<comp id="964" class="1005" name="sext_ln69_reg_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="10" slack="2"/>
<pin id="966" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln69 "/>
</bind>
</comp>

<comp id="970" class="1005" name="sub_ln73_1_reg_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="15" slack="1"/>
<pin id="972" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln73_1 "/>
</bind>
</comp>

<comp id="975" class="1005" name="sub_ln73_2_reg_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="15" slack="1"/>
<pin id="977" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln73_2 "/>
</bind>
</comp>

<comp id="980" class="1005" name="sub_ln73_3_reg_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="15" slack="1"/>
<pin id="982" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln73_3 "/>
</bind>
</comp>

<comp id="985" class="1004" name="grp_fu_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="987" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="988" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add/3 add15_1/3 "/>
</bind>
</comp>

<comp id="989" class="1004" name="grp_fu_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="991" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="992" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_1/7 tmp_3/7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="127"><net_src comp="12" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="12" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="12" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="12" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="144"><net_src comp="14" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="8" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="16" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="6" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="18" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="2" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="163"><net_src comp="90" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="92" pin="0"/><net_sink comp="158" pin=2"/></net>

<net id="165"><net_src comp="96" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="171"><net_src comp="90" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="92" pin="0"/><net_sink comp="166" pin=2"/></net>

<net id="173"><net_src comp="96" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="179"><net_src comp="4" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="50" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="186"><net_src comp="174" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="190"><net_src comp="66" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="197"><net_src comp="187" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="198"><net_src comp="191" pin="4"/><net_sink comp="187" pin=0"/></net>

<net id="205"><net_src comp="74" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="206"><net_src comp="10" pin="0"/><net_sink comp="199" pin=3"/></net>

<net id="214"><net_src comp="94" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="215"><net_src comp="0" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="216"><net_src comp="10" pin="0"/><net_sink comp="207" pin=4"/></net>

<net id="223"><net_src comp="102" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="224"><net_src comp="10" pin="0"/><net_sink comp="217" pin=3"/></net>

<net id="232"><net_src comp="106" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="233"><net_src comp="0" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="234"><net_src comp="10" pin="0"/><net_sink comp="225" pin=4"/></net>

<net id="240"><net_src comp="112" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="10" pin="0"/><net_sink comp="235" pin=2"/></net>

<net id="247"><net_src comp="116" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="10" pin="0"/><net_sink comp="242" pin=2"/></net>

<net id="254"><net_src comp="118" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="255"><net_src comp="10" pin="0"/><net_sink comp="249" pin=2"/></net>

<net id="259"><net_src comp="140" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="146" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="268"><net_src comp="140" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="42" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="273"><net_src comp="264" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="278"><net_src comp="44" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="286"><net_src comp="279" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="46" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="279" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="48" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="297"><net_src comp="279" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="301"><net_src comp="279" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="305"><net_src comp="298" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="310"><net_src comp="294" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="314"><net_src comp="306" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="319"><net_src comp="302" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="323"><net_src comp="315" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="329"><net_src comp="311" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="52" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="334"><net_src comp="325" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="339"><net_src comp="331" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="344"><net_src comp="54" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="349"><net_src comp="44" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="354"><net_src comp="44" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="363"><net_src comp="56" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="364"><net_src comp="44" pin="0"/><net_sink comp="358" pin=2"/></net>

<net id="368"><net_src comp="358" pin="3"/><net_sink comp="365" pin=0"/></net>

<net id="373"><net_src comp="365" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="355" pin="1"/><net_sink comp="369" pin=1"/></net>

<net id="378"><net_src comp="369" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="382"><net_src comp="181" pin="3"/><net_sink comp="379" pin=0"/></net>

<net id="387"><net_src comp="191" pin="4"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="68" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="392"><net_src comp="191" pin="4"/><net_sink comp="389" pin=0"/></net>

<net id="397"><net_src comp="389" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="401"><net_src comp="393" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="405"><net_src comp="393" pin="2"/><net_sink comp="402" pin=0"/></net>

<net id="411"><net_src comp="70" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="412"><net_src comp="402" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="413"><net_src comp="72" pin="0"/><net_sink comp="406" pin=2"/></net>

<net id="418"><net_src comp="406" pin="3"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="398" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="420"><net_src comp="414" pin="2"/><net_sink comp="199" pin=1"/></net>

<net id="424"><net_src comp="191" pin="4"/><net_sink comp="421" pin=0"/></net>

<net id="429"><net_src comp="421" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="435"><net_src comp="76" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="436"><net_src comp="425" pin="2"/><net_sink comp="430" pin=1"/></net>

<net id="437"><net_src comp="78" pin="0"/><net_sink comp="430" pin=2"/></net>

<net id="441"><net_src comp="430" pin="3"/><net_sink comp="438" pin=0"/></net>

<net id="447"><net_src comp="80" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="448"><net_src comp="425" pin="2"/><net_sink comp="442" pin=1"/></net>

<net id="449"><net_src comp="82" pin="0"/><net_sink comp="442" pin=2"/></net>

<net id="453"><net_src comp="442" pin="3"/><net_sink comp="450" pin=0"/></net>

<net id="458"><net_src comp="438" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="450" pin="1"/><net_sink comp="454" pin=1"/></net>

<net id="463"><net_src comp="454" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="468"><net_src comp="460" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="475"><net_src comp="84" pin="0"/><net_sink comp="469" pin=0"/></net>

<net id="476"><net_src comp="464" pin="2"/><net_sink comp="469" pin=1"/></net>

<net id="477"><net_src comp="86" pin="0"/><net_sink comp="469" pin=2"/></net>

<net id="478"><net_src comp="88" pin="0"/><net_sink comp="469" pin=3"/></net>

<net id="483"><net_src comp="421" pin="1"/><net_sink comp="479" pin=1"/></net>

<net id="489"><net_src comp="76" pin="0"/><net_sink comp="484" pin=0"/></net>

<net id="490"><net_src comp="479" pin="2"/><net_sink comp="484" pin=1"/></net>

<net id="491"><net_src comp="78" pin="0"/><net_sink comp="484" pin=2"/></net>

<net id="495"><net_src comp="484" pin="3"/><net_sink comp="492" pin=0"/></net>

<net id="501"><net_src comp="80" pin="0"/><net_sink comp="496" pin=0"/></net>

<net id="502"><net_src comp="479" pin="2"/><net_sink comp="496" pin=1"/></net>

<net id="503"><net_src comp="82" pin="0"/><net_sink comp="496" pin=2"/></net>

<net id="507"><net_src comp="496" pin="3"/><net_sink comp="504" pin=0"/></net>

<net id="512"><net_src comp="492" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="504" pin="1"/><net_sink comp="508" pin=1"/></net>

<net id="517"><net_src comp="508" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="522"><net_src comp="514" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="530"><net_src comp="0" pin="0"/><net_sink comp="526" pin=0"/></net>

<net id="531"><net_src comp="523" pin="1"/><net_sink comp="526" pin=1"/></net>

<net id="532"><net_src comp="526" pin="2"/><net_sink comp="158" pin=1"/></net>

<net id="536"><net_src comp="187" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="541"><net_src comp="533" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="542"><net_src comp="48" pin="0"/><net_sink comp="537" pin=1"/></net>

<net id="546"><net_src comp="537" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="551"><net_src comp="543" pin="1"/><net_sink comp="547" pin=1"/></net>

<net id="555"><net_src comp="547" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="559"><net_src comp="547" pin="2"/><net_sink comp="556" pin=0"/></net>

<net id="565"><net_src comp="70" pin="0"/><net_sink comp="560" pin=0"/></net>

<net id="566"><net_src comp="556" pin="1"/><net_sink comp="560" pin=1"/></net>

<net id="567"><net_src comp="72" pin="0"/><net_sink comp="560" pin=2"/></net>

<net id="572"><net_src comp="560" pin="3"/><net_sink comp="568" pin=0"/></net>

<net id="573"><net_src comp="552" pin="1"/><net_sink comp="568" pin=1"/></net>

<net id="574"><net_src comp="568" pin="2"/><net_sink comp="217" pin=1"/></net>

<net id="579"><net_src comp="537" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="580"><net_src comp="100" pin="0"/><net_sink comp="575" pin=1"/></net>

<net id="587"><net_src comp="84" pin="0"/><net_sink comp="581" pin=0"/></net>

<net id="588"><net_src comp="86" pin="0"/><net_sink comp="581" pin=2"/></net>

<net id="589"><net_src comp="88" pin="0"/><net_sink comp="581" pin=3"/></net>

<net id="594"><net_src comp="187" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="595"><net_src comp="104" pin="0"/><net_sink comp="590" pin=1"/></net>

<net id="607"><net_src comp="0" pin="0"/><net_sink comp="603" pin=0"/></net>

<net id="608"><net_src comp="600" pin="1"/><net_sink comp="603" pin=1"/></net>

<net id="609"><net_src comp="603" pin="2"/><net_sink comp="166" pin=1"/></net>

<net id="617"><net_src comp="610" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="618"><net_src comp="108" pin="0"/><net_sink comp="613" pin=1"/></net>

<net id="623"><net_src comp="610" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="624"><net_src comp="110" pin="0"/><net_sink comp="619" pin=1"/></net>

<net id="635"><net_src comp="628" pin="1"/><net_sink comp="631" pin=0"/></net>

<net id="636"><net_src comp="48" pin="0"/><net_sink comp="631" pin=1"/></net>

<net id="641"><net_src comp="625" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="642"><net_src comp="100" pin="0"/><net_sink comp="637" pin=1"/></net>

<net id="648"><net_src comp="637" pin="2"/><net_sink comp="643" pin=0"/></net>

<net id="649"><net_src comp="44" pin="0"/><net_sink comp="643" pin=1"/></net>

<net id="650"><net_src comp="625" pin="1"/><net_sink comp="643" pin=2"/></net>

<net id="656"><net_src comp="637" pin="2"/><net_sink comp="651" pin=0"/></net>

<net id="657"><net_src comp="631" pin="2"/><net_sink comp="651" pin=1"/></net>

<net id="658"><net_src comp="628" pin="1"/><net_sink comp="651" pin=2"/></net>

<net id="662"><net_src comp="651" pin="3"/><net_sink comp="659" pin=0"/></net>

<net id="668"><net_src comp="56" pin="0"/><net_sink comp="663" pin=0"/></net>

<net id="669"><net_src comp="651" pin="3"/><net_sink comp="663" pin=1"/></net>

<net id="670"><net_src comp="44" pin="0"/><net_sink comp="663" pin=2"/></net>

<net id="674"><net_src comp="663" pin="3"/><net_sink comp="671" pin=0"/></net>

<net id="679"><net_src comp="671" pin="1"/><net_sink comp="675" pin=0"/></net>

<net id="680"><net_src comp="659" pin="1"/><net_sink comp="675" pin=1"/></net>

<net id="684"><net_src comp="675" pin="2"/><net_sink comp="681" pin=0"/></net>

<net id="688"><net_src comp="643" pin="3"/><net_sink comp="685" pin=0"/></net>

<net id="693"><net_src comp="681" pin="1"/><net_sink comp="689" pin=0"/></net>

<net id="694"><net_src comp="685" pin="1"/><net_sink comp="689" pin=1"/></net>

<net id="698"><net_src comp="689" pin="2"/><net_sink comp="695" pin=0"/></net>

<net id="702"><net_src comp="689" pin="2"/><net_sink comp="699" pin=0"/></net>

<net id="708"><net_src comp="70" pin="0"/><net_sink comp="703" pin=0"/></net>

<net id="709"><net_src comp="699" pin="1"/><net_sink comp="703" pin=1"/></net>

<net id="710"><net_src comp="72" pin="0"/><net_sink comp="703" pin=2"/></net>

<net id="715"><net_src comp="703" pin="3"/><net_sink comp="711" pin=0"/></net>

<net id="716"><net_src comp="695" pin="1"/><net_sink comp="711" pin=1"/></net>

<net id="717"><net_src comp="711" pin="2"/><net_sink comp="235" pin=1"/></net>

<net id="722"><net_src comp="643" pin="3"/><net_sink comp="718" pin=0"/></net>

<net id="723"><net_src comp="114" pin="0"/><net_sink comp="718" pin=1"/></net>

<net id="728"><net_src comp="619" pin="2"/><net_sink comp="724" pin=0"/></net>

<net id="733"><net_src comp="651" pin="3"/><net_sink comp="729" pin=0"/></net>

<net id="738"><net_src comp="718" pin="2"/><net_sink comp="734" pin=0"/></net>

<net id="743"><net_src comp="48" pin="0"/><net_sink comp="739" pin=1"/></net>

<net id="747"><net_src comp="739" pin="2"/><net_sink comp="744" pin=0"/></net>

<net id="752"><net_src comp="744" pin="1"/><net_sink comp="748" pin=1"/></net>

<net id="756"><net_src comp="748" pin="2"/><net_sink comp="753" pin=0"/></net>

<net id="760"><net_src comp="748" pin="2"/><net_sink comp="757" pin=0"/></net>

<net id="766"><net_src comp="70" pin="0"/><net_sink comp="761" pin=0"/></net>

<net id="767"><net_src comp="757" pin="1"/><net_sink comp="761" pin=1"/></net>

<net id="768"><net_src comp="72" pin="0"/><net_sink comp="761" pin=2"/></net>

<net id="773"><net_src comp="761" pin="3"/><net_sink comp="769" pin=0"/></net>

<net id="774"><net_src comp="753" pin="1"/><net_sink comp="769" pin=1"/></net>

<net id="775"><net_src comp="769" pin="2"/><net_sink comp="242" pin=1"/></net>

<net id="783"><net_src comp="776" pin="1"/><net_sink comp="779" pin=0"/></net>

<net id="784"><net_src comp="104" pin="0"/><net_sink comp="779" pin=1"/></net>

<net id="788"><net_src comp="779" pin="2"/><net_sink comp="785" pin=0"/></net>

<net id="793"><net_src comp="785" pin="1"/><net_sink comp="789" pin=1"/></net>

<net id="797"><net_src comp="789" pin="2"/><net_sink comp="794" pin=0"/></net>

<net id="801"><net_src comp="789" pin="2"/><net_sink comp="798" pin=0"/></net>

<net id="807"><net_src comp="70" pin="0"/><net_sink comp="802" pin=0"/></net>

<net id="808"><net_src comp="798" pin="1"/><net_sink comp="802" pin=1"/></net>

<net id="809"><net_src comp="72" pin="0"/><net_sink comp="802" pin=2"/></net>

<net id="814"><net_src comp="802" pin="3"/><net_sink comp="810" pin=0"/></net>

<net id="815"><net_src comp="794" pin="1"/><net_sink comp="810" pin=1"/></net>

<net id="816"><net_src comp="810" pin="2"/><net_sink comp="249" pin=1"/></net>

<net id="820"><net_src comp="124" pin="1"/><net_sink comp="817" pin=0"/></net>

<net id="821"><net_src comp="817" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="822"><net_src comp="817" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="823"><net_src comp="817" pin="1"/><net_sink comp="596" pin=1"/></net>

<net id="827"><net_src comp="146" pin="2"/><net_sink comp="824" pin=0"/></net>

<net id="828"><net_src comp="824" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="832"><net_src comp="152" pin="2"/><net_sink comp="829" pin=0"/></net>

<net id="833"><net_src comp="829" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="837"><net_src comp="256" pin="1"/><net_sink comp="834" pin=0"/></net>

<net id="838"><net_src comp="834" pin="1"/><net_sink comp="425" pin=1"/></net>

<net id="842"><net_src comp="260" pin="1"/><net_sink comp="839" pin=0"/></net>

<net id="843"><net_src comp="839" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="847"><net_src comp="270" pin="1"/><net_sink comp="844" pin=0"/></net>

<net id="848"><net_src comp="844" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="858"><net_src comp="288" pin="2"/><net_sink comp="855" pin=0"/></net>

<net id="859"><net_src comp="855" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="863"><net_src comp="174" pin="3"/><net_sink comp="860" pin=0"/></net>

<net id="864"><net_src comp="860" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="868"><net_src comp="335" pin="2"/><net_sink comp="865" pin=0"/></net>

<net id="869"><net_src comp="865" pin="1"/><net_sink comp="464" pin=1"/></net>

<net id="870"><net_src comp="865" pin="1"/><net_sink comp="518" pin=1"/></net>

<net id="874"><net_src comp="128" pin="1"/><net_sink comp="871" pin=0"/></net>

<net id="875"><net_src comp="871" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="876"><net_src comp="871" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="877"><net_src comp="871" pin="1"/><net_sink comp="734" pin=1"/></net>

<net id="881"><net_src comp="132" pin="1"/><net_sink comp="878" pin=0"/></net>

<net id="882"><net_src comp="878" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="883"><net_src comp="878" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="884"><net_src comp="878" pin="1"/><net_sink comp="729" pin=1"/></net>

<net id="888"><net_src comp="136" pin="1"/><net_sink comp="885" pin=0"/></net>

<net id="889"><net_src comp="885" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="890"><net_src comp="885" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="891"><net_src comp="885" pin="1"/><net_sink comp="724" pin=1"/></net>

<net id="895"><net_src comp="375" pin="1"/><net_sink comp="892" pin=0"/></net>

<net id="896"><net_src comp="892" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="897"><net_src comp="892" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="901"><net_src comp="379" pin="1"/><net_sink comp="898" pin=0"/></net>

<net id="902"><net_src comp="898" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="903"><net_src comp="898" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="907"><net_src comp="383" pin="2"/><net_sink comp="904" pin=0"/></net>

<net id="911"><net_src comp="414" pin="2"/><net_sink comp="908" pin=0"/></net>

<net id="912"><net_src comp="908" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="913"><net_src comp="908" pin="1"/><net_sink comp="207" pin=3"/></net>

<net id="917"><net_src comp="469" pin="4"/><net_sink comp="914" pin=0"/></net>

<net id="918"><net_src comp="914" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="919"><net_src comp="914" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="923"><net_src comp="518" pin="2"/><net_sink comp="920" pin=0"/></net>

<net id="924"><net_src comp="920" pin="1"/><net_sink comp="581" pin=1"/></net>

<net id="928"><net_src comp="526" pin="2"/><net_sink comp="925" pin=0"/></net>

<net id="929"><net_src comp="925" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="933"><net_src comp="568" pin="2"/><net_sink comp="930" pin=0"/></net>

<net id="934"><net_src comp="930" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="935"><net_src comp="930" pin="1"/><net_sink comp="225" pin=3"/></net>

<net id="942"><net_src comp="581" pin="4"/><net_sink comp="939" pin=0"/></net>

<net id="943"><net_src comp="939" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="944"><net_src comp="939" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="948"><net_src comp="590" pin="2"/><net_sink comp="945" pin=0"/></net>

<net id="949"><net_src comp="945" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="953"><net_src comp="603" pin="2"/><net_sink comp="950" pin=0"/></net>

<net id="954"><net_src comp="950" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="961"><net_src comp="643" pin="3"/><net_sink comp="958" pin=0"/></net>

<net id="962"><net_src comp="958" pin="1"/><net_sink comp="739" pin=0"/></net>

<net id="963"><net_src comp="958" pin="1"/><net_sink comp="776" pin=0"/></net>

<net id="967"><net_src comp="681" pin="1"/><net_sink comp="964" pin=0"/></net>

<net id="968"><net_src comp="964" pin="1"/><net_sink comp="748" pin=0"/></net>

<net id="969"><net_src comp="964" pin="1"/><net_sink comp="789" pin=0"/></net>

<net id="973"><net_src comp="711" pin="2"/><net_sink comp="970" pin=0"/></net>

<net id="974"><net_src comp="970" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="978"><net_src comp="769" pin="2"/><net_sink comp="975" pin=0"/></net>

<net id="979"><net_src comp="975" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="983"><net_src comp="810" pin="2"/><net_sink comp="980" pin=0"/></net>

<net id="984"><net_src comp="980" pin="1"/><net_sink comp="249" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: i2 | {5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 }
	Port: conv1_biases | {}
	Port: output_fm_buffer_1 | {4 5 12 13 21 22 23 24 25 26 }
 - Input state : 
	Port: export_output_buffer_c1 : i2 | {}
	Port: export_output_buffer_c1 : output_ftmap | {1 }
	Port: export_output_buffer_c1 : conv1_biases | {2 3 }
	Port: export_output_buffer_c1 : out_r | {1 }
	Port: export_output_buffer_c1 : h | {1 }
	Port: export_output_buffer_c1 : output_fm_buffer_1 | {4 5 6 7 12 13 14 15 }
  - Chain level:
	State 1
		zext_ln137_1 : 1
		store_ln133 : 1
	State 2
		icmp_ln133 : 1
		add_ln133 : 1
		br_ln133 : 2
		zext_ln133_1 : 1
		empty : 1
		bout_cast_cast : 2
		empty_44 : 2
		p_cast : 3
		empty_45 : 3
		p_cast7 : 4
		conv1_biases_addr : 5
		conv1_biases_load : 6
		mul_ln137 : 4
		zext_ln137 : 5
		add_ln137 : 6
		store_ln68 : 1
		store_ln68 : 1
		store_ln68 : 1
	State 3
		zext_ln140_3 : 1
		sub_ln140 : 2
		sext_ln133 : 3
		empty_46 : 1
	State 4
		icmp_ln134 : 1
		br_ln134 : 2
		zext_ln140_4 : 1
		add_ln140 : 2
		sext_ln140 : 3
		trunc_ln140 : 3
		p_shl2 : 4
		sub_ln140_1 : 5
		zext_ln134 : 1
		call_ln140 : 6
		add_ln137_1 : 2
		shl_ln : 3
		zext_ln137_2 : 4
		shl_ln137_1 : 3
		zext_ln137_3 : 4
		sub_ln137 : 5
		sext_ln137 : 6
		add_ln137_2 : 7
		trunc_ln1 : 8
		add_ln137_4 : 2
		shl_ln137_2 : 3
		zext_ln137_4 : 4
		shl_ln137_3 : 3
		zext_ln137_5 : 4
		sub_ln137_1 : 5
		sext_ln137_1 : 6
		add_ln137_5 : 7
	State 5
		i2_addr : 1
		empty_47 : 2
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		or_ln134 : 1
		zext_ln140_5 : 1
		add_ln140_1 : 2
		sext_ln140_1 : 3
		trunc_ln140_1 : 3
		p_shl3 : 4
		sub_ln140_2 : 5
		icmp_ln134_1 : 1
		br_ln134 : 2
		call_ln140 : 6
	State 13
		i2_addr_1 : 1
		empty_49 : 2
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
		icmp_ln68 : 1
		add_ln68_1 : 1
		br_ln68 : 2
		add_ln68 : 1
		icmp_ln69 : 1
		select_ln68 : 2
		select_ln68_1 : 2
		zext_ln73 : 3
		tmp_5 : 3
		zext_ln73_4 : 4
		sub_ln73 : 5
		sext_ln69 : 6
		zext_ln73_5 : 3
		add_ln73 : 7
		sext_ln73 : 8
		trunc_ln73 : 8
		p_shl4 : 9
		sub_ln73_1 : 10
		call_ln73 : 11
		add_ln69_2 : 3
		store_ln69 : 2
		store_ln69 : 3
		store_ln69 : 4
	State 22
	State 23
		zext_ln73_6 : 1
		add_ln73_1 : 2
		sext_ln73_1 : 3
		trunc_ln73_1 : 3
		p_shl6 : 4
		sub_ln73_2 : 5
		call_ln73 : 6
	State 24
	State 25
		add_ln69_1 : 1
		zext_ln73_7 : 2
		add_ln73_2 : 3
		sext_ln73_2 : 4
		trunc_ln73_2 : 4
		p_shl7 : 5
		sub_ln73_3 : 6
		call_ln73 : 7
	State 26


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------|---------|---------|---------|---------|
| Operation|                  Functional Unit                  |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|          |  grp_export_output_buffer_c1_Pipeline_RELU_fu_199 |    2    |  0.427  |   347   |   356   |
|          |   grp_export_output_buffer_c1_Pipeline_2_fu_207   |    0    |  0.427  |   152   |    61   |
|          | grp_export_output_buffer_c1_Pipeline_RELU1_fu_217 |    2    |  0.427  |   347   |   356   |
|   call   |   grp_export_output_buffer_c1_Pipeline_4_fu_225   |    0    |  0.427  |   152   |    61   |
|          |   grp_export_output_buffer_c1_Pipeline_BW_fu_235  |    0    |    0    |    8    |    52   |
|          |  grp_export_output_buffer_c1_Pipeline_BW2_fu_242  |    0    |    0    |    8    |    52   |
|          |  grp_export_output_buffer_c1_Pipeline_BW3_fu_249  |    0    |    0    |    8    |    52   |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|          |                 add_ln137_3_fu_264                |    0    |    0    |    0    |    15   |
|          |                  add_ln133_fu_288                 |    0    |    0    |    0    |    12   |
|          |                  empty_44_fu_306                  |    0    |    0    |    0    |    13   |
|          |                  empty_45_fu_315                  |    0    |    0    |    0    |    13   |
|          |                  add_ln137_fu_335                 |    0    |    0    |    0    |    71   |
|          |                  add_ln140_fu_393                 |    0    |    0    |    0    |    16   |
|          |                 add_ln137_1_fu_425                |    0    |    0    |    0    |    15   |
|          |                 add_ln137_2_fu_464                |    0    |    0    |    0    |    71   |
|          |                 add_ln137_4_fu_479                |    0    |    0    |    0    |    15   |
|    add   |                 add_ln137_5_fu_518                |    0    |    0    |    0    |    71   |
|          |                 add_ln140_1_fu_547                |    0    |    0    |    0    |    16   |
|          |                  add_ln134_fu_590                 |    0    |    0    |    0    |    12   |
|          |                 add_ln68_1_fu_619                 |    0    |    0    |    0    |    13   |
|          |                  add_ln68_fu_631                  |    0    |    0    |    0    |    12   |
|          |                  add_ln73_fu_689                  |    0    |    0    |    0    |    16   |
|          |                 add_ln69_2_fu_718                 |    0    |    0    |    0    |    12   |
|          |                  add_ln69_fu_739                  |    0    |    0    |    0    |    12   |
|          |                 add_ln73_1_fu_748                 |    0    |    0    |    0    |    16   |
|          |                 add_ln69_1_fu_779                 |    0    |    0    |    0    |    12   |
|          |                 add_ln73_2_fu_789                 |    0    |    0    |    0    |    16   |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|   fadd   |                     grp_fu_985                    |    2    |    0    |   227   |   214   |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|          |                  sub_ln140_fu_369                 |    0    |    0    |    0    |    15   |
|          |                 sub_ln140_1_fu_414                |    0    |    0    |    0    |    22   |
|          |                  sub_ln137_fu_454                 |    0    |    0    |    0    |    26   |
|          |                 sub_ln137_1_fu_508                |    0    |    0    |    0    |    26   |
|    sub   |                 sub_ln140_2_fu_568                |    0    |    0    |    0    |    22   |
|          |                  sub_ln73_fu_675                  |    0    |    0    |    0    |    15   |
|          |                 sub_ln73_1_fu_711                 |    0    |    0    |    0    |    22   |
|          |                 sub_ln73_2_fu_769                 |    0    |    0    |    0    |    22   |
|          |                 sub_ln73_3_fu_810                 |    0    |    0    |    0    |    22   |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|          |                 icmp_ln133_fu_282                 |    0    |    0    |    0    |    12   |
|          |                 icmp_ln134_fu_383                 |    0    |    0    |    0    |    12   |
|   icmp   |                icmp_ln134_1_fu_575                |    0    |    0    |    0    |    12   |
|          |                  icmp_ln68_fu_613                 |    0    |    0    |    0    |    13   |
|          |                  icmp_ln69_fu_637                 |    0    |    0    |    0    |    12   |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|  select  |                 select_ln68_fu_643                |    0    |    0    |    0    |    4    |
|          |                select_ln68_1_fu_651               |    0    |    0    |    0    |    4    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|    mul   |                  mul_ln137_fu_325                 |    1    |    0    |    0    |    6    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|          |                 h_read_read_fu_140                |    0    |    0    |    0    |    0    |
|   read   |                out_read_read_fu_146               |    0    |    0    |    0    |    0    |
|          |           output_ftmap_read_read_fu_152           |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
| writeresp|                grp_writeresp_fu_158               |    0    |    0    |    0    |    0    |
|          |                grp_writeresp_fu_166               |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|          |                 zext_ln133_fu_256                 |    0    |    0    |    0    |    0    |
|          |                  out_cast_fu_260                  |    0    |    0    |    0    |    0    |
|          |                zext_ln137_1_fu_270                |    0    |    0    |    0    |    0    |
|          |                zext_ln133_1_fu_294                |    0    |    0    |    0    |    0    |
|          |               bout_cast_cast_fu_302               |    0    |    0    |    0    |    0    |
|          |                   p_cast_fu_311                   |    0    |    0    |    0    |    0    |
|          |                   p_cast7_fu_320                  |    0    |    0    |    0    |    0    |
|          |                 zext_ln137_fu_331                 |    0    |    0    |    0    |    0    |
|          |                 zext_ln140_fu_355                 |    0    |    0    |    0    |    0    |
|          |                zext_ln140_3_fu_365                |    0    |    0    |    0    |    0    |
|          |                zext_ln140_4_fu_389                |    0    |    0    |    0    |    0    |
|   zext   |                 zext_ln134_fu_421                 |    0    |    0    |    0    |    0    |
|          |                zext_ln137_2_fu_438                |    0    |    0    |    0    |    0    |
|          |                zext_ln137_3_fu_450                |    0    |    0    |    0    |    0    |
|          |                zext_ln137_4_fu_492                |    0    |    0    |    0    |    0    |
|          |                zext_ln137_5_fu_504                |    0    |    0    |    0    |    0    |
|          |                zext_ln140_5_fu_543                |    0    |    0    |    0    |    0    |
|          |                  zext_ln73_fu_659                 |    0    |    0    |    0    |    0    |
|          |                 zext_ln73_4_fu_671                |    0    |    0    |    0    |    0    |
|          |                 zext_ln73_5_fu_685                |    0    |    0    |    0    |    0    |
|          |                 zext_ln73_6_fu_744                |    0    |    0    |    0    |    0    |
|          |                  zext_ln69_fu_776                 |    0    |    0    |    0    |    0    |
|          |                 zext_ln73_7_fu_785                |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|          |                    empty_fu_298                   |    0    |    0    |    0    |    0    |
|          |                 trunc_ln140_fu_402                |    0    |    0    |    0    |    0    |
|          |                 trunc_ln134_fu_533                |    0    |    0    |    0    |    0    |
|   trunc  |                trunc_ln140_1_fu_556               |    0    |    0    |    0    |    0    |
|          |                 trunc_ln73_fu_699                 |    0    |    0    |    0    |    0    |
|          |                trunc_ln73_1_fu_757                |    0    |    0    |    0    |    0    |
|          |                trunc_ln73_2_fu_798                |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|          |                    tmp_4_fu_358                   |    0    |    0    |    0    |    0    |
|          |                   p_shl2_fu_406                   |    0    |    0    |    0    |    0    |
|          |                   shl_ln_fu_430                   |    0    |    0    |    0    |    0    |
|          |                 shl_ln137_1_fu_442                |    0    |    0    |    0    |    0    |
|          |                 shl_ln137_2_fu_484                |    0    |    0    |    0    |    0    |
|bitconcatenate|                 shl_ln137_3_fu_496                |    0    |    0    |    0    |    0    |
|          |                   p_shl3_fu_560                   |    0    |    0    |    0    |    0    |
|          |                    tmp_5_fu_663                   |    0    |    0    |    0    |    0    |
|          |                   p_shl4_fu_703                   |    0    |    0    |    0    |    0    |
|          |                   p_shl6_fu_761                   |    0    |    0    |    0    |    0    |
|          |                   p_shl7_fu_802                   |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|          |                 sext_ln133_fu_375                 |    0    |    0    |    0    |    0    |
|          |                 sext_ln140_fu_398                 |    0    |    0    |    0    |    0    |
|          |                 sext_ln137_fu_460                 |    0    |    0    |    0    |    0    |
|          |                sext_ln137_1_fu_514                |    0    |    0    |    0    |    0    |
|          |                 sext_ln147_fu_523                 |    0    |    0    |    0    |    0    |
|   sext   |                sext_ln140_1_fu_552                |    0    |    0    |    0    |    0    |
|          |                sext_ln147_1_fu_600                |    0    |    0    |    0    |    0    |
|          |                  sext_ln69_fu_681                 |    0    |    0    |    0    |    0    |
|          |                  sext_ln73_fu_695                 |    0    |    0    |    0    |    0    |
|          |                 sext_ln73_1_fu_753                |    0    |    0    |    0    |    0    |
|          |                 sext_ln73_2_fu_794                |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|partselect|                  trunc_ln1_fu_469                 |    0    |    0    |    0    |    0    |
|          |                trunc_ln147_1_fu_581               |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|    or    |                  or_ln134_fu_537                  |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|   fcmp   |                     grp_fu_989                    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                   |    7    |  1.708  |   1249  |   1920  |
|----------|---------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|    add_ln133_reg_855    |    4   |
|    add_ln134_reg_945    |    5   |
|   add_ln137_5_reg_920   |   64   |
|    add_ln137_reg_865    |   64   |
|        bh_reg_187       |    5   |
|       bout_reg_817      |    4   |
|conv1_biases_addr_reg_860|    6   |
|     empty_46_reg_898    |   32   |
|       h_1_reg_871       |    4   |
|    i2_addr_1_reg_950    |   32   |
|     i2_addr_reg_925     |   32   |
|    icmp_ln134_reg_904   |    1   |
|  indvar_flatten_reg_885 |    6   |
|        o_reg_878        |    4   |
|     out_cast_reg_839    |    7   |
|     out_read_reg_824    |    6   |
|output_ftmap_read_reg_829|   64   |
|   select_ln68_reg_958   |    4   |
|    sext_ln133_reg_892   |   10   |
|    sext_ln69_reg_964    |   10   |
|   sub_ln140_1_reg_908   |   15   |
|   sub_ln140_2_reg_930   |   15   |
|    sub_ln73_1_reg_970   |   15   |
|    sub_ln73_2_reg_975   |   15   |
|    sub_ln73_3_reg_980   |   15   |
|  trunc_ln147_1_reg_939  |   62   |
|    trunc_ln1_reg_914    |   62   |
|    zext_ln133_reg_834   |    9   |
|   zext_ln137_1_reg_844  |    9   |
+-------------------------+--------+
|          Total          |   581  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------------------|------|------|------|--------||---------||---------|
|                        Comp                       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------------------------|------|------|------|--------||---------||---------|
|                grp_writeresp_fu_158               |  p0  |   2  |   1  |    2   |
|                grp_writeresp_fu_158               |  p1  |   2  |  32  |   64   ||    9    |
|                grp_writeresp_fu_166               |  p0  |   2  |   1  |    2   |
|                grp_writeresp_fu_166               |  p1  |   2  |  32  |   64   ||    9    |
|                 grp_access_fu_181                 |  p0  |   2  |   6  |   12   ||    9    |
|                     bh_reg_187                    |  p0  |   2  |   5  |   10   ||    9    |
|  grp_export_output_buffer_c1_Pipeline_RELU_fu_199 |  p1  |   2  |  15  |   30   ||    9    |
| grp_export_output_buffer_c1_Pipeline_RELU1_fu_217 |  p1  |   2  |  15  |   30   ||    9    |
|   grp_export_output_buffer_c1_Pipeline_BW_fu_235  |  p1  |   2  |  15  |   30   ||    9    |
|  grp_export_output_buffer_c1_Pipeline_BW2_fu_242  |  p1  |   2  |  15  |   30   ||    9    |
|  grp_export_output_buffer_c1_Pipeline_BW3_fu_249  |  p1  |   2  |  15  |   30   ||    9    |
|---------------------------------------------------|------|------|------|--------||---------||---------|
|                       Total                       |      |      |      |   304  ||  4.697  ||    81   |
|---------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    7   |    1   |  1249  |  1920  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   81   |
|  Register |    -   |    -   |   581  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    7   |    6   |  1830  |  2001  |
+-----------+--------+--------+--------+--------+
