
# ##############################################################################
# Created by Base System Builder Wizard for Xilinx EDK 14.4 Build EDK_P.49d
# Wed Jan 30 14:09:31 2013
# Target Board:  xilinx.com zc706 Rev B
# Family:    zynq
# Device:    xc7z045
# Package:   ffg900
# Speed Grade:  -1
# ##############################################################################
 PARAMETER VERSION = 2.1.0


 PORT processing_system7_0_MIO = processing_system7_0_MIO, DIR = IO, VEC = [53:0]
 PORT processing_system7_0_PS_SRSTB = processing_system7_0_PS_SRSTB, DIR = I
 PORT processing_system7_0_PS_CLK = processing_system7_0_PS_CLK, DIR = I, SIGIS = CLK
 PORT processing_system7_0_PS_PORB = processing_system7_0_PS_PORB, DIR = I
 PORT processing_system7_0_DDR_Clk = processing_system7_0_DDR_Clk, DIR = IO, SIGIS = CLK
 PORT processing_system7_0_DDR_Clk_n = processing_system7_0_DDR_Clk_n, DIR = IO, SIGIS = CLK
 PORT processing_system7_0_DDR_CKE = processing_system7_0_DDR_CKE, DIR = IO
 PORT processing_system7_0_DDR_CS_n = processing_system7_0_DDR_CS_n, DIR = IO
 PORT processing_system7_0_DDR_RAS_n = processing_system7_0_DDR_RAS_n, DIR = IO
 PORT processing_system7_0_DDR_CAS_n = processing_system7_0_DDR_CAS_n, DIR = IO
 PORT processing_system7_0_DDR_WEB_pin = processing_system7_0_DDR_WEB, DIR = O
 PORT processing_system7_0_DDR_BankAddr = processing_system7_0_DDR_BankAddr, DIR = IO, VEC = [2:0]
 PORT processing_system7_0_DDR_Addr = processing_system7_0_DDR_Addr, DIR = IO, VEC = [14:0]
 PORT processing_system7_0_DDR_ODT = processing_system7_0_DDR_ODT, DIR = IO
 PORT processing_system7_0_DDR_DRSTB = processing_system7_0_DDR_DRSTB, DIR = IO, SIGIS = RST
 PORT processing_system7_0_DDR_DQ = processing_system7_0_DDR_DQ, DIR = IO, VEC = [31:0]
 PORT processing_system7_0_DDR_DM = processing_system7_0_DDR_DM, DIR = IO, VEC = [3:0]
 PORT processing_system7_0_DDR_DQS = processing_system7_0_DDR_DQS, DIR = IO, VEC = [3:0]
 PORT processing_system7_0_DDR_DQS_n = processing_system7_0_DDR_DQS_n, DIR = IO, VEC = [3:0]
 PORT processing_system7_0_DDR_VRN = processing_system7_0_DDR_VRN, DIR = IO
 PORT processing_system7_0_DDR_VRP = processing_system7_0_DDR_VRP, DIR = IO
 PORT hdmi_clk = axi_hdmi_tx_36b_0_hdmi_clk, DIR = O
 PORT hdmi_data = util_hdmi_tx_24b_0_hdmi_data, DIR = O, VEC = [23:0]
 PORT hdmi_hsync = axi_hdmi_tx_36b_0_hdmi_hsync, DIR = O
 PORT hdmi_vsync = axi_hdmi_tx_36b_0_hdmi_vsync, DIR = O
 PORT hdmi_data_e = axi_hdmi_tx_36b_0_hdmi_data_e, DIR = O
 PORT hdmi_spdif = axi_spdif_tx_0_spdif_tx_o, DIR = O
 PORT hdmi_int = hdmi_int, DIR = I, SIGIS = INTERRUPT
 PORT ref_clk_out_p = util_outclk_lvds_0_clk_out_p, DIR = O
 PORT ref_clk_out_n = util_outclk_lvds_0_clk_out_n, DIR = O
 PORT dac_clk_in_p = axi_dac_4d_2c_0_dac_clk_in_p, DIR = I
 PORT dac_clk_in_n = axi_dac_4d_2c_0_dac_clk_in_n, DIR = I
 PORT dac_clk_out_p = axi_dac_4d_2c_0_dac_clk_out_p, DIR = O
 PORT dac_clk_out_n = axi_dac_4d_2c_0_dac_clk_out_n, DIR = O
 PORT dac_frame_out_p = axi_dac_4d_2c_0_dac_frame_out_p, DIR = O
 PORT dac_frame_out_n = axi_dac_4d_2c_0_dac_frame_out_n, DIR = O
 PORT dac_data_out_p = axi_dac_4d_2c_0_dac_data_out_p, DIR = O, VEC = [15:0]
 PORT dac_data_out_n = axi_dac_4d_2c_0_dac_data_out_n, DIR = O, VEC = [15:0]
 PORT adc_clk_in_p = axi_adc_2c_0_adc_clk_in_p, DIR = I
 PORT adc_clk_in_n = axi_adc_2c_0_adc_clk_in_n, DIR = I
 PORT adc_data_in_p = axi_adc_2c_0_adc_data_in_p, DIR = I, VEC = [13:0]
 PORT adc_data_in_n = axi_adc_2c_0_adc_data_in_n, DIR = I, VEC = [13:0]
 PORT adc_data_or_p = axi_adc_2c_0_adc_data_or_p, DIR = I
 PORT adc_data_or_n = axi_adc_2c_0_adc_data_or_n, DIR = I
 PORT sw = axi_gpio_0_sw, DIR = IO, VEC = [6:0]
 PORT led = axi_gpio_0_led, DIR = IO, VEC = [3:0]
 PORT axi_iic_0_Sda_pin = axi_iic_0_Sda, DIR = IO
 PORT axi_iic_0_Scl_pin = axi_iic_0_Scl, DIR = IO

BEGIN processing_system7
 PARAMETER INSTANCE = processing_system7_0
 PARAMETER HW_VER = 4.02.a
 PARAMETER C_DDR_RAM_HIGHADDR = 0x3FFFFFFF
 PARAMETER C_USE_M_AXI_GP0 = 1
 PARAMETER C_S_AXI_HP0_HIGHADDR = 0x1FFFFFFF
 PARAMETER C_EN_EMIO_CAN0 = 0
 PARAMETER C_EN_EMIO_CAN1 = 0
 PARAMETER C_EN_EMIO_ENET0 = 0
 PARAMETER C_EN_EMIO_ENET1 = 0
 PARAMETER C_EN_EMIO_I2C0 = 0
 PARAMETER C_EN_EMIO_I2C1 = 0
 PARAMETER C_EN_EMIO_PJTAG = 0
 PARAMETER C_EN_EMIO_SDIO0 = 0
 PARAMETER C_EN_EMIO_CD_SDIO0 = 0
 PARAMETER C_EN_EMIO_WP_SDIO0 = 0
 PARAMETER C_EN_EMIO_SDIO1 = 0
 PARAMETER C_EN_EMIO_CD_SDIO1 = 0
 PARAMETER C_EN_EMIO_WP_SDIO1 = 0
 PARAMETER C_EN_EMIO_SPI0 = 0
 PARAMETER C_EN_EMIO_SPI1 = 0
 PARAMETER C_EN_EMIO_SRAM_INT = 0
 PARAMETER C_EN_EMIO_TRACE = 0
 PARAMETER C_EN_EMIO_TTC0 = 0
 PARAMETER C_EN_EMIO_TTC1 = 0
 PARAMETER C_EN_EMIO_UART0 = 0
 PARAMETER C_EN_EMIO_UART1 = 0
 PARAMETER C_EN_EMIO_MODEM_UART0 = 0
 PARAMETER C_EN_EMIO_MODEM_UART1 = 0
 PARAMETER C_EN_EMIO_WDT = 1
 PARAMETER C_EN_QSPI = 1
 PARAMETER C_EN_SMC = 0
 PARAMETER C_EN_CAN0 = 0
 PARAMETER C_EN_CAN1 = 0
 PARAMETER C_EN_ENET0 = 1
 PARAMETER C_EN_ENET1 = 0
 PARAMETER C_EN_I2C0 = 1
 PARAMETER C_EN_I2C1 = 0
 PARAMETER C_EN_PJTAG = 0
 PARAMETER C_EN_SDIO0 = 1
 PARAMETER C_EN_SDIO1 = 0
 PARAMETER C_EN_SPI0 = 0
 PARAMETER C_EN_SPI1 = 0
 PARAMETER C_EN_TRACE = 0
 PARAMETER C_EN_TTC0 = 0
 PARAMETER C_EN_TTC1 = 0
 PARAMETER C_EN_UART0 = 0
 PARAMETER C_EN_UART1 = 1
 PARAMETER C_EN_MODEM_UART0 = 0
 PARAMETER C_EN_MODEM_UART1 = 0
 PARAMETER C_EN_USB0 = 1
 PARAMETER C_EN_USB1 = 0
 PARAMETER C_EN_WDT = 1
 PARAMETER C_EN_DDR = 1
 PARAMETER C_EN_GPIO = 1
 PARAMETER C_FCLK_CLK0_FREQ = 100000000
 PARAMETER C_FCLK_CLK1_FREQ = 200000000
 PARAMETER C_FCLK_CLK2_FREQ = 200000000
 PARAMETER C_FCLK_CLK3_FREQ = 30303030
 PARAMETER C_USE_CR_FABRIC = 1
 PARAMETER C_USE_S_AXI_HP0 = 1
 PARAMETER C_USE_S_AXI_HP1 = 1
 PARAMETER C_USE_S_AXI_HP2 = 1
 PARAMETER C_USE_S_AXI_HP3 = 1
 PARAMETER C_INTERCONNECT_S_AXI_HP0_MASTERS = axi_vdma_0.M_AXI_MM2S
 PARAMETER C_INTERCONNECT_S_AXI_HP1_MASTERS = axi_dma_0.M_AXI_MM2S & axi_dma_0.M_AXI_SG
 PARAMETER C_INTERCONNECT_S_AXI_HP2_MASTERS = axi_vdma_1.M_AXI_MM2S
 PARAMETER C_INTERCONNECT_S_AXI_HP3_MASTERS = axi_dma_1.M_AXI_SG & axi_dma_1.M_AXI_S2MM
 PARAMETER C_NUM_F2P_INTR_INPUTS = 7
 PARAMETER C_EMIO_GPIO_WIDTH = 64
 PARAMETER C_INTERCONNECT_S_AXI_HP3_AW_REGISTER = 1
 PARAMETER C_INTERCONNECT_S_AXI_HP3_AR_REGISTER = 1
 PARAMETER C_INTERCONNECT_S_AXI_HP3_W_REGISTER = 1
 PARAMETER C_INTERCONNECT_S_AXI_HP3_R_REGISTER = 1
 PARAMETER C_INTERCONNECT_S_AXI_HP3_B_REGISTER = 1
 BUS_INTERFACE M_AXI_GP0 = axi_interconnect_0
 BUS_INTERFACE S_AXI_HP0 = axi_interconnect_1
 BUS_INTERFACE S_AXI_HP1 = axi_interconnect_2
 BUS_INTERFACE S_AXI_HP2 = axi_interconnect_3
 BUS_INTERFACE S_AXI_HP3 = axi_interconnect_4
 PORT MIO = processing_system7_0_MIO
 PORT PS_SRSTB = processing_system7_0_PS_SRSTB
 PORT PS_CLK = processing_system7_0_PS_CLK
 PORT PS_PORB = processing_system7_0_PS_PORB
 PORT DDR_Clk = processing_system7_0_DDR_Clk
 PORT DDR_Clk_n = processing_system7_0_DDR_Clk_n
 PORT DDR_CKE = processing_system7_0_DDR_CKE
 PORT DDR_CS_n = processing_system7_0_DDR_CS_n
 PORT DDR_RAS_n = processing_system7_0_DDR_RAS_n
 PORT DDR_CAS_n = processing_system7_0_DDR_CAS_n
 PORT DDR_WEB = processing_system7_0_DDR_WEB
 PORT DDR_BankAddr = processing_system7_0_DDR_BankAddr
 PORT DDR_Addr = processing_system7_0_DDR_Addr
 PORT DDR_ODT = processing_system7_0_DDR_ODT
 PORT DDR_DRSTB = processing_system7_0_DDR_DRSTB
 PORT DDR_DQ = processing_system7_0_DDR_DQ
 PORT DDR_DM = processing_system7_0_DDR_DM
 PORT DDR_DQS = processing_system7_0_DDR_DQS
 PORT DDR_DQS_n = processing_system7_0_DDR_DQS_n
 PORT DDR_VRN = processing_system7_0_DDR_VRN
 PORT DDR_VRP = processing_system7_0_DDR_VRP
 PORT FCLK_CLK0 = processing_system7_0_FCLK_CLK0
 PORT FCLK_CLK1 = processing_system7_0_FCLK_CLK1
 PORT FCLK_CLK2 = processing_system7_0_FCLK_CLK2
 PORT FCLK_CLK3 = processing_system7_0_FCLK_CLK3
 PORT FCLK_RESET0_N = processing_system7_0_FCLK_RESET0_N
 PORT FCLK_RESET1_N = processing_system7_0_FCLK_RESET1_N
 PORT M_AXI_GP0_ACLK = processing_system7_0_FCLK_CLK0
 PORT S_AXI_HP0_ACLK = processing_system7_0_FCLK_CLK0
 PORT S_AXI_HP1_ACLK = processing_system7_0_FCLK_CLK0
 PORT S_AXI_HP2_ACLK = processing_system7_0_FCLK_CLK1
 PORT S_AXI_HP3_ACLK = processing_system7_0_FCLK_CLK1
 PORT IRQ_F2P = axi_vdma_1_mm2s_introut & axi_dma_1_s2mm_introut & axi_vdma_0_mm2s_introut & axi_dma_0_mm2s_introut & hdmi_int & axi_spdif_tx_0_spdif_tx_int_o & axi_gpio_0_IP2INTC_Irpt & axi_iic_0_IIC2INTC_Irpt
END

BEGIN axi_interconnect
 PARAMETER INSTANCE = axi_interconnect_0
 PARAMETER HW_VER = 1.06.a
 PARAMETER C_INTERCONNECT_CONNECTIVITY_MODE = 0
 PORT INTERCONNECT_ARESETN = processing_system7_0_FCLK_RESET0_N
 PORT INTERCONNECT_ACLK = processing_system7_0_FCLK_CLK0
END

BEGIN axi_hdmi_tx_36b
 PARAMETER INSTANCE = axi_hdmi_tx_36b_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x70e00000
 PARAMETER C_HIGHADDR = 0x70e0ffff
 BUS_INTERFACE S_AXI = axi_interconnect_0
 BUS_INTERFACE M_AXIS_MM2S = axi_vdma_0_M_AXIS_MM2S
 PORT S_AXI_ACLK = processing_system7_0_FCLK_CLK0
 PORT hdmi_ref_clk = axi_hdmi_tx_36b_0_hdmi_ref_clk
 PORT hdmi_clk = axi_hdmi_tx_36b_0_hdmi_clk
 PORT hdmi_data = axi_hdmi_tx_36b_0_hdmi_data
 PORT hdmi_hsync = axi_hdmi_tx_36b_0_hdmi_hsync
 PORT hdmi_vsync = axi_hdmi_tx_36b_0_hdmi_vsync
 PORT hdmi_data_e = axi_hdmi_tx_36b_0_hdmi_data_e
 PORT vdma_clk = processing_system7_0_FCLK_CLK0
 PORT vdma_fs = axi_hdmi_tx_36b_0_vdma_fs
 PORT vdma_fs_ret = axi_vdma_0_mm2s_fsync_out
 PORT vdma_empty = axi_vdma_0_mm2s_buffer_empty
 PORT vdma_almost_empty = axi_vdma_0_mm2s_buffer_almost_empty
END

BEGIN util_hdmi_tx_24b
 PARAMETER INSTANCE = util_hdmi_tx_24b_0
 PARAMETER HW_VER = 1.00.a
 PORT hdmi_data_36 = axi_hdmi_tx_36b_0_hdmi_data
 PORT hdmi_data_24 = util_hdmi_tx_24b_0_hdmi_data
END

BEGIN axi_vdma
 PARAMETER INSTANCE = axi_vdma_0
 PARAMETER HW_VER = 5.04.a
 PARAMETER C_USE_FSYNC = 1
 PARAMETER C_INCLUDE_S2MM = 0
 PARAMETER C_M_AXI_MM2S_DATA_WIDTH = 64
 PARAMETER C_M_AXIS_MM2S_TDATA_WIDTH = 64
 PARAMETER C_MM2S_LINEBUFFER_THRESH = 8
 PARAMETER C_BASEADDR = 0x43020000
 PARAMETER C_HIGHADDR = 0x4302ffff
 BUS_INTERFACE S_AXI_LITE = axi_interconnect_0
 BUS_INTERFACE M_AXI_MM2S = axi_interconnect_1
 BUS_INTERFACE M_AXIS_MM2S = axi_vdma_0_M_AXIS_MM2S
 PORT m_axis_mm2s_aclk = processing_system7_0_FCLK_CLK0
 PORT mm2s_fsync_out = axi_vdma_0_mm2s_fsync_out
 PORT mm2s_buffer_almost_empty = axi_vdma_0_mm2s_buffer_almost_empty
 PORT mm2s_buffer_empty = axi_vdma_0_mm2s_buffer_empty
 PORT mm2s_fsync = axi_hdmi_tx_36b_0_vdma_fs
 PORT s_axi_lite_aclk = processing_system7_0_FCLK_CLK0
 PORT m_axi_mm2s_aclk = processing_system7_0_FCLK_CLK0
 PORT mm2s_introut = axi_vdma_0_mm2s_introut
END

BEGIN axi_interconnect
 PARAMETER INSTANCE = axi_interconnect_1
 PARAMETER HW_VER = 1.06.a
 PARAMETER C_INTERCONNECT_CONNECTIVITY_MODE = 1
 PORT INTERCONNECT_ACLK = processing_system7_0_FCLK_CLK0
 PORT INTERCONNECT_ARESETN = processing_system7_0_FCLK_RESET0_N
END

BEGIN axi_spdif_tx
 PARAMETER INSTANCE = axi_spdif_tx_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x75c00000
 PARAMETER C_HIGHADDR = 0x75c0ffff
 BUS_INTERFACE S_AXI = axi_interconnect_0
 BUS_INTERFACE S_AXIS_MM2S = axi_dma_0_M_AXIS_MM2S
 PORT S_AXI_ACLK = processing_system7_0_FCLK_CLK0
 PORT ACLK = processing_system7_0_FCLK_CLK0
 PORT spdif_tx_o = axi_spdif_tx_0_spdif_tx_o
 PORT spdif_data_clk = clock_generator_0_CLKOUT0
 PORT spdif_tx_int_o = axi_spdif_tx_0_spdif_tx_int_o
END

BEGIN axi_dma
 PARAMETER INSTANCE = axi_dma_0
 PARAMETER HW_VER = 6.03.a
 PARAMETER C_INCLUDE_S2MM = 0
 PARAMETER C_INCLUDE_SG = 1
 PARAMETER C_SG_INCLUDE_STSCNTRL_STRM = 0
 PARAMETER C_BASEADDR = 0x40440000
 PARAMETER C_HIGHADDR = 0x4044ffff
 BUS_INTERFACE S_AXI_LITE = axi_interconnect_0
 BUS_INTERFACE M_AXI_MM2S = axi_interconnect_2
 BUS_INTERFACE M_AXIS_MM2S = axi_dma_0_M_AXIS_MM2S
 BUS_INTERFACE M_AXI_SG = axi_interconnect_2
 PORT s_axi_lite_aclk = processing_system7_0_FCLK_CLK0
 PORT m_axi_mm2s_aclk = processing_system7_0_FCLK_CLK0
 PORT mm2s_introut = axi_dma_0_mm2s_introut
 PORT m_axi_sg_aclk = processing_system7_0_FCLK_CLK0
END

BEGIN axi_interconnect
 PARAMETER INSTANCE = axi_interconnect_2
 PARAMETER HW_VER = 1.06.a
 PARAMETER C_INTERCONNECT_CONNECTIVITY_MODE = 1
 PORT INTERCONNECT_ACLK = processing_system7_0_FCLK_CLK0
 PORT INTERCONNECT_ARESETN = processing_system7_0_FCLK_RESET0_N
END

BEGIN axi_clkgen
 PARAMETER INSTANCE = axi_clkgen_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x79000000
 PARAMETER C_HIGHADDR = 0x7900ffff
 BUS_INTERFACE S_AXI = axi_interconnect_0
 PORT S_AXI_ACLK = processing_system7_0_FCLK_CLK0
 PORT ref_clk = processing_system7_0_FCLK_CLK2
 PORT clk = axi_hdmi_tx_36b_0_hdmi_ref_clk
END

BEGIN clock_generator
 PARAMETER INSTANCE = clock_generator_0
 PARAMETER HW_VER = 4.03.a
 PARAMETER C_CLKIN_FREQ = 200000000
 PARAMETER C_CLKOUT0_FREQ = 12288135
 PORT RST = net_gnd
 PORT CLKOUT0 = clock_generator_0_CLKOUT0
 PORT CLKIN = processing_system7_0_FCLK_CLK2
END

BEGIN axi_dac_4d_2c
 PARAMETER INSTANCE = axi_dac_4d_2c_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x74200000
 PARAMETER C_HIGHADDR = 0x7420ffff
 BUS_INTERFACE S_AXI = axi_interconnect_0
 BUS_INTERFACE M_AXIS_MM2S = axi_vdma_1_M_AXIS_MM2S
 PORT S_AXI_ACLK = processing_system7_0_FCLK_CLK0
 PORT pid = 0x00
 PORT dac_clk_in_p = axi_dac_4d_2c_0_dac_clk_in_p
 PORT dac_clk_in_n = axi_dac_4d_2c_0_dac_clk_in_n
 PORT dac_clk_out_p = axi_dac_4d_2c_0_dac_clk_out_p
 PORT dac_clk_out_n = axi_dac_4d_2c_0_dac_clk_out_n
 PORT dac_frame_out_p = axi_dac_4d_2c_0_dac_frame_out_p
 PORT dac_frame_out_n = axi_dac_4d_2c_0_dac_frame_out_n
 PORT dac_data_out_p = axi_dac_4d_2c_0_dac_data_out_p
 PORT dac_data_out_n = axi_dac_4d_2c_0_dac_data_out_n
 PORT up_dds_enable_ext = 0b0
 PORT vdma_fs = axi_vdma_1_fs
 PORT vdma_clk = processing_system7_0_FCLK_CLK1
 PORT delay_clk = processing_system7_0_FCLK_CLK2
END

BEGIN axi_vdma
 PARAMETER INSTANCE = axi_vdma_1
 PARAMETER HW_VER = 5.04.a
 PARAMETER C_INCLUDE_S2MM = 0
 PARAMETER C_USE_FSYNC = 1
 PARAMETER C_M_AXI_MM2S_DATA_WIDTH = 64
 PARAMETER C_M_AXIS_MM2S_TDATA_WIDTH = 64
 PARAMETER C_MM2S_LINEBUFFER_THRESH = 8
 PARAMETER C_DYNAMIC_RESOLUTION = 0
 PARAMETER C_MM2S_GENLOCK_MODE = 0
 PARAMETER C_MM2S_SOF_ENABLE = 0
 PARAMETER C_BASEADDR = 0x43000000
 PARAMETER C_HIGHADDR = 0x4300ffff
 BUS_INTERFACE S_AXI_LITE = axi_interconnect_0
 BUS_INTERFACE M_AXI_MM2S = axi_interconnect_3
 BUS_INTERFACE M_AXIS_MM2S = axi_vdma_1_M_AXIS_MM2S
 PORT s_axi_lite_aclk = processing_system7_0_FCLK_CLK0
 PORT m_axi_mm2s_aclk = processing_system7_0_FCLK_CLK1
 PORT m_axis_mm2s_aclk = processing_system7_0_FCLK_CLK1
 PORT mm2s_fsync = axi_vdma_1_fs
 PORT mm2s_introut = axi_vdma_1_mm2s_introut
END

BEGIN axi_interconnect
 PARAMETER INSTANCE = axi_interconnect_3
 PARAMETER HW_VER = 1.06.a
 PARAMETER C_INTERCONNECT_CONNECTIVITY_MODE = 1
 PORT INTERCONNECT_ACLK = processing_system7_0_FCLK_CLK1
 PORT INTERCONNECT_ARESETN = processing_system7_0_FCLK_RESET1_N
END

BEGIN axi_adc_2c
 PARAMETER INSTANCE = axi_adc_2c_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x79020000
 PARAMETER C_HIGHADDR = 0x7902ffff
 BUS_INTERFACE S_AXI = axi_interconnect_0
 BUS_INTERFACE S_AXIS_S2MM = axi_dma_1_S_AXIS_S2MM
 PORT S_AXI_ACLK = processing_system7_0_FCLK_CLK0
 PORT S_AXIS_S2MM_CLK = processing_system7_0_FCLK_CLK1
 PORT pid = 0x00
 PORT adc_clk_in_p = axi_adc_2c_0_adc_clk_in_p
 PORT adc_clk_in_n = axi_adc_2c_0_adc_clk_in_n
 PORT adc_data_in_p = axi_adc_2c_0_adc_data_in_p
 PORT adc_data_in_n = axi_adc_2c_0_adc_data_in_n
 PORT adc_data_or_p = axi_adc_2c_0_adc_data_or_p
 PORT adc_data_or_n = axi_adc_2c_0_adc_data_or_n
 PORT delay_clk = processing_system7_0_FCLK_CLK2
 PORT up_adc_capture_ext = 0b0
 PORT adc_clk = axi_adc_2c_0_adc_clk
 PORT adc_mon_valid = axi_adc_2c_0_adc_mon_valid
 PORT adc_mon_data = axi_adc_2c_0_adc_mon_data
END

BEGIN axi_dma
 PARAMETER INSTANCE = axi_dma_1
 PARAMETER HW_VER = 6.03.a
 PARAMETER C_M_AXI_S2MM_DATA_WIDTH = 64
 PARAMETER C_S_AXIS_S2MM_TDATA_WIDTH = 64
 PARAMETER C_INCLUDE_SG = 1
 PARAMETER C_INCLUDE_MM2S = 0
 PARAMETER C_INTERCONNECT_M_AXI_S2MM_WRITE_FIFO_DEPTH = 512
 PARAMETER C_SG_LENGTH_WIDTH = 23
 PARAMETER C_S2MM_BURST_SIZE = 256
 PARAMETER C_BASEADDR = 0x40420000
 PARAMETER C_HIGHADDR = 0x4042ffff
 PARAMETER C_SG_INCLUDE_STSCNTRL_STRM = 0
 PARAMETER C_SG_USE_STSAPP_LENGTH = 0
 PARAMETER C_INTERCONNECT_M_AXI_SG_AW_REGISTER = 1
 PARAMETER C_INTERCONNECT_M_AXI_SG_AR_REGISTER = 1
 PARAMETER C_INTERCONNECT_M_AXI_SG_W_REGISTER = 1
 PARAMETER C_INTERCONNECT_M_AXI_SG_R_REGISTER = 1
 PARAMETER C_INTERCONNECT_M_AXI_SG_B_REGISTER = 1
 PARAMETER C_INTERCONNECT_M_AXI_S2MM_AW_REGISTER = 1
 PARAMETER C_INTERCONNECT_M_AXI_S2MM_AR_REGISTER = 1
 PARAMETER C_INTERCONNECT_M_AXI_S2MM_W_REGISTER = 1
 PARAMETER C_INTERCONNECT_M_AXI_S2MM_R_REGISTER = 1
 PARAMETER C_INTERCONNECT_M_AXI_S2MM_B_REGISTER = 1
 BUS_INTERFACE S_AXI_LITE = axi_interconnect_0
 BUS_INTERFACE M_AXI_S2MM = axi_interconnect_4
 BUS_INTERFACE S_AXIS_S2MM = axi_dma_1_S_AXIS_S2MM
 BUS_INTERFACE M_AXI_SG = axi_interconnect_4
 PORT s_axi_lite_aclk = processing_system7_0_FCLK_CLK0
 PORT m_axi_sg_aclk = processing_system7_0_FCLK_CLK1
 PORT m_axi_s2mm_aclk = processing_system7_0_FCLK_CLK1
 PORT s2mm_introut = axi_dma_1_s2mm_introut
END

BEGIN axi_interconnect
 PARAMETER INSTANCE = axi_interconnect_4
 PARAMETER HW_VER = 1.06.a
 PARAMETER C_INTERCONNECT_CONNECTIVITY_MODE = 1
 PORT INTERCONNECT_ACLK = processing_system7_0_FCLK_CLK1
 PORT INTERCONNECT_ARESETN = processing_system7_0_FCLK_RESET1_N
END

BEGIN chipscope_ila
 PARAMETER INSTANCE = chipscope_ila_0
 PARAMETER HW_VER = 1.05.a
 PARAMETER C_DATA_SAME_AS_TRIGGER = 0
 PARAMETER C_DATA_IN_WIDTH = 32
 PARAMETER C_ENABLE_TRIGGER_OUT = 0
 PARAMETER C_TRIG0_TRIGGER_IN_WIDTH = 1
 PARAMETER C_NUM_DATA_SAMPLES = 1024
 PORT CHIPSCOPE_ILA_CONTROL = chipscope_ila_0_CHIPSCOPE_ILA_CONTROL
 PORT TRIG0 = axi_adc_2c_0_adc_mon_valid
 PORT DATA = axi_adc_2c_0_adc_mon_data
 PORT CLK = axi_adc_2c_0_adc_clk
END

BEGIN chipscope_icon
 PARAMETER INSTANCE = chipscope_icon_0
 PARAMETER HW_VER = 1.06.a
 PARAMETER C_NUM_CONTROL_PORTS = 1
 PORT control0 = chipscope_ila_0_CHIPSCOPE_ILA_CONTROL
END

BEGIN util_outclk_lvds
 PARAMETER INSTANCE = util_outclk_lvds_0
 PARAMETER HW_VER = 1.00.a
 PORT ref_clk = processing_system7_0_FCLK_CLK3
 PORT clk_out_p = util_outclk_lvds_0_clk_out_p
 PORT clk_out_n = util_outclk_lvds_0_clk_out_n
END

BEGIN axi_gpio
 PARAMETER INSTANCE = axi_gpio_0
 PARAMETER HW_VER = 1.01.b
 PARAMETER C_INTERRUPT_PRESENT = 1
 PARAMETER C_IS_DUAL = 1
 PARAMETER C_GPIO_WIDTH = 7
 PARAMETER C_GPIO2_WIDTH = 4
 PARAMETER C_BASEADDR = 0x41200000
 PARAMETER C_HIGHADDR = 0x4120ffff
 BUS_INTERFACE S_AXI = axi_interconnect_0
 PORT S_AXI_ACLK = processing_system7_0_FCLK_CLK0
 PORT GPIO_IO = axi_gpio_0_sw
 PORT GPIO2_IO = axi_gpio_0_led
 PORT IP2INTC_Irpt = axi_gpio_0_IP2INTC_Irpt
END

BEGIN axi_iic
 PARAMETER INSTANCE = axi_iic_0
 PARAMETER HW_VER = 1.02.a
 PARAMETER C_BASEADDR = 0x41600000
 PARAMETER C_HIGHADDR = 0x4160ffff
 BUS_INTERFACE S_AXI = axi_interconnect_0
 PORT S_AXI_ACLK = processing_system7_0_FCLK_CLK0
 PORT Sda = axi_iic_0_Sda
 PORT Scl = axi_iic_0_Scl
 PORT IIC2INTC_Irpt = axi_iic_0_IIC2INTC_Irpt
END
