From 2ce246580fc01a633856d8db0e8a94d8af2ed518 Mon Sep 17 00:00:00 2001
From: =?UTF-8?q?Christian=20K=C3=B6nig?= <christian.koenig@amd.com>
Date: Thu, 11 Aug 2016 14:06:54 +0200
Subject: [PATCH 0708/1722] drm/amdgpu: write PTEs directly into the IB.
MIME-Version: 1.0
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 8bit

Write the PTEs at the end of the IB instead of directly into the SDMA commands.
This can save quite some CPU cycles building the entries.

This doesn't change the DW estimation because PTEs where embedded into the IB
before as well. It just moves them to the end of the IB.

Signed-off-by: Christian KÃ¶nig <christian.koenig@amd.com>
Reviewed-by: Alex Deucher <alexander.deucher@amd.com>
Reviewed-by: Edward O'Callaghan <funfunctor@folklore1984.net>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
Signed-off-by: Kalyan Alle <kalyan.alle@amd.com>
---
 drivers/gpu/drm/amd/amdgpu/amdgpu_vm.c | 28 ++++++++++++++++++++++------
 1 file changed, 22 insertions(+), 6 deletions(-)

diff --git a/drivers/gpu/drm/amd/amdgpu/amdgpu_vm.c b/drivers/gpu/drm/amd/amdgpu/amdgpu_vm.c
index 568536b..8f33eff 100644
--- a/drivers/gpu/drm/amd/amdgpu/amdgpu_vm.c
+++ b/drivers/gpu/drm/amd/amdgpu/amdgpu_vm.c
@@ -904,15 +904,15 @@ static int amdgpu_vm_bo_update_mapping(struct amdgpu_device *adev,
 	/* padding, etc. */
 	ndw = 64;
 
-        if (params.src) {
+        if (src) {
 		/* only copy commands needed */
 		ndw += ncmds * 7;
 
-        } else if (params.pages_addr) {
-		/* header for write data commands */
-		ndw += ncmds * 4;
-
-		/* body of write data command */
+        } else if (pages_addr) {
+                /* copy commands needed */
+                ndw += ncmds * 7;
+                
+		/* and also PTEs */
 		ndw += nptes * 2;
 
 	} else {
@@ -929,6 +929,22 @@ static int amdgpu_vm_bo_update_mapping(struct amdgpu_device *adev,
 
         params.ib = &job->ibs[0];
  
+        if (!src && pages_addr) {
+                uint64_t *pte;
+                unsigned i;
+ 
+                /* Put the PTEs at the end of the IB. */
+                i = ndw - nptes * 2;
+                pte= (uint64_t *)&(job->ibs->ptr[i]);
+                params.src = job->ibs->gpu_addr + i * 4;
+ 
+                for (i = 0; i < nptes; ++i) {
+                        pte[i] = amdgpu_vm_map_gart(pages_addr, addr + i *
+                                                    AMDGPU_GPU_PAGE_SIZE);
+                        pte[i] |= flags;
+                }
+        }
+ 
         r = amdgpu_sync_fence(adev, &job->sync, exclusive);
         if (r)
                 goto error_free;
-- 
2.7.4

