{
  "responsibilities": [
    "Contribute and drive ML for Physical Design, Logical Synthesis, Verification and RTL generation.",
    "Architect, guide and vet designs, algorithms and solutions, writing development code to solve ambiguous problems.",
    "Identify unsolved impactful research problems in Chip Design, inspired by current and future real world needs.",
    "Define Scope, plan and organise projects towards common goals.",
    "Amplify impact by generalising solutions into reusable libraries for many use cases.",
    "Share knowledge through publications, open sourcing and education."
  ],
  "skills": [
    "Experience in Machine Learning (ML), especially on ML for hardware, ML for compilers or ML for optimization.",
    "Experience with JAX, TensorFlow, PyTorch or similar.",
    "Developed and maintained Machine Learning Infrastructure.",
    "Self-directed engineer/research scientist who can drive new research ideas from conception, experimentation, to productionisation in a rapidly shifting landscape.",
    "Excel at teamwork and cross-team collaborations.",
    "Strong research experience and publications in Machine Learning, Differentiable Programming, Discrete Optimization, Reinforcement Learning, Chip & Hardware Design or related fields."
  ],
  "qualifications": [
    "Ph.D. in Computer Science or related quantitative field, or B.S./M.S. in Computer Science or related quantitative field with 5+ years of relevant experience.",
    "Experience or interest in Chip & Hardware Design, especially on automating Chip Design including EDA."
  ]
}