{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1489852336223 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1489852336224 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 18 17:52:15 2017 " "Processing started: Sat Mar 18 17:52:15 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1489852336224 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1489852336224 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off shift_reg -c shift_reg " "Command: quartus_eda --read_settings_files=off --write_settings_files=off shift_reg -c shift_reg" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1489852336224 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "shift_reg_6_1200mv_85c_slow.vo K:/Verilog Projects/Shiftred_struct/simulation/modelsim/ simulation " "Generated file shift_reg_6_1200mv_85c_slow.vo in folder \"K:/Verilog Projects/Shiftred_struct/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1489852337641 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "shift_reg_6_1200mv_0c_slow.vo K:/Verilog Projects/Shiftred_struct/simulation/modelsim/ simulation " "Generated file shift_reg_6_1200mv_0c_slow.vo in folder \"K:/Verilog Projects/Shiftred_struct/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1489852337718 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "shift_reg_min_1200mv_0c_fast.vo K:/Verilog Projects/Shiftred_struct/simulation/modelsim/ simulation " "Generated file shift_reg_min_1200mv_0c_fast.vo in folder \"K:/Verilog Projects/Shiftred_struct/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1489852337800 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "shift_reg.vo K:/Verilog Projects/Shiftred_struct/simulation/modelsim/ simulation " "Generated file shift_reg.vo in folder \"K:/Verilog Projects/Shiftred_struct/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1489852337882 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "shift_reg_6_1200mv_85c_v_slow.sdo K:/Verilog Projects/Shiftred_struct/simulation/modelsim/ simulation " "Generated file shift_reg_6_1200mv_85c_v_slow.sdo in folder \"K:/Verilog Projects/Shiftred_struct/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1489852338037 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "shift_reg_6_1200mv_0c_v_slow.sdo K:/Verilog Projects/Shiftred_struct/simulation/modelsim/ simulation " "Generated file shift_reg_6_1200mv_0c_v_slow.sdo in folder \"K:/Verilog Projects/Shiftred_struct/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1489852338117 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "shift_reg_min_1200mv_0c_v_fast.sdo K:/Verilog Projects/Shiftred_struct/simulation/modelsim/ simulation " "Generated file shift_reg_min_1200mv_0c_v_fast.sdo in folder \"K:/Verilog Projects/Shiftred_struct/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1489852338192 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "shift_reg_v.sdo K:/Verilog Projects/Shiftred_struct/simulation/modelsim/ simulation " "Generated file shift_reg_v.sdo in folder \"K:/Verilog Projects/Shiftred_struct/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1489852338270 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "291 " "Peak virtual memory: 291 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1489852338359 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 18 17:52:18 2017 " "Processing ended: Sat Mar 18 17:52:18 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1489852338359 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1489852338359 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1489852338359 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1489852338359 ""}
