#ifndef VSRTL_LOGICGATE_H
#define VSRTL_LOGICGATE_H

#include "VSRTL/core/vsrtl_component.h"

namespace vsrtl {
namespace core {

template <unsigned int W, unsigned int nInputs>
class LogicGate : public Component {
public:
  LogicGate(const std::string &name, SimComponent *parent)
      : Component(name, parent) {}
  OUTPUTPORT(out, W);
  INPUTPORTS(in, W, nInputs);
};

template <unsigned int W, unsigned int nInputs>
class And : public LogicGate<W, nInputs> {
public:
  SetGraphicsType(And) And(const std::string &name, SimComponent *parent)
      : LogicGate<W, nInputs>(name, parent) {
    this->out << [this] {
      auto v = this->in[0]->uValue();
      for (unsigned i = 1; i < this->in.size(); i++) {
        v = v & this->in[i]->uValue();
      }
      return v;
    };
  }
};

template <unsigned int W, unsigned int nInputs>
class Nand : public LogicGate<W, nInputs> {
public:
  SetGraphicsType(Nand) Nand(const std::string &name, SimComponent *parent)
      : LogicGate<W, nInputs>(name, parent) {
    this->out << [this] {
      auto v = this->in[0]->uValue();
      for (unsigned i = 1; i < this->in.size(); i++) {
        v = v & this->in[i]->uValue();
      }
      return ~v;
    };
  }
};

template <unsigned int W, unsigned int nInputs>
class Or : public LogicGate<W, nInputs> {
public:
  SetGraphicsType(Or);
  Or(const std::string &name, SimComponent *parent)
      : LogicGate<W, nInputs>(name, parent) {
    this->out << [this] {
      auto v = this->in[0]->uValue();
      for (unsigned i = 1; i < this->in.size(); i++) {
        v = v | this->in[i]->uValue();
      }
      return v;
    };
  }
};

template <unsigned int W, unsigned int nInputs>
class Xor : public LogicGate<W, nInputs> {
public:
  SetGraphicsType(Xor);
  Xor(const std::string &name, SimComponent *parent)
      : LogicGate<W, nInputs>(name, parent) {
    this->out << [this] {
      auto v = this->in[0]->uValue();
      for (unsigned i = 1; i < this->in.size(); i++) {
        v = v ^ this->in[i]->uValue();
      }
      return v;
    };
  }
};

template <unsigned int W, unsigned int nInputs>
class Not : public LogicGate<W, nInputs> {
public:
  SetGraphicsType(Not);
  Not(const std::string &name, SimComponent *parent)
      : LogicGate<W, nInputs>(name, parent) {
    this->out << [this] { return ~this->in[0]->uValue(); };
  }
};

} // namespace core
} // namespace vsrtl

#endif // VSRTL_LOGICGATE_H
