<snippet>
	<content><![CDATA[
${TM_CURRENT_WORD/(i_)//}_d1 <= ${TM_CURRENT_WORD} ;
${TM_CURRENT_WORD/(i_)//}_d2 <= ${TM_CURRENT_WORD/(i_)//}_d1 ;

]]></content>
	<!-- Optional: Set a tabTrigger to define how to trigger the snippet -->
	<tabTrigger>delay</tabTrigger>
	<!-- Optional: Set a scope to limit where the snippet will trigger -->
	<scope>source.verilog</scope>
</snippet>
