<dec f='llvm/llvm/lib/Target/AArch64/AArch64PBQPRegAlloc.h' l='27' type='const llvm::TargetRegisterInfo *'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64PBQPRegAlloc.cpp' l='165' u='r' c='_ZN4llvm21A57ChainingConstraint23addIntraChainConstraintERNS_4PBQP8RegAlloc11PBQPRAGraphEjj'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64PBQPRegAlloc.cpp' l='165' u='r' c='_ZN4llvm21A57ChainingConstraint23addIntraChainConstraintERNS_4PBQP8RegAlloc11PBQPRAGraphEjj'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64PBQPRegAlloc.cpp' l='166' u='r' c='_ZN4llvm21A57ChainingConstraint23addIntraChainConstraintERNS_4PBQP8RegAlloc11PBQPRAGraphEjj'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64PBQPRegAlloc.cpp' l='168' u='r' c='_ZN4llvm21A57ChainingConstraint23addIntraChainConstraintERNS_4PBQP8RegAlloc11PBQPRAGraphEjj'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64PBQPRegAlloc.cpp' l='196' u='r' c='_ZN4llvm21A57ChainingConstraint23addIntraChainConstraintERNS_4PBQP8RegAlloc11PBQPRAGraphEjj'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64PBQPRegAlloc.cpp' l='249' u='r' c='_ZN4llvm21A57ChainingConstraint23addInterChainConstraintERNS_4PBQP8RegAlloc11PBQPRAGraphEjj'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64PBQPRegAlloc.cpp' l='250' u='r' c='_ZN4llvm21A57ChainingConstraint23addInterChainConstraintERNS_4PBQP8RegAlloc11PBQPRAGraphEjj'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64PBQPRegAlloc.cpp' l='255' u='r' c='_ZN4llvm21A57ChainingConstraint23addInterChainConstraintERNS_4PBQP8RegAlloc11PBQPRAGraphEjj'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64PBQPRegAlloc.cpp' l='330' u='w' c='_ZN4llvm21A57ChainingConstraint5applyERNS_4PBQP8RegAlloc11PBQPRAGraphE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64PBQPRegAlloc.cpp' l='342' u='r' c='_ZN4llvm21A57ChainingConstraint5applyERNS_4PBQP8RegAlloc11PBQPRAGraphE'/>
<offset>2368</offset>
