{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1734372177530 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734372177540 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 16 23:02:57 2024 " "Processing started: Mon Dec 16 23:02:57 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1734372177540 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734372177540 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MWCS -c MWCS " "Command: quartus_map --read_settings_files=on --write_settings_files=off MWCS -c MWCS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734372177540 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1734372178339 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1734372178339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/singlecycleprocessor/ff32/ff32.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/singlecycleprocessor/ff32/ff32.v" { { "Info" "ISGN_ENTITY_NAME" "1 FF32 " "Found entity 1: FF32" {  } { { "../FF32/FF32.v" "" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/FF32/FF32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734372187241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734372187241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "csa.v 1 1 " "Found 1 design units, including 1 entities, in source file csa.v" { { "Info" "ISGN_ENTITY_NAME" "1 CSA " "Found entity 1: CSA" {  } { { "CSA.v" "" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/MultWithCarrySave/CSA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734372187241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734372187241 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C0 c0 MWCS.v(7) " "Verilog HDL Declaration information at MWCS.v(7): object \"C0\" differs only in case from object \"c0\" in the same scope" {  } { { "MWCS.v" "" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/MultWithCarrySave/MWCS.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1734372187241 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C1 c1 MWCS.v(10) " "Verilog HDL Declaration information at MWCS.v(10): object \"C1\" differs only in case from object \"c1\" in the same scope" {  } { { "MWCS.v" "" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/MultWithCarrySave/MWCS.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1734372187241 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C2 c2 MWCS.v(17) " "Verilog HDL Declaration information at MWCS.v(17): object \"C2\" differs only in case from object \"c2\" in the same scope" {  } { { "MWCS.v" "" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/MultWithCarrySave/MWCS.v" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1734372187241 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C3 c3 MWCS.v(22) " "Verilog HDL Declaration information at MWCS.v(22): object \"C3\" differs only in case from object \"c3\" in the same scope" {  } { { "MWCS.v" "" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/MultWithCarrySave/MWCS.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1734372187241 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C5 c5 MWCS.v(30) " "Verilog HDL Declaration information at MWCS.v(30): object \"C5\" differs only in case from object \"c5\" in the same scope" {  } { { "MWCS.v" "" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/MultWithCarrySave/MWCS.v" 30 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1734372187241 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C6 c6 MWCS.v(32) " "Verilog HDL Declaration information at MWCS.v(32): object \"C6\" differs only in case from object \"c6\" in the same scope" {  } { { "MWCS.v" "" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/MultWithCarrySave/MWCS.v" 32 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1734372187241 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C16 c16 MWCS.v(14) " "Verilog HDL Declaration information at MWCS.v(14): object \"C16\" differs only in case from object \"c16\" in the same scope" {  } { { "MWCS.v" "" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/MultWithCarrySave/MWCS.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1734372187241 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C24 c24 MWCS.v(19) " "Verilog HDL Declaration information at MWCS.v(19): object \"C24\" differs only in case from object \"c24\" in the same scope" {  } { { "MWCS.v" "" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/MultWithCarrySave/MWCS.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1734372187241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mwcs.v 1 1 " "Found 1 design units, including 1 entities, in source file mwcs.v" { { "Info" "ISGN_ENTITY_NAME" "1 MWCS " "Found entity 1: MWCS" {  } { { "MWCS.v" "" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/MultWithCarrySave/MWCS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734372187241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734372187241 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rset MWCS.v(67) " "Verilog HDL Implicit Net warning at MWCS.v(67): created implicit net for \"rset\"" {  } { { "MWCS.v" "" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/MultWithCarrySave/MWCS.v" 67 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734372187241 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "S0f MWCS.v(68) " "Verilog HDL error at MWCS.v(68): object \"S0f\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "MWCS.v" "" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/MultWithCarrySave/MWCS.v" 68 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1734372187268 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "S0f MWCS.v(74) " "Verilog HDL error at MWCS.v(74): object \"S0f\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "MWCS.v" "" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/MultWithCarrySave/MWCS.v" 74 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1734372187268 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/MultWithCarrySave/output_files/MWCS.map.smsg " "Generated suppressed messages file C:/Users/PC/Desktop/fyd/SingleCycleProcessor/MultWithCarrySave/output_files/MWCS.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734372187288 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4767 " "Peak virtual memory: 4767 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1734372187318 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Dec 16 23:03:07 2024 " "Processing ended: Mon Dec 16 23:03:07 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1734372187318 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1734372187318 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1734372187318 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1734372187318 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Flow 4 s 2 s " "Quartus Prime Flow was unsuccessful. 4 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1734372187905 ""}
