
2021RoboTrace_1.5.1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001b4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001871c  080001c0  080001c0  000101c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000834  080188e0  080188e0  000288e0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08019114  08019114  000301dc  2**0
                  CONTENTS
  4 .ARM          00000008  08019114  08019114  00029114  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801911c  0801911c  000301dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  0801911c  0801911c  0002911c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08019124  08019124  00029124  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08019128  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0004c990  200001e0  08019304  000301e0  2**3
                  ALLOC
 10 ._user_heap_stack 00000c00  2004cb70  08019304  0003cb70  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000301dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0003b337  00000000  00000000  0003020c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00007c45  00000000  00000000  0006b543  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00002350  00000000  00000000  00073188  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00002080  00000000  00000000  000754d8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000354b4  00000000  00000000  00077558  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0002663d  00000000  00000000  000aca0c  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0011114b  00000000  00000000  000d3049  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001e4194  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000a59c  00000000  00000000  001e4210  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	; (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	200001e0 	.word	0x200001e0
 80001dc:	00000000 	.word	0x00000000
 80001e0:	080188c4 	.word	0x080188c4

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	; (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	; (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	; (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	200001e4 	.word	0x200001e4
 80001fc:	080188c4 	.word	0x080188c4

08000200 <strlen>:
 8000200:	4603      	mov	r3, r0
 8000202:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000206:	2a00      	cmp	r2, #0
 8000208:	d1fb      	bne.n	8000202 <strlen+0x2>
 800020a:	1a18      	subs	r0, r3, r0
 800020c:	3801      	subs	r0, #1
 800020e:	4770      	bx	lr

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	; 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003ee:	f1a4 0401 	sub.w	r4, r4, #1
 80003f2:	d1e9      	bne.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_d2uiz>:
 8000bd8:	004a      	lsls	r2, r1, #1
 8000bda:	d211      	bcs.n	8000c00 <__aeabi_d2uiz+0x28>
 8000bdc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000be0:	d211      	bcs.n	8000c06 <__aeabi_d2uiz+0x2e>
 8000be2:	d50d      	bpl.n	8000c00 <__aeabi_d2uiz+0x28>
 8000be4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000be8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bec:	d40e      	bmi.n	8000c0c <__aeabi_d2uiz+0x34>
 8000bee:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bf2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bf6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bfa:	fa23 f002 	lsr.w	r0, r3, r2
 8000bfe:	4770      	bx	lr
 8000c00:	f04f 0000 	mov.w	r0, #0
 8000c04:	4770      	bx	lr
 8000c06:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c0a:	d102      	bne.n	8000c12 <__aeabi_d2uiz+0x3a>
 8000c0c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c10:	4770      	bx	lr
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	4770      	bx	lr

08000c18 <__aeabi_d2f>:
 8000c18:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c1c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c20:	bf24      	itt	cs
 8000c22:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c26:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c2a:	d90d      	bls.n	8000c48 <__aeabi_d2f+0x30>
 8000c2c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c30:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c34:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c38:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c3c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c40:	bf08      	it	eq
 8000c42:	f020 0001 	biceq.w	r0, r0, #1
 8000c46:	4770      	bx	lr
 8000c48:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c4c:	d121      	bne.n	8000c92 <__aeabi_d2f+0x7a>
 8000c4e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c52:	bfbc      	itt	lt
 8000c54:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c58:	4770      	bxlt	lr
 8000c5a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c5e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c62:	f1c2 0218 	rsb	r2, r2, #24
 8000c66:	f1c2 0c20 	rsb	ip, r2, #32
 8000c6a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c6e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c72:	bf18      	it	ne
 8000c74:	f040 0001 	orrne.w	r0, r0, #1
 8000c78:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c7c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c80:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c84:	ea40 000c 	orr.w	r0, r0, ip
 8000c88:	fa23 f302 	lsr.w	r3, r3, r2
 8000c8c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c90:	e7cc      	b.n	8000c2c <__aeabi_d2f+0x14>
 8000c92:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c96:	d107      	bne.n	8000ca8 <__aeabi_d2f+0x90>
 8000c98:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c9c:	bf1e      	ittt	ne
 8000c9e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000ca2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000ca6:	4770      	bxne	lr
 8000ca8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cac:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cb0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cb4:	4770      	bx	lr
 8000cb6:	bf00      	nop

08000cb8 <__aeabi_uldivmod>:
 8000cb8:	b953      	cbnz	r3, 8000cd0 <__aeabi_uldivmod+0x18>
 8000cba:	b94a      	cbnz	r2, 8000cd0 <__aeabi_uldivmod+0x18>
 8000cbc:	2900      	cmp	r1, #0
 8000cbe:	bf08      	it	eq
 8000cc0:	2800      	cmpeq	r0, #0
 8000cc2:	bf1c      	itt	ne
 8000cc4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cc8:	f04f 30ff 	movne.w	r0, #4294967295
 8000ccc:	f000 b972 	b.w	8000fb4 <__aeabi_idiv0>
 8000cd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cd8:	f000 f806 	bl	8000ce8 <__udivmoddi4>
 8000cdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ce0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ce4:	b004      	add	sp, #16
 8000ce6:	4770      	bx	lr

08000ce8 <__udivmoddi4>:
 8000ce8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cec:	9e08      	ldr	r6, [sp, #32]
 8000cee:	4604      	mov	r4, r0
 8000cf0:	4688      	mov	r8, r1
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d14b      	bne.n	8000d8e <__udivmoddi4+0xa6>
 8000cf6:	428a      	cmp	r2, r1
 8000cf8:	4615      	mov	r5, r2
 8000cfa:	d967      	bls.n	8000dcc <__udivmoddi4+0xe4>
 8000cfc:	fab2 f282 	clz	r2, r2
 8000d00:	b14a      	cbz	r2, 8000d16 <__udivmoddi4+0x2e>
 8000d02:	f1c2 0720 	rsb	r7, r2, #32
 8000d06:	fa01 f302 	lsl.w	r3, r1, r2
 8000d0a:	fa20 f707 	lsr.w	r7, r0, r7
 8000d0e:	4095      	lsls	r5, r2
 8000d10:	ea47 0803 	orr.w	r8, r7, r3
 8000d14:	4094      	lsls	r4, r2
 8000d16:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d1a:	0c23      	lsrs	r3, r4, #16
 8000d1c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000d20:	fa1f fc85 	uxth.w	ip, r5
 8000d24:	fb0e 8817 	mls	r8, lr, r7, r8
 8000d28:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d2c:	fb07 f10c 	mul.w	r1, r7, ip
 8000d30:	4299      	cmp	r1, r3
 8000d32:	d909      	bls.n	8000d48 <__udivmoddi4+0x60>
 8000d34:	18eb      	adds	r3, r5, r3
 8000d36:	f107 30ff 	add.w	r0, r7, #4294967295
 8000d3a:	f080 811b 	bcs.w	8000f74 <__udivmoddi4+0x28c>
 8000d3e:	4299      	cmp	r1, r3
 8000d40:	f240 8118 	bls.w	8000f74 <__udivmoddi4+0x28c>
 8000d44:	3f02      	subs	r7, #2
 8000d46:	442b      	add	r3, r5
 8000d48:	1a5b      	subs	r3, r3, r1
 8000d4a:	b2a4      	uxth	r4, r4
 8000d4c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d50:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d54:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d58:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d5c:	45a4      	cmp	ip, r4
 8000d5e:	d909      	bls.n	8000d74 <__udivmoddi4+0x8c>
 8000d60:	192c      	adds	r4, r5, r4
 8000d62:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d66:	f080 8107 	bcs.w	8000f78 <__udivmoddi4+0x290>
 8000d6a:	45a4      	cmp	ip, r4
 8000d6c:	f240 8104 	bls.w	8000f78 <__udivmoddi4+0x290>
 8000d70:	3802      	subs	r0, #2
 8000d72:	442c      	add	r4, r5
 8000d74:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d78:	eba4 040c 	sub.w	r4, r4, ip
 8000d7c:	2700      	movs	r7, #0
 8000d7e:	b11e      	cbz	r6, 8000d88 <__udivmoddi4+0xa0>
 8000d80:	40d4      	lsrs	r4, r2
 8000d82:	2300      	movs	r3, #0
 8000d84:	e9c6 4300 	strd	r4, r3, [r6]
 8000d88:	4639      	mov	r1, r7
 8000d8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d8e:	428b      	cmp	r3, r1
 8000d90:	d909      	bls.n	8000da6 <__udivmoddi4+0xbe>
 8000d92:	2e00      	cmp	r6, #0
 8000d94:	f000 80eb 	beq.w	8000f6e <__udivmoddi4+0x286>
 8000d98:	2700      	movs	r7, #0
 8000d9a:	e9c6 0100 	strd	r0, r1, [r6]
 8000d9e:	4638      	mov	r0, r7
 8000da0:	4639      	mov	r1, r7
 8000da2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000da6:	fab3 f783 	clz	r7, r3
 8000daa:	2f00      	cmp	r7, #0
 8000dac:	d147      	bne.n	8000e3e <__udivmoddi4+0x156>
 8000dae:	428b      	cmp	r3, r1
 8000db0:	d302      	bcc.n	8000db8 <__udivmoddi4+0xd0>
 8000db2:	4282      	cmp	r2, r0
 8000db4:	f200 80fa 	bhi.w	8000fac <__udivmoddi4+0x2c4>
 8000db8:	1a84      	subs	r4, r0, r2
 8000dba:	eb61 0303 	sbc.w	r3, r1, r3
 8000dbe:	2001      	movs	r0, #1
 8000dc0:	4698      	mov	r8, r3
 8000dc2:	2e00      	cmp	r6, #0
 8000dc4:	d0e0      	beq.n	8000d88 <__udivmoddi4+0xa0>
 8000dc6:	e9c6 4800 	strd	r4, r8, [r6]
 8000dca:	e7dd      	b.n	8000d88 <__udivmoddi4+0xa0>
 8000dcc:	b902      	cbnz	r2, 8000dd0 <__udivmoddi4+0xe8>
 8000dce:	deff      	udf	#255	; 0xff
 8000dd0:	fab2 f282 	clz	r2, r2
 8000dd4:	2a00      	cmp	r2, #0
 8000dd6:	f040 808f 	bne.w	8000ef8 <__udivmoddi4+0x210>
 8000dda:	1b49      	subs	r1, r1, r5
 8000ddc:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000de0:	fa1f f885 	uxth.w	r8, r5
 8000de4:	2701      	movs	r7, #1
 8000de6:	fbb1 fcfe 	udiv	ip, r1, lr
 8000dea:	0c23      	lsrs	r3, r4, #16
 8000dec:	fb0e 111c 	mls	r1, lr, ip, r1
 8000df0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000df4:	fb08 f10c 	mul.w	r1, r8, ip
 8000df8:	4299      	cmp	r1, r3
 8000dfa:	d907      	bls.n	8000e0c <__udivmoddi4+0x124>
 8000dfc:	18eb      	adds	r3, r5, r3
 8000dfe:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000e02:	d202      	bcs.n	8000e0a <__udivmoddi4+0x122>
 8000e04:	4299      	cmp	r1, r3
 8000e06:	f200 80cd 	bhi.w	8000fa4 <__udivmoddi4+0x2bc>
 8000e0a:	4684      	mov	ip, r0
 8000e0c:	1a59      	subs	r1, r3, r1
 8000e0e:	b2a3      	uxth	r3, r4
 8000e10:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e14:	fb0e 1410 	mls	r4, lr, r0, r1
 8000e18:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000e1c:	fb08 f800 	mul.w	r8, r8, r0
 8000e20:	45a0      	cmp	r8, r4
 8000e22:	d907      	bls.n	8000e34 <__udivmoddi4+0x14c>
 8000e24:	192c      	adds	r4, r5, r4
 8000e26:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e2a:	d202      	bcs.n	8000e32 <__udivmoddi4+0x14a>
 8000e2c:	45a0      	cmp	r8, r4
 8000e2e:	f200 80b6 	bhi.w	8000f9e <__udivmoddi4+0x2b6>
 8000e32:	4618      	mov	r0, r3
 8000e34:	eba4 0408 	sub.w	r4, r4, r8
 8000e38:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e3c:	e79f      	b.n	8000d7e <__udivmoddi4+0x96>
 8000e3e:	f1c7 0c20 	rsb	ip, r7, #32
 8000e42:	40bb      	lsls	r3, r7
 8000e44:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000e48:	ea4e 0e03 	orr.w	lr, lr, r3
 8000e4c:	fa01 f407 	lsl.w	r4, r1, r7
 8000e50:	fa20 f50c 	lsr.w	r5, r0, ip
 8000e54:	fa21 f30c 	lsr.w	r3, r1, ip
 8000e58:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000e5c:	4325      	orrs	r5, r4
 8000e5e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000e62:	0c2c      	lsrs	r4, r5, #16
 8000e64:	fb08 3319 	mls	r3, r8, r9, r3
 8000e68:	fa1f fa8e 	uxth.w	sl, lr
 8000e6c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000e70:	fb09 f40a 	mul.w	r4, r9, sl
 8000e74:	429c      	cmp	r4, r3
 8000e76:	fa02 f207 	lsl.w	r2, r2, r7
 8000e7a:	fa00 f107 	lsl.w	r1, r0, r7
 8000e7e:	d90b      	bls.n	8000e98 <__udivmoddi4+0x1b0>
 8000e80:	eb1e 0303 	adds.w	r3, lr, r3
 8000e84:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e88:	f080 8087 	bcs.w	8000f9a <__udivmoddi4+0x2b2>
 8000e8c:	429c      	cmp	r4, r3
 8000e8e:	f240 8084 	bls.w	8000f9a <__udivmoddi4+0x2b2>
 8000e92:	f1a9 0902 	sub.w	r9, r9, #2
 8000e96:	4473      	add	r3, lr
 8000e98:	1b1b      	subs	r3, r3, r4
 8000e9a:	b2ad      	uxth	r5, r5
 8000e9c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ea0:	fb08 3310 	mls	r3, r8, r0, r3
 8000ea4:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000ea8:	fb00 fa0a 	mul.w	sl, r0, sl
 8000eac:	45a2      	cmp	sl, r4
 8000eae:	d908      	bls.n	8000ec2 <__udivmoddi4+0x1da>
 8000eb0:	eb1e 0404 	adds.w	r4, lr, r4
 8000eb4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000eb8:	d26b      	bcs.n	8000f92 <__udivmoddi4+0x2aa>
 8000eba:	45a2      	cmp	sl, r4
 8000ebc:	d969      	bls.n	8000f92 <__udivmoddi4+0x2aa>
 8000ebe:	3802      	subs	r0, #2
 8000ec0:	4474      	add	r4, lr
 8000ec2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000ec6:	fba0 8902 	umull	r8, r9, r0, r2
 8000eca:	eba4 040a 	sub.w	r4, r4, sl
 8000ece:	454c      	cmp	r4, r9
 8000ed0:	46c2      	mov	sl, r8
 8000ed2:	464b      	mov	r3, r9
 8000ed4:	d354      	bcc.n	8000f80 <__udivmoddi4+0x298>
 8000ed6:	d051      	beq.n	8000f7c <__udivmoddi4+0x294>
 8000ed8:	2e00      	cmp	r6, #0
 8000eda:	d069      	beq.n	8000fb0 <__udivmoddi4+0x2c8>
 8000edc:	ebb1 050a 	subs.w	r5, r1, sl
 8000ee0:	eb64 0403 	sbc.w	r4, r4, r3
 8000ee4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000ee8:	40fd      	lsrs	r5, r7
 8000eea:	40fc      	lsrs	r4, r7
 8000eec:	ea4c 0505 	orr.w	r5, ip, r5
 8000ef0:	e9c6 5400 	strd	r5, r4, [r6]
 8000ef4:	2700      	movs	r7, #0
 8000ef6:	e747      	b.n	8000d88 <__udivmoddi4+0xa0>
 8000ef8:	f1c2 0320 	rsb	r3, r2, #32
 8000efc:	fa20 f703 	lsr.w	r7, r0, r3
 8000f00:	4095      	lsls	r5, r2
 8000f02:	fa01 f002 	lsl.w	r0, r1, r2
 8000f06:	fa21 f303 	lsr.w	r3, r1, r3
 8000f0a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000f0e:	4338      	orrs	r0, r7
 8000f10:	0c01      	lsrs	r1, r0, #16
 8000f12:	fbb3 f7fe 	udiv	r7, r3, lr
 8000f16:	fa1f f885 	uxth.w	r8, r5
 8000f1a:	fb0e 3317 	mls	r3, lr, r7, r3
 8000f1e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f22:	fb07 f308 	mul.w	r3, r7, r8
 8000f26:	428b      	cmp	r3, r1
 8000f28:	fa04 f402 	lsl.w	r4, r4, r2
 8000f2c:	d907      	bls.n	8000f3e <__udivmoddi4+0x256>
 8000f2e:	1869      	adds	r1, r5, r1
 8000f30:	f107 3cff 	add.w	ip, r7, #4294967295
 8000f34:	d22f      	bcs.n	8000f96 <__udivmoddi4+0x2ae>
 8000f36:	428b      	cmp	r3, r1
 8000f38:	d92d      	bls.n	8000f96 <__udivmoddi4+0x2ae>
 8000f3a:	3f02      	subs	r7, #2
 8000f3c:	4429      	add	r1, r5
 8000f3e:	1acb      	subs	r3, r1, r3
 8000f40:	b281      	uxth	r1, r0
 8000f42:	fbb3 f0fe 	udiv	r0, r3, lr
 8000f46:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f4a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f4e:	fb00 f308 	mul.w	r3, r0, r8
 8000f52:	428b      	cmp	r3, r1
 8000f54:	d907      	bls.n	8000f66 <__udivmoddi4+0x27e>
 8000f56:	1869      	adds	r1, r5, r1
 8000f58:	f100 3cff 	add.w	ip, r0, #4294967295
 8000f5c:	d217      	bcs.n	8000f8e <__udivmoddi4+0x2a6>
 8000f5e:	428b      	cmp	r3, r1
 8000f60:	d915      	bls.n	8000f8e <__udivmoddi4+0x2a6>
 8000f62:	3802      	subs	r0, #2
 8000f64:	4429      	add	r1, r5
 8000f66:	1ac9      	subs	r1, r1, r3
 8000f68:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000f6c:	e73b      	b.n	8000de6 <__udivmoddi4+0xfe>
 8000f6e:	4637      	mov	r7, r6
 8000f70:	4630      	mov	r0, r6
 8000f72:	e709      	b.n	8000d88 <__udivmoddi4+0xa0>
 8000f74:	4607      	mov	r7, r0
 8000f76:	e6e7      	b.n	8000d48 <__udivmoddi4+0x60>
 8000f78:	4618      	mov	r0, r3
 8000f7a:	e6fb      	b.n	8000d74 <__udivmoddi4+0x8c>
 8000f7c:	4541      	cmp	r1, r8
 8000f7e:	d2ab      	bcs.n	8000ed8 <__udivmoddi4+0x1f0>
 8000f80:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f84:	eb69 020e 	sbc.w	r2, r9, lr
 8000f88:	3801      	subs	r0, #1
 8000f8a:	4613      	mov	r3, r2
 8000f8c:	e7a4      	b.n	8000ed8 <__udivmoddi4+0x1f0>
 8000f8e:	4660      	mov	r0, ip
 8000f90:	e7e9      	b.n	8000f66 <__udivmoddi4+0x27e>
 8000f92:	4618      	mov	r0, r3
 8000f94:	e795      	b.n	8000ec2 <__udivmoddi4+0x1da>
 8000f96:	4667      	mov	r7, ip
 8000f98:	e7d1      	b.n	8000f3e <__udivmoddi4+0x256>
 8000f9a:	4681      	mov	r9, r0
 8000f9c:	e77c      	b.n	8000e98 <__udivmoddi4+0x1b0>
 8000f9e:	3802      	subs	r0, #2
 8000fa0:	442c      	add	r4, r5
 8000fa2:	e747      	b.n	8000e34 <__udivmoddi4+0x14c>
 8000fa4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000fa8:	442b      	add	r3, r5
 8000faa:	e72f      	b.n	8000e0c <__udivmoddi4+0x124>
 8000fac:	4638      	mov	r0, r7
 8000fae:	e708      	b.n	8000dc2 <__udivmoddi4+0xda>
 8000fb0:	4637      	mov	r7, r6
 8000fb2:	e6e9      	b.n	8000d88 <__udivmoddi4+0xa0>

08000fb4 <__aeabi_idiv0>:
 8000fb4:	4770      	bx	lr
 8000fb6:	bf00      	nop

08000fb8 <lcd_cmd>:

extern I2C_HandleTypeDef hi2c1;

#define SLAVEADRESS (0x3E<<1)

void lcd_cmd(uint8_t cmd) {
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b086      	sub	sp, #24
 8000fbc:	af02      	add	r7, sp, #8
 8000fbe:	4603      	mov	r3, r0
 8000fc0:	71fb      	strb	r3, [r7, #7]
	uint8_t Txcmd[2] = { 0x00 , cmd };
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	733b      	strb	r3, [r7, #12]
 8000fc6:	79fb      	ldrb	r3, [r7, #7]
 8000fc8:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1,SLAVEADRESS,Txcmd,2,100);
 8000fca:	f107 020c 	add.w	r2, r7, #12
 8000fce:	2364      	movs	r3, #100	; 0x64
 8000fd0:	9300      	str	r3, [sp, #0]
 8000fd2:	2302      	movs	r3, #2
 8000fd4:	217c      	movs	r1, #124	; 0x7c
 8000fd6:	4803      	ldr	r0, [pc, #12]	; (8000fe4 <lcd_cmd+0x2c>)
 8000fd8:	f00a f96e 	bl	800b2b8 <HAL_I2C_Master_Transmit>
}
 8000fdc:	bf00      	nop
 8000fde:	3710      	adds	r7, #16
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	bd80      	pop	{r7, pc}
 8000fe4:	2004a668 	.word	0x2004a668

08000fe8 <lcd_data>:

void lcd_data(uint8_t data) {
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b086      	sub	sp, #24
 8000fec:	af02      	add	r7, sp, #8
 8000fee:	4603      	mov	r3, r0
 8000ff0:	71fb      	strb	r3, [r7, #7]
	uint8_t Txdata[2] = { 0x40 , data };
 8000ff2:	2340      	movs	r3, #64	; 0x40
 8000ff4:	733b      	strb	r3, [r7, #12]
 8000ff6:	79fb      	ldrb	r3, [r7, #7]
 8000ff8:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1,SLAVEADRESS,Txdata,2,100);
 8000ffa:	f107 020c 	add.w	r2, r7, #12
 8000ffe:	2364      	movs	r3, #100	; 0x64
 8001000:	9300      	str	r3, [sp, #0]
 8001002:	2302      	movs	r3, #2
 8001004:	217c      	movs	r1, #124	; 0x7c
 8001006:	4803      	ldr	r0, [pc, #12]	; (8001014 <lcd_data+0x2c>)
 8001008:	f00a f956 	bl	800b2b8 <HAL_I2C_Master_Transmit>
}
 800100c:	bf00      	nop
 800100e:	3710      	adds	r7, #16
 8001010:	46bd      	mov	sp, r7
 8001012:	bd80      	pop	{r7, pc}
 8001014:	2004a668 	.word	0x2004a668

08001018 <lcd_init>:

void lcd_init(){
 8001018:	b580      	push	{r7, lr}
 800101a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);//lcd_reset_pin
 800101c:	2201      	movs	r2, #1
 800101e:	2110      	movs	r1, #16
 8001020:	481e      	ldr	r0, [pc, #120]	; (800109c <lcd_init+0x84>)
 8001022:	f009 fff7 	bl	800b014 <HAL_GPIO_WritePin>
	HAL_Delay(40);
 8001026:	2028      	movs	r0, #40	; 0x28
 8001028:	f008 fd5e 	bl	8009ae8 <HAL_Delay>
	lcd_cmd(0x38);
 800102c:	2038      	movs	r0, #56	; 0x38
 800102e:	f7ff ffc3 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 8001032:	2001      	movs	r0, #1
 8001034:	f008 fd58 	bl	8009ae8 <HAL_Delay>
	lcd_cmd(0x39);
 8001038:	2039      	movs	r0, #57	; 0x39
 800103a:	f7ff ffbd 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 800103e:	2001      	movs	r0, #1
 8001040:	f008 fd52 	bl	8009ae8 <HAL_Delay>
	lcd_cmd(0x14);
 8001044:	2014      	movs	r0, #20
 8001046:	f7ff ffb7 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 800104a:	2001      	movs	r0, #1
 800104c:	f008 fd4c 	bl	8009ae8 <HAL_Delay>
	lcd_cmd(0x70);
 8001050:	2070      	movs	r0, #112	; 0x70
 8001052:	f7ff ffb1 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 8001056:	2001      	movs	r0, #1
 8001058:	f008 fd46 	bl	8009ae8 <HAL_Delay>
	lcd_cmd(0x56);
 800105c:	2056      	movs	r0, #86	; 0x56
 800105e:	f7ff ffab 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 8001062:	2001      	movs	r0, #1
 8001064:	f008 fd40 	bl	8009ae8 <HAL_Delay>
	lcd_cmd(0x6C);
 8001068:	206c      	movs	r0, #108	; 0x6c
 800106a:	f7ff ffa5 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(200);
 800106e:	20c8      	movs	r0, #200	; 0xc8
 8001070:	f008 fd3a 	bl	8009ae8 <HAL_Delay>
	lcd_cmd(0x38);
 8001074:	2038      	movs	r0, #56	; 0x38
 8001076:	f7ff ff9f 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 800107a:	2001      	movs	r0, #1
 800107c:	f008 fd34 	bl	8009ae8 <HAL_Delay>
	lcd_cmd(0x0C);
 8001080:	200c      	movs	r0, #12
 8001082:	f7ff ff99 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 8001086:	2001      	movs	r0, #1
 8001088:	f008 fd2e 	bl	8009ae8 <HAL_Delay>
	lcd_cmd(0x01);
 800108c:	2001      	movs	r0, #1
 800108e:	f7ff ff93 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 8001092:	2001      	movs	r0, #1
 8001094:	f008 fd28 	bl	8009ae8 <HAL_Delay>
}
 8001098:	bf00      	nop
 800109a:	bd80      	pop	{r7, pc}
 800109c:	40020000 	.word	0x40020000

080010a0 <lcd_clear>:

void lcd_clear(){
 80010a0:	b580      	push	{r7, lr}
 80010a2:	af00      	add	r7, sp, #0
	lcd_cmd(0x01);
 80010a4:	2001      	movs	r0, #1
 80010a6:	f7ff ff87 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 80010aa:	2001      	movs	r0, #1
 80010ac:	f008 fd1c 	bl	8009ae8 <HAL_Delay>
	lcd_cmd(0x02);
 80010b0:	2002      	movs	r0, #2
 80010b2:	f7ff ff81 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 80010b6:	2001      	movs	r0, #1
 80010b8:	f008 fd16 	bl	8009ae8 <HAL_Delay>
}
 80010bc:	bf00      	nop
 80010be:	bd80      	pop	{r7, pc}

080010c0 <lcd_locate>:

void lcd_locate(int x, int y) {
 80010c0:	b580      	push	{r7, lr}
 80010c2:	b082      	sub	sp, #8
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	6078      	str	r0, [r7, #4]
 80010c8:	6039      	str	r1, [r7, #0]
	lcd_cmd(0x80 + y*0x40 + x);
 80010ca:	683b      	ldr	r3, [r7, #0]
 80010cc:	3302      	adds	r3, #2
 80010ce:	b2db      	uxtb	r3, r3
 80010d0:	019b      	lsls	r3, r3, #6
 80010d2:	b2da      	uxtb	r2, r3
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	b2db      	uxtb	r3, r3
 80010d8:	4413      	add	r3, r2
 80010da:	b2db      	uxtb	r3, r3
 80010dc:	4618      	mov	r0, r3
 80010de:	f7ff ff6b 	bl	8000fb8 <lcd_cmd>
}
 80010e2:	bf00      	nop
 80010e4:	3708      	adds	r7, #8
 80010e6:	46bd      	mov	sp, r7
 80010e8:	bd80      	pop	{r7, pc}

080010ea <lcd_print>:

void lcd_print(const char *str) {
 80010ea:	b580      	push	{r7, lr}
 80010ec:	b082      	sub	sp, #8
 80010ee:	af00      	add	r7, sp, #0
 80010f0:	6078      	str	r0, [r7, #4]
	while(*str != '\0')
 80010f2:	e007      	b.n	8001104 <lcd_print+0x1a>
	{
			lcd_data(*str);
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	781b      	ldrb	r3, [r3, #0]
 80010f8:	4618      	mov	r0, r3
 80010fa:	f7ff ff75 	bl	8000fe8 <lcd_data>
			str++;
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	3301      	adds	r3, #1
 8001102:	607b      	str	r3, [r7, #4]
	while(*str != '\0')
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	781b      	ldrb	r3, [r3, #0]
 8001108:	2b00      	cmp	r3, #0
 800110a:	d1f3      	bne.n	80010f4 <lcd_print+0xa>
	}
}
 800110c:	bf00      	nop
 800110e:	3708      	adds	r7, #8
 8001110:	46bd      	mov	sp, r7
 8001112:	bd80      	pop	{r7, pc}

08001114 <lcd_printf>:

short lcd_printf(const char *format, ...) {
 8001114:	b40f      	push	{r0, r1, r2, r3}
 8001116:	b580      	push	{r7, lr}
 8001118:	b088      	sub	sp, #32
 800111a:	af00      	add	r7, sp, #0
	va_list argptr;
	char lcd_bff[20];
	short ret;

  va_start(argptr, format);
 800111c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001120:	61bb      	str	r3, [r7, #24]
  ret = vsprintf(lcd_bff, format, argptr);
 8001122:	1d3b      	adds	r3, r7, #4
 8001124:	69ba      	ldr	r2, [r7, #24]
 8001126:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001128:	4618      	mov	r0, r3
 800112a:	f014 ff95 	bl	8016058 <vsiprintf>
 800112e:	4603      	mov	r3, r0
 8001130:	83fb      	strh	r3, [r7, #30]
	va_end(argptr);

	if(ret>0) {
 8001132:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8001136:	2b00      	cmp	r3, #0
 8001138:	dd03      	ble.n	8001142 <lcd_printf+0x2e>
		lcd_print(lcd_bff);
 800113a:	1d3b      	adds	r3, r7, #4
 800113c:	4618      	mov	r0, r3
 800113e:	f7ff ffd4 	bl	80010ea <lcd_print>
	}

	return ret;
 8001142:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
}
 8001146:	4618      	mov	r0, r3
 8001148:	3720      	adds	r7, #32
 800114a:	46bd      	mov	sp, r7
 800114c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001150:	b004      	add	sp, #16
 8001152:	4770      	bx	lr

08001154 <_ZN3ESC20getCounterPeriodTIM3Ef>:
#define ESC_MAX_TIM10_11 7559

//---private---//

uint16_t ESC::getCounterPeriodTIM3(float ratio)
{
 8001154:	b480      	push	{r7}
 8001156:	b083      	sub	sp, #12
 8001158:	af00      	add	r7, sp, #0
 800115a:	6078      	str	r0, [r7, #4]
 800115c:	ed87 0a00 	vstr	s0, [r7]
	return int((ESC_MAX_TIM3 - ESC_MIN_TIM3) * ratio + ESC_MIN_TIM3);
 8001160:	edd7 7a00 	vldr	s15, [r7]
 8001164:	ed9f 7a09 	vldr	s14, [pc, #36]	; 800118c <_ZN3ESC20getCounterPeriodTIM3Ef+0x38>
 8001168:	ee67 7a87 	vmul.f32	s15, s15, s14
 800116c:	ed9f 7a08 	vldr	s14, [pc, #32]	; 8001190 <_ZN3ESC20getCounterPeriodTIM3Ef+0x3c>
 8001170:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001174:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001178:	ee17 3a90 	vmov	r3, s15
 800117c:	b29b      	uxth	r3, r3
}
 800117e:	4618      	mov	r0, r3
 8001180:	370c      	adds	r7, #12
 8001182:	46bd      	mov	sp, r7
 8001184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001188:	4770      	bx	lr
 800118a:	bf00      	nop
 800118c:	44ec4000 	.word	0x44ec4000
 8001190:	44ec2000 	.word	0x44ec2000

08001194 <_ZN3ESC24getCounterPeriodTIM10_11Ef>:

uint16_t ESC::getCounterPeriodTIM10_11(float ratio)
{
 8001194:	b480      	push	{r7}
 8001196:	b083      	sub	sp, #12
 8001198:	af00      	add	r7, sp, #0
 800119a:	6078      	str	r0, [r7, #4]
 800119c:	ed87 0a00 	vstr	s0, [r7]
	return int((ESC_MAX_TIM10_11 - ESC_MIN_TIM10_11) * ratio + ESC_MIN_TIM10_11);
 80011a0:	edd7 7a00 	vldr	s15, [r7]
 80011a4:	ed9f 7a09 	vldr	s14, [pc, #36]	; 80011cc <_ZN3ESC24getCounterPeriodTIM10_11Ef+0x38>
 80011a8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80011ac:	ed9f 7a08 	vldr	s14, [pc, #32]	; 80011d0 <_ZN3ESC24getCounterPeriodTIM10_11Ef+0x3c>
 80011b0:	ee77 7a87 	vadd.f32	s15, s15, s14
 80011b4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80011b8:	ee17 3a90 	vmov	r3, s15
 80011bc:	b29b      	uxth	r3, r3
}
 80011be:	4618      	mov	r0, r3
 80011c0:	370c      	adds	r7, #12
 80011c2:	46bd      	mov	sp, r7
 80011c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c8:	4770      	bx	lr
 80011ca:	bf00      	nop
 80011cc:	456cd000 	.word	0x456cd000
 80011d0:	456ba000 	.word	0x456ba000

080011d4 <_ZN3ESCC1Ev>:

//---public---//
ESC::ESC()
 80011d4:	b480      	push	{r7}
 80011d6:	b083      	sub	sp, #12
 80011d8:	af00      	add	r7, sp, #0
 80011da:	6078      	str	r0, [r7, #4]
{

}
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	4618      	mov	r0, r3
 80011e0:	370c      	adds	r7, #12
 80011e2:	46bd      	mov	sp, r7
 80011e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e8:	4770      	bx	lr
	...

080011ec <_ZN3ESC4initEv>:

void ESC::init()
{
 80011ec:	b580      	push	{r7, lr}
 80011ee:	b082      	sub	sp, #8
 80011f0:	af00      	add	r7, sp, #0
 80011f2:	6078      	str	r0, [r7, #4]
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 80011f4:	2100      	movs	r1, #0
 80011f6:	4813      	ldr	r0, [pc, #76]	; (8001244 <_ZN3ESC4initEv+0x58>)
 80011f8:	f00d fe26 	bl	800ee48 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 80011fc:	2104      	movs	r1, #4
 80011fe:	4811      	ldr	r0, [pc, #68]	; (8001244 <_ZN3ESC4initEv+0x58>)
 8001200:	f00d fe22 	bl	800ee48 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim10, TIM_CHANNEL_1);
 8001204:	2100      	movs	r1, #0
 8001206:	4810      	ldr	r0, [pc, #64]	; (8001248 <_ZN3ESC4initEv+0x5c>)
 8001208:	f00d fe1e 	bl	800ee48 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim11, TIM_CHANNEL_1);
 800120c:	2100      	movs	r1, #0
 800120e:	480f      	ldr	r0, [pc, #60]	; (800124c <_ZN3ESC4initEv+0x60>)
 8001210:	f00d fe1a 	bl	800ee48 <HAL_TIM_PWM_Start>
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, ESC_MIN_TIM3);
 8001214:	4b0b      	ldr	r3, [pc, #44]	; (8001244 <_ZN3ESC4initEv+0x58>)
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	f240 7261 	movw	r2, #1889	; 0x761
 800121c:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, ESC_MIN_TIM3);
 800121e:	4b09      	ldr	r3, [pc, #36]	; (8001244 <_ZN3ESC4initEv+0x58>)
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	f240 7261 	movw	r2, #1889	; 0x761
 8001226:	639a      	str	r2, [r3, #56]	; 0x38
	__HAL_TIM_SET_COMPARE(&htim10, TIM_CHANNEL_1, ESC_MIN_TIM10_11);
 8001228:	4b07      	ldr	r3, [pc, #28]	; (8001248 <_ZN3ESC4initEv+0x5c>)
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	f640 62ba 	movw	r2, #3770	; 0xeba
 8001230:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim11, TIM_CHANNEL_1, ESC_MIN_TIM10_11);
 8001232:	4b06      	ldr	r3, [pc, #24]	; (800124c <_ZN3ESC4initEv+0x60>)
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	f640 62ba 	movw	r2, #3770	; 0xeba
 800123a:	635a      	str	r2, [r3, #52]	; 0x34
}
 800123c:	bf00      	nop
 800123e:	3708      	adds	r7, #8
 8001240:	46bd      	mov	sp, r7
 8001242:	bd80      	pop	{r7, pc}
 8001244:	2004a754 	.word	0x2004a754
 8001248:	2004a6bc 	.word	0x2004a6bc
 800124c:	2004a7dc 	.word	0x2004a7dc

08001250 <_ZN3ESC2onEffff>:

void ESC::on(float FL, float FR, float RL, float RR)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	b086      	sub	sp, #24
 8001254:	af00      	add	r7, sp, #0
 8001256:	6178      	str	r0, [r7, #20]
 8001258:	ed87 0a04 	vstr	s0, [r7, #16]
 800125c:	edc7 0a03 	vstr	s1, [r7, #12]
 8001260:	ed87 1a02 	vstr	s2, [r7, #8]
 8001264:	edc7 1a01 	vstr	s3, [r7, #4]
	if(FL > 1.0) FL = 1.0;
 8001268:	edd7 7a04 	vldr	s15, [r7, #16]
 800126c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001270:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001274:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001278:	dd03      	ble.n	8001282 <_ZN3ESC2onEffff+0x32>
 800127a:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 800127e:	613b      	str	r3, [r7, #16]
 8001280:	e009      	b.n	8001296 <_ZN3ESC2onEffff+0x46>
	else if(FL < 0) FL = 0;
 8001282:	edd7 7a04 	vldr	s15, [r7, #16]
 8001286:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800128a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800128e:	d502      	bpl.n	8001296 <_ZN3ESC2onEffff+0x46>
 8001290:	f04f 0300 	mov.w	r3, #0
 8001294:	613b      	str	r3, [r7, #16]

	if(FR > 1.0) FR = 1.0;
 8001296:	edd7 7a03 	vldr	s15, [r7, #12]
 800129a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800129e:	eef4 7ac7 	vcmpe.f32	s15, s14
 80012a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012a6:	dd03      	ble.n	80012b0 <_ZN3ESC2onEffff+0x60>
 80012a8:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 80012ac:	60fb      	str	r3, [r7, #12]
 80012ae:	e009      	b.n	80012c4 <_ZN3ESC2onEffff+0x74>
	else if(FR < 0) FR = 0;
 80012b0:	edd7 7a03 	vldr	s15, [r7, #12]
 80012b4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80012b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012bc:	d502      	bpl.n	80012c4 <_ZN3ESC2onEffff+0x74>
 80012be:	f04f 0300 	mov.w	r3, #0
 80012c2:	60fb      	str	r3, [r7, #12]

	if(RL > 1.0) RL = 1.0;
 80012c4:	edd7 7a02 	vldr	s15, [r7, #8]
 80012c8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80012cc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80012d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012d4:	dd03      	ble.n	80012de <_ZN3ESC2onEffff+0x8e>
 80012d6:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 80012da:	60bb      	str	r3, [r7, #8]
 80012dc:	e009      	b.n	80012f2 <_ZN3ESC2onEffff+0xa2>
	else if(RL < 0) RL = 0;
 80012de:	edd7 7a02 	vldr	s15, [r7, #8]
 80012e2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80012e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012ea:	d502      	bpl.n	80012f2 <_ZN3ESC2onEffff+0xa2>
 80012ec:	f04f 0300 	mov.w	r3, #0
 80012f0:	60bb      	str	r3, [r7, #8]

	if(RR > 1.0) RR = 1.0;
 80012f2:	edd7 7a01 	vldr	s15, [r7, #4]
 80012f6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80012fa:	eef4 7ac7 	vcmpe.f32	s15, s14
 80012fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001302:	dd03      	ble.n	800130c <_ZN3ESC2onEffff+0xbc>
 8001304:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8001308:	607b      	str	r3, [r7, #4]
 800130a:	e009      	b.n	8001320 <_ZN3ESC2onEffff+0xd0>
	else if(RR < 0) RR = 0;
 800130c:	edd7 7a01 	vldr	s15, [r7, #4]
 8001310:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001314:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001318:	d502      	bpl.n	8001320 <_ZN3ESC2onEffff+0xd0>
 800131a:	f04f 0300 	mov.w	r3, #0
 800131e:	607b      	str	r3, [r7, #4]

	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, getCounterPeriodTIM3(FL));
 8001320:	ed97 0a04 	vldr	s0, [r7, #16]
 8001324:	6978      	ldr	r0, [r7, #20]
 8001326:	f7ff ff15 	bl	8001154 <_ZN3ESC20getCounterPeriodTIM3Ef>
 800132a:	4603      	mov	r3, r0
 800132c:	461a      	mov	r2, r3
 800132e:	4b12      	ldr	r3, [pc, #72]	; (8001378 <_ZN3ESC2onEffff+0x128>)
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	639a      	str	r2, [r3, #56]	; 0x38
	__HAL_TIM_SET_COMPARE(&htim11, TIM_CHANNEL_1, getCounterPeriodTIM10_11(FR));
 8001334:	ed97 0a03 	vldr	s0, [r7, #12]
 8001338:	6978      	ldr	r0, [r7, #20]
 800133a:	f7ff ff2b 	bl	8001194 <_ZN3ESC24getCounterPeriodTIM10_11Ef>
 800133e:	4603      	mov	r3, r0
 8001340:	461a      	mov	r2, r3
 8001342:	4b0e      	ldr	r3, [pc, #56]	; (800137c <_ZN3ESC2onEffff+0x12c>)
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, getCounterPeriodTIM3(RL));
 8001348:	ed97 0a02 	vldr	s0, [r7, #8]
 800134c:	6978      	ldr	r0, [r7, #20]
 800134e:	f7ff ff01 	bl	8001154 <_ZN3ESC20getCounterPeriodTIM3Ef>
 8001352:	4603      	mov	r3, r0
 8001354:	461a      	mov	r2, r3
 8001356:	4b08      	ldr	r3, [pc, #32]	; (8001378 <_ZN3ESC2onEffff+0x128>)
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim10, TIM_CHANNEL_1, getCounterPeriodTIM10_11(RR));
 800135c:	ed97 0a01 	vldr	s0, [r7, #4]
 8001360:	6978      	ldr	r0, [r7, #20]
 8001362:	f7ff ff17 	bl	8001194 <_ZN3ESC24getCounterPeriodTIM10_11Ef>
 8001366:	4603      	mov	r3, r0
 8001368:	461a      	mov	r2, r3
 800136a:	4b05      	ldr	r3, [pc, #20]	; (8001380 <_ZN3ESC2onEffff+0x130>)
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	635a      	str	r2, [r3, #52]	; 0x34
}
 8001370:	bf00      	nop
 8001372:	3718      	adds	r7, #24
 8001374:	46bd      	mov	sp, r7
 8001376:	bd80      	pop	{r7, pc}
 8001378:	2004a754 	.word	0x2004a754
 800137c:	2004a7dc 	.word	0x2004a7dc
 8001380:	2004a6bc 	.word	0x2004a6bc

08001384 <_ZN3ESC3offEv>:

void ESC::off()
{
 8001384:	b480      	push	{r7}
 8001386:	b083      	sub	sp, #12
 8001388:	af00      	add	r7, sp, #0
 800138a:	6078      	str	r0, [r7, #4]
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, ESC_MIN_TIM3);
 800138c:	4b0c      	ldr	r3, [pc, #48]	; (80013c0 <_ZN3ESC3offEv+0x3c>)
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	f240 7261 	movw	r2, #1889	; 0x761
 8001394:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, ESC_MIN_TIM3);
 8001396:	4b0a      	ldr	r3, [pc, #40]	; (80013c0 <_ZN3ESC3offEv+0x3c>)
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	f240 7261 	movw	r2, #1889	; 0x761
 800139e:	639a      	str	r2, [r3, #56]	; 0x38
	__HAL_TIM_SET_COMPARE(&htim10, TIM_CHANNEL_1, ESC_MIN_TIM10_11);
 80013a0:	4b08      	ldr	r3, [pc, #32]	; (80013c4 <_ZN3ESC3offEv+0x40>)
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	f640 62ba 	movw	r2, #3770	; 0xeba
 80013a8:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim11, TIM_CHANNEL_1, ESC_MIN_TIM10_11);
 80013aa:	4b07      	ldr	r3, [pc, #28]	; (80013c8 <_ZN3ESC3offEv+0x44>)
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	f640 62ba 	movw	r2, #3770	; 0xeba
 80013b2:	635a      	str	r2, [r3, #52]	; 0x34
}
 80013b4:	bf00      	nop
 80013b6:	370c      	adds	r7, #12
 80013b8:	46bd      	mov	sp, r7
 80013ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013be:	4770      	bx	lr
 80013c0:	2004a754 	.word	0x2004a754
 80013c4:	2004a6bc 	.word	0x2004a6bc
 80013c8:	2004a7dc 	.word	0x2004a7dc

080013cc <_ZN7EncoderC1Ev>:

float monitor_distance;
float monitor_cnt_l;
float monitor_cnt_l_lpf;

Encoder::Encoder() : cnt_l_(0), cnt_r_(0), distance_(0), total_cnt_l_(0), total_cnt_r_(0), distance_10mm_(0), total_distance_(0),
 80013cc:	b480      	push	{r7}
 80013ce:	b083      	sub	sp, #12
 80013d0:	af00      	add	r7, sp, #0
 80013d2:	6078      	str	r0, [r7, #4]
		cross_line_ignore_distance_(0), goal_judge_distance_(0){}
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	f04f 0200 	mov.w	r2, #0
 80013da:	601a      	str	r2, [r3, #0]
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	f04f 0200 	mov.w	r2, #0
 80013e2:	605a      	str	r2, [r3, #4]
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	f04f 0200 	mov.w	r2, #0
 80013ea:	609a      	str	r2, [r3, #8]
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	f04f 0200 	mov.w	r2, #0
 80013f2:	60da      	str	r2, [r3, #12]
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	f04f 0200 	mov.w	r2, #0
 80013fa:	611a      	str	r2, [r3, #16]
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	f04f 0200 	mov.w	r2, #0
 8001402:	615a      	str	r2, [r3, #20]
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	f04f 0200 	mov.w	r2, #0
 800140a:	619a      	str	r2, [r3, #24]
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	f04f 0200 	mov.w	r2, #0
 8001412:	61da      	str	r2, [r3, #28]
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	f04f 0200 	mov.w	r2, #0
 800141a:	621a      	str	r2, [r3, #32]
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	4618      	mov	r0, r3
 8001420:	370c      	adds	r7, #12
 8001422:	46bd      	mov	sp, r7
 8001424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001428:	4770      	bx	lr
	...

0800142c <_ZN7Encoder4initEv>:

void Encoder::init()
{
 800142c:	b580      	push	{r7, lr}
 800142e:	b082      	sub	sp, #8
 8001430:	af00      	add	r7, sp, #0
 8001432:	6078      	str	r0, [r7, #4]
	HAL_TIM_Encoder_Start(&htim1,TIM_CHANNEL_ALL);
 8001434:	213c      	movs	r1, #60	; 0x3c
 8001436:	4809      	ldr	r0, [pc, #36]	; (800145c <_ZN7Encoder4initEv+0x30>)
 8001438:	f00d fdd6 	bl	800efe8 <HAL_TIM_Encoder_Start>
	HAL_TIM_Encoder_Start(&htim8,TIM_CHANNEL_ALL);
 800143c:	213c      	movs	r1, #60	; 0x3c
 800143e:	4808      	ldr	r0, [pc, #32]	; (8001460 <_ZN7Encoder4initEv+0x34>)
 8001440:	f00d fdd2 	bl	800efe8 <HAL_TIM_Encoder_Start>
	TIM1 -> CNT = CNT_OFFSET;
 8001444:	4b07      	ldr	r3, [pc, #28]	; (8001464 <_ZN7Encoder4initEv+0x38>)
 8001446:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800144a:	625a      	str	r2, [r3, #36]	; 0x24
	TIM8 -> CNT = CNT_OFFSET;
 800144c:	4b06      	ldr	r3, [pc, #24]	; (8001468 <_ZN7Encoder4initEv+0x3c>)
 800144e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001452:	625a      	str	r2, [r3, #36]	; 0x24
}
 8001454:	bf00      	nop
 8001456:	3708      	adds	r7, #8
 8001458:	46bd      	mov	sp, r7
 800145a:	bd80      	pop	{r7, pc}
 800145c:	2004a8bc 	.word	0x2004a8bc
 8001460:	2004a5a0 	.word	0x2004a5a0
 8001464:	40010000 	.word	0x40010000
 8001468:	40010400 	.word	0x40010400
 800146c:	00000000 	.word	0x00000000

08001470 <_ZN7Encoder6updateEv>:

void Encoder::update()
{
 8001470:	b590      	push	{r4, r7, lr}
 8001472:	b085      	sub	sp, #20
 8001474:	af00      	add	r7, sp, #0
 8001476:	6078      	str	r0, [r7, #4]
	//static float pre_cnt_l, pre_cnt_r;
	float cnt_l = (float(CNT_OFFSET) - float(TIM1 -> CNT)) * CORRECTION_COEFFICIENT;
 8001478:	4b3f      	ldr	r3, [pc, #252]	; (8001578 <_ZN7Encoder6updateEv+0x108>)
 800147a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800147c:	ee07 3a90 	vmov	s15, r3
 8001480:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001484:	ed9f 7a3d 	vldr	s14, [pc, #244]	; 800157c <_ZN7Encoder6updateEv+0x10c>
 8001488:	ee77 7a67 	vsub.f32	s15, s14, s15
 800148c:	ed9f 7a3c 	vldr	s14, [pc, #240]	; 8001580 <_ZN7Encoder6updateEv+0x110>
 8001490:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001494:	edc7 7a03 	vstr	s15, [r7, #12]
	float cnt_r = (float(TIM8 -> CNT) - float(CNT_OFFSET)) * CORRECTION_COEFFICIENT;
 8001498:	4b3a      	ldr	r3, [pc, #232]	; (8001584 <_ZN7Encoder6updateEv+0x114>)
 800149a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800149c:	ee07 3a90 	vmov	s15, r3
 80014a0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80014a4:	ed9f 7a35 	vldr	s14, [pc, #212]	; 800157c <_ZN7Encoder6updateEv+0x10c>
 80014a8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80014ac:	ed9f 7a34 	vldr	s14, [pc, #208]	; 8001580 <_ZN7Encoder6updateEv+0x110>
 80014b0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80014b4:	edc7 7a02 	vstr	s15, [r7, #8]
	//monitor_cnt_l = cnt_l;

	cnt_l_ = cnt_l;
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	68fa      	ldr	r2, [r7, #12]
 80014bc:	601a      	str	r2, [r3, #0]
	cnt_r_ = cnt_r;
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	68ba      	ldr	r2, [r7, #8]
 80014c2:	605a      	str	r2, [r3, #4]

	//distance_ = distance_ + DISTANCE_PER_CNT * (cnt_l_ + cnt_r_) / 2;
	distance_ = DISTANCE_PER_CNT * (cnt_l_ + cnt_r_) / 2;
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	ed93 7a00 	vldr	s14, [r3]
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	edd3 7a01 	vldr	s15, [r3, #4]
 80014d0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80014d4:	ee17 0a90 	vmov	r0, s15
 80014d8:	f7ff f84e 	bl	8000578 <__aeabi_f2d>
 80014dc:	a324      	add	r3, pc, #144	; (adr r3, 8001570 <_ZN7Encoder6updateEv+0x100>)
 80014de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014e2:	f7ff f8a1 	bl	8000628 <__aeabi_dmul>
 80014e6:	4603      	mov	r3, r0
 80014e8:	460c      	mov	r4, r1
 80014ea:	4618      	mov	r0, r3
 80014ec:	4621      	mov	r1, r4
 80014ee:	f04f 0200 	mov.w	r2, #0
 80014f2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80014f6:	f7ff f9c1 	bl	800087c <__aeabi_ddiv>
 80014fa:	4603      	mov	r3, r0
 80014fc:	460c      	mov	r4, r1
 80014fe:	4618      	mov	r0, r3
 8001500:	4621      	mov	r1, r4
 8001502:	f7ff fb89 	bl	8000c18 <__aeabi_d2f>
 8001506:	4602      	mov	r2, r0
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	609a      	str	r2, [r3, #8]
	distance_10mm_ += distance_;
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	ed93 7a05 	vldr	s14, [r3, #20]
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	edd3 7a02 	vldr	s15, [r3, #8]
 8001518:	ee77 7a27 	vadd.f32	s15, s14, s15
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	edc3 7a05 	vstr	s15, [r3, #20]
	total_distance_ += distance_;
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	ed93 7a06 	vldr	s14, [r3, #24]
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	edd3 7a02 	vldr	s15, [r3, #8]
 800152e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	edc3 7a06 	vstr	s15, [r3, #24]
	cross_line_ignore_distance_ += distance_;
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	ed93 7a07 	vldr	s14, [r3, #28]
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	edd3 7a02 	vldr	s15, [r3, #8]
 8001544:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	edc3 7a07 	vstr	s15, [r3, #28]
	goal_judge_distance_ += distance_;
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	ed93 7a08 	vldr	s14, [r3, #32]
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	edd3 7a02 	vldr	s15, [r3, #8]
 800155a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	edc3 7a08 	vstr	s15, [r3, #32]
	//monitor_distance = distance_10mm_;
}
 8001564:	bf00      	nop
 8001566:	3714      	adds	r7, #20
 8001568:	46bd      	mov	sp, r7
 800156a:	bd90      	pop	{r4, r7, pc}
 800156c:	f3af 8000 	nop.w
 8001570:	ce73a049 	.word	0xce73a049
 8001574:	3f77a3f6 	.word	0x3f77a3f6
 8001578:	40010000 	.word	0x40010000
 800157c:	47000000 	.word	0x47000000
 8001580:	3f912547 	.word	0x3f912547
 8001584:	40010400 	.word	0x40010400

08001588 <_ZN7Encoder5clearEv>:

void Encoder::clear()
{
 8001588:	b480      	push	{r7}
 800158a:	b083      	sub	sp, #12
 800158c:	af00      	add	r7, sp, #0
 800158e:	6078      	str	r0, [r7, #4]
	cnt_l_ = 0;
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	f04f 0200 	mov.w	r2, #0
 8001596:	601a      	str	r2, [r3, #0]
	cnt_r_ = 0;
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	f04f 0200 	mov.w	r2, #0
 800159e:	605a      	str	r2, [r3, #4]
	TIM1 -> CNT = CNT_OFFSET;
 80015a0:	4b08      	ldr	r3, [pc, #32]	; (80015c4 <_ZN7Encoder5clearEv+0x3c>)
 80015a2:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80015a6:	625a      	str	r2, [r3, #36]	; 0x24
	TIM8 -> CNT = CNT_OFFSET;
 80015a8:	4b07      	ldr	r3, [pc, #28]	; (80015c8 <_ZN7Encoder5clearEv+0x40>)
 80015aa:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80015ae:	625a      	str	r2, [r3, #36]	; 0x24
	distance_ = 0;
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	f04f 0200 	mov.w	r2, #0
 80015b6:	609a      	str	r2, [r3, #8]
}
 80015b8:	bf00      	nop
 80015ba:	370c      	adds	r7, #12
 80015bc:	46bd      	mov	sp, r7
 80015be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c2:	4770      	bx	lr
 80015c4:	40010000 	.word	0x40010000
 80015c8:	40010400 	.word	0x40010400

080015cc <_ZN7Encoder6getCntERfS0_>:

void Encoder::getCnt(float &cnt_l, float &cnt_r)
{
 80015cc:	b480      	push	{r7}
 80015ce:	b085      	sub	sp, #20
 80015d0:	af00      	add	r7, sp, #0
 80015d2:	60f8      	str	r0, [r7, #12]
 80015d4:	60b9      	str	r1, [r7, #8]
 80015d6:	607a      	str	r2, [r7, #4]
	cnt_l = cnt_l_;
 80015d8:	68fb      	ldr	r3, [r7, #12]
 80015da:	681a      	ldr	r2, [r3, #0]
 80015dc:	68bb      	ldr	r3, [r7, #8]
 80015de:	601a      	str	r2, [r3, #0]
	cnt_r = cnt_r_;
 80015e0:	68fb      	ldr	r3, [r7, #12]
 80015e2:	685a      	ldr	r2, [r3, #4]
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	601a      	str	r2, [r3, #0]
}
 80015e8:	bf00      	nop
 80015ea:	3714      	adds	r7, #20
 80015ec:	46bd      	mov	sp, r7
 80015ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f2:	4770      	bx	lr

080015f4 <_ZN7Encoder11getDistanceEv>:

float Encoder::getDistance()
{
 80015f4:	b480      	push	{r7}
 80015f6:	b083      	sub	sp, #12
 80015f8:	af00      	add	r7, sp, #0
 80015fa:	6078      	str	r0, [r7, #4]
	return distance_;
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	689b      	ldr	r3, [r3, #8]
 8001600:	ee07 3a90 	vmov	s15, r3
}
 8001604:	eeb0 0a67 	vmov.f32	s0, s15
 8001608:	370c      	adds	r7, #12
 800160a:	46bd      	mov	sp, r7
 800160c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001610:	4770      	bx	lr

08001612 <_ZN7Encoder15getDistance10mmEv>:

float Encoder::getDistance10mm()
{
 8001612:	b480      	push	{r7}
 8001614:	b083      	sub	sp, #12
 8001616:	af00      	add	r7, sp, #0
 8001618:	6078      	str	r0, [r7, #4]
	return distance_10mm_;
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	695b      	ldr	r3, [r3, #20]
 800161e:	ee07 3a90 	vmov	s15, r3
}
 8001622:	eeb0 0a67 	vmov.f32	s0, s15
 8001626:	370c      	adds	r7, #12
 8001628:	46bd      	mov	sp, r7
 800162a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800162e:	4770      	bx	lr

08001630 <_ZN7Encoder16getTotalDistanceEv>:

float Encoder::getTotalDistance()
{
 8001630:	b480      	push	{r7}
 8001632:	b083      	sub	sp, #12
 8001634:	af00      	add	r7, sp, #0
 8001636:	6078      	str	r0, [r7, #4]
	return total_distance_;
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	699b      	ldr	r3, [r3, #24]
 800163c:	ee07 3a90 	vmov	s15, r3
}
 8001640:	eeb0 0a67 	vmov.f32	s0, s15
 8001644:	370c      	adds	r7, #12
 8001646:	46bd      	mov	sp, r7
 8001648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800164c:	4770      	bx	lr

0800164e <_ZN7Encoder16setTotalDistanceEf>:

void Encoder::setTotalDistance(float true_distance){
 800164e:	b480      	push	{r7}
 8001650:	b083      	sub	sp, #12
 8001652:	af00      	add	r7, sp, #0
 8001654:	6078      	str	r0, [r7, #4]
 8001656:	ed87 0a00 	vstr	s0, [r7]
	total_distance_ = true_distance;
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	683a      	ldr	r2, [r7, #0]
 800165e:	619a      	str	r2, [r3, #24]
}
 8001660:	bf00      	nop
 8001662:	370c      	adds	r7, #12
 8001664:	46bd      	mov	sp, r7
 8001666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800166a:	4770      	bx	lr

0800166c <_ZN7Encoder17clearDistance10mmEv>:
	return (total_cnt_l_ + total_cnt_r_) / 2;
}
*/

void Encoder::clearDistance10mm()
{
 800166c:	b480      	push	{r7}
 800166e:	b083      	sub	sp, #12
 8001670:	af00      	add	r7, sp, #0
 8001672:	6078      	str	r0, [r7, #4]
	//total_cnt_l_ = 0;
	//total_cnt_r_ = 0;
	distance_10mm_ = 0;
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	f04f 0200 	mov.w	r2, #0
 800167a:	615a      	str	r2, [r3, #20]
}
 800167c:	bf00      	nop
 800167e:	370c      	adds	r7, #12
 8001680:	46bd      	mov	sp, r7
 8001682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001686:	4770      	bx	lr

08001688 <_ZN7Encoder18clearTotalDistanceEv>:

void Encoder::clearTotalDistance()
{
 8001688:	b480      	push	{r7}
 800168a:	b083      	sub	sp, #12
 800168c:	af00      	add	r7, sp, #0
 800168e:	6078      	str	r0, [r7, #4]
	total_distance_ = 0;
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	f04f 0200 	mov.w	r2, #0
 8001696:	619a      	str	r2, [r3, #24]
}
 8001698:	bf00      	nop
 800169a:	370c      	adds	r7, #12
 800169c:	46bd      	mov	sp, r7
 800169e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a2:	4770      	bx	lr

080016a4 <_ZN7Encoder26getCrossLineIgnoreDistanceEv>:

float Encoder::getCrossLineIgnoreDistance()
{
 80016a4:	b480      	push	{r7}
 80016a6:	b083      	sub	sp, #12
 80016a8:	af00      	add	r7, sp, #0
 80016aa:	6078      	str	r0, [r7, #4]
	return cross_line_ignore_distance_;
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	69db      	ldr	r3, [r3, #28]
 80016b0:	ee07 3a90 	vmov	s15, r3
}
 80016b4:	eeb0 0a67 	vmov.f32	s0, s15
 80016b8:	370c      	adds	r7, #12
 80016ba:	46bd      	mov	sp, r7
 80016bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c0:	4770      	bx	lr

080016c2 <_ZN7Encoder28clearCrossLineIgnoreDistanceEv>:

void Encoder::clearCrossLineIgnoreDistance()
{
 80016c2:	b480      	push	{r7}
 80016c4:	b083      	sub	sp, #12
 80016c6:	af00      	add	r7, sp, #0
 80016c8:	6078      	str	r0, [r7, #4]
	cross_line_ignore_distance_ = 0;
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	f04f 0200 	mov.w	r2, #0
 80016d0:	61da      	str	r2, [r3, #28]
}
 80016d2:	bf00      	nop
 80016d4:	370c      	adds	r7, #12
 80016d6:	46bd      	mov	sp, r7
 80016d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016dc:	4770      	bx	lr

080016de <_ZN7Encoder20getGoalJudgeDistanceEv>:

float Encoder::getGoalJudgeDistance()
{
 80016de:	b480      	push	{r7}
 80016e0:	b083      	sub	sp, #12
 80016e2:	af00      	add	r7, sp, #0
 80016e4:	6078      	str	r0, [r7, #4]
	return goal_judge_distance_;
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	6a1b      	ldr	r3, [r3, #32]
 80016ea:	ee07 3a90 	vmov	s15, r3
}
 80016ee:	eeb0 0a67 	vmov.f32	s0, s15
 80016f2:	370c      	adds	r7, #12
 80016f4:	46bd      	mov	sp, r7
 80016f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016fa:	4770      	bx	lr

080016fc <_ZN7Encoder22clearGoalJudgeDistanceEv>:

void Encoder::clearGoalJudgeDistance()
{
 80016fc:	b480      	push	{r7}
 80016fe:	b083      	sub	sp, #12
 8001700:	af00      	add	r7, sp, #0
 8001702:	6078      	str	r0, [r7, #4]
	goal_judge_distance_= 0;
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	f04f 0200 	mov.w	r2, #0
 800170a:	621a      	str	r2, [r3, #32]
}
 800170c:	bf00      	nop
 800170e:	370c      	adds	r7, #12
 8001710:	46bd      	mov	sp, r7
 8001712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001716:	4770      	bx	lr

08001718 <user_fopen>:
//* fopen
//* char, float *: short: 
//* FRESULT:
//*  : 
//************************************************************************/
FRESULT user_fopen(const char *p_folder_name, const char *p_file_name){
 8001718:	b580      	push	{r7, lr}
 800171a:	b084      	sub	sp, #16
 800171c:	af00      	add	r7, sp, #0
 800171e:	6078      	str	r0, [r7, #4]
 8001720:	6039      	str	r1, [r7, #0]

	FRESULT ret = 0;
 8001722:	2300      	movs	r3, #0
 8001724:	73fb      	strb	r3, [r7, #15]

	create_path(p_folder_name, p_file_name);
 8001726:	6839      	ldr	r1, [r7, #0]
 8001728:	6878      	ldr	r0, [r7, #4]
 800172a:	f000 f977 	bl	8001a1c <create_path>

	fopen_folder_and_file();	//
 800172e:	f000 f98b 	bl	8001a48 <fopen_folder_and_file>

	return ret;
 8001732:	7bfb      	ldrb	r3, [r7, #15]
}
 8001734:	4618      	mov	r0, r3
 8001736:	3710      	adds	r7, #16
 8001738:	46bd      	mov	sp, r7
 800173a:	bd80      	pop	{r7, pc}

0800173c <user_fclose>:
//* fclose
//* void
//* FRESULT:
//*  : 
//************************************************************************/
FRESULT user_fclose(){
 800173c:	b580      	push	{r7, lr}
 800173e:	b082      	sub	sp, #8
 8001740:	af00      	add	r7, sp, #0
	FRESULT ret = 0;
 8001742:	2300      	movs	r3, #0
 8001744:	71fb      	strb	r3, [r7, #7]

	f_close(&fil);	//
 8001746:	4804      	ldr	r0, [pc, #16]	; (8001758 <user_fclose+0x1c>)
 8001748:	f012 f9a8 	bl	8013a9c <f_close>

	return ret;
 800174c:	79fb      	ldrb	r3, [r7, #7]
}
 800174e:	4618      	mov	r0, r3
 8001750:	3708      	adds	r7, #8
 8001752:	46bd      	mov	sp, r7
 8001754:	bd80      	pop	{r7, pc}
 8001756:	bf00      	nop
 8001758:	200494ac 	.word	0x200494ac

0800175c <sd_write_float>:
//* SD
//* short, float *, char : 
//* FRESULT:
//*  : 
//************************************************************************/
FRESULT sd_write_float(short size, float *data, char state){
 800175c:	b590      	push	{r4, r7, lr}
 800175e:	b087      	sub	sp, #28
 8001760:	af02      	add	r7, sp, #8
 8001762:	4603      	mov	r3, r0
 8001764:	6039      	str	r1, [r7, #0]
 8001766:	80fb      	strh	r3, [r7, #6]
 8001768:	4613      	mov	r3, r2
 800176a:	717b      	strb	r3, [r7, #5]
	FRESULT ret = 0;
 800176c:	2300      	movs	r3, #0
 800176e:	737b      	strb	r3, [r7, #13]

	for(short i = 0 ; i < size; i++){
 8001770:	2300      	movs	r3, #0
 8001772:	81fb      	strh	r3, [r7, #14]
 8001774:	e030      	b.n	80017d8 <sd_write_float+0x7c>
		snprintf(buffer, BUFF_SIZE, "%f\n", *(data + i));	//floatstring
 8001776:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800177a:	009b      	lsls	r3, r3, #2
 800177c:	683a      	ldr	r2, [r7, #0]
 800177e:	4413      	add	r3, r2
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	4618      	mov	r0, r3
 8001784:	f7fe fef8 	bl	8000578 <__aeabi_f2d>
 8001788:	4603      	mov	r3, r0
 800178a:	460c      	mov	r4, r1
 800178c:	e9cd 3400 	strd	r3, r4, [sp]
 8001790:	4a17      	ldr	r2, [pc, #92]	; (80017f0 <sd_write_float+0x94>)
 8001792:	2180      	movs	r1, #128	; 0x80
 8001794:	4817      	ldr	r0, [pc, #92]	; (80017f4 <sd_write_float+0x98>)
 8001796:	f013 fd11 	bl	80151bc <sniprintf>

		if(state == ADD_WRITE){
 800179a:	797b      	ldrb	r3, [r7, #5]
 800179c:	2b01      	cmp	r3, #1
 800179e:	d106      	bne.n	80017ae <sd_write_float+0x52>
			f_lseek(&fil, f_size(&fil));	//
 80017a0:	4b15      	ldr	r3, [pc, #84]	; (80017f8 <sd_write_float+0x9c>)
 80017a2:	68db      	ldr	r3, [r3, #12]
 80017a4:	4619      	mov	r1, r3
 80017a6:	4814      	ldr	r0, [pc, #80]	; (80017f8 <sd_write_float+0x9c>)
 80017a8:	f012 f9ec 	bl	8013b84 <f_lseek>
 80017ac:	e003      	b.n	80017b6 <sd_write_float+0x5a>
		}
		else{
			f_lseek(&fil, 0);	//
 80017ae:	2100      	movs	r1, #0
 80017b0:	4811      	ldr	r0, [pc, #68]	; (80017f8 <sd_write_float+0x9c>)
 80017b2:	f012 f9e7 	bl	8013b84 <f_lseek>
		}

		f_write(&fil, buffer, strlen(buffer), &bw);	//
 80017b6:	480f      	ldr	r0, [pc, #60]	; (80017f4 <sd_write_float+0x98>)
 80017b8:	f7fe fd22 	bl	8000200 <strlen>
 80017bc:	4602      	mov	r2, r0
 80017be:	4b0f      	ldr	r3, [pc, #60]	; (80017fc <sd_write_float+0xa0>)
 80017c0:	490c      	ldr	r1, [pc, #48]	; (80017f4 <sd_write_float+0x98>)
 80017c2:	480d      	ldr	r0, [pc, #52]	; (80017f8 <sd_write_float+0x9c>)
 80017c4:	f011 ff55 	bl	8013672 <f_write>

		bufclear();	//
 80017c8:	f000 f958 	bl	8001a7c <bufclear>
	for(short i = 0 ; i < size; i++){
 80017cc:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80017d0:	b29b      	uxth	r3, r3
 80017d2:	3301      	adds	r3, #1
 80017d4:	b29b      	uxth	r3, r3
 80017d6:	81fb      	strh	r3, [r7, #14]
 80017d8:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 80017dc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80017e0:	429a      	cmp	r2, r3
 80017e2:	dbc8      	blt.n	8001776 <sd_write_float+0x1a>
	}
	return ret;
 80017e4:	7b7b      	ldrb	r3, [r7, #13]
}
 80017e6:	4618      	mov	r0, r3
 80017e8:	3714      	adds	r7, #20
 80017ea:	46bd      	mov	sp, r7
 80017ec:	bd90      	pop	{r4, r7, pc}
 80017ee:	bf00      	nop
 80017f0:	080188e0 	.word	0x080188e0
 80017f4:	2004941c 	.word	0x2004941c
 80017f8:	200494ac 	.word	0x200494ac
 80017fc:	2004949c 	.word	0x2004949c

08001800 <sd_write_array_float>:
//* SD
//* char *, char *, short, float *, char: 
//* FRESULT:
//*  : 
//************************************************************************/
FRESULT sd_write_array_float(const char *p_folder_name, const char *p_file_name, short size, float *data, char state){
 8001800:	b590      	push	{r4, r7, lr}
 8001802:	b089      	sub	sp, #36	; 0x24
 8001804:	af02      	add	r7, sp, #8
 8001806:	60f8      	str	r0, [r7, #12]
 8001808:	60b9      	str	r1, [r7, #8]
 800180a:	603b      	str	r3, [r7, #0]
 800180c:	4613      	mov	r3, r2
 800180e:	80fb      	strh	r3, [r7, #6]
	FRESULT ret = 0;
 8001810:	2300      	movs	r3, #0
 8001812:	757b      	strb	r3, [r7, #21]

	create_path(p_folder_name, p_file_name);
 8001814:	68b9      	ldr	r1, [r7, #8]
 8001816:	68f8      	ldr	r0, [r7, #12]
 8001818:	f000 f900 	bl	8001a1c <create_path>

	if(state == OVER_WRITE){
 800181c:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001820:	2b00      	cmp	r3, #0
 8001822:	d108      	bne.n	8001836 <sd_write_array_float+0x36>
		f_chdir(dirpath);
 8001824:	4822      	ldr	r0, [pc, #136]	; (80018b0 <sd_write_array_float+0xb0>)
 8001826:	f012 f963 	bl	8013af0 <f_chdir>
		f_unlink(filepath);	//	
 800182a:	4822      	ldr	r0, [pc, #136]	; (80018b4 <sd_write_array_float+0xb4>)
 800182c:	f012 fbce 	bl	8013fcc <f_unlink>
		f_chdir("..");
 8001830:	4821      	ldr	r0, [pc, #132]	; (80018b8 <sd_write_array_float+0xb8>)
 8001832:	f012 f95d 	bl	8013af0 <f_chdir>
	}

	fopen_folder_and_file();	//	
 8001836:	f000 f907 	bl	8001a48 <fopen_folder_and_file>

	for(short i = 0 ; i < size; i++){
 800183a:	2300      	movs	r3, #0
 800183c:	82fb      	strh	r3, [r7, #22]
 800183e:	e028      	b.n	8001892 <sd_write_array_float+0x92>
		snprintf(buffer, BUFF_SIZE, "%f\n", *(data + i));	//floatstring
 8001840:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001844:	009b      	lsls	r3, r3, #2
 8001846:	683a      	ldr	r2, [r7, #0]
 8001848:	4413      	add	r3, r2
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	4618      	mov	r0, r3
 800184e:	f7fe fe93 	bl	8000578 <__aeabi_f2d>
 8001852:	4603      	mov	r3, r0
 8001854:	460c      	mov	r4, r1
 8001856:	e9cd 3400 	strd	r3, r4, [sp]
 800185a:	4a18      	ldr	r2, [pc, #96]	; (80018bc <sd_write_array_float+0xbc>)
 800185c:	2180      	movs	r1, #128	; 0x80
 800185e:	4818      	ldr	r0, [pc, #96]	; (80018c0 <sd_write_array_float+0xc0>)
 8001860:	f013 fcac 	bl	80151bc <sniprintf>

		f_lseek(&fil, f_size(&fil));	//	
 8001864:	4b17      	ldr	r3, [pc, #92]	; (80018c4 <sd_write_array_float+0xc4>)
 8001866:	68db      	ldr	r3, [r3, #12]
 8001868:	4619      	mov	r1, r3
 800186a:	4816      	ldr	r0, [pc, #88]	; (80018c4 <sd_write_array_float+0xc4>)
 800186c:	f012 f98a 	bl	8013b84 <f_lseek>
		f_write(&fil, buffer, strlen(buffer), &bw);	//	
 8001870:	4813      	ldr	r0, [pc, #76]	; (80018c0 <sd_write_array_float+0xc0>)
 8001872:	f7fe fcc5 	bl	8000200 <strlen>
 8001876:	4602      	mov	r2, r0
 8001878:	4b13      	ldr	r3, [pc, #76]	; (80018c8 <sd_write_array_float+0xc8>)
 800187a:	4911      	ldr	r1, [pc, #68]	; (80018c0 <sd_write_array_float+0xc0>)
 800187c:	4811      	ldr	r0, [pc, #68]	; (80018c4 <sd_write_array_float+0xc4>)
 800187e:	f011 fef8 	bl	8013672 <f_write>

		bufclear();	//	
 8001882:	f000 f8fb 	bl	8001a7c <bufclear>
	for(short i = 0 ; i < size; i++){
 8001886:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800188a:	b29b      	uxth	r3, r3
 800188c:	3301      	adds	r3, #1
 800188e:	b29b      	uxth	r3, r3
 8001890:	82fb      	strh	r3, [r7, #22]
 8001892:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8001896:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800189a:	429a      	cmp	r2, r3
 800189c:	dbd0      	blt.n	8001840 <sd_write_array_float+0x40>
	}

	f_close(&fil);	//	
 800189e:	4809      	ldr	r0, [pc, #36]	; (80018c4 <sd_write_array_float+0xc4>)
 80018a0:	f012 f8fc 	bl	8013a9c <f_close>

	return ret;
 80018a4:	7d7b      	ldrb	r3, [r7, #21]
}
 80018a6:	4618      	mov	r0, r3
 80018a8:	371c      	adds	r7, #28
 80018aa:	46bd      	mov	sp, r7
 80018ac:	bd90      	pop	{r4, r7, pc}
 80018ae:	bf00      	nop
 80018b0:	2004931c 	.word	0x2004931c
 80018b4:	200481dc 	.word	0x200481dc
 80018b8:	080188fc 	.word	0x080188fc
 80018bc:	080188e0 	.word	0x080188e0
 80018c0:	2004941c 	.word	0x2004941c
 80018c4:	200494ac 	.word	0x200494ac
 80018c8:	2004949c 	.word	0x2004949c

080018cc <sd_read_array_float>:
//* SD
//* char *, char *, short, float *: 
//* FRESULT:
//*  : 
//************************************************************************/
FRESULT sd_read_array_float(const char *p_folder_name, const char *p_file_name, short size, float *data){
 80018cc:	b580      	push	{r7, lr}
 80018ce:	b086      	sub	sp, #24
 80018d0:	af00      	add	r7, sp, #0
 80018d2:	60f8      	str	r0, [r7, #12]
 80018d4:	60b9      	str	r1, [r7, #8]
 80018d6:	603b      	str	r3, [r7, #0]
 80018d8:	4613      	mov	r3, r2
 80018da:	80fb      	strh	r3, [r7, #6]
	FRESULT ret = 0;
 80018dc:	2300      	movs	r3, #0
 80018de:	757b      	strb	r3, [r7, #21]
	short i = 0;
 80018e0:	2300      	movs	r3, #0
 80018e2:	82fb      	strh	r3, [r7, #22]

	create_path(p_folder_name, p_file_name);
 80018e4:	68b9      	ldr	r1, [r7, #8]
 80018e6:	68f8      	ldr	r0, [r7, #12]
 80018e8:	f000 f898 	bl	8001a1c <create_path>
	fopen_folder_and_file();	//
 80018ec:	f000 f8ac 	bl	8001a48 <fopen_folder_and_file>

	while(f_gets(buffer, sizeof(buffer), &fil) != NULL){
 80018f0:	e019      	b.n	8001926 <sd_read_array_float+0x5a>
		sscanf(buffer, "%f", data + i);
 80018f2:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80018f6:	009b      	lsls	r3, r3, #2
 80018f8:	683a      	ldr	r2, [r7, #0]
 80018fa:	4413      	add	r3, r2
 80018fc:	461a      	mov	r2, r3
 80018fe:	4913      	ldr	r1, [pc, #76]	; (800194c <sd_read_array_float+0x80>)
 8001900:	4813      	ldr	r0, [pc, #76]	; (8001950 <sd_read_array_float+0x84>)
 8001902:	f013 fcaf 	bl	8015264 <siscanf>
		i++;
 8001906:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800190a:	b29b      	uxth	r3, r3
 800190c:	3301      	adds	r3, #1
 800190e:	b29b      	uxth	r3, r3
 8001910:	82fb      	strh	r3, [r7, #22]
		if(i >= size) i = size - 1;
 8001912:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8001916:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800191a:	429a      	cmp	r2, r3
 800191c:	db03      	blt.n	8001926 <sd_read_array_float+0x5a>
 800191e:	88fb      	ldrh	r3, [r7, #6]
 8001920:	3b01      	subs	r3, #1
 8001922:	b29b      	uxth	r3, r3
 8001924:	82fb      	strh	r3, [r7, #22]
	while(f_gets(buffer, sizeof(buffer), &fil) != NULL){
 8001926:	4a0b      	ldr	r2, [pc, #44]	; (8001954 <sd_read_array_float+0x88>)
 8001928:	2180      	movs	r1, #128	; 0x80
 800192a:	4809      	ldr	r0, [pc, #36]	; (8001950 <sd_read_array_float+0x84>)
 800192c:	f012 fd2c 	bl	8014388 <f_gets>
 8001930:	4603      	mov	r3, r0
 8001932:	2b00      	cmp	r3, #0
 8001934:	d1dd      	bne.n	80018f2 <sd_read_array_float+0x26>

	}

	bufclear();	//
 8001936:	f000 f8a1 	bl	8001a7c <bufclear>

	f_close(&fil);	//
 800193a:	4806      	ldr	r0, [pc, #24]	; (8001954 <sd_read_array_float+0x88>)
 800193c:	f012 f8ae 	bl	8013a9c <f_close>

	return ret;
 8001940:	7d7b      	ldrb	r3, [r7, #21]
}
 8001942:	4618      	mov	r0, r3
 8001944:	3718      	adds	r7, #24
 8001946:	46bd      	mov	sp, r7
 8001948:	bd80      	pop	{r7, pc}
 800194a:	bf00      	nop
 800194c:	080188ec 	.word	0x080188ec
 8001950:	2004941c 	.word	0x2004941c
 8001954:	200494ac 	.word	0x200494ac

08001958 <sd_read_array_double>:
//* SD
//* char *, char *, short, double *: 
//* FRESULT:
//*  : 
//************************************************************************/
FRESULT sd_read_array_double(const char *p_folder_name, const char *p_file_name, short size, double *data){
 8001958:	b580      	push	{r7, lr}
 800195a:	b086      	sub	sp, #24
 800195c:	af00      	add	r7, sp, #0
 800195e:	60f8      	str	r0, [r7, #12]
 8001960:	60b9      	str	r1, [r7, #8]
 8001962:	603b      	str	r3, [r7, #0]
 8001964:	4613      	mov	r3, r2
 8001966:	80fb      	strh	r3, [r7, #6]
	FRESULT ret = 0;
 8001968:	2300      	movs	r3, #0
 800196a:	757b      	strb	r3, [r7, #21]
	short i = 0;
 800196c:	2300      	movs	r3, #0
 800196e:	82fb      	strh	r3, [r7, #22]

	create_path(p_folder_name, p_file_name);
 8001970:	68b9      	ldr	r1, [r7, #8]
 8001972:	68f8      	ldr	r0, [r7, #12]
 8001974:	f000 f852 	bl	8001a1c <create_path>
	fopen_folder_and_file();	//
 8001978:	f000 f866 	bl	8001a48 <fopen_folder_and_file>

	while(f_gets(buffer, sizeof(buffer), &fil) != NULL){
 800197c:	e019      	b.n	80019b2 <sd_read_array_double+0x5a>
		sscanf(buffer, "%lf", data + i);
 800197e:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001982:	00db      	lsls	r3, r3, #3
 8001984:	683a      	ldr	r2, [r7, #0]
 8001986:	4413      	add	r3, r2
 8001988:	461a      	mov	r2, r3
 800198a:	4913      	ldr	r1, [pc, #76]	; (80019d8 <sd_read_array_double+0x80>)
 800198c:	4813      	ldr	r0, [pc, #76]	; (80019dc <sd_read_array_double+0x84>)
 800198e:	f013 fc69 	bl	8015264 <siscanf>
		i++;
 8001992:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001996:	b29b      	uxth	r3, r3
 8001998:	3301      	adds	r3, #1
 800199a:	b29b      	uxth	r3, r3
 800199c:	82fb      	strh	r3, [r7, #22]
		if(i >= size) i = size - 1;
 800199e:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80019a2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80019a6:	429a      	cmp	r2, r3
 80019a8:	db03      	blt.n	80019b2 <sd_read_array_double+0x5a>
 80019aa:	88fb      	ldrh	r3, [r7, #6]
 80019ac:	3b01      	subs	r3, #1
 80019ae:	b29b      	uxth	r3, r3
 80019b0:	82fb      	strh	r3, [r7, #22]
	while(f_gets(buffer, sizeof(buffer), &fil) != NULL){
 80019b2:	4a0b      	ldr	r2, [pc, #44]	; (80019e0 <sd_read_array_double+0x88>)
 80019b4:	2180      	movs	r1, #128	; 0x80
 80019b6:	4809      	ldr	r0, [pc, #36]	; (80019dc <sd_read_array_double+0x84>)
 80019b8:	f012 fce6 	bl	8014388 <f_gets>
 80019bc:	4603      	mov	r3, r0
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d1dd      	bne.n	800197e <sd_read_array_double+0x26>

	}

	bufclear();	//
 80019c2:	f000 f85b 	bl	8001a7c <bufclear>

	f_close(&fil);	//
 80019c6:	4806      	ldr	r0, [pc, #24]	; (80019e0 <sd_read_array_double+0x88>)
 80019c8:	f012 f868 	bl	8013a9c <f_close>

	return ret;
 80019cc:	7d7b      	ldrb	r3, [r7, #21]
}
 80019ce:	4618      	mov	r0, r3
 80019d0:	3718      	adds	r7, #24
 80019d2:	46bd      	mov	sp, r7
 80019d4:	bd80      	pop	{r7, pc}
 80019d6:	bf00      	nop
 80019d8:	080188f8 	.word	0x080188f8
 80019dc:	2004941c 	.word	0x2004941c
 80019e0:	200494ac 	.word	0x200494ac

080019e4 <sd_mount>:
//* SD
//* void:
//* FRESULT:
//*  : 
//************************************************************************/
FRESULT sd_mount(){
 80019e4:	b580      	push	{r7, lr}
 80019e6:	b082      	sub	sp, #8
 80019e8:	af00      	add	r7, sp, #0
	FRESULT ret = 0;
 80019ea:	2300      	movs	r3, #0
 80019ec:	71fb      	strb	r3, [r7, #7]

	if(f_mount(&fs, "", 1) == FR_OK) ret = 1;
 80019ee:	2201      	movs	r2, #1
 80019f0:	4908      	ldr	r1, [pc, #32]	; (8001a14 <sd_mount+0x30>)
 80019f2:	4809      	ldr	r0, [pc, #36]	; (8001a18 <sd_mount+0x34>)
 80019f4:	f011 faca 	bl	8012f8c <f_mount>
 80019f8:	4603      	mov	r3, r0
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d102      	bne.n	8001a04 <sd_mount+0x20>
 80019fe:	2301      	movs	r3, #1
 8001a00:	71fb      	strb	r3, [r7, #7]
 8001a02:	e001      	b.n	8001a08 <sd_mount+0x24>
	else ret = 0;
 8001a04:	2300      	movs	r3, #0
 8001a06:	71fb      	strb	r3, [r7, #7]

	return ret;
 8001a08:	79fb      	ldrb	r3, [r7, #7]
}
 8001a0a:	4618      	mov	r0, r3
 8001a0c:	3708      	adds	r7, #8
 8001a0e:	46bd      	mov	sp, r7
 8001a10:	bd80      	pop	{r7, pc}
 8001a12:	bf00      	nop
 8001a14:	08018908 	.word	0x08018908
 8001a18:	200482dc 	.word	0x200482dc

08001a1c <create_path>:
//* 
//* char, char: , 
//* void:
//*  : 
//************************************************************************/
void create_path(char const *p_folder_name, char const *p_file_name){
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	b082      	sub	sp, #8
 8001a20:	af00      	add	r7, sp, #0
 8001a22:	6078      	str	r0, [r7, #4]
 8001a24:	6039      	str	r1, [r7, #0]

	sprintf(dirpath, "%s", p_folder_name);
 8001a26:	6879      	ldr	r1, [r7, #4]
 8001a28:	4805      	ldr	r0, [pc, #20]	; (8001a40 <create_path+0x24>)
 8001a2a:	f013 fc47 	bl	80152bc <strcpy>

	sprintf(filepath, "%s", p_file_name);
 8001a2e:	6839      	ldr	r1, [r7, #0]
 8001a30:	4804      	ldr	r0, [pc, #16]	; (8001a44 <create_path+0x28>)
 8001a32:	f013 fc43 	bl	80152bc <strcpy>

}
 8001a36:	bf00      	nop
 8001a38:	3708      	adds	r7, #8
 8001a3a:	46bd      	mov	sp, r7
 8001a3c:	bd80      	pop	{r7, pc}
 8001a3e:	bf00      	nop
 8001a40:	2004931c 	.word	0x2004931c
 8001a44:	200481dc 	.word	0x200481dc

08001a48 <fopen_folder_and_file>:
//* _
//* char: 
//* char: 	0() or 1()
//*  : 
//************************************************************************/
void fopen_folder_and_file(){	//mkdir
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	af00      	add	r7, sp, #0

	f_mkdir(dirpath);
 8001a4c:	4807      	ldr	r0, [pc, #28]	; (8001a6c <fopen_folder_and_file+0x24>)
 8001a4e:	f012 fb7f 	bl	8014150 <f_mkdir>

	f_chdir(dirpath);
 8001a52:	4806      	ldr	r0, [pc, #24]	; (8001a6c <fopen_folder_and_file+0x24>)
 8001a54:	f012 f84c 	bl	8013af0 <f_chdir>

	f_open(&fil, filepath, FA_OPEN_ALWAYS | FA_READ | FA_WRITE);
 8001a58:	2213      	movs	r2, #19
 8001a5a:	4905      	ldr	r1, [pc, #20]	; (8001a70 <fopen_folder_and_file+0x28>)
 8001a5c:	4805      	ldr	r0, [pc, #20]	; (8001a74 <fopen_folder_and_file+0x2c>)
 8001a5e:	f011 fadb 	bl	8013018 <f_open>

	f_chdir("..");
 8001a62:	4805      	ldr	r0, [pc, #20]	; (8001a78 <fopen_folder_and_file+0x30>)
 8001a64:	f012 f844 	bl	8013af0 <f_chdir>


}
 8001a68:	bf00      	nop
 8001a6a:	bd80      	pop	{r7, pc}
 8001a6c:	2004931c 	.word	0x2004931c
 8001a70:	200481dc 	.word	0x200481dc
 8001a74:	200494ac 	.word	0x200494ac
 8001a78:	080188fc 	.word	0x080188fc

08001a7c <bufclear>:
//* 
//* void:
//* void:
//*  : 
//************************************************************************/
void bufclear(void){
 8001a7c:	b480      	push	{r7}
 8001a7e:	b083      	sub	sp, #12
 8001a80:	af00      	add	r7, sp, #0
	for(int i = 0; i < BUFF_SIZE; i++){
 8001a82:	2300      	movs	r3, #0
 8001a84:	607b      	str	r3, [r7, #4]
 8001a86:	e007      	b.n	8001a98 <bufclear+0x1c>
		buffer[i] = '\0';
 8001a88:	4a08      	ldr	r2, [pc, #32]	; (8001aac <bufclear+0x30>)
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	4413      	add	r3, r2
 8001a8e:	2200      	movs	r2, #0
 8001a90:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < BUFF_SIZE; i++){
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	3301      	adds	r3, #1
 8001a96:	607b      	str	r3, [r7, #4]
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	2b7f      	cmp	r3, #127	; 0x7f
 8001a9c:	ddf4      	ble.n	8001a88 <bufclear+0xc>
	}
}
 8001a9e:	bf00      	nop
 8001aa0:	370c      	adds	r7, #12
 8001aa2:	46bd      	mov	sp, r7
 8001aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa8:	4770      	bx	lr
 8001aaa:	bf00      	nop
 8001aac:	2004941c 	.word	0x2004941c

08001ab0 <read_byte>:
#include "ICM_20648.h"

volatile int16_t xa, ya, za; // (16bit)
volatile int16_t xg, yg, zg;	// (16bit)

uint8_t read_byte( uint8_t reg ) {
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	b084      	sub	sp, #16
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	4603      	mov	r3, r0
 8001ab8:	71fb      	strb	r3, [r7, #7]
	uint8_t ret,val;

	ret = reg | 0x80;
 8001aba:	79fb      	ldrb	r3, [r7, #7]
 8001abc:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001ac0:	b2db      	uxtb	r3, r3
 8001ac2:	73fb      	strb	r3, [r7, #15]
	CS_RESET;
 8001ac4:	2200      	movs	r2, #0
 8001ac6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001aca:	480e      	ldr	r0, [pc, #56]	; (8001b04 <read_byte+0x54>)
 8001acc:	f009 faa2 	bl	800b014 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2,&ret,1,100);
 8001ad0:	f107 010f 	add.w	r1, r7, #15
 8001ad4:	2364      	movs	r3, #100	; 0x64
 8001ad6:	2201      	movs	r2, #1
 8001ad8:	480b      	ldr	r0, [pc, #44]	; (8001b08 <read_byte+0x58>)
 8001ada:	f00c fc4b 	bl	800e374 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi2,&val,1,100);
 8001ade:	f107 010e 	add.w	r1, r7, #14
 8001ae2:	2364      	movs	r3, #100	; 0x64
 8001ae4:	2201      	movs	r2, #1
 8001ae6:	4808      	ldr	r0, [pc, #32]	; (8001b08 <read_byte+0x58>)
 8001ae8:	f00c fd78 	bl	800e5dc <HAL_SPI_Receive>
	CS_SET;
 8001aec:	2201      	movs	r2, #1
 8001aee:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001af2:	4804      	ldr	r0, [pc, #16]	; (8001b04 <read_byte+0x54>)
 8001af4:	f009 fa8e 	bl	800b014 <HAL_GPIO_WritePin>

	return val;
 8001af8:	7bbb      	ldrb	r3, [r7, #14]
}
 8001afa:	4618      	mov	r0, r3
 8001afc:	3710      	adds	r7, #16
 8001afe:	46bd      	mov	sp, r7
 8001b00:	bd80      	pop	{r7, pc}
 8001b02:	bf00      	nop
 8001b04:	40020400 	.word	0x40020400
 8001b08:	2004a548 	.word	0x2004a548

08001b0c <write_byte>:

void write_byte( uint8_t reg, uint8_t val )  {
 8001b0c:	b580      	push	{r7, lr}
 8001b0e:	b084      	sub	sp, #16
 8001b10:	af00      	add	r7, sp, #0
 8001b12:	4603      	mov	r3, r0
 8001b14:	460a      	mov	r2, r1
 8001b16:	71fb      	strb	r3, [r7, #7]
 8001b18:	4613      	mov	r3, r2
 8001b1a:	71bb      	strb	r3, [r7, #6]
	uint8_t ret;

	ret = reg & 0x7F;
 8001b1c:	79fb      	ldrb	r3, [r7, #7]
 8001b1e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001b22:	b2db      	uxtb	r3, r3
 8001b24:	73fb      	strb	r3, [r7, #15]
	CS_RESET;
 8001b26:	2200      	movs	r2, #0
 8001b28:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001b2c:	480c      	ldr	r0, [pc, #48]	; (8001b60 <write_byte+0x54>)
 8001b2e:	f009 fa71 	bl	800b014 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2,&ret,1,100);
 8001b32:	f107 010f 	add.w	r1, r7, #15
 8001b36:	2364      	movs	r3, #100	; 0x64
 8001b38:	2201      	movs	r2, #1
 8001b3a:	480a      	ldr	r0, [pc, #40]	; (8001b64 <write_byte+0x58>)
 8001b3c:	f00c fc1a 	bl	800e374 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi2,&val,1,100);
 8001b40:	1db9      	adds	r1, r7, #6
 8001b42:	2364      	movs	r3, #100	; 0x64
 8001b44:	2201      	movs	r2, #1
 8001b46:	4807      	ldr	r0, [pc, #28]	; (8001b64 <write_byte+0x58>)
 8001b48:	f00c fc14 	bl	800e374 <HAL_SPI_Transmit>
	CS_SET;
 8001b4c:	2201      	movs	r2, #1
 8001b4e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001b52:	4803      	ldr	r0, [pc, #12]	; (8001b60 <write_byte+0x54>)
 8001b54:	f009 fa5e 	bl	800b014 <HAL_GPIO_WritePin>
}
 8001b58:	bf00      	nop
 8001b5a:	3710      	adds	r7, #16
 8001b5c:	46bd      	mov	sp, r7
 8001b5e:	bd80      	pop	{r7, pc}
 8001b60:	40020400 	.word	0x40020400
 8001b64:	2004a548 	.word	0x2004a548

08001b68 <IMU_init>:

uint16_t IMU_init() {
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	b082      	sub	sp, #8
 8001b6c:	af00      	add	r7, sp, #0
	uint8_t who_am_i;
	uint16_t ret = 0;
 8001b6e:	2300      	movs	r3, #0
 8001b70:	80fb      	strh	r3, [r7, #6]

	who_am_i = read_byte(0x00);	//IMU0xE0
 8001b72:	2000      	movs	r0, #0
 8001b74:	f7ff ff9c 	bl	8001ab0 <read_byte>
 8001b78:	4603      	mov	r3, r0
 8001b7a:	717b      	strb	r3, [r7, #5]
	if ( who_am_i == 0xE0 ) {
 8001b7c:	797b      	ldrb	r3, [r7, #5]
 8001b7e:	2be0      	cmp	r3, #224	; 0xe0
 8001b80:	d119      	bne.n	8001bb6 <IMU_init+0x4e>
		ret = 1;
 8001b82:	2301      	movs	r3, #1
 8001b84:	80fb      	strh	r3, [r7, #6]
		write_byte(0x06,0x01);	//PWR_MGMT_1	
 8001b86:	2101      	movs	r1, #1
 8001b88:	2006      	movs	r0, #6
 8001b8a:	f7ff ffbf 	bl	8001b0c <write_byte>
		write_byte(0x03,0x10);	//USER_CTRL	SPIonly
 8001b8e:	2110      	movs	r1, #16
 8001b90:	2003      	movs	r0, #3
 8001b92:	f7ff ffbb 	bl	8001b0c <write_byte>
		write_byte(0x7F,0x20);	//USER_BANK2
 8001b96:	2120      	movs	r1, #32
 8001b98:	207f      	movs	r0, #127	; 0x7f
 8001b9a:	f7ff ffb7 	bl	8001b0c <write_byte>
		write_byte(0x01,0x06);	//2000dps
 8001b9e:	2106      	movs	r1, #6
 8001ba0:	2001      	movs	r0, #1
 8001ba2:	f7ff ffb3 	bl	8001b0c <write_byte>
		//2:1 GYRO_FS_SEL[1:0] 00:250	01:500 10:1000 11:2000
		write_byte(0x14,0x06);	//16g
 8001ba6:	2106      	movs	r1, #6
 8001ba8:	2014      	movs	r0, #20
 8001baa:	f7ff ffaf 	bl	8001b0c <write_byte>
		//2:1 ACCEL_FS_SEL[1:0] 00:2	01:4 10:8 11:16
		write_byte(0x7F,0x00);	//USER_BANK0
 8001bae:	2100      	movs	r1, #0
 8001bb0:	207f      	movs	r0, #127	; 0x7f
 8001bb2:	f7ff ffab 	bl	8001b0c <write_byte>
	}
	return ret;
 8001bb6:	88fb      	ldrh	r3, [r7, #6]
}
 8001bb8:	4618      	mov	r0, r3
 8001bba:	3708      	adds	r7, #8
 8001bbc:	46bd      	mov	sp, r7
 8001bbe:	bd80      	pop	{r7, pc}

08001bc0 <read_gyro_data>:

void read_gyro_data() {
 8001bc0:	b598      	push	{r3, r4, r7, lr}
 8001bc2:	af00      	add	r7, sp, #0
	xg = ((uint16_t)read_byte(0x33) << 8) | ((uint16_t)read_byte(0x34));
 8001bc4:	2033      	movs	r0, #51	; 0x33
 8001bc6:	f7ff ff73 	bl	8001ab0 <read_byte>
 8001bca:	4603      	mov	r3, r0
 8001bcc:	021b      	lsls	r3, r3, #8
 8001bce:	b21c      	sxth	r4, r3
 8001bd0:	2034      	movs	r0, #52	; 0x34
 8001bd2:	f7ff ff6d 	bl	8001ab0 <read_byte>
 8001bd6:	4603      	mov	r3, r0
 8001bd8:	b21b      	sxth	r3, r3
 8001bda:	4323      	orrs	r3, r4
 8001bdc:	b21a      	sxth	r2, r3
 8001bde:	4b11      	ldr	r3, [pc, #68]	; (8001c24 <read_gyro_data+0x64>)
 8001be0:	801a      	strh	r2, [r3, #0]
	yg = ((uint16_t)read_byte(0x35) << 8) | ((uint16_t)read_byte(0x36));
 8001be2:	2035      	movs	r0, #53	; 0x35
 8001be4:	f7ff ff64 	bl	8001ab0 <read_byte>
 8001be8:	4603      	mov	r3, r0
 8001bea:	021b      	lsls	r3, r3, #8
 8001bec:	b21c      	sxth	r4, r3
 8001bee:	2036      	movs	r0, #54	; 0x36
 8001bf0:	f7ff ff5e 	bl	8001ab0 <read_byte>
 8001bf4:	4603      	mov	r3, r0
 8001bf6:	b21b      	sxth	r3, r3
 8001bf8:	4323      	orrs	r3, r4
 8001bfa:	b21a      	sxth	r2, r3
 8001bfc:	4b0a      	ldr	r3, [pc, #40]	; (8001c28 <read_gyro_data+0x68>)
 8001bfe:	801a      	strh	r2, [r3, #0]
	zg = ((uint16_t)read_byte(0x37) << 8) | ((uint16_t)read_byte(0x38));
 8001c00:	2037      	movs	r0, #55	; 0x37
 8001c02:	f7ff ff55 	bl	8001ab0 <read_byte>
 8001c06:	4603      	mov	r3, r0
 8001c08:	021b      	lsls	r3, r3, #8
 8001c0a:	b21c      	sxth	r4, r3
 8001c0c:	2038      	movs	r0, #56	; 0x38
 8001c0e:	f7ff ff4f 	bl	8001ab0 <read_byte>
 8001c12:	4603      	mov	r3, r0
 8001c14:	b21b      	sxth	r3, r3
 8001c16:	4323      	orrs	r3, r4
 8001c18:	b21a      	sxth	r2, r3
 8001c1a:	4b04      	ldr	r3, [pc, #16]	; (8001c2c <read_gyro_data+0x6c>)
 8001c1c:	801a      	strh	r2, [r3, #0]
}
 8001c1e:	bf00      	nop
 8001c20:	bd98      	pop	{r3, r4, r7, pc}
 8001c22:	bf00      	nop
 8001c24:	2004a4e4 	.word	0x2004a4e4
 8001c28:	2004a4e2 	.word	0x2004a4e2
 8001c2c:	2004a4dc 	.word	0x2004a4dc

08001c30 <_ZN3IMUC1Ev>:

#define PI 3.1415926535

float mon_zg;

IMU::IMU() : xa_(0), ya_(0), za_(0), xg_(0), yg_(0), zg_(0), offset_(0)
 8001c30:	b480      	push	{r7}
 8001c32:	b083      	sub	sp, #12
 8001c34:	af00      	add	r7, sp, #0
 8001c36:	6078      	str	r0, [r7, #4]
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	2200      	movs	r2, #0
 8001c3c:	801a      	strh	r2, [r3, #0]
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	2200      	movs	r2, #0
 8001c42:	805a      	strh	r2, [r3, #2]
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	2200      	movs	r2, #0
 8001c48:	809a      	strh	r2, [r3, #4]
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	80da      	strh	r2, [r3, #6]
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	2200      	movs	r2, #0
 8001c54:	811a      	strh	r2, [r3, #8]
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	2200      	movs	r2, #0
 8001c5a:	815a      	strh	r2, [r3, #10]
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	f04f 0200 	mov.w	r2, #0
 8001c62:	60da      	str	r2, [r3, #12]
{

}
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	4618      	mov	r0, r3
 8001c68:	370c      	adds	r7, #12
 8001c6a:	46bd      	mov	sp, r7
 8001c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c70:	4770      	bx	lr
	...

08001c74 <_ZN3IMU4initEv>:

void IMU::init()
{
 8001c74:	b580      	push	{r7, lr}
 8001c76:	b084      	sub	sp, #16
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	6078      	str	r0, [r7, #4]
	uint16_t who_i_am;
	who_i_am = IMU_init();
 8001c7c:	f7ff ff74 	bl	8001b68 <IMU_init>
 8001c80:	4603      	mov	r3, r0
 8001c82:	81fb      	strh	r3, [r7, #14]
	//printf("who i am: %d\n", who_i_am);

	lcd_clear();
 8001c84:	f7ff fa0c 	bl	80010a0 <lcd_clear>
	lcd_locate(0,0);
 8001c88:	2100      	movs	r1, #0
 8001c8a:	2000      	movs	r0, #0
 8001c8c:	f7ff fa18 	bl	80010c0 <lcd_locate>
	lcd_printf("IMUstatus");
 8001c90:	4809      	ldr	r0, [pc, #36]	; (8001cb8 <_ZN3IMU4initEv+0x44>)
 8001c92:	f7ff fa3f 	bl	8001114 <lcd_printf>
	lcd_locate(0,1);
 8001c96:	2101      	movs	r1, #1
 8001c98:	2000      	movs	r0, #0
 8001c9a:	f7ff fa11 	bl	80010c0 <lcd_locate>
	lcd_printf("%d", who_i_am);
 8001c9e:	89fb      	ldrh	r3, [r7, #14]
 8001ca0:	4619      	mov	r1, r3
 8001ca2:	4806      	ldr	r0, [pc, #24]	; (8001cbc <_ZN3IMU4initEv+0x48>)
 8001ca4:	f7ff fa36 	bl	8001114 <lcd_printf>

	HAL_Delay(500);
 8001ca8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001cac:	f007 ff1c 	bl	8009ae8 <HAL_Delay>

}
 8001cb0:	bf00      	nop
 8001cb2:	3710      	adds	r7, #16
 8001cb4:	46bd      	mov	sp, r7
 8001cb6:	bd80      	pop	{r7, pc}
 8001cb8:	0801890c 	.word	0x0801890c
 8001cbc:	08018918 	.word	0x08018918

08001cc0 <_ZN3IMU12updateValuesEv>:
	if(array_idx >= STORE_NUM) array_idx = 0;

}
*/
void IMU::updateValues()
{
 8001cc0:	b5b0      	push	{r4, r5, r7, lr}
 8001cc2:	b082      	sub	sp, #8
 8001cc4:	af00      	add	r7, sp, #0
 8001cc6:	6078      	str	r0, [r7, #4]
	read_gyro_data();
 8001cc8:	f7ff ff7a 	bl	8001bc0 <read_gyro_data>
	//read_accel_data();

	//xa_ = xa;
	//ya_ = ya;
	//za_ = za;
	xg_ = xg;
 8001ccc:	4b24      	ldr	r3, [pc, #144]	; (8001d60 <_ZN3IMU12updateValuesEv+0xa0>)
 8001cce:	881b      	ldrh	r3, [r3, #0]
 8001cd0:	b21a      	sxth	r2, r3
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	80da      	strh	r2, [r3, #6]
	yg_ = yg;
 8001cd6:	4b23      	ldr	r3, [pc, #140]	; (8001d64 <_ZN3IMU12updateValuesEv+0xa4>)
 8001cd8:	881b      	ldrh	r3, [r3, #0]
 8001cda:	b21a      	sxth	r2, r3
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	811a      	strh	r2, [r3, #8]
	zg_ = zg;
 8001ce0:	4b21      	ldr	r3, [pc, #132]	; (8001d68 <_ZN3IMU12updateValuesEv+0xa8>)
 8001ce2:	881b      	ldrh	r3, [r3, #0]
 8001ce4:	b21a      	sxth	r2, r3
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	815a      	strh	r2, [r3, #10]

	static int16_t pre_zg;
	zg_ = ((R_IMU)*(zg_) + (1.0 - (R_IMU))* (pre_zg)); // lowpath filter
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8001cf0:	4618      	mov	r0, r3
 8001cf2:	f7fe fc2f 	bl	8000554 <__aeabi_i2d>
 8001cf6:	a316      	add	r3, pc, #88	; (adr r3, 8001d50 <_ZN3IMU12updateValuesEv+0x90>)
 8001cf8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001cfc:	f7fe fc94 	bl	8000628 <__aeabi_dmul>
 8001d00:	4603      	mov	r3, r0
 8001d02:	460c      	mov	r4, r1
 8001d04:	4625      	mov	r5, r4
 8001d06:	461c      	mov	r4, r3
 8001d08:	4b18      	ldr	r3, [pc, #96]	; (8001d6c <_ZN3IMU12updateValuesEv+0xac>)
 8001d0a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001d0e:	4618      	mov	r0, r3
 8001d10:	f7fe fc20 	bl	8000554 <__aeabi_i2d>
 8001d14:	a310      	add	r3, pc, #64	; (adr r3, 8001d58 <_ZN3IMU12updateValuesEv+0x98>)
 8001d16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d1a:	f7fe fc85 	bl	8000628 <__aeabi_dmul>
 8001d1e:	4602      	mov	r2, r0
 8001d20:	460b      	mov	r3, r1
 8001d22:	4620      	mov	r0, r4
 8001d24:	4629      	mov	r1, r5
 8001d26:	f7fe fac9 	bl	80002bc <__adddf3>
 8001d2a:	4603      	mov	r3, r0
 8001d2c:	460c      	mov	r4, r1
 8001d2e:	4618      	mov	r0, r3
 8001d30:	4621      	mov	r1, r4
 8001d32:	f7fe ff29 	bl	8000b88 <__aeabi_d2iz>
 8001d36:	4603      	mov	r3, r0
 8001d38:	b21a      	sxth	r2, r3
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	815a      	strh	r2, [r3, #10]

	pre_zg = zg_;
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	f9b3 200a 	ldrsh.w	r2, [r3, #10]
 8001d44:	4b09      	ldr	r3, [pc, #36]	; (8001d6c <_ZN3IMU12updateValuesEv+0xac>)
 8001d46:	801a      	strh	r2, [r3, #0]
	zg_ = temp_val[2];
	mon_zg_ = zg_;
	*/


}
 8001d48:	bf00      	nop
 8001d4a:	3708      	adds	r7, #8
 8001d4c:	46bd      	mov	sp, r7
 8001d4e:	bdb0      	pop	{r4, r5, r7, pc}
 8001d50:	47ae147b 	.word	0x47ae147b
 8001d54:	3f847ae1 	.word	0x3f847ae1
 8001d58:	7ae147ae 	.word	0x7ae147ae
 8001d5c:	3fefae14 	.word	0x3fefae14
 8001d60:	2004a4e4 	.word	0x2004a4e4
 8001d64:	2004a4e2 	.word	0x2004a4e2
 8001d68:	2004a4dc 	.word	0x2004a4dc
 8001d6c:	200001fc 	.word	0x200001fc

08001d70 <_ZN3IMU8getOmegaEv>:

float IMU::getOmega()
{
 8001d70:	b5b0      	push	{r4, r5, r7, lr}
 8001d72:	b084      	sub	sp, #16
 8001d74:	af00      	add	r7, sp, #0
 8001d76:	6078      	str	r0, [r7, #4]
	float corrected_zg = float(zg_) - offset_;
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8001d7e:	ee07 3a90 	vmov	s15, r3
 8001d82:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	edd3 7a03 	vldr	s15, [r3, #12]
 8001d8c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001d90:	edc7 7a03 	vstr	s15, [r7, #12]
	float omega = -(corrected_zg / 16.4) * PI / 180;
 8001d94:	68f8      	ldr	r0, [r7, #12]
 8001d96:	f7fe fbef 	bl	8000578 <__aeabi_f2d>
 8001d9a:	a316      	add	r3, pc, #88	; (adr r3, 8001df4 <_ZN3IMU8getOmegaEv+0x84>)
 8001d9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001da0:	f7fe fd6c 	bl	800087c <__aeabi_ddiv>
 8001da4:	4602      	mov	r2, r0
 8001da6:	460b      	mov	r3, r1
 8001da8:	4614      	mov	r4, r2
 8001daa:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 8001dae:	a313      	add	r3, pc, #76	; (adr r3, 8001dfc <_ZN3IMU8getOmegaEv+0x8c>)
 8001db0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001db4:	4620      	mov	r0, r4
 8001db6:	4629      	mov	r1, r5
 8001db8:	f7fe fc36 	bl	8000628 <__aeabi_dmul>
 8001dbc:	4603      	mov	r3, r0
 8001dbe:	460c      	mov	r4, r1
 8001dc0:	4618      	mov	r0, r3
 8001dc2:	4621      	mov	r1, r4
 8001dc4:	f04f 0200 	mov.w	r2, #0
 8001dc8:	4b09      	ldr	r3, [pc, #36]	; (8001df0 <_ZN3IMU8getOmegaEv+0x80>)
 8001dca:	f7fe fd57 	bl	800087c <__aeabi_ddiv>
 8001dce:	4603      	mov	r3, r0
 8001dd0:	460c      	mov	r4, r1
 8001dd2:	4618      	mov	r0, r3
 8001dd4:	4621      	mov	r1, r4
 8001dd6:	f7fe ff1f 	bl	8000c18 <__aeabi_d2f>
 8001dda:	4603      	mov	r3, r0
 8001ddc:	60bb      	str	r3, [r7, #8]

	return omega;
 8001dde:	68bb      	ldr	r3, [r7, #8]
 8001de0:	ee07 3a90 	vmov	s15, r3
}
 8001de4:	eeb0 0a67 	vmov.f32	s0, s15
 8001de8:	3710      	adds	r7, #16
 8001dea:	46bd      	mov	sp, r7
 8001dec:	bdb0      	pop	{r4, r5, r7, pc}
 8001dee:	bf00      	nop
 8001df0:	40668000 	.word	0x40668000
 8001df4:	66666666 	.word	0x66666666
 8001df8:	40306666 	.word	0x40306666
 8001dfc:	54411744 	.word	0x54411744
 8001e00:	400921fb 	.word	0x400921fb

08001e04 <_ZN3IMU11calibrationEv>:

void IMU::calibration()
{
 8001e04:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001e06:	b08b      	sub	sp, #44	; 0x2c
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	6078      	str	r0, [r7, #4]
	float sum;
	for(const auto &v : zg_vals){
		sum += v;
	}

	offset_ = sum / num;
 8001e0c:	466b      	mov	r3, sp
 8001e0e:	461e      	mov	r6, r3
	HAL_Delay(800);
 8001e10:	f44f 7048 	mov.w	r0, #800	; 0x320
 8001e14:	f007 fe68 	bl	8009ae8 <HAL_Delay>
	lcd_clear();
 8001e18:	f7ff f942 	bl	80010a0 <lcd_clear>
	lcd_locate(0,0);
 8001e1c:	2100      	movs	r1, #0
 8001e1e:	2000      	movs	r0, #0
 8001e20:	f7ff f94e 	bl	80010c0 <lcd_locate>
	lcd_printf("IMU     ");
 8001e24:	4840      	ldr	r0, [pc, #256]	; (8001f28 <_ZN3IMU11calibrationEv+0x124>)
 8001e26:	f7ff f975 	bl	8001114 <lcd_printf>
	lcd_locate(0,1);
 8001e2a:	2101      	movs	r1, #1
 8001e2c:	2000      	movs	r0, #0
 8001e2e:	f7ff f947 	bl	80010c0 <lcd_locate>
	lcd_printf("Calib   ");
 8001e32:	483e      	ldr	r0, [pc, #248]	; (8001f2c <_ZN3IMU11calibrationEv+0x128>)
 8001e34:	f7ff f96e 	bl	8001114 <lcd_printf>
	int16_t num = 2000;
 8001e38:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8001e3c:	83bb      	strh	r3, [r7, #28]
	float zg_vals[num];
 8001e3e:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8001e42:	1e5d      	subs	r5, r3, #1
 8001e44:	61bd      	str	r5, [r7, #24]
 8001e46:	462b      	mov	r3, r5
 8001e48:	3301      	adds	r3, #1
 8001e4a:	4619      	mov	r1, r3
 8001e4c:	f04f 0200 	mov.w	r2, #0
 8001e50:	f04f 0300 	mov.w	r3, #0
 8001e54:	f04f 0400 	mov.w	r4, #0
 8001e58:	0154      	lsls	r4, r2, #5
 8001e5a:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001e5e:	014b      	lsls	r3, r1, #5
 8001e60:	462b      	mov	r3, r5
 8001e62:	3301      	adds	r3, #1
 8001e64:	4619      	mov	r1, r3
 8001e66:	f04f 0200 	mov.w	r2, #0
 8001e6a:	f04f 0300 	mov.w	r3, #0
 8001e6e:	f04f 0400 	mov.w	r4, #0
 8001e72:	0154      	lsls	r4, r2, #5
 8001e74:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001e78:	014b      	lsls	r3, r1, #5
 8001e7a:	462b      	mov	r3, r5
 8001e7c:	3301      	adds	r3, #1
 8001e7e:	009b      	lsls	r3, r3, #2
 8001e80:	3303      	adds	r3, #3
 8001e82:	3307      	adds	r3, #7
 8001e84:	08db      	lsrs	r3, r3, #3
 8001e86:	00db      	lsls	r3, r3, #3
 8001e88:	ebad 0d03 	sub.w	sp, sp, r3
 8001e8c:	466b      	mov	r3, sp
 8001e8e:	3303      	adds	r3, #3
 8001e90:	089b      	lsrs	r3, r3, #2
 8001e92:	009b      	lsls	r3, r3, #2
 8001e94:	617b      	str	r3, [r7, #20]
	for(uint16_t i = 0; i < num; i++){
 8001e96:	2300      	movs	r3, #0
 8001e98:	83fb      	strh	r3, [r7, #30]
 8001e9a:	8bfa      	ldrh	r2, [r7, #30]
 8001e9c:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8001ea0:	429a      	cmp	r2, r3
 8001ea2:	da13      	bge.n	8001ecc <_ZN3IMU11calibrationEv+0xc8>
		zg_vals[i] = float(zg_);
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	f9b3 200a 	ldrsh.w	r2, [r3, #10]
 8001eaa:	8bfb      	ldrh	r3, [r7, #30]
 8001eac:	ee07 2a90 	vmov	s15, r2
 8001eb0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001eb4:	697a      	ldr	r2, [r7, #20]
 8001eb6:	009b      	lsls	r3, r3, #2
 8001eb8:	4413      	add	r3, r2
 8001eba:	edc3 7a00 	vstr	s15, [r3]
		HAL_Delay(1);
 8001ebe:	2001      	movs	r0, #1
 8001ec0:	f007 fe12 	bl	8009ae8 <HAL_Delay>
	for(uint16_t i = 0; i < num; i++){
 8001ec4:	8bfb      	ldrh	r3, [r7, #30]
 8001ec6:	3301      	adds	r3, #1
 8001ec8:	83fb      	strh	r3, [r7, #30]
 8001eca:	e7e6      	b.n	8001e9a <_ZN3IMU11calibrationEv+0x96>
	for(const auto &v : zg_vals){
 8001ecc:	697b      	ldr	r3, [r7, #20]
 8001ece:	627b      	str	r3, [r7, #36]	; 0x24
 8001ed0:	697a      	ldr	r2, [r7, #20]
 8001ed2:	462b      	mov	r3, r5
 8001ed4:	3301      	adds	r3, #1
 8001ed6:	009b      	lsls	r3, r3, #2
 8001ed8:	4413      	add	r3, r2
 8001eda:	613b      	str	r3, [r7, #16]
 8001edc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001ede:	693b      	ldr	r3, [r7, #16]
 8001ee0:	429a      	cmp	r2, r3
 8001ee2:	d00e      	beq.n	8001f02 <_ZN3IMU11calibrationEv+0xfe>
 8001ee4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ee6:	60fb      	str	r3, [r7, #12]
		sum += v;
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	edd3 7a00 	vldr	s15, [r3]
 8001eee:	ed97 7a08 	vldr	s14, [r7, #32]
 8001ef2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001ef6:	edc7 7a08 	vstr	s15, [r7, #32]
	for(const auto &v : zg_vals){
 8001efa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001efc:	3304      	adds	r3, #4
 8001efe:	627b      	str	r3, [r7, #36]	; 0x24
 8001f00:	e7ec      	b.n	8001edc <_ZN3IMU11calibrationEv+0xd8>
	offset_ = sum / num;
 8001f02:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8001f06:	ee07 3a90 	vmov	s15, r3
 8001f0a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001f0e:	edd7 6a08 	vldr	s13, [r7, #32]
 8001f12:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	edc3 7a03 	vstr	s15, [r3, #12]
 8001f1c:	46b5      	mov	sp, r6
}
 8001f1e:	bf00      	nop
 8001f20:	372c      	adds	r7, #44	; 0x2c
 8001f22:	46bd      	mov	sp, r7
 8001f24:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001f26:	bf00      	nop
 8001f28:	0801891c 	.word	0x0801891c
 8001f2c:	08018928 	.word	0x08018928

08001f30 <INA260_read>:

#include "INA260.h"

//#define SLAVEADRESS1 (0x44<<1)

unsigned short INA260_read(uint8_t pointer_byte, uint8_t slave_adress) {
 8001f30:	b580      	push	{r7, lr}
 8001f32:	b086      	sub	sp, #24
 8001f34:	af02      	add	r7, sp, #8
 8001f36:	4603      	mov	r3, r0
 8001f38:	460a      	mov	r2, r1
 8001f3a:	71fb      	strb	r3, [r7, #7]
 8001f3c:	4613      	mov	r3, r2
 8001f3e:	71bb      	strb	r3, [r7, #6]
	uint8_t Rxdata[2];
	unsigned short val;
	HAL_I2C_Master_Transmit(&hi2c2, slave_adress, &pointer_byte, 1, 100);
 8001f40:	79bb      	ldrb	r3, [r7, #6]
 8001f42:	b299      	uxth	r1, r3
 8001f44:	1dfa      	adds	r2, r7, #7
 8001f46:	2364      	movs	r3, #100	; 0x64
 8001f48:	9300      	str	r3, [sp, #0]
 8001f4a:	2301      	movs	r3, #1
 8001f4c:	480c      	ldr	r0, [pc, #48]	; (8001f80 <INA260_read+0x50>)
 8001f4e:	f009 f9b3 	bl	800b2b8 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(&hi2c2, slave_adress, Rxdata, 2, 100);
 8001f52:	79bb      	ldrb	r3, [r7, #6]
 8001f54:	b299      	uxth	r1, r3
 8001f56:	f107 020c 	add.w	r2, r7, #12
 8001f5a:	2364      	movs	r3, #100	; 0x64
 8001f5c:	9300      	str	r3, [sp, #0]
 8001f5e:	2302      	movs	r3, #2
 8001f60:	4807      	ldr	r0, [pc, #28]	; (8001f80 <INA260_read+0x50>)
 8001f62:	f009 faa7 	bl	800b4b4 <HAL_I2C_Master_Receive>
	val = ((unsigned short)Rxdata[0] << 8) | (unsigned short)Rxdata[1];
 8001f66:	7b3b      	ldrb	r3, [r7, #12]
 8001f68:	021b      	lsls	r3, r3, #8
 8001f6a:	b21a      	sxth	r2, r3
 8001f6c:	7b7b      	ldrb	r3, [r7, #13]
 8001f6e:	b21b      	sxth	r3, r3
 8001f70:	4313      	orrs	r3, r2
 8001f72:	b21b      	sxth	r3, r3
 8001f74:	81fb      	strh	r3, [r7, #14]
	return val;
 8001f76:	89fb      	ldrh	r3, [r7, #14]
}
 8001f78:	4618      	mov	r0, r3
 8001f7a:	3710      	adds	r7, #16
 8001f7c:	46bd      	mov	sp, r7
 8001f7e:	bd80      	pop	{r7, pc}
 8001f80:	2004a6fc 	.word	0x2004a6fc

08001f84 <INA260_write>:

void INA260_write(uint8_t pointer_byte , uint8_t data_msbyte , uint8_t data_lsbyte, uint8_t slave_adress) {
 8001f84:	b590      	push	{r4, r7, lr}
 8001f86:	b087      	sub	sp, #28
 8001f88:	af02      	add	r7, sp, #8
 8001f8a:	4604      	mov	r4, r0
 8001f8c:	4608      	mov	r0, r1
 8001f8e:	4611      	mov	r1, r2
 8001f90:	461a      	mov	r2, r3
 8001f92:	4623      	mov	r3, r4
 8001f94:	71fb      	strb	r3, [r7, #7]
 8001f96:	4603      	mov	r3, r0
 8001f98:	71bb      	strb	r3, [r7, #6]
 8001f9a:	460b      	mov	r3, r1
 8001f9c:	717b      	strb	r3, [r7, #5]
 8001f9e:	4613      	mov	r3, r2
 8001fa0:	713b      	strb	r3, [r7, #4]
	uint8_t Txcmd[3] = { pointer_byte , data_msbyte , data_lsbyte };
 8001fa2:	79fb      	ldrb	r3, [r7, #7]
 8001fa4:	733b      	strb	r3, [r7, #12]
 8001fa6:	79bb      	ldrb	r3, [r7, #6]
 8001fa8:	737b      	strb	r3, [r7, #13]
 8001faa:	797b      	ldrb	r3, [r7, #5]
 8001fac:	73bb      	strb	r3, [r7, #14]
	HAL_I2C_Master_Transmit(&hi2c2, slave_adress, Txcmd, 3, 100);
 8001fae:	793b      	ldrb	r3, [r7, #4]
 8001fb0:	b299      	uxth	r1, r3
 8001fb2:	f107 020c 	add.w	r2, r7, #12
 8001fb6:	2364      	movs	r3, #100	; 0x64
 8001fb8:	9300      	str	r3, [sp, #0]
 8001fba:	2303      	movs	r3, #3
 8001fbc:	4803      	ldr	r0, [pc, #12]	; (8001fcc <INA260_write+0x48>)
 8001fbe:	f009 f97b 	bl	800b2b8 <HAL_I2C_Master_Transmit>
}
 8001fc2:	bf00      	nop
 8001fc4:	3714      	adds	r7, #20
 8001fc6:	46bd      	mov	sp, r7
 8001fc8:	bd90      	pop	{r4, r7, pc}
 8001fca:	bf00      	nop
 8001fcc:	2004a6fc 	.word	0x2004a6fc

08001fd0 <setConfig>:

void setConfig(uint8_t msbyte , uint8_t lsbyte, uint8_t slave_adress) {
 8001fd0:	b580      	push	{r7, lr}
 8001fd2:	b082      	sub	sp, #8
 8001fd4:	af00      	add	r7, sp, #0
 8001fd6:	4603      	mov	r3, r0
 8001fd8:	71fb      	strb	r3, [r7, #7]
 8001fda:	460b      	mov	r3, r1
 8001fdc:	71bb      	strb	r3, [r7, #6]
 8001fde:	4613      	mov	r3, r2
 8001fe0:	717b      	strb	r3, [r7, #5]
	INA260_write(0x00 , msbyte , lsbyte, slave_adress);
 8001fe2:	797b      	ldrb	r3, [r7, #5]
 8001fe4:	79ba      	ldrb	r2, [r7, #6]
 8001fe6:	79f9      	ldrb	r1, [r7, #7]
 8001fe8:	2000      	movs	r0, #0
 8001fea:	f7ff ffcb 	bl	8001f84 <INA260_write>
}
 8001fee:	bf00      	nop
 8001ff0:	3708      	adds	r7, #8
 8001ff2:	46bd      	mov	sp, r7
 8001ff4:	bd80      	pop	{r7, pc}

08001ff6 <INA260_init>:

void INA260_init(uint8_t slave_adress) {
 8001ff6:	b580      	push	{r7, lr}
 8001ff8:	b082      	sub	sp, #8
 8001ffa:	af00      	add	r7, sp, #0
 8001ffc:	4603      	mov	r3, r0
 8001ffe:	71fb      	strb	r3, [r7, #7]
	setConfig(0x00,0xDF, slave_adress);//AVG=1,BusVoltageConversionTime=588u,ShuntCurrentConversionTime=588u,mode=BusVoltageContinuous
 8002000:	79fb      	ldrb	r3, [r7, #7]
 8002002:	461a      	mov	r2, r3
 8002004:	21df      	movs	r1, #223	; 0xdf
 8002006:	2000      	movs	r0, #0
 8002008:	f7ff ffe2 	bl	8001fd0 <setConfig>
}
 800200c:	bf00      	nop
 800200e:	3708      	adds	r7, #8
 8002010:	46bd      	mov	sp, r7
 8002012:	bd80      	pop	{r7, pc}

08002014 <_ZN8JoyStickC1Ev>:
 */

#include "Joystick.hpp"
//#include "stm32f4xx_hal.h"

JoyStick::JoyStick()
 8002014:	b480      	push	{r7}
 8002016:	b083      	sub	sp, #12
 8002018:	af00      	add	r7, sp, #0
 800201a:	6078      	str	r0, [r7, #4]
{

}
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	4618      	mov	r0, r3
 8002020:	370c      	adds	r7, #12
 8002022:	46bd      	mov	sp, r7
 8002024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002028:	4770      	bx	lr
	...

0800202c <_ZN8JoyStick8getValueEv>:

uint16_t JoyStick::getValue()
{
 800202c:	b580      	push	{r7, lr}
 800202e:	b084      	sub	sp, #16
 8002030:	af00      	add	r7, sp, #0
 8002032:	6078      	str	r0, [r7, #4]
	uint16_t ret_value = 0;
 8002034:	2300      	movs	r3, #0
 8002036:	81fb      	strh	r3, [r7, #14]

	if(!HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_10)) ret_value |= 0x01;
 8002038:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800203c:	482a      	ldr	r0, [pc, #168]	; (80020e8 <_ZN8JoyStick8getValueEv+0xbc>)
 800203e:	f008 ffd1 	bl	800afe4 <HAL_GPIO_ReadPin>
 8002042:	4603      	mov	r3, r0
 8002044:	2b00      	cmp	r3, #0
 8002046:	bf0c      	ite	eq
 8002048:	2301      	moveq	r3, #1
 800204a:	2300      	movne	r3, #0
 800204c:	b2db      	uxtb	r3, r3
 800204e:	2b00      	cmp	r3, #0
 8002050:	d003      	beq.n	800205a <_ZN8JoyStick8getValueEv+0x2e>
 8002052:	89fb      	ldrh	r3, [r7, #14]
 8002054:	f043 0301 	orr.w	r3, r3, #1
 8002058:	81fb      	strh	r3, [r7, #14]
	if(!HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_0)) ret_value |= 0x02;
 800205a:	2101      	movs	r1, #1
 800205c:	4823      	ldr	r0, [pc, #140]	; (80020ec <_ZN8JoyStick8getValueEv+0xc0>)
 800205e:	f008 ffc1 	bl	800afe4 <HAL_GPIO_ReadPin>
 8002062:	4603      	mov	r3, r0
 8002064:	2b00      	cmp	r3, #0
 8002066:	bf0c      	ite	eq
 8002068:	2301      	moveq	r3, #1
 800206a:	2300      	movne	r3, #0
 800206c:	b2db      	uxtb	r3, r3
 800206e:	2b00      	cmp	r3, #0
 8002070:	d003      	beq.n	800207a <_ZN8JoyStick8getValueEv+0x4e>
 8002072:	89fb      	ldrh	r3, [r7, #14]
 8002074:	f043 0302 	orr.w	r3, r3, #2
 8002078:	81fb      	strh	r3, [r7, #14]
	if(!HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_8)) ret_value |= 0x04;
 800207a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800207e:	481a      	ldr	r0, [pc, #104]	; (80020e8 <_ZN8JoyStick8getValueEv+0xbc>)
 8002080:	f008 ffb0 	bl	800afe4 <HAL_GPIO_ReadPin>
 8002084:	4603      	mov	r3, r0
 8002086:	2b00      	cmp	r3, #0
 8002088:	bf0c      	ite	eq
 800208a:	2301      	moveq	r3, #1
 800208c:	2300      	movne	r3, #0
 800208e:	b2db      	uxtb	r3, r3
 8002090:	2b00      	cmp	r3, #0
 8002092:	d003      	beq.n	800209c <_ZN8JoyStick8getValueEv+0x70>
 8002094:	89fb      	ldrh	r3, [r7, #14]
 8002096:	f043 0304 	orr.w	r3, r3, #4
 800209a:	81fb      	strh	r3, [r7, #14]
	if(!HAL_GPIO_ReadPin(GPIOB,GPIO_PIN_2)) ret_value |= 0x08;
 800209c:	2104      	movs	r1, #4
 800209e:	4814      	ldr	r0, [pc, #80]	; (80020f0 <_ZN8JoyStick8getValueEv+0xc4>)
 80020a0:	f008 ffa0 	bl	800afe4 <HAL_GPIO_ReadPin>
 80020a4:	4603      	mov	r3, r0
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	bf0c      	ite	eq
 80020aa:	2301      	moveq	r3, #1
 80020ac:	2300      	movne	r3, #0
 80020ae:	b2db      	uxtb	r3, r3
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d003      	beq.n	80020bc <_ZN8JoyStick8getValueEv+0x90>
 80020b4:	89fb      	ldrh	r3, [r7, #14]
 80020b6:	f043 0308 	orr.w	r3, r3, #8
 80020ba:	81fb      	strh	r3, [r7, #14]
	if(!HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_7)) ret_value |= 0x10;
 80020bc:	2180      	movs	r1, #128	; 0x80
 80020be:	480a      	ldr	r0, [pc, #40]	; (80020e8 <_ZN8JoyStick8getValueEv+0xbc>)
 80020c0:	f008 ff90 	bl	800afe4 <HAL_GPIO_ReadPin>
 80020c4:	4603      	mov	r3, r0
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	bf0c      	ite	eq
 80020ca:	2301      	moveq	r3, #1
 80020cc:	2300      	movne	r3, #0
 80020ce:	b2db      	uxtb	r3, r3
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d003      	beq.n	80020dc <_ZN8JoyStick8getValueEv+0xb0>
 80020d4:	89fb      	ldrh	r3, [r7, #14]
 80020d6:	f043 0310 	orr.w	r3, r3, #16
 80020da:	81fb      	strh	r3, [r7, #14]

	return ret_value;
 80020dc:	89fb      	ldrh	r3, [r7, #14]
}
 80020de:	4618      	mov	r0, r3
 80020e0:	3710      	adds	r7, #16
 80020e2:	46bd      	mov	sp, r7
 80020e4:	bd80      	pop	{r7, pc}
 80020e6:	bf00      	nop
 80020e8:	40021000 	.word	0x40021000
 80020ec:	40020c00 	.word	0x40020c00
 80020f0:	40020400 	.word	0x40020400

080020f4 <_ZN3LED9fullColorEc>:
 */

#include "LED.hpp"

void LED::fullColor(char color)
{
 80020f4:	b580      	push	{r7, lr}
 80020f6:	b082      	sub	sp, #8
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	6078      	str	r0, [r7, #4]
 80020fc:	460b      	mov	r3, r1
 80020fe:	70fb      	strb	r3, [r7, #3]
	if(color == 'R'){
 8002100:	78fb      	ldrb	r3, [r7, #3]
 8002102:	2b52      	cmp	r3, #82	; 0x52
 8002104:	d112      	bne.n	800212c <_ZN3LED9fullColorEc+0x38>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 8002106:	2200      	movs	r2, #0
 8002108:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800210c:	4856      	ldr	r0, [pc, #344]	; (8002268 <_ZN3LED9fullColorEc+0x174>)
 800210e:	f008 ff81 	bl	800b014 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
 8002112:	2201      	movs	r2, #1
 8002114:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002118:	4853      	ldr	r0, [pc, #332]	; (8002268 <_ZN3LED9fullColorEc+0x174>)
 800211a:	f008 ff7b 	bl	800b014 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
 800211e:	2201      	movs	r2, #1
 8002120:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002124:	4850      	ldr	r0, [pc, #320]	; (8002268 <_ZN3LED9fullColorEc+0x174>)
 8002126:	f008 ff75 	bl	800b014 <HAL_GPIO_WritePin>
	else if(color == '~'){
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
	}
}
 800212a:	e098      	b.n	800225e <_ZN3LED9fullColorEc+0x16a>
	else if(color == 'G'){
 800212c:	78fb      	ldrb	r3, [r7, #3]
 800212e:	2b47      	cmp	r3, #71	; 0x47
 8002130:	d112      	bne.n	8002158 <_ZN3LED9fullColorEc+0x64>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 8002132:	2201      	movs	r2, #1
 8002134:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002138:	484b      	ldr	r0, [pc, #300]	; (8002268 <_ZN3LED9fullColorEc+0x174>)
 800213a:	f008 ff6b 	bl	800b014 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 800213e:	2200      	movs	r2, #0
 8002140:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002144:	4848      	ldr	r0, [pc, #288]	; (8002268 <_ZN3LED9fullColorEc+0x174>)
 8002146:	f008 ff65 	bl	800b014 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
 800214a:	2201      	movs	r2, #1
 800214c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002150:	4845      	ldr	r0, [pc, #276]	; (8002268 <_ZN3LED9fullColorEc+0x174>)
 8002152:	f008 ff5f 	bl	800b014 <HAL_GPIO_WritePin>
}
 8002156:	e082      	b.n	800225e <_ZN3LED9fullColorEc+0x16a>
	else if(color == 'B'){
 8002158:	78fb      	ldrb	r3, [r7, #3]
 800215a:	2b42      	cmp	r3, #66	; 0x42
 800215c:	d112      	bne.n	8002184 <_ZN3LED9fullColorEc+0x90>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 800215e:	2201      	movs	r2, #1
 8002160:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002164:	4840      	ldr	r0, [pc, #256]	; (8002268 <_ZN3LED9fullColorEc+0x174>)
 8002166:	f008 ff55 	bl	800b014 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
 800216a:	2201      	movs	r2, #1
 800216c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002170:	483d      	ldr	r0, [pc, #244]	; (8002268 <_ZN3LED9fullColorEc+0x174>)
 8002172:	f008 ff4f 	bl	800b014 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 8002176:	2200      	movs	r2, #0
 8002178:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800217c:	483a      	ldr	r0, [pc, #232]	; (8002268 <_ZN3LED9fullColorEc+0x174>)
 800217e:	f008 ff49 	bl	800b014 <HAL_GPIO_WritePin>
}
 8002182:	e06c      	b.n	800225e <_ZN3LED9fullColorEc+0x16a>
	else if(color == 'C'){
 8002184:	78fb      	ldrb	r3, [r7, #3]
 8002186:	2b43      	cmp	r3, #67	; 0x43
 8002188:	d112      	bne.n	80021b0 <_ZN3LED9fullColorEc+0xbc>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 800218a:	2201      	movs	r2, #1
 800218c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002190:	4835      	ldr	r0, [pc, #212]	; (8002268 <_ZN3LED9fullColorEc+0x174>)
 8002192:	f008 ff3f 	bl	800b014 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 8002196:	2200      	movs	r2, #0
 8002198:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800219c:	4832      	ldr	r0, [pc, #200]	; (8002268 <_ZN3LED9fullColorEc+0x174>)
 800219e:	f008 ff39 	bl	800b014 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 80021a2:	2200      	movs	r2, #0
 80021a4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80021a8:	482f      	ldr	r0, [pc, #188]	; (8002268 <_ZN3LED9fullColorEc+0x174>)
 80021aa:	f008 ff33 	bl	800b014 <HAL_GPIO_WritePin>
}
 80021ae:	e056      	b.n	800225e <_ZN3LED9fullColorEc+0x16a>
	else if(color == 'M'){
 80021b0:	78fb      	ldrb	r3, [r7, #3]
 80021b2:	2b4d      	cmp	r3, #77	; 0x4d
 80021b4:	d112      	bne.n	80021dc <_ZN3LED9fullColorEc+0xe8>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 80021b6:	2200      	movs	r2, #0
 80021b8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80021bc:	482a      	ldr	r0, [pc, #168]	; (8002268 <_ZN3LED9fullColorEc+0x174>)
 80021be:	f008 ff29 	bl	800b014 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
 80021c2:	2201      	movs	r2, #1
 80021c4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80021c8:	4827      	ldr	r0, [pc, #156]	; (8002268 <_ZN3LED9fullColorEc+0x174>)
 80021ca:	f008 ff23 	bl	800b014 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 80021ce:	2200      	movs	r2, #0
 80021d0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80021d4:	4824      	ldr	r0, [pc, #144]	; (8002268 <_ZN3LED9fullColorEc+0x174>)
 80021d6:	f008 ff1d 	bl	800b014 <HAL_GPIO_WritePin>
}
 80021da:	e040      	b.n	800225e <_ZN3LED9fullColorEc+0x16a>
	else if(color == 'Y'){
 80021dc:	78fb      	ldrb	r3, [r7, #3]
 80021de:	2b59      	cmp	r3, #89	; 0x59
 80021e0:	d112      	bne.n	8002208 <_ZN3LED9fullColorEc+0x114>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 80021e2:	2200      	movs	r2, #0
 80021e4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80021e8:	481f      	ldr	r0, [pc, #124]	; (8002268 <_ZN3LED9fullColorEc+0x174>)
 80021ea:	f008 ff13 	bl	800b014 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 80021ee:	2200      	movs	r2, #0
 80021f0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80021f4:	481c      	ldr	r0, [pc, #112]	; (8002268 <_ZN3LED9fullColorEc+0x174>)
 80021f6:	f008 ff0d 	bl	800b014 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
 80021fa:	2201      	movs	r2, #1
 80021fc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002200:	4819      	ldr	r0, [pc, #100]	; (8002268 <_ZN3LED9fullColorEc+0x174>)
 8002202:	f008 ff07 	bl	800b014 <HAL_GPIO_WritePin>
}
 8002206:	e02a      	b.n	800225e <_ZN3LED9fullColorEc+0x16a>
	else if(color == 'W'){
 8002208:	78fb      	ldrb	r3, [r7, #3]
 800220a:	2b57      	cmp	r3, #87	; 0x57
 800220c:	d112      	bne.n	8002234 <_ZN3LED9fullColorEc+0x140>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 800220e:	2200      	movs	r2, #0
 8002210:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002214:	4814      	ldr	r0, [pc, #80]	; (8002268 <_ZN3LED9fullColorEc+0x174>)
 8002216:	f008 fefd 	bl	800b014 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 800221a:	2200      	movs	r2, #0
 800221c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002220:	4811      	ldr	r0, [pc, #68]	; (8002268 <_ZN3LED9fullColorEc+0x174>)
 8002222:	f008 fef7 	bl	800b014 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 8002226:	2200      	movs	r2, #0
 8002228:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800222c:	480e      	ldr	r0, [pc, #56]	; (8002268 <_ZN3LED9fullColorEc+0x174>)
 800222e:	f008 fef1 	bl	800b014 <HAL_GPIO_WritePin>
}
 8002232:	e014      	b.n	800225e <_ZN3LED9fullColorEc+0x16a>
	else if(color == '~'){
 8002234:	78fb      	ldrb	r3, [r7, #3]
 8002236:	2b7e      	cmp	r3, #126	; 0x7e
 8002238:	d111      	bne.n	800225e <_ZN3LED9fullColorEc+0x16a>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 800223a:	2201      	movs	r2, #1
 800223c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002240:	4809      	ldr	r0, [pc, #36]	; (8002268 <_ZN3LED9fullColorEc+0x174>)
 8002242:	f008 fee7 	bl	800b014 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
 8002246:	2201      	movs	r2, #1
 8002248:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800224c:	4806      	ldr	r0, [pc, #24]	; (8002268 <_ZN3LED9fullColorEc+0x174>)
 800224e:	f008 fee1 	bl	800b014 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
 8002252:	2201      	movs	r2, #1
 8002254:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002258:	4803      	ldr	r0, [pc, #12]	; (8002268 <_ZN3LED9fullColorEc+0x174>)
 800225a:	f008 fedb 	bl	800b014 <HAL_GPIO_WritePin>
}
 800225e:	bf00      	nop
 8002260:	3708      	adds	r7, #8
 8002262:	46bd      	mov	sp, r7
 8002264:	bd80      	pop	{r7, pc}
 8002266:	bf00      	nop
 8002268:	40020000 	.word	0x40020000

0800226c <_ZN3LED2LREaa>:

void LED::LR(int8_t l_status, int8_t r_status)
{
 800226c:	b580      	push	{r7, lr}
 800226e:	b082      	sub	sp, #8
 8002270:	af00      	add	r7, sp, #0
 8002272:	6078      	str	r0, [r7, #4]
 8002274:	460b      	mov	r3, r1
 8002276:	70fb      	strb	r3, [r7, #3]
 8002278:	4613      	mov	r3, r2
 800227a:	70bb      	strb	r3, [r7, #2]
	if(l_status == 1)
 800227c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002280:	2b01      	cmp	r3, #1
 8002282:	d106      	bne.n	8002292 <_ZN3LED2LREaa+0x26>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 8002284:	2201      	movs	r2, #1
 8002286:	f44f 7180 	mov.w	r1, #256	; 0x100
 800228a:	4813      	ldr	r0, [pc, #76]	; (80022d8 <_ZN3LED2LREaa+0x6c>)
 800228c:	f008 fec2 	bl	800b014 <HAL_GPIO_WritePin>
 8002290:	e009      	b.n	80022a6 <_ZN3LED2LREaa+0x3a>
	else if(l_status == 0)
 8002292:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002296:	2b00      	cmp	r3, #0
 8002298:	d105      	bne.n	80022a6 <_ZN3LED2LREaa+0x3a>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 800229a:	2200      	movs	r2, #0
 800229c:	f44f 7180 	mov.w	r1, #256	; 0x100
 80022a0:	480d      	ldr	r0, [pc, #52]	; (80022d8 <_ZN3LED2LREaa+0x6c>)
 80022a2:	f008 feb7 	bl	800b014 <HAL_GPIO_WritePin>

	if(r_status == 1)
 80022a6:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80022aa:	2b01      	cmp	r3, #1
 80022ac:	d106      	bne.n	80022bc <_ZN3LED2LREaa+0x50>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_SET);
 80022ae:	2201      	movs	r2, #1
 80022b0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80022b4:	4808      	ldr	r0, [pc, #32]	; (80022d8 <_ZN3LED2LREaa+0x6c>)
 80022b6:	f008 fead 	bl	800b014 <HAL_GPIO_WritePin>
	else if(r_status == 0)
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);

}
 80022ba:	e009      	b.n	80022d0 <_ZN3LED2LREaa+0x64>
	else if(r_status == 0)
 80022bc:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d105      	bne.n	80022d0 <_ZN3LED2LREaa+0x64>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);
 80022c4:	2200      	movs	r2, #0
 80022c6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80022ca:	4803      	ldr	r0, [pc, #12]	; (80022d8 <_ZN3LED2LREaa+0x6c>)
 80022cc:	f008 fea2 	bl	800b014 <HAL_GPIO_WritePin>
}
 80022d0:	bf00      	nop
 80022d2:	3708      	adds	r7, #8
 80022d4:	46bd      	mov	sp, r7
 80022d6:	bd80      	pop	{r7, pc}
 80022d8:	40020000 	.word	0x40020000

080022dc <_ZN10LineSensorC1Ev>:
float mon_sens9;
float mon_sens10;
float mon_sens11;
float mon_sens12;

LineSensor::LineSensor()
 80022dc:	b580      	push	{r7, lr}
 80022de:	b092      	sub	sp, #72	; 0x48
 80022e0:	af00      	add	r7, sp, #0
 80022e2:	6078      	str	r0, [r7, #4]
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	f203 23bd 	addw	r3, r3, #701	; 0x2bd
 80022ea:	4618      	mov	r0, r3
 80022ec:	f7ff fe92 	bl	8002014 <_ZN8JoyStickC1Ev>
{
	for(auto &av : analog_val_){
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	637b      	str	r3, [r7, #52]	; 0x34
 80022f4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80022f6:	647b      	str	r3, [r7, #68]	; 0x44
 80022f8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80022fa:	331c      	adds	r3, #28
 80022fc:	633b      	str	r3, [r7, #48]	; 0x30
 80022fe:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002300:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002302:	429a      	cmp	r2, r3
 8002304:	d008      	beq.n	8002318 <_ZN10LineSensorC1Ev+0x3c>
 8002306:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002308:	62fb      	str	r3, [r7, #44]	; 0x2c
		av = 0;
 800230a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800230c:	2200      	movs	r2, #0
 800230e:	801a      	strh	r2, [r3, #0]
	for(auto &av : analog_val_){
 8002310:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002312:	3302      	adds	r3, #2
 8002314:	647b      	str	r3, [r7, #68]	; 0x44
 8002316:	e7f2      	b.n	80022fe <_ZN10LineSensorC1Ev+0x22>
	}

	for(auto &s : sensor){
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	f503 7330 	add.w	r3, r3, #704	; 0x2c0
 800231e:	62bb      	str	r3, [r7, #40]	; 0x28
 8002320:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002322:	643b      	str	r3, [r7, #64]	; 0x40
 8002324:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002326:	3338      	adds	r3, #56	; 0x38
 8002328:	627b      	str	r3, [r7, #36]	; 0x24
 800232a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800232c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800232e:	429a      	cmp	r2, r3
 8002330:	d009      	beq.n	8002346 <_ZN10LineSensorC1Ev+0x6a>
 8002332:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002334:	623b      	str	r3, [r7, #32]
		s = 0;
 8002336:	6a3b      	ldr	r3, [r7, #32]
 8002338:	f04f 0200 	mov.w	r2, #0
 800233c:	601a      	str	r2, [r3, #0]
	for(auto &s : sensor){
 800233e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002340:	3304      	adds	r3, #4
 8002342:	643b      	str	r3, [r7, #64]	; 0x40
 8002344:	e7f1      	b.n	800232a <_ZN10LineSensorC1Ev+0x4e>
	}

	for(auto &m : offset_values_){
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	f503 7321 	add.w	r3, r3, #644	; 0x284
 800234c:	61fb      	str	r3, [r7, #28]
 800234e:	69fb      	ldr	r3, [r7, #28]
 8002350:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002352:	69fb      	ldr	r3, [r7, #28]
 8002354:	3338      	adds	r3, #56	; 0x38
 8002356:	61bb      	str	r3, [r7, #24]
 8002358:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800235a:	69bb      	ldr	r3, [r7, #24]
 800235c:	429a      	cmp	r2, r3
 800235e:	d009      	beq.n	8002374 <_ZN10LineSensorC1Ev+0x98>
 8002360:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002362:	617b      	str	r3, [r7, #20]
		m = 0;
 8002364:	697b      	ldr	r3, [r7, #20]
 8002366:	f04f 0200 	mov.w	r2, #0
 800236a:	601a      	str	r2, [r3, #0]
	for(auto &m : offset_values_){
 800236c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800236e:	3304      	adds	r3, #4
 8002370:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002372:	e7f1      	b.n	8002358 <_ZN10LineSensorC1Ev+0x7c>
	}
	for(auto &s : sensor_coefficient_){
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	f503 7313 	add.w	r3, r3, #588	; 0x24c
 800237a:	613b      	str	r3, [r7, #16]
 800237c:	693b      	ldr	r3, [r7, #16]
 800237e:	63bb      	str	r3, [r7, #56]	; 0x38
 8002380:	693b      	ldr	r3, [r7, #16]
 8002382:	3338      	adds	r3, #56	; 0x38
 8002384:	60fb      	str	r3, [r7, #12]
 8002386:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	429a      	cmp	r2, r3
 800238c:	d009      	beq.n	80023a2 <_ZN10LineSensorC1Ev+0xc6>
 800238e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002390:	60bb      	str	r3, [r7, #8]
		s = 1;
 8002392:	68bb      	ldr	r3, [r7, #8]
 8002394:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8002398:	601a      	str	r2, [r3, #0]
	for(auto &s : sensor_coefficient_){
 800239a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800239c:	3304      	adds	r3, #4
 800239e:	63bb      	str	r3, [r7, #56]	; 0x38
 80023a0:	e7f1      	b.n	8002386 <_ZN10LineSensorC1Ev+0xaa>
	}

}
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	4618      	mov	r0, r3
 80023a6:	3748      	adds	r7, #72	; 0x48
 80023a8:	46bd      	mov	sp, r7
 80023aa:	bd80      	pop	{r7, pc}

080023ac <_ZN10LineSensor8ADCStartEv>:

void LineSensor::ADCStart()
{
 80023ac:	b580      	push	{r7, lr}
 80023ae:	b082      	sub	sp, #8
 80023b0:	af00      	add	r7, sp, #0
 80023b2:	6078      	str	r0, [r7, #4]
	HAL_ADC_Start_DMA(&hadc2, (uint32_t *) analog_val_, 14);
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	220e      	movs	r2, #14
 80023b8:	4619      	mov	r1, r3
 80023ba:	4803      	ldr	r0, [pc, #12]	; (80023c8 <_ZN10LineSensor8ADCStartEv+0x1c>)
 80023bc:	f007 fbfa 	bl	8009bb4 <HAL_ADC_Start_DMA>
}
 80023c0:	bf00      	nop
 80023c2:	3708      	adds	r7, #8
 80023c4:	46bd      	mov	sp, r7
 80023c6:	bd80      	pop	{r7, pc}
 80023c8:	2004a620 	.word	0x2004a620

080023cc <_ZN10LineSensor17storeSensorValuesEv>:

void LineSensor::storeSensorValues()
{
 80023cc:	b480      	push	{r7}
 80023ce:	b085      	sub	sp, #20
 80023d0:	af00      	add	r7, sp, #0
 80023d2:	6078      	str	r0, [r7, #4]
	static uint8_t cnt = 0;

	for(int i = 0; i < AD_DATA_SIZE; i++){
 80023d4:	2300      	movs	r3, #0
 80023d6:	60fb      	str	r3, [r7, #12]
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	2b0d      	cmp	r3, #13
 80023dc:	dc2f      	bgt.n	800243e <_ZN10LineSensor17storeSensorValuesEv+0x72>
		store_vals_[cnt][i] = sensor_coefficient_[i] * (analog_val_[i] - offset_values_[i]) ;
 80023de:	687a      	ldr	r2, [r7, #4]
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	3392      	adds	r3, #146	; 0x92
 80023e4:	009b      	lsls	r3, r3, #2
 80023e6:	4413      	add	r3, r2
 80023e8:	3304      	adds	r3, #4
 80023ea:	ed93 7a00 	vldr	s14, [r3]
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	68fa      	ldr	r2, [r7, #12]
 80023f2:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80023f6:	ee07 3a90 	vmov	s15, r3
 80023fa:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80023fe:	687a      	ldr	r2, [r7, #4]
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	33a0      	adds	r3, #160	; 0xa0
 8002404:	009b      	lsls	r3, r3, #2
 8002406:	4413      	add	r3, r2
 8002408:	3304      	adds	r3, #4
 800240a:	edd3 7a00 	vldr	s15, [r3]
 800240e:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002412:	4b14      	ldr	r3, [pc, #80]	; (8002464 <_ZN10LineSensor17storeSensorValuesEv+0x98>)
 8002414:	781b      	ldrb	r3, [r3, #0]
 8002416:	4619      	mov	r1, r3
 8002418:	ee67 7a27 	vmul.f32	s15, s14, s15
 800241c:	687a      	ldr	r2, [r7, #4]
 800241e:	460b      	mov	r3, r1
 8002420:	00db      	lsls	r3, r3, #3
 8002422:	1a5b      	subs	r3, r3, r1
 8002424:	005b      	lsls	r3, r3, #1
 8002426:	68f9      	ldr	r1, [r7, #12]
 8002428:	440b      	add	r3, r1
 800242a:	3306      	adds	r3, #6
 800242c:	009b      	lsls	r3, r3, #2
 800242e:	4413      	add	r3, r2
 8002430:	3304      	adds	r3, #4
 8002432:	edc3 7a00 	vstr	s15, [r3]
	for(int i = 0; i < AD_DATA_SIZE; i++){
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	3301      	adds	r3, #1
 800243a:	60fb      	str	r3, [r7, #12]
 800243c:	e7cc      	b.n	80023d8 <_ZN10LineSensor17storeSensorValuesEv+0xc>
		//store_vals_[cnt][i] = float(analog_val_[i]) ;
	}

	cnt++;
 800243e:	4b09      	ldr	r3, [pc, #36]	; (8002464 <_ZN10LineSensor17storeSensorValuesEv+0x98>)
 8002440:	781b      	ldrb	r3, [r3, #0]
 8002442:	3301      	adds	r3, #1
 8002444:	b2da      	uxtb	r2, r3
 8002446:	4b07      	ldr	r3, [pc, #28]	; (8002464 <_ZN10LineSensor17storeSensorValuesEv+0x98>)
 8002448:	701a      	strb	r2, [r3, #0]
	if(cnt >= 10) cnt = 0;
 800244a:	4b06      	ldr	r3, [pc, #24]	; (8002464 <_ZN10LineSensor17storeSensorValuesEv+0x98>)
 800244c:	781b      	ldrb	r3, [r3, #0]
 800244e:	2b09      	cmp	r3, #9
 8002450:	d902      	bls.n	8002458 <_ZN10LineSensor17storeSensorValuesEv+0x8c>
 8002452:	4b04      	ldr	r3, [pc, #16]	; (8002464 <_ZN10LineSensor17storeSensorValuesEv+0x98>)
 8002454:	2200      	movs	r2, #0
 8002456:	701a      	strb	r2, [r3, #0]


}
 8002458:	bf00      	nop
 800245a:	3714      	adds	r7, #20
 800245c:	46bd      	mov	sp, r7
 800245e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002462:	4770      	bx	lr
 8002464:	200001fe 	.word	0x200001fe

08002468 <_ZN10LineSensor18updateSensorValuesEv>:
void LineSensor::updateSensorValues()
{
 8002468:	b490      	push	{r4, r7}
 800246a:	b08e      	sub	sp, #56	; 0x38
 800246c:	af00      	add	r7, sp, #0
 800246e:	6078      	str	r0, [r7, #4]
	float temp_val[10];

	for(uint8_t ad_cnt = 0; ad_cnt < AD_DATA_SIZE; ad_cnt++){
 8002470:	2300      	movs	r3, #0
 8002472:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8002476:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800247a:	2b0d      	cmp	r3, #13
 800247c:	f200 8087 	bhi.w	800258e <_ZN10LineSensor18updateSensorValuesEv+0x126>
		for(uint8_t store_cnt = 0; store_cnt < 10; store_cnt++){
 8002480:	2300      	movs	r3, #0
 8002482:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
 8002486:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 800248a:	2b09      	cmp	r3, #9
 800248c:	d81c      	bhi.n	80024c8 <_ZN10LineSensor18updateSensorValuesEv+0x60>
			temp_val[store_cnt] = store_vals_[store_cnt][ad_cnt];
 800248e:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
 8002492:	f897 4037 	ldrb.w	r4, [r7, #55]	; 0x37
 8002496:	f897 1036 	ldrb.w	r1, [r7, #54]	; 0x36
 800249a:	6878      	ldr	r0, [r7, #4]
 800249c:	4613      	mov	r3, r2
 800249e:	00db      	lsls	r3, r3, #3
 80024a0:	1a9b      	subs	r3, r3, r2
 80024a2:	005b      	lsls	r3, r3, #1
 80024a4:	4423      	add	r3, r4
 80024a6:	3306      	adds	r3, #6
 80024a8:	009b      	lsls	r3, r3, #2
 80024aa:	4403      	add	r3, r0
 80024ac:	3304      	adds	r3, #4
 80024ae:	681a      	ldr	r2, [r3, #0]
 80024b0:	008b      	lsls	r3, r1, #2
 80024b2:	f107 0138 	add.w	r1, r7, #56	; 0x38
 80024b6:	440b      	add	r3, r1
 80024b8:	3b30      	subs	r3, #48	; 0x30
 80024ba:	601a      	str	r2, [r3, #0]
		for(uint8_t store_cnt = 0; store_cnt < 10; store_cnt++){
 80024bc:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 80024c0:	3301      	adds	r3, #1
 80024c2:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
 80024c6:	e7de      	b.n	8002486 <_ZN10LineSensor18updateSensorValuesEv+0x1e>
		}

		// sort
		for(uint8_t i = 0; i < 10; i++){
 80024c8:	2300      	movs	r3, #0
 80024ca:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
 80024ce:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 80024d2:	2b09      	cmp	r3, #9
 80024d4:	d84d      	bhi.n	8002572 <_ZN10LineSensor18updateSensorValuesEv+0x10a>
			for (uint8_t j = i+1; j < 10; j++) {
 80024d6:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 80024da:	3301      	adds	r3, #1
 80024dc:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
 80024e0:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 80024e4:	2b09      	cmp	r3, #9
 80024e6:	d83e      	bhi.n	8002566 <_ZN10LineSensor18updateSensorValuesEv+0xfe>
				if(temp_val[i] < temp_val[j]){
 80024e8:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 80024ec:	009b      	lsls	r3, r3, #2
 80024ee:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80024f2:	4413      	add	r3, r2
 80024f4:	3b30      	subs	r3, #48	; 0x30
 80024f6:	ed93 7a00 	vldr	s14, [r3]
 80024fa:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 80024fe:	009b      	lsls	r3, r3, #2
 8002500:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8002504:	4413      	add	r3, r2
 8002506:	3b30      	subs	r3, #48	; 0x30
 8002508:	edd3 7a00 	vldr	s15, [r3]
 800250c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002510:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002514:	d521      	bpl.n	800255a <_ZN10LineSensor18updateSensorValuesEv+0xf2>
					float tmp = temp_val[j];
 8002516:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 800251a:	009b      	lsls	r3, r3, #2
 800251c:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8002520:	4413      	add	r3, r2
 8002522:	3b30      	subs	r3, #48	; 0x30
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	633b      	str	r3, [r7, #48]	; 0x30
					temp_val[j] = temp_val[i];
 8002528:	f897 2035 	ldrb.w	r2, [r7, #53]	; 0x35
 800252c:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8002530:	0092      	lsls	r2, r2, #2
 8002532:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8002536:	440a      	add	r2, r1
 8002538:	3a30      	subs	r2, #48	; 0x30
 800253a:	6812      	ldr	r2, [r2, #0]
 800253c:	009b      	lsls	r3, r3, #2
 800253e:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8002542:	440b      	add	r3, r1
 8002544:	3b30      	subs	r3, #48	; 0x30
 8002546:	601a      	str	r2, [r3, #0]
					temp_val[i] = tmp;
 8002548:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 800254c:	009b      	lsls	r3, r3, #2
 800254e:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8002552:	4413      	add	r3, r2
 8002554:	3b30      	subs	r3, #48	; 0x30
 8002556:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002558:	601a      	str	r2, [r3, #0]
			for (uint8_t j = i+1; j < 10; j++) {
 800255a:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 800255e:	3301      	adds	r3, #1
 8002560:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
 8002564:	e7bc      	b.n	80024e0 <_ZN10LineSensor18updateSensorValuesEv+0x78>
		for(uint8_t i = 0; i < 10; i++){
 8002566:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 800256a:	3301      	adds	r3, #1
 800256c:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
 8002570:	e7ad      	b.n	80024ce <_ZN10LineSensor18updateSensorValuesEv+0x66>
				}
			}
		}

		sensor[ad_cnt] = temp_val[5];
 8002572:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8002576:	69fa      	ldr	r2, [r7, #28]
 8002578:	6879      	ldr	r1, [r7, #4]
 800257a:	33b0      	adds	r3, #176	; 0xb0
 800257c:	009b      	lsls	r3, r3, #2
 800257e:	440b      	add	r3, r1
 8002580:	601a      	str	r2, [r3, #0]
	for(uint8_t ad_cnt = 0; ad_cnt < AD_DATA_SIZE; ad_cnt++){
 8002582:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8002586:	3301      	adds	r3, #1
 8002588:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 800258c:	e773      	b.n	8002476 <_ZN10LineSensor18updateSensorValuesEv+0xe>
	mon_sens9 = sensor[9];
	mon_sens10 = sensor[10];
	mon_sens11 = sensor[11];
	mon_sens12 = sensor[12];
	*/
}
 800258e:	bf00      	nop
 8002590:	3738      	adds	r7, #56	; 0x38
 8002592:	46bd      	mov	sp, r7
 8002594:	bc90      	pop	{r4, r7}
 8002596:	4770      	bx	lr

08002598 <_ZN10LineSensor11calibrationEv>:

void LineSensor::calibration()
{
 8002598:	b580      	push	{r7, lr}
 800259a:	b0a0      	sub	sp, #128	; 0x80
 800259c:	af00      	add	r7, sp, #0
 800259e:	6078      	str	r0, [r7, #4]
	HAL_Delay(100);
 80025a0:	2064      	movs	r0, #100	; 0x64
 80025a2:	f007 faa1 	bl	8009ae8 <HAL_Delay>

	lcd_clear();
 80025a6:	f7fe fd7b 	bl	80010a0 <lcd_clear>
	lcd_locate(0,0);
 80025aa:	2100      	movs	r1, #0
 80025ac:	2000      	movs	r0, #0
 80025ae:	f7fe fd87 	bl	80010c0 <lcd_locate>
	lcd_printf("LineSens");
 80025b2:	4886      	ldr	r0, [pc, #536]	; (80027cc <_ZN10LineSensor11calibrationEv+0x234>)
 80025b4:	f7fe fdae 	bl	8001114 <lcd_printf>
	lcd_locate(0,1);
 80025b8:	2101      	movs	r1, #1
 80025ba:	2000      	movs	r0, #0
 80025bc:	f7fe fd80 	bl	80010c0 <lcd_locate>
	lcd_printf("Calib   ");
 80025c0:	4883      	ldr	r0, [pc, #524]	; (80027d0 <_ZN10LineSensor11calibrationEv+0x238>)
 80025c2:	f7fe fda7 	bl	8001114 <lcd_printf>


	float max_values[AD_DATA_SIZE];
	float min_values[AD_DATA_SIZE];

	for(uint16_t i = 0; i < AD_DATA_SIZE; i++){
 80025c6:	2300      	movs	r3, #0
 80025c8:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e
 80025cc:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 80025d0:	2b0d      	cmp	r3, #13
 80025d2:	d823      	bhi.n	800261c <_ZN10LineSensor11calibrationEv+0x84>
		max_values[i] = sensor[i];
 80025d4:	f8b7 207e 	ldrh.w	r2, [r7, #126]	; 0x7e
 80025d8:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 80025dc:	6879      	ldr	r1, [r7, #4]
 80025de:	32b0      	adds	r2, #176	; 0xb0
 80025e0:	0092      	lsls	r2, r2, #2
 80025e2:	440a      	add	r2, r1
 80025e4:	6812      	ldr	r2, [r2, #0]
 80025e6:	009b      	lsls	r3, r3, #2
 80025e8:	f107 0180 	add.w	r1, r7, #128	; 0x80
 80025ec:	440b      	add	r3, r1
 80025ee:	3b40      	subs	r3, #64	; 0x40
 80025f0:	601a      	str	r2, [r3, #0]
		min_values[i] = sensor[i];
 80025f2:	f8b7 207e 	ldrh.w	r2, [r7, #126]	; 0x7e
 80025f6:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 80025fa:	6879      	ldr	r1, [r7, #4]
 80025fc:	32b0      	adds	r2, #176	; 0xb0
 80025fe:	0092      	lsls	r2, r2, #2
 8002600:	440a      	add	r2, r1
 8002602:	6812      	ldr	r2, [r2, #0]
 8002604:	009b      	lsls	r3, r3, #2
 8002606:	f107 0180 	add.w	r1, r7, #128	; 0x80
 800260a:	440b      	add	r3, r1
 800260c:	3b78      	subs	r3, #120	; 0x78
 800260e:	601a      	str	r2, [r3, #0]
	for(uint16_t i = 0; i < AD_DATA_SIZE; i++){
 8002610:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 8002614:	3301      	adds	r3, #1
 8002616:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e
 800261a:	e7d7      	b.n	80025cc <_ZN10LineSensor11calibrationEv+0x34>
	}

	while(joy_stick_.getValue() != JOY_C){
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	f203 23bd 	addw	r3, r3, #701	; 0x2bd
 8002622:	4618      	mov	r0, r3
 8002624:	f7ff fd02 	bl	800202c <_ZN8JoyStick8getValueEv>
 8002628:	4603      	mov	r3, r0
 800262a:	2b02      	cmp	r3, #2
 800262c:	bf14      	ite	ne
 800262e:	2301      	movne	r3, #1
 8002630:	2300      	moveq	r3, #0
 8002632:	b2db      	uxtb	r3, r3
 8002634:	2b00      	cmp	r3, #0
 8002636:	d079      	beq.n	800272c <_ZN10LineSensor11calibrationEv+0x194>

		for(uint16_t i = 0; i < AD_DATA_SIZE; i++){
 8002638:	2300      	movs	r3, #0
 800263a:	f8a7 307c 	strh.w	r3, [r7, #124]	; 0x7c
 800263e:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 8002642:	2b0d      	cmp	r3, #13
 8002644:	d850      	bhi.n	80026e8 <_ZN10LineSensor11calibrationEv+0x150>
			if(max_values[i] < sensor[i]){
 8002646:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 800264a:	009b      	lsls	r3, r3, #2
 800264c:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8002650:	4413      	add	r3, r2
 8002652:	3b40      	subs	r3, #64	; 0x40
 8002654:	ed93 7a00 	vldr	s14, [r3]
 8002658:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 800265c:	687a      	ldr	r2, [r7, #4]
 800265e:	33b0      	adds	r3, #176	; 0xb0
 8002660:	009b      	lsls	r3, r3, #2
 8002662:	4413      	add	r3, r2
 8002664:	edd3 7a00 	vldr	s15, [r3]
 8002668:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800266c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002670:	d50f      	bpl.n	8002692 <_ZN10LineSensor11calibrationEv+0xfa>
				max_values[i] = sensor[i];
 8002672:	f8b7 207c 	ldrh.w	r2, [r7, #124]	; 0x7c
 8002676:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 800267a:	6879      	ldr	r1, [r7, #4]
 800267c:	32b0      	adds	r2, #176	; 0xb0
 800267e:	0092      	lsls	r2, r2, #2
 8002680:	440a      	add	r2, r1
 8002682:	6812      	ldr	r2, [r2, #0]
 8002684:	009b      	lsls	r3, r3, #2
 8002686:	f107 0180 	add.w	r1, r7, #128	; 0x80
 800268a:	440b      	add	r3, r1
 800268c:	3b40      	subs	r3, #64	; 0x40
 800268e:	601a      	str	r2, [r3, #0]
 8002690:	e024      	b.n	80026dc <_ZN10LineSensor11calibrationEv+0x144>
			}
			else if(min_values[i] > sensor[i]){
 8002692:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 8002696:	009b      	lsls	r3, r3, #2
 8002698:	f107 0280 	add.w	r2, r7, #128	; 0x80
 800269c:	4413      	add	r3, r2
 800269e:	3b78      	subs	r3, #120	; 0x78
 80026a0:	ed93 7a00 	vldr	s14, [r3]
 80026a4:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 80026a8:	687a      	ldr	r2, [r7, #4]
 80026aa:	33b0      	adds	r3, #176	; 0xb0
 80026ac:	009b      	lsls	r3, r3, #2
 80026ae:	4413      	add	r3, r2
 80026b0:	edd3 7a00 	vldr	s15, [r3]
 80026b4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80026b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80026bc:	dd0e      	ble.n	80026dc <_ZN10LineSensor11calibrationEv+0x144>
				min_values[i] = sensor[i];
 80026be:	f8b7 207c 	ldrh.w	r2, [r7, #124]	; 0x7c
 80026c2:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 80026c6:	6879      	ldr	r1, [r7, #4]
 80026c8:	32b0      	adds	r2, #176	; 0xb0
 80026ca:	0092      	lsls	r2, r2, #2
 80026cc:	440a      	add	r2, r1
 80026ce:	6812      	ldr	r2, [r2, #0]
 80026d0:	009b      	lsls	r3, r3, #2
 80026d2:	f107 0180 	add.w	r1, r7, #128	; 0x80
 80026d6:	440b      	add	r3, r1
 80026d8:	3b78      	subs	r3, #120	; 0x78
 80026da:	601a      	str	r2, [r3, #0]
		for(uint16_t i = 0; i < AD_DATA_SIZE; i++){
 80026dc:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 80026e0:	3301      	adds	r3, #1
 80026e2:	f8a7 307c 	strh.w	r3, [r7, #124]	; 0x7c
 80026e6:	e7aa      	b.n	800263e <_ZN10LineSensor11calibrationEv+0xa6>
			}
		}

		if(rotary_switch_.getValue() == 0){
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	f203 23be 	addw	r3, r3, #702	; 0x2be
 80026ee:	4618      	mov	r0, r3
 80026f0:	f002 fd6c 	bl	80051cc <_ZN12RotarySwitch8getValueEv>
 80026f4:	4603      	mov	r3, r0
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	bf0c      	ite	eq
 80026fa:	2301      	moveq	r3, #1
 80026fc:	2300      	movne	r3, #0
 80026fe:	b2db      	uxtb	r3, r3
 8002700:	2b00      	cmp	r3, #0
 8002702:	d009      	beq.n	8002718 <_ZN10LineSensor11calibrationEv+0x180>
			led_.LR(-1, 1);
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	f503 732f 	add.w	r3, r3, #700	; 0x2bc
 800270a:	2201      	movs	r2, #1
 800270c:	f04f 31ff 	mov.w	r1, #4294967295
 8002710:	4618      	mov	r0, r3
 8002712:	f7ff fdab 	bl	800226c <_ZN3LED2LREaa>
 8002716:	e781      	b.n	800261c <_ZN10LineSensor11calibrationEv+0x84>

		}
		else{
			led_.LR(-1, 0);
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	f503 732f 	add.w	r3, r3, #700	; 0x2bc
 800271e:	2200      	movs	r2, #0
 8002720:	f04f 31ff 	mov.w	r1, #4294967295
 8002724:	4618      	mov	r0, r3
 8002726:	f7ff fda1 	bl	800226c <_ZN3LED2LREaa>
	while(joy_stick_.getValue() != JOY_C){
 800272a:	e777      	b.n	800261c <_ZN10LineSensor11calibrationEv+0x84>
		printf("%f, ", m);
	}
		printf("\n");
	*/

	for(uint16_t i = 0; i < AD_DATA_SIZE; i++){
 800272c:	2300      	movs	r3, #0
 800272e:	f8a7 307a 	strh.w	r3, [r7, #122]	; 0x7a
 8002732:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 8002736:	2b0d      	cmp	r3, #13
 8002738:	d826      	bhi.n	8002788 <_ZN10LineSensor11calibrationEv+0x1f0>
		sensor_coefficient_[i] = 1000 / (max_values[i] - min_values[i]);
 800273a:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 800273e:	009b      	lsls	r3, r3, #2
 8002740:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8002744:	4413      	add	r3, r2
 8002746:	3b40      	subs	r3, #64	; 0x40
 8002748:	ed93 7a00 	vldr	s14, [r3]
 800274c:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 8002750:	009b      	lsls	r3, r3, #2
 8002752:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8002756:	4413      	add	r3, r2
 8002758:	3b78      	subs	r3, #120	; 0x78
 800275a:	edd3 7a00 	vldr	s15, [r3]
 800275e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002762:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 8002766:	eddf 6a1b 	vldr	s13, [pc, #108]	; 80027d4 <_ZN10LineSensor11calibrationEv+0x23c>
 800276a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800276e:	687a      	ldr	r2, [r7, #4]
 8002770:	3392      	adds	r3, #146	; 0x92
 8002772:	009b      	lsls	r3, r3, #2
 8002774:	4413      	add	r3, r2
 8002776:	3304      	adds	r3, #4
 8002778:	edc3 7a00 	vstr	s15, [r3]
	for(uint16_t i = 0; i < AD_DATA_SIZE; i++){
 800277c:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 8002780:	3301      	adds	r3, #1
 8002782:	f8a7 307a 	strh.w	r3, [r7, #122]	; 0x7a
 8002786:	e7d4      	b.n	8002732 <_ZN10LineSensor11calibrationEv+0x19a>
	}
	for(uint16_t i = 0; i < AD_DATA_SIZE; i++){
 8002788:	2300      	movs	r3, #0
 800278a:	f8a7 3078 	strh.w	r3, [r7, #120]	; 0x78
 800278e:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 8002792:	2b0d      	cmp	r3, #13
 8002794:	d815      	bhi.n	80027c2 <_ZN10LineSensor11calibrationEv+0x22a>
		offset_values_[i] = min_values[i];
 8002796:	f8b7 2078 	ldrh.w	r2, [r7, #120]	; 0x78
 800279a:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 800279e:	0092      	lsls	r2, r2, #2
 80027a0:	f107 0180 	add.w	r1, r7, #128	; 0x80
 80027a4:	440a      	add	r2, r1
 80027a6:	3a78      	subs	r2, #120	; 0x78
 80027a8:	6812      	ldr	r2, [r2, #0]
 80027aa:	6879      	ldr	r1, [r7, #4]
 80027ac:	33a0      	adds	r3, #160	; 0xa0
 80027ae:	009b      	lsls	r3, r3, #2
 80027b0:	440b      	add	r3, r1
 80027b2:	3304      	adds	r3, #4
 80027b4:	601a      	str	r2, [r3, #0]
	for(uint16_t i = 0; i < AD_DATA_SIZE; i++){
 80027b6:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 80027ba:	3301      	adds	r3, #1
 80027bc:	f8a7 3078 	strh.w	r3, [r7, #120]	; 0x78
 80027c0:	e7e5      	b.n	800278e <_ZN10LineSensor11calibrationEv+0x1f6>
	}


}
 80027c2:	bf00      	nop
 80027c4:	3780      	adds	r7, #128	; 0x80
 80027c6:	46bd      	mov	sp, r7
 80027c8:	bd80      	pop	{r7, pc}
 80027ca:	bf00      	nop
 80027cc:	08018934 	.word	0x08018934
 80027d0:	08018940 	.word	0x08018940
 80027d4:	447a0000 	.word	0x447a0000

080027d8 <_ZN10LineSensor13emergencyStopEv>:
{
	//printf("%f, %f, %f, %f, %f, %f, %f, %f, %f, %f, %f, %f, %f, %f\n", sensor[0], sensor[1], sensor[2], sensor[3], sensor[4], sensor[5], sensor[6], sensor[7], sensor[8], sensor[9], sensor[10], sensor[11], sensor[12], sensor[13]);
}

bool LineSensor::emergencyStop()
{
 80027d8:	b480      	push	{r7}
 80027da:	b085      	sub	sp, #20
 80027dc:	af00      	add	r7, sp, #0
 80027de:	6078      	str	r0, [r7, #4]
	uint16_t out_cnt = 0;
 80027e0:	2300      	movs	r3, #0
 80027e2:	81fb      	strh	r3, [r7, #14]
	/*
	for(const auto & s : sensor){
		if(s >= 550) out_cnt++;
	}
	*/
	for(uint16_t i = 3; i <= 10; i++){
 80027e4:	2303      	movs	r3, #3
 80027e6:	81bb      	strh	r3, [r7, #12]
 80027e8:	89bb      	ldrh	r3, [r7, #12]
 80027ea:	2b0a      	cmp	r3, #10
 80027ec:	d814      	bhi.n	8002818 <_ZN10LineSensor13emergencyStopEv+0x40>
		if(sensor[i] >= 550) out_cnt++;
 80027ee:	89bb      	ldrh	r3, [r7, #12]
 80027f0:	687a      	ldr	r2, [r7, #4]
 80027f2:	33b0      	adds	r3, #176	; 0xb0
 80027f4:	009b      	lsls	r3, r3, #2
 80027f6:	4413      	add	r3, r2
 80027f8:	edd3 7a00 	vldr	s15, [r3]
 80027fc:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 800286c <_ZN10LineSensor13emergencyStopEv+0x94>
 8002800:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002804:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002808:	db02      	blt.n	8002810 <_ZN10LineSensor13emergencyStopEv+0x38>
 800280a:	89fb      	ldrh	r3, [r7, #14]
 800280c:	3301      	adds	r3, #1
 800280e:	81fb      	strh	r3, [r7, #14]
	for(uint16_t i = 3; i <= 10; i++){
 8002810:	89bb      	ldrh	r3, [r7, #12]
 8002812:	3301      	adds	r3, #1
 8002814:	81bb      	strh	r3, [r7, #12]
 8002816:	e7e7      	b.n	80027e8 <_ZN10LineSensor13emergencyStopEv+0x10>
	}

	if(out_cnt >= 8){
 8002818:	89fb      	ldrh	r3, [r7, #14]
 800281a:	2b07      	cmp	r3, #7
 800281c:	d906      	bls.n	800282c <_ZN10LineSensor13emergencyStopEv+0x54>
		cnt++;
 800281e:	4b14      	ldr	r3, [pc, #80]	; (8002870 <_ZN10LineSensor13emergencyStopEv+0x98>)
 8002820:	881b      	ldrh	r3, [r3, #0]
 8002822:	3301      	adds	r3, #1
 8002824:	b29a      	uxth	r2, r3
 8002826:	4b12      	ldr	r3, [pc, #72]	; (8002870 <_ZN10LineSensor13emergencyStopEv+0x98>)
 8002828:	801a      	strh	r2, [r3, #0]
 800282a:	e002      	b.n	8002832 <_ZN10LineSensor13emergencyStopEv+0x5a>
	}
	else{
		cnt = 0;
 800282c:	4b10      	ldr	r3, [pc, #64]	; (8002870 <_ZN10LineSensor13emergencyStopEv+0x98>)
 800282e:	2200      	movs	r2, #0
 8002830:	801a      	strh	r2, [r3, #0]
	}

	if(cnt >= 100){
 8002832:	4b0f      	ldr	r3, [pc, #60]	; (8002870 <_ZN10LineSensor13emergencyStopEv+0x98>)
 8002834:	881b      	ldrh	r3, [r3, #0]
 8002836:	2b63      	cmp	r3, #99	; 0x63
 8002838:	d903      	bls.n	8002842 <_ZN10LineSensor13emergencyStopEv+0x6a>
		flag = true;
 800283a:	4b0e      	ldr	r3, [pc, #56]	; (8002874 <_ZN10LineSensor13emergencyStopEv+0x9c>)
 800283c:	2201      	movs	r2, #1
 800283e:	701a      	strb	r2, [r3, #0]
 8002840:	e002      	b.n	8002848 <_ZN10LineSensor13emergencyStopEv+0x70>
	}
	else flag = false;
 8002842:	4b0c      	ldr	r3, [pc, #48]	; (8002874 <_ZN10LineSensor13emergencyStopEv+0x9c>)
 8002844:	2200      	movs	r2, #0
 8002846:	701a      	strb	r2, [r3, #0]

	if(cnt >= 10000) cnt = 10000;
 8002848:	4b09      	ldr	r3, [pc, #36]	; (8002870 <_ZN10LineSensor13emergencyStopEv+0x98>)
 800284a:	881b      	ldrh	r3, [r3, #0]
 800284c:	f242 720f 	movw	r2, #9999	; 0x270f
 8002850:	4293      	cmp	r3, r2
 8002852:	d903      	bls.n	800285c <_ZN10LineSensor13emergencyStopEv+0x84>
 8002854:	4b06      	ldr	r3, [pc, #24]	; (8002870 <_ZN10LineSensor13emergencyStopEv+0x98>)
 8002856:	f242 7210 	movw	r2, #10000	; 0x2710
 800285a:	801a      	strh	r2, [r3, #0]

	return flag;
 800285c:	4b05      	ldr	r3, [pc, #20]	; (8002874 <_ZN10LineSensor13emergencyStopEv+0x9c>)
 800285e:	781b      	ldrb	r3, [r3, #0]

}
 8002860:	4618      	mov	r0, r3
 8002862:	3714      	adds	r7, #20
 8002864:	46bd      	mov	sp, r7
 8002866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800286a:	4770      	bx	lr
 800286c:	44098000 	.word	0x44098000
 8002870:	20000200 	.word	0x20000200
 8002874:	20000202 	.word	0x20000202

08002878 <_ZSt3absf>:
  abs(double __x)
  { return __builtin_fabs(__x); }

  inline _GLIBCXX_CONSTEXPR float
  abs(float __x)
  { return __builtin_fabsf(__x); }
 8002878:	b480      	push	{r7}
 800287a:	b083      	sub	sp, #12
 800287c:	af00      	add	r7, sp, #0
 800287e:	ed87 0a01 	vstr	s0, [r7, #4]
 8002882:	edd7 7a01 	vldr	s15, [r7, #4]
 8002886:	eef0 7ae7 	vabs.f32	s15, s15
 800288a:	eeb0 0a67 	vmov.f32	s0, s15
 800288e:	370c      	adds	r7, #12
 8002890:	46bd      	mov	sp, r7
 8002892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002896:	4770      	bx	lr

08002898 <_ZN9LineTraceC1EP5MotorP10LineSensorP12VelocityCtrlP10SideSensorP7EncoderP8OdometryP6LoggerP3IMUP3ESC>:
float mon_ref_dis, mon_current_dis;
uint16_t mon_vel_idx, mon_i;
float mon_tar_vel;


LineTrace::LineTrace(Motor *motor, LineSensor *line_sensor, VelocityCtrl *velocity_ctrl, SideSensor *side_sensor, Encoder *encoder, Odometry *odometry, Logger *logger, IMU *imu, ESC *esc) :
 8002898:	b480      	push	{r7}
 800289a:	b089      	sub	sp, #36	; 0x24
 800289c:	af00      	add	r7, sp, #0
 800289e:	60f8      	str	r0, [r7, #12]
 80028a0:	60b9      	str	r1, [r7, #8]
 80028a2:	607a      	str	r2, [r7, #4]
 80028a4:	603b      	str	r3, [r7, #0]
				kp_(0), kd_(0), ki_(0),
				excution_flag_(false), i_reset_flag_(false), normal_ratio_(0),
				target_velocity_(0), max_velocity_(0), max_velocity2_(0), min_velocity_(0), min_velocity2_(0), logging_flag_(false),
				ref_distance_(0), velocity_play_flag_(false), velocity_table_idx_(0), mode_selector_(0), crossline_idx_(0), sideline_idx_(0), sideline_idx2_(0), all_sideline_idx_(0),
				ignore_crossline_flag_(false), stable_flag_(false), stable_cnt_reset_flag_(false), max_acc_(0), max_dec_(0), max_acc2_(0), max_dec2_(0), correction_check_cnt_(0),
				store_check_cnt_(0), all_sideline_flag_(false)
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	f04f 0200 	mov.w	r2, #0
 80028ac:	629a      	str	r2, [r3, #40]	; 0x28
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	f04f 0200 	mov.w	r2, #0
 80028b4:	62da      	str	r2, [r3, #44]	; 0x2c
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	f04f 0200 	mov.w	r2, #0
 80028bc:	631a      	str	r2, [r3, #48]	; 0x30
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	2200      	movs	r2, #0
 80028c2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	2200      	movs	r2, #0
 80028ca:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	f04f 0200 	mov.w	r2, #0
 80028d4:	645a      	str	r2, [r3, #68]	; 0x44
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	f04f 0200 	mov.w	r2, #0
 80028dc:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	f04f 0200 	mov.w	r2, #0
 80028e6:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	f04f 0200 	mov.w	r2, #0
 80028f0:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	f04f 0200 	mov.w	r2, #0
 80028fa:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	f04f 0200 	mov.w	r2, #0
 8002904:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	2200      	movs	r2, #0
 800290c:	f883 20c8 	strb.w	r2, [r3, #200]	; 0xc8
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	f503 43bd 	add.w	r3, r3, #24192	; 0x5e80
 8002916:	330c      	adds	r3, #12
 8002918:	f04f 0200 	mov.w	r2, #0
 800291c:	601a      	str	r2, [r3, #0]
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 8002924:	3350      	adds	r3, #80	; 0x50
 8002926:	2200      	movs	r2, #0
 8002928:	701a      	strb	r2, [r3, #0]
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 8002930:	3352      	adds	r3, #82	; 0x52
 8002932:	2200      	movs	r2, #0
 8002934:	801a      	strh	r2, [r3, #0]
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 800293c:	3354      	adds	r3, #84	; 0x54
 800293e:	2200      	movs	r2, #0
 8002940:	801a      	strh	r2, [r3, #0]
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8002948:	3318      	adds	r3, #24
 800294a:	2200      	movs	r2, #0
 800294c:	801a      	strh	r2, [r3, #0]
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8002954:	331c      	adds	r3, #28
 8002956:	2200      	movs	r2, #0
 8002958:	801a      	strh	r2, [r3, #0]
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8002960:	331e      	adds	r3, #30
 8002962:	2200      	movs	r2, #0
 8002964:	801a      	strh	r2, [r3, #0]
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 800296c:	3320      	adds	r3, #32
 800296e:	2200      	movs	r2, #0
 8002970:	801a      	strh	r2, [r3, #0]
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8002978:	3322      	adds	r3, #34	; 0x22
 800297a:	2200      	movs	r2, #0
 800297c:	701a      	strb	r2, [r3, #0]
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8002984:	3323      	adds	r3, #35	; 0x23
 8002986:	2200      	movs	r2, #0
 8002988:	701a      	strb	r2, [r3, #0]
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8002990:	3324      	adds	r3, #36	; 0x24
 8002992:	2200      	movs	r2, #0
 8002994:	701a      	strb	r2, [r3, #0]
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 800299c:	3328      	adds	r3, #40	; 0x28
 800299e:	f04f 0200 	mov.w	r2, #0
 80029a2:	601a      	str	r2, [r3, #0]
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 80029aa:	332c      	adds	r3, #44	; 0x2c
 80029ac:	f04f 0200 	mov.w	r2, #0
 80029b0:	601a      	str	r2, [r3, #0]
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 80029b8:	3330      	adds	r3, #48	; 0x30
 80029ba:	f04f 0200 	mov.w	r2, #0
 80029be:	601a      	str	r2, [r3, #0]
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 80029c6:	3334      	adds	r3, #52	; 0x34
 80029c8:	f04f 0200 	mov.w	r2, #0
 80029cc:	601a      	str	r2, [r3, #0]
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 80029d4:	3338      	adds	r3, #56	; 0x38
 80029d6:	2200      	movs	r2, #0
 80029d8:	801a      	strh	r2, [r3, #0]
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 80029e0:	333a      	adds	r3, #58	; 0x3a
 80029e2:	2200      	movs	r2, #0
 80029e4:	801a      	strh	r2, [r3, #0]
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 80029ec:	333c      	adds	r3, #60	; 0x3c
 80029ee:	2200      	movs	r2, #0
 80029f0:	701a      	strb	r2, [r3, #0]

{
	motor_ = motor;
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	68ba      	ldr	r2, [r7, #8]
 80029f6:	601a      	str	r2, [r3, #0]
	line_sensor_ = line_sensor;
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	687a      	ldr	r2, [r7, #4]
 80029fc:	605a      	str	r2, [r3, #4]
	velocity_ctrl_ = velocity_ctrl;
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	683a      	ldr	r2, [r7, #0]
 8002a02:	609a      	str	r2, [r3, #8]
	side_sensor_ = side_sensor;
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002a08:	611a      	str	r2, [r3, #16]
	encoder_ = encoder;
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002a0e:	615a      	str	r2, [r3, #20]
	odometry_ = odometry;
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002a14:	619a      	str	r2, [r3, #24]
	logger_ = logger;
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002a1a:	61da      	str	r2, [r3, #28]
	imu_ = imu;
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002a20:	621a      	str	r2, [r3, #32]
	esc_ = esc;
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002a26:	625a      	str	r2, [r3, #36]	; 0x24

	for(uint16_t i = 0; i < LOG_DATA_SIZE_DIS; i++){
 8002a28:	2300      	movs	r3, #0
 8002a2a:	83fb      	strh	r3, [r7, #30]
 8002a2c:	8bfb      	ldrh	r3, [r7, #30]
 8002a2e:	f241 726f 	movw	r2, #5999	; 0x176f
 8002a32:	4293      	cmp	r3, r2
 8002a34:	d80d      	bhi.n	8002a52 <_ZN9LineTraceC1EP5MotorP10LineSensorP12VelocityCtrlP10SideSensorP7EncoderP8OdometryP6LoggerP3IMUP3ESC+0x1ba>
		velocity_table_[i] = 0;
 8002a36:	8bfb      	ldrh	r3, [r7, #30]
 8002a38:	68fa      	ldr	r2, [r7, #12]
 8002a3a:	f503 53bd 	add.w	r3, r3, #6048	; 0x17a0
 8002a3e:	3304      	adds	r3, #4
 8002a40:	009b      	lsls	r3, r3, #2
 8002a42:	4413      	add	r3, r2
 8002a44:	f04f 0200 	mov.w	r2, #0
 8002a48:	601a      	str	r2, [r3, #0]
	for(uint16_t i = 0; i < LOG_DATA_SIZE_DIS; i++){
 8002a4a:	8bfb      	ldrh	r3, [r7, #30]
 8002a4c:	3301      	adds	r3, #1
 8002a4e:	83fb      	strh	r3, [r7, #30]
 8002a50:	e7ec      	b.n	8002a2c <_ZN9LineTraceC1EP5MotorP10LineSensorP12VelocityCtrlP10SideSensorP7EncoderP8OdometryP6LoggerP3IMUP3ESC+0x194>
	}
	for(uint16_t i = 0; i < CROSSLINE_SIZE; i++){
 8002a52:	2300      	movs	r3, #0
 8002a54:	83bb      	strh	r3, [r7, #28]
 8002a56:	8bbb      	ldrh	r3, [r7, #28]
 8002a58:	2b63      	cmp	r3, #99	; 0x63
 8002a5a:	d80d      	bhi.n	8002a78 <_ZN9LineTraceC1EP5MotorP10LineSensorP12VelocityCtrlP10SideSensorP7EncoderP8OdometryP6LoggerP3IMUP3ESC+0x1e0>
		crossline_distance_[i] = 0;
 8002a5c:	8bbb      	ldrh	r3, [r7, #28]
 8002a5e:	68fa      	ldr	r2, [r7, #12]
 8002a60:	f503 533c 	add.w	r3, r3, #12032	; 0x2f00
 8002a64:	3316      	adds	r3, #22
 8002a66:	009b      	lsls	r3, r3, #2
 8002a68:	4413      	add	r3, r2
 8002a6a:	f04f 0200 	mov.w	r2, #0
 8002a6e:	601a      	str	r2, [r3, #0]
	for(uint16_t i = 0; i < CROSSLINE_SIZE; i++){
 8002a70:	8bbb      	ldrh	r3, [r7, #28]
 8002a72:	3301      	adds	r3, #1
 8002a74:	83bb      	strh	r3, [r7, #28]
 8002a76:	e7ee      	b.n	8002a56 <_ZN9LineTraceC1EP5MotorP10LineSensorP12VelocityCtrlP10SideSensorP7EncoderP8OdometryP6LoggerP3IMUP3ESC+0x1be>
	}
	for(uint16_t i = 0; i < CROSSLINE_SIZE; i++){
 8002a78:	2300      	movs	r3, #0
 8002a7a:	837b      	strh	r3, [r7, #26]
 8002a7c:	8b7b      	ldrh	r3, [r7, #26]
 8002a7e:	2b63      	cmp	r3, #99	; 0x63
 8002a80:	d80d      	bhi.n	8002a9e <_ZN9LineTraceC1EP5MotorP10LineSensorP12VelocityCtrlP10SideSensorP7EncoderP8OdometryP6LoggerP3IMUP3ESC+0x206>
		crossline_distance2_[i] = 0;
 8002a82:	8b7b      	ldrh	r3, [r7, #26]
 8002a84:	68fa      	ldr	r2, [r7, #12]
 8002a86:	f503 533d 	add.w	r3, r3, #12096	; 0x2f40
 8002a8a:	333a      	adds	r3, #58	; 0x3a
 8002a8c:	009b      	lsls	r3, r3, #2
 8002a8e:	4413      	add	r3, r2
 8002a90:	f04f 0200 	mov.w	r2, #0
 8002a94:	601a      	str	r2, [r3, #0]
	for(uint16_t i = 0; i < CROSSLINE_SIZE; i++){
 8002a96:	8b7b      	ldrh	r3, [r7, #26]
 8002a98:	3301      	adds	r3, #1
 8002a9a:	837b      	strh	r3, [r7, #26]
 8002a9c:	e7ee      	b.n	8002a7c <_ZN9LineTraceC1EP5MotorP10LineSensorP12VelocityCtrlP10SideSensorP7EncoderP8OdometryP6LoggerP3IMUP3ESC+0x1e4>
	}
	for(uint16_t i = 0; i < SIDELINE_SIZE; i++){
 8002a9e:	2300      	movs	r3, #0
 8002aa0:	833b      	strh	r3, [r7, #24]
 8002aa2:	8b3b      	ldrh	r3, [r7, #24]
 8002aa4:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8002aa8:	d20d      	bcs.n	8002ac6 <_ZN9LineTraceC1EP5MotorP10LineSensorP12VelocityCtrlP10SideSensorP7EncoderP8OdometryP6LoggerP3IMUP3ESC+0x22e>
		sideline_distance_[i] = 0;
 8002aaa:	8b3b      	ldrh	r3, [r7, #24]
 8002aac:	68fa      	ldr	r2, [r7, #12]
 8002aae:	f503 533f 	add.w	r3, r3, #12224	; 0x2fc0
 8002ab2:	331e      	adds	r3, #30
 8002ab4:	009b      	lsls	r3, r3, #2
 8002ab6:	4413      	add	r3, r2
 8002ab8:	f04f 0200 	mov.w	r2, #0
 8002abc:	601a      	str	r2, [r3, #0]
	for(uint16_t i = 0; i < SIDELINE_SIZE; i++){
 8002abe:	8b3b      	ldrh	r3, [r7, #24]
 8002ac0:	3301      	adds	r3, #1
 8002ac2:	833b      	strh	r3, [r7, #24]
 8002ac4:	e7ed      	b.n	8002aa2 <_ZN9LineTraceC1EP5MotorP10LineSensorP12VelocityCtrlP10SideSensorP7EncoderP8OdometryP6LoggerP3IMUP3ESC+0x20a>
	}
	for(uint16_t i = 0; i < SIDELINE_SIZE; i++){
 8002ac6:	2300      	movs	r3, #0
 8002ac8:	82fb      	strh	r3, [r7, #22]
 8002aca:	8afb      	ldrh	r3, [r7, #22]
 8002acc:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8002ad0:	d20d      	bcs.n	8002aee <_ZN9LineTraceC1EP5MotorP10LineSensorP12VelocityCtrlP10SideSensorP7EncoderP8OdometryP6LoggerP3IMUP3ESC+0x256>
		sideline_distance2_[i] = 0;
 8002ad2:	8afb      	ldrh	r3, [r7, #22]
 8002ad4:	68fa      	ldr	r2, [r7, #12]
 8002ad6:	f503 5347 	add.w	r3, r3, #12736	; 0x31c0
 8002ada:	3312      	adds	r3, #18
 8002adc:	009b      	lsls	r3, r3, #2
 8002ade:	4413      	add	r3, r2
 8002ae0:	f04f 0200 	mov.w	r2, #0
 8002ae4:	601a      	str	r2, [r3, #0]
	for(uint16_t i = 0; i < SIDELINE_SIZE; i++){
 8002ae6:	8afb      	ldrh	r3, [r7, #22]
 8002ae8:	3301      	adds	r3, #1
 8002aea:	82fb      	strh	r3, [r7, #22]
 8002aec:	e7ed      	b.n	8002aca <_ZN9LineTraceC1EP5MotorP10LineSensorP12VelocityCtrlP10SideSensorP7EncoderP8OdometryP6LoggerP3IMUP3ESC+0x232>
	/*
	for(uint16_t i = 0; i < SIDELINE_SIZE; i++){
		all_sideline_distance_[i] = 0;
	}
	*/
}
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	4618      	mov	r0, r3
 8002af2:	3724      	adds	r7, #36	; 0x24
 8002af4:	46bd      	mov	sp, r7
 8002af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002afa:	4770      	bx	lr

08002afc <_ZN9LineTrace9calcErrorEv>:

// ---------------------------------------------------------------------------------------------------//
// -------------------------------------Sensor angle based line following --------------------------//
// ---------------------------------------------------------------------------------------------------//
float LineTrace::calcError()
{
 8002afc:	b480      	push	{r7}
 8002afe:	b085      	sub	sp, #20
 8002b00:	af00      	add	r7, sp, #0
 8002b02:	6078      	str	r0, [r7, #4]
	/*
	float diff = (line_sensor_->sensor[0] + line_sensor_->sensor[1] + line_sensor_->sensor[2] + line_sensor_->sensor[3] + line_sensor_->sensor[4] + line_sensor_->sensor[5] + line_sensor_->sensor[6])
			- (line_sensor_->sensor[7] + line_sensor_->sensor[8] + line_sensor_->sensor[9] + line_sensor_->sensor[10] + line_sensor_->sensor[11] + line_sensor_->sensor[12] + line_sensor_->sensor[13]);
	*/

	float diff = (line_sensor_->sensor[3] + line_sensor_->sensor[4] + line_sensor_->sensor[5])
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	685b      	ldr	r3, [r3, #4]
 8002b08:	ed93 7ab3 	vldr	s14, [r3, #716]	; 0x2cc
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	685b      	ldr	r3, [r3, #4]
 8002b10:	edd3 7ab4 	vldr	s15, [r3, #720]	; 0x2d0
 8002b14:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	685b      	ldr	r3, [r3, #4]
 8002b1c:	edd3 7ab5 	vldr	s15, [r3, #724]	; 0x2d4
 8002b20:	ee37 7a27 	vadd.f32	s14, s14, s15
			- (line_sensor_->sensor[8] + line_sensor_->sensor[9] + line_sensor_->sensor[10]);
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	685b      	ldr	r3, [r3, #4]
 8002b28:	edd3 6ab8 	vldr	s13, [r3, #736]	; 0x2e0
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	685b      	ldr	r3, [r3, #4]
 8002b30:	edd3 7ab9 	vldr	s15, [r3, #740]	; 0x2e4
 8002b34:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	685b      	ldr	r3, [r3, #4]
 8002b3c:	edd3 7aba 	vldr	s15, [r3, #744]	; 0x2e8
 8002b40:	ee76 7aa7 	vadd.f32	s15, s13, s15
	float diff = (line_sensor_->sensor[3] + line_sensor_->sensor[4] + line_sensor_->sensor[5])
 8002b44:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002b48:	edc7 7a03 	vstr	s15, [r7, #12]
	//mon_diff = diff;

	return diff;
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	ee07 3a90 	vmov	s15, r3

}
 8002b52:	eeb0 0a67 	vmov.f32	s0, s15
 8002b56:	3714      	adds	r7, #20
 8002b58:	46bd      	mov	sp, r7
 8002b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b5e:	4770      	bx	lr

08002b60 <_ZN9LineTrace8pidTraceEv>:
}
// ---------------------------------------------------------------------------------------------------//
// ----------------------------------Standar line following ------------------------------------------//
// ---------------------------------------------------------------------------------------------------//
void LineTrace::pidTrace()
{
 8002b60:	b5b0      	push	{r4, r5, r7, lr}
 8002b62:	b086      	sub	sp, #24
 8002b64:	af00      	add	r7, sp, #0
 8002b66:	6078      	str	r0, [r7, #4]
	float diff = calcError();
 8002b68:	6878      	ldr	r0, [r7, #4]
 8002b6a:	f7ff ffc7 	bl	8002afc <_ZN9LineTrace9calcErrorEv>
 8002b6e:	ed87 0a03 	vstr	s0, [r7, #12]
	static float pre_diff = 0;
	float p, d;
	static float i;

	if(i_reset_flag_ == true){
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d007      	beq.n	8002b8c <_ZN9LineTrace8pidTraceEv+0x2c>
		i = 0;
 8002b7c:	4b66      	ldr	r3, [pc, #408]	; (8002d18 <_ZN9LineTrace8pidTraceEv+0x1b8>)
 8002b7e:	f04f 0200 	mov.w	r2, #0
 8002b82:	601a      	str	r2, [r3, #0]
		i_reset_flag_ = false;
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	2200      	movs	r2, #0
 8002b88:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
	}

	if(mode_selector_ == FIRST_RUNNING){
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 8002b92:	3354      	adds	r3, #84	; 0x54
 8002b94:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d14c      	bne.n	8002c36 <_ZN9LineTrace8pidTraceEv+0xd6>
		p = kp_slow_ * diff;
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 8002ba2:	ed97 7a03 	vldr	s14, [r7, #12]
 8002ba6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002baa:	edc7 7a05 	vstr	s15, [r7, #20]
		d = kd_slow_ * (diff - pre_diff) / DELTA_T;
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	ed93 7a0e 	vldr	s14, [r3, #56]	; 0x38
 8002bb4:	4b59      	ldr	r3, [pc, #356]	; (8002d1c <_ZN9LineTrace8pidTraceEv+0x1bc>)
 8002bb6:	edd3 7a00 	vldr	s15, [r3]
 8002bba:	edd7 6a03 	vldr	s13, [r7, #12]
 8002bbe:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002bc2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002bc6:	ee17 0a90 	vmov	r0, s15
 8002bca:	f7fd fcd5 	bl	8000578 <__aeabi_f2d>
 8002bce:	a350      	add	r3, pc, #320	; (adr r3, 8002d10 <_ZN9LineTrace8pidTraceEv+0x1b0>)
 8002bd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002bd4:	f7fd fe52 	bl	800087c <__aeabi_ddiv>
 8002bd8:	4603      	mov	r3, r0
 8002bda:	460c      	mov	r4, r1
 8002bdc:	4618      	mov	r0, r3
 8002bde:	4621      	mov	r1, r4
 8002be0:	f7fe f81a 	bl	8000c18 <__aeabi_d2f>
 8002be4:	4603      	mov	r3, r0
 8002be6:	613b      	str	r3, [r7, #16]
		i += ki_slow_ * diff * DELTA_T;
 8002be8:	4b4b      	ldr	r3, [pc, #300]	; (8002d18 <_ZN9LineTrace8pidTraceEv+0x1b8>)
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	4618      	mov	r0, r3
 8002bee:	f7fd fcc3 	bl	8000578 <__aeabi_f2d>
 8002bf2:	4604      	mov	r4, r0
 8002bf4:	460d      	mov	r5, r1
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	ed93 7a0f 	vldr	s14, [r3, #60]	; 0x3c
 8002bfc:	edd7 7a03 	vldr	s15, [r7, #12]
 8002c00:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002c04:	ee17 0a90 	vmov	r0, s15
 8002c08:	f7fd fcb6 	bl	8000578 <__aeabi_f2d>
 8002c0c:	a340      	add	r3, pc, #256	; (adr r3, 8002d10 <_ZN9LineTrace8pidTraceEv+0x1b0>)
 8002c0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c12:	f7fd fd09 	bl	8000628 <__aeabi_dmul>
 8002c16:	4602      	mov	r2, r0
 8002c18:	460b      	mov	r3, r1
 8002c1a:	4620      	mov	r0, r4
 8002c1c:	4629      	mov	r1, r5
 8002c1e:	f7fd fb4d 	bl	80002bc <__adddf3>
 8002c22:	4603      	mov	r3, r0
 8002c24:	460c      	mov	r4, r1
 8002c26:	4618      	mov	r0, r3
 8002c28:	4621      	mov	r1, r4
 8002c2a:	f7fd fff5 	bl	8000c18 <__aeabi_d2f>
 8002c2e:	4602      	mov	r2, r0
 8002c30:	4b39      	ldr	r3, [pc, #228]	; (8002d18 <_ZN9LineTrace8pidTraceEv+0x1b8>)
 8002c32:	601a      	str	r2, [r3, #0]
 8002c34:	e04b      	b.n	8002cce <_ZN9LineTrace8pidTraceEv+0x16e>
	}
	else{
		p = kp_ * diff;
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8002c3c:	ed97 7a03 	vldr	s14, [r7, #12]
 8002c40:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002c44:	edc7 7a05 	vstr	s15, [r7, #20]
		d = kd_ * (diff - pre_diff) / DELTA_T;
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	ed93 7a0b 	vldr	s14, [r3, #44]	; 0x2c
 8002c4e:	4b33      	ldr	r3, [pc, #204]	; (8002d1c <_ZN9LineTrace8pidTraceEv+0x1bc>)
 8002c50:	edd3 7a00 	vldr	s15, [r3]
 8002c54:	edd7 6a03 	vldr	s13, [r7, #12]
 8002c58:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002c5c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002c60:	ee17 0a90 	vmov	r0, s15
 8002c64:	f7fd fc88 	bl	8000578 <__aeabi_f2d>
 8002c68:	a329      	add	r3, pc, #164	; (adr r3, 8002d10 <_ZN9LineTrace8pidTraceEv+0x1b0>)
 8002c6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c6e:	f7fd fe05 	bl	800087c <__aeabi_ddiv>
 8002c72:	4603      	mov	r3, r0
 8002c74:	460c      	mov	r4, r1
 8002c76:	4618      	mov	r0, r3
 8002c78:	4621      	mov	r1, r4
 8002c7a:	f7fd ffcd 	bl	8000c18 <__aeabi_d2f>
 8002c7e:	4603      	mov	r3, r0
 8002c80:	613b      	str	r3, [r7, #16]
		i += ki_ * diff * DELTA_T;
 8002c82:	4b25      	ldr	r3, [pc, #148]	; (8002d18 <_ZN9LineTrace8pidTraceEv+0x1b8>)
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	4618      	mov	r0, r3
 8002c88:	f7fd fc76 	bl	8000578 <__aeabi_f2d>
 8002c8c:	4604      	mov	r4, r0
 8002c8e:	460d      	mov	r5, r1
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	ed93 7a0c 	vldr	s14, [r3, #48]	; 0x30
 8002c96:	edd7 7a03 	vldr	s15, [r7, #12]
 8002c9a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002c9e:	ee17 0a90 	vmov	r0, s15
 8002ca2:	f7fd fc69 	bl	8000578 <__aeabi_f2d>
 8002ca6:	a31a      	add	r3, pc, #104	; (adr r3, 8002d10 <_ZN9LineTrace8pidTraceEv+0x1b0>)
 8002ca8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002cac:	f7fd fcbc 	bl	8000628 <__aeabi_dmul>
 8002cb0:	4602      	mov	r2, r0
 8002cb2:	460b      	mov	r3, r1
 8002cb4:	4620      	mov	r0, r4
 8002cb6:	4629      	mov	r1, r5
 8002cb8:	f7fd fb00 	bl	80002bc <__adddf3>
 8002cbc:	4603      	mov	r3, r0
 8002cbe:	460c      	mov	r4, r1
 8002cc0:	4618      	mov	r0, r3
 8002cc2:	4621      	mov	r1, r4
 8002cc4:	f7fd ffa8 	bl	8000c18 <__aeabi_d2f>
 8002cc8:	4602      	mov	r2, r0
 8002cca:	4b13      	ldr	r3, [pc, #76]	; (8002d18 <_ZN9LineTrace8pidTraceEv+0x1b8>)
 8002ccc:	601a      	str	r2, [r3, #0]
	}

	float rotation_ratio = p + d + i;
 8002cce:	ed97 7a05 	vldr	s14, [r7, #20]
 8002cd2:	edd7 7a04 	vldr	s15, [r7, #16]
 8002cd6:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002cda:	4b0f      	ldr	r3, [pc, #60]	; (8002d18 <_ZN9LineTrace8pidTraceEv+0x1b8>)
 8002cdc:	edd3 7a00 	vldr	s15, [r3]
 8002ce0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002ce4:	edc7 7a02 	vstr	s15, [r7, #8]

	velocity_ctrl_->setTranslationVelocityOnly(target_velocity_, rotation_ratio);
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	689a      	ldr	r2, [r3, #8]
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	edd3 7a2c 	vldr	s15, [r3, #176]	; 0xb0
 8002cf2:	edd7 0a02 	vldr	s1, [r7, #8]
 8002cf6:	eeb0 0a67 	vmov.f32	s0, s15
 8002cfa:	4610      	mov	r0, r2
 8002cfc:	f002 ff20 	bl	8005b40 <_ZN12VelocityCtrl26setTranslationVelocityOnlyEff>

	pre_diff = diff;
 8002d00:	4a06      	ldr	r2, [pc, #24]	; (8002d1c <_ZN9LineTrace8pidTraceEv+0x1bc>)
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	6013      	str	r3, [r2, #0]

}
 8002d06:	bf00      	nop
 8002d08:	3718      	adds	r7, #24
 8002d0a:	46bd      	mov	sp, r7
 8002d0c:	bdb0      	pop	{r4, r5, r7, pc}
 8002d0e:	bf00      	nop
 8002d10:	d2f1a9fc 	.word	0xd2f1a9fc
 8002d14:	3f50624d 	.word	0x3f50624d
 8002d18:	20000214 	.word	0x20000214
 8002d1c:	20000210 	.word	0x20000210

08002d20 <_ZN9LineTrace11loggerStartEv>:

// ---------------------------------------------------------------------------------------//
// -------------------------------------Logging-------------------------------------------//
// ---------------------------------------------------------------------------------------//
void LineTrace::loggerStart()
{
 8002d20:	b580      	push	{r7, lr}
 8002d22:	b082      	sub	sp, #8
 8002d24:	af00      	add	r7, sp, #0
 8002d26:	6078      	str	r0, [r7, #4]
	encoder_->clearDistance10mm();
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	695b      	ldr	r3, [r3, #20]
 8002d2c:	4618      	mov	r0, r3
 8002d2e:	f7fe fc9d 	bl	800166c <_ZN7Encoder17clearDistance10mmEv>
	odometry_->clearPotition();
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	699b      	ldr	r3, [r3, #24]
 8002d36:	4618      	mov	r0, r3
 8002d38:	f002 f90a 	bl	8004f50 <_ZN8Odometry13clearPotitionEv>
	logger_->resetLogs2();
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	69db      	ldr	r3, [r3, #28]
 8002d40:	4618      	mov	r0, r3
 8002d42:	f001 feec 	bl	8004b1e <_ZN6Logger10resetLogs2Ev>

	logging_flag_ = true;
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	2201      	movs	r2, #1
 8002d4a:	f883 20c8 	strb.w	r2, [r3, #200]	; 0xc8
}
 8002d4e:	bf00      	nop
 8002d50:	3708      	adds	r7, #8
 8002d52:	46bd      	mov	sp, r7
 8002d54:	bd80      	pop	{r7, pc}

08002d56 <_ZN9LineTrace10loggerStopEv>:

void LineTrace::loggerStop()
{
 8002d56:	b580      	push	{r7, lr}
 8002d58:	b082      	sub	sp, #8
 8002d5a:	af00      	add	r7, sp, #0
 8002d5c:	6078      	str	r0, [r7, #4]
	logger_->stop();
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	69db      	ldr	r3, [r3, #28]
 8002d62:	4618      	mov	r0, r3
 8002d64:	f001 ff6d 	bl	8004c42 <_ZN6Logger4stopEv>
	logging_flag_ = false;
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	2200      	movs	r2, #0
 8002d6c:	f883 20c8 	strb.w	r2, [r3, #200]	; 0xc8
}
 8002d70:	bf00      	nop
 8002d72:	3708      	adds	r7, #8
 8002d74:	46bd      	mov	sp, r7
 8002d76:	bd80      	pop	{r7, pc}

08002d78 <_ZN9LineTrace22storeCrossLineDistanceEv>:

void LineTrace::storeCrossLineDistance()
{
 8002d78:	b590      	push	{r4, r7, lr}
 8002d7a:	b083      	sub	sp, #12
 8002d7c:	af00      	add	r7, sp, #0
 8002d7e:	6078      	str	r0, [r7, #4]
	crossline_distance_[crossline_idx_] = encoder_->getTotalDistance();
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	695a      	ldr	r2, [r3, #20]
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8002d8a:	3318      	adds	r3, #24
 8002d8c:	881b      	ldrh	r3, [r3, #0]
 8002d8e:	461c      	mov	r4, r3
 8002d90:	4610      	mov	r0, r2
 8002d92:	f7fe fc4d 	bl	8001630 <_ZN7Encoder16getTotalDistanceEv>
 8002d96:	eef0 7a40 	vmov.f32	s15, s0
 8002d9a:	687a      	ldr	r2, [r7, #4]
 8002d9c:	f504 533c 	add.w	r3, r4, #12032	; 0x2f00
 8002da0:	3316      	adds	r3, #22
 8002da2:	009b      	lsls	r3, r3, #2
 8002da4:	4413      	add	r3, r2
 8002da6:	edc3 7a00 	vstr	s15, [r3]
	crossline_idx_++;
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8002db0:	3318      	adds	r3, #24
 8002db2:	881b      	ldrh	r3, [r3, #0]
 8002db4:	3301      	adds	r3, #1
 8002db6:	b29a      	uxth	r2, r3
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8002dbe:	3318      	adds	r3, #24
 8002dc0:	801a      	strh	r2, [r3, #0]

	if(crossline_idx_ >= CROSSLINE_SIZE) crossline_idx_ = CROSSLINE_SIZE - 1;
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8002dc8:	3318      	adds	r3, #24
 8002dca:	881b      	ldrh	r3, [r3, #0]
 8002dcc:	2b63      	cmp	r3, #99	; 0x63
 8002dce:	d905      	bls.n	8002ddc <_ZN9LineTrace22storeCrossLineDistanceEv+0x64>
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8002dd6:	3318      	adds	r3, #24
 8002dd8:	2263      	movs	r2, #99	; 0x63
 8002dda:	801a      	strh	r2, [r3, #0]
}
 8002ddc:	bf00      	nop
 8002dde:	370c      	adds	r7, #12
 8002de0:	46bd      	mov	sp, r7
 8002de2:	bd90      	pop	{r4, r7, pc}

08002de4 <_ZN9LineTrace23storeCrossLineDistance2Ev>:

void LineTrace::storeCrossLineDistance2()
{
 8002de4:	b590      	push	{r4, r7, lr}
 8002de6:	b083      	sub	sp, #12
 8002de8:	af00      	add	r7, sp, #0
 8002dea:	6078      	str	r0, [r7, #4]
	crossline_distance2_[crossline_idx2_] = encoder_->getTotalDistance();
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	695a      	ldr	r2, [r3, #20]
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8002df6:	331a      	adds	r3, #26
 8002df8:	881b      	ldrh	r3, [r3, #0]
 8002dfa:	461c      	mov	r4, r3
 8002dfc:	4610      	mov	r0, r2
 8002dfe:	f7fe fc17 	bl	8001630 <_ZN7Encoder16getTotalDistanceEv>
 8002e02:	eef0 7a40 	vmov.f32	s15, s0
 8002e06:	687a      	ldr	r2, [r7, #4]
 8002e08:	f504 533d 	add.w	r3, r4, #12096	; 0x2f40
 8002e0c:	333a      	adds	r3, #58	; 0x3a
 8002e0e:	009b      	lsls	r3, r3, #2
 8002e10:	4413      	add	r3, r2
 8002e12:	edc3 7a00 	vstr	s15, [r3]
	crossline_idx2_++;
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8002e1c:	331a      	adds	r3, #26
 8002e1e:	881b      	ldrh	r3, [r3, #0]
 8002e20:	3301      	adds	r3, #1
 8002e22:	b29a      	uxth	r2, r3
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8002e2a:	331a      	adds	r3, #26
 8002e2c:	801a      	strh	r2, [r3, #0]

	if(crossline_idx2_ >= CROSSLINE_SIZE) crossline_idx2_ = CROSSLINE_SIZE - 1;
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8002e34:	331a      	adds	r3, #26
 8002e36:	881b      	ldrh	r3, [r3, #0]
 8002e38:	2b63      	cmp	r3, #99	; 0x63
 8002e3a:	d905      	bls.n	8002e48 <_ZN9LineTrace23storeCrossLineDistance2Ev+0x64>
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8002e42:	331a      	adds	r3, #26
 8002e44:	2263      	movs	r2, #99	; 0x63
 8002e46:	801a      	strh	r2, [r3, #0]
}
 8002e48:	bf00      	nop
 8002e4a:	370c      	adds	r7, #12
 8002e4c:	46bd      	mov	sp, r7
 8002e4e:	bd90      	pop	{r4, r7, pc}

08002e50 <_ZN9LineTrace21storeSideLineDistanceEv>:

void LineTrace::storeSideLineDistance()
{
 8002e50:	b590      	push	{r4, r7, lr}
 8002e52:	b083      	sub	sp, #12
 8002e54:	af00      	add	r7, sp, #0
 8002e56:	6078      	str	r0, [r7, #4]
	sideline_distance_[sideline_idx_] = encoder_->getTotalDistance();
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	695a      	ldr	r2, [r3, #20]
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8002e62:	331c      	adds	r3, #28
 8002e64:	881b      	ldrh	r3, [r3, #0]
 8002e66:	461c      	mov	r4, r3
 8002e68:	4610      	mov	r0, r2
 8002e6a:	f7fe fbe1 	bl	8001630 <_ZN7Encoder16getTotalDistanceEv>
 8002e6e:	eef0 7a40 	vmov.f32	s15, s0
 8002e72:	687a      	ldr	r2, [r7, #4]
 8002e74:	f504 533f 	add.w	r3, r4, #12224	; 0x2fc0
 8002e78:	331e      	adds	r3, #30
 8002e7a:	009b      	lsls	r3, r3, #2
 8002e7c:	4413      	add	r3, r2
 8002e7e:	edc3 7a00 	vstr	s15, [r3]
	sideline_idx_++;
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8002e88:	331c      	adds	r3, #28
 8002e8a:	881b      	ldrh	r3, [r3, #0]
 8002e8c:	3301      	adds	r3, #1
 8002e8e:	b29a      	uxth	r2, r3
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8002e96:	331c      	adds	r3, #28
 8002e98:	801a      	strh	r2, [r3, #0]

	if(sideline_idx_ >= SIDELINE_SIZE) sideline_idx_ = SIDELINE_SIZE - 1;
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8002ea0:	331c      	adds	r3, #28
 8002ea2:	881b      	ldrh	r3, [r3, #0]
 8002ea4:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8002ea8:	d306      	bcc.n	8002eb8 <_ZN9LineTrace21storeSideLineDistanceEv+0x68>
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8002eb0:	331c      	adds	r3, #28
 8002eb2:	f240 12f3 	movw	r2, #499	; 0x1f3
 8002eb6:	801a      	strh	r2, [r3, #0]
}
 8002eb8:	bf00      	nop
 8002eba:	370c      	adds	r7, #12
 8002ebc:	46bd      	mov	sp, r7
 8002ebe:	bd90      	pop	{r4, r7, pc}

08002ec0 <_ZN9LineTrace22storeSideLineDistance2Ev>:

void LineTrace::storeSideLineDistance2()
{
 8002ec0:	b590      	push	{r4, r7, lr}
 8002ec2:	b083      	sub	sp, #12
 8002ec4:	af00      	add	r7, sp, #0
 8002ec6:	6078      	str	r0, [r7, #4]
	sideline_distance2_[sideline_idx2_] = encoder_->getTotalDistance();
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	695a      	ldr	r2, [r3, #20]
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8002ed2:	331e      	adds	r3, #30
 8002ed4:	881b      	ldrh	r3, [r3, #0]
 8002ed6:	461c      	mov	r4, r3
 8002ed8:	4610      	mov	r0, r2
 8002eda:	f7fe fba9 	bl	8001630 <_ZN7Encoder16getTotalDistanceEv>
 8002ede:	eef0 7a40 	vmov.f32	s15, s0
 8002ee2:	687a      	ldr	r2, [r7, #4]
 8002ee4:	f504 5347 	add.w	r3, r4, #12736	; 0x31c0
 8002ee8:	3312      	adds	r3, #18
 8002eea:	009b      	lsls	r3, r3, #2
 8002eec:	4413      	add	r3, r2
 8002eee:	edc3 7a00 	vstr	s15, [r3]
	sideline_idx2_++;
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8002ef8:	331e      	adds	r3, #30
 8002efa:	881b      	ldrh	r3, [r3, #0]
 8002efc:	3301      	adds	r3, #1
 8002efe:	b29a      	uxth	r2, r3
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8002f06:	331e      	adds	r3, #30
 8002f08:	801a      	strh	r2, [r3, #0]

	if(sideline_idx2_ >= SIDELINE_SIZE) sideline_idx2_ = SIDELINE_SIZE - 1;
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8002f10:	331e      	adds	r3, #30
 8002f12:	881b      	ldrh	r3, [r3, #0]
 8002f14:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8002f18:	d306      	bcc.n	8002f28 <_ZN9LineTrace22storeSideLineDistance2Ev+0x68>
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8002f20:	331e      	adds	r3, #30
 8002f22:	f240 12f3 	movw	r2, #499	; 0x1f3
 8002f26:	801a      	strh	r2, [r3, #0]
}
 8002f28:	bf00      	nop
 8002f2a:	370c      	adds	r7, #12
 8002f2c:	46bd      	mov	sp, r7
 8002f2e:	bd90      	pop	{r4, r7, pc}

08002f30 <_ZN9LineTrace9storeLogsEv>:
	if(all_sideline_idx_ >= SIDELINE_SIZE) all_sideline_idx_ = SIDELINE_SIZE - 1;
}
*/

void LineTrace::storeLogs()
{
 8002f30:	b590      	push	{r4, r7, lr}
 8002f32:	ed2d 8b02 	vpush	{d8}
 8002f36:	b083      	sub	sp, #12
 8002f38:	af00      	add	r7, sp, #0
 8002f3a:	6078      	str	r0, [r7, #4]
	if(logging_flag_ == true){
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	f893 30c8 	ldrb.w	r3, [r3, #200]	; 0xc8
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d046      	beq.n	8002fd4 <_ZN9LineTrace9storeLogsEv+0xa4>
		if(mode_selector_ == FIRST_RUNNING)
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 8002f4c:	3354      	adds	r3, #84	; 0x54
 8002f4e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d11c      	bne.n	8002f90 <_ZN9LineTrace9storeLogsEv+0x60>
			logger_->storeDistanceAndTheta(encoder_->getDistance10mm(), odometry_->getTheta());
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	69dc      	ldr	r4, [r3, #28]
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	695b      	ldr	r3, [r3, #20]
 8002f5e:	4618      	mov	r0, r3
 8002f60:	f7fe fb57 	bl	8001612 <_ZN7Encoder15getDistance10mmEv>
 8002f64:	eeb0 8a40 	vmov.f32	s16, s0
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	699b      	ldr	r3, [r3, #24]
 8002f6c:	4618      	mov	r0, r3
 8002f6e:	f001 ffde 	bl	8004f2e <_ZN8Odometry8getThetaEv>
 8002f72:	ec53 2b10 	vmov	r2, r3, d0
 8002f76:	4610      	mov	r0, r2
 8002f78:	4619      	mov	r1, r3
 8002f7a:	f7fd fe4d 	bl	8000c18 <__aeabi_d2f>
 8002f7e:	4603      	mov	r3, r0
 8002f80:	ee00 3a90 	vmov	s1, r3
 8002f84:	eeb0 0a48 	vmov.f32	s0, s16
 8002f88:	4620      	mov	r0, r4
 8002f8a:	f001 fc87 	bl	800489c <_ZN6Logger21storeDistanceAndThetaEff>
 8002f8e:	e01b      	b.n	8002fc8 <_ZN9LineTrace9storeLogsEv+0x98>
		else
			//logger_->storeDistanceAndTheta2(encoder_->getDistance10mm(), odometry_->getTheta());
			logger_->storeDistanceAndTheta2(encoder_->getTotalDistance(), odometry_->getTheta());
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	69dc      	ldr	r4, [r3, #28]
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	695b      	ldr	r3, [r3, #20]
 8002f98:	4618      	mov	r0, r3
 8002f9a:	f7fe fb49 	bl	8001630 <_ZN7Encoder16getTotalDistanceEv>
 8002f9e:	eeb0 8a40 	vmov.f32	s16, s0
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	699b      	ldr	r3, [r3, #24]
 8002fa6:	4618      	mov	r0, r3
 8002fa8:	f001 ffc1 	bl	8004f2e <_ZN8Odometry8getThetaEv>
 8002fac:	ec53 2b10 	vmov	r2, r3, d0
 8002fb0:	4610      	mov	r0, r2
 8002fb2:	4619      	mov	r1, r3
 8002fb4:	f7fd fe30 	bl	8000c18 <__aeabi_d2f>
 8002fb8:	4603      	mov	r3, r0
 8002fba:	ee00 3a90 	vmov	s1, r3
 8002fbe:	eeb0 0a48 	vmov.f32	s0, s16
 8002fc2:	4620      	mov	r0, r4
 8002fc4:	f001 fcb3 	bl	800492e <_ZN6Logger22storeDistanceAndTheta2Eff>
			//logger_->storeDistanceAndTheta2(encoder_->getDistance10mm(), odometry_->getTheta());

		mon_store_cnt++;
 8002fc8:	4b05      	ldr	r3, [pc, #20]	; (8002fe0 <_ZN9LineTrace9storeLogsEv+0xb0>)
 8002fca:	881b      	ldrh	r3, [r3, #0]
 8002fcc:	3301      	adds	r3, #1
 8002fce:	b29a      	uxth	r2, r3
 8002fd0:	4b03      	ldr	r3, [pc, #12]	; (8002fe0 <_ZN9LineTrace9storeLogsEv+0xb0>)
 8002fd2:	801a      	strh	r2, [r3, #0]
	}
}
 8002fd4:	bf00      	nop
 8002fd6:	370c      	adds	r7, #12
 8002fd8:	46bd      	mov	sp, r7
 8002fda:	ecbd 8b02 	vpop	{d8}
 8002fde:	bd90      	pop	{r4, r7, pc}
 8002fe0:	20000204 	.word	0x20000204

08002fe4 <_ZN9LineTrace36correctionTotalDistanceFromCrossLineEv>:

// ---------------------------------------------------------------------------------------------------//
// ----------------------------------Position correction----------------------------------------------//
// ---------------------------------------------------------------------------------------------------//
void LineTrace::correctionTotalDistanceFromCrossLine()
{
 8002fe4:	b580      	push	{r7, lr}
 8002fe6:	b084      	sub	sp, #16
 8002fe8:	af00      	add	r7, sp, #0
 8002fea:	6078      	str	r0, [r7, #4]
			break;
		}
	}
	*/

	while(crossline_idx_ <= CROSSLINE_SIZE){
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8002ff2:	3318      	adds	r3, #24
 8002ff4:	881b      	ldrh	r3, [r3, #0]
 8002ff6:	2b64      	cmp	r3, #100	; 0x64
 8002ff8:	d85a      	bhi.n	80030b0 <_ZN9LineTrace36correctionTotalDistanceFromCrossLineEv+0xcc>
		float temp_crossline_distance = crossline_distance_[crossline_idx_];
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8003000:	3318      	adds	r3, #24
 8003002:	881b      	ldrh	r3, [r3, #0]
 8003004:	687a      	ldr	r2, [r7, #4]
 8003006:	f503 533c 	add.w	r3, r3, #12032	; 0x2f00
 800300a:	3316      	adds	r3, #22
 800300c:	009b      	lsls	r3, r3, #2
 800300e:	4413      	add	r3, r2
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	60fb      	str	r3, [r7, #12]
		float diff = abs(temp_crossline_distance - (encoder_->getTotalDistance() / DISTANCE_CORRECTION_CONST));
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	695b      	ldr	r3, [r3, #20]
 8003018:	4618      	mov	r0, r3
 800301a:	f7fe fb09 	bl	8001630 <_ZN7Encoder16getTotalDistanceEv>
 800301e:	eeb0 7a40 	vmov.f32	s14, s0
 8003022:	edd7 7a03 	vldr	s15, [r7, #12]
 8003026:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800302a:	eeb0 0a67 	vmov.f32	s0, s15
 800302e:	f7ff fc23 	bl	8002878 <_ZSt3absf>
 8003032:	ed87 0a02 	vstr	s0, [r7, #8]
		if(diff <= 250){
 8003036:	edd7 7a02 	vldr	s15, [r7, #8]
 800303a:	ed9f 7a26 	vldr	s14, [pc, #152]	; 80030d4 <_ZN9LineTrace36correctionTotalDistanceFromCrossLineEv+0xf0>
 800303e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003042:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003046:	d826      	bhi.n	8003096 <_ZN9LineTrace36correctionTotalDistanceFromCrossLineEv+0xb2>
			correction_check_cnt_ = 0;
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 800304e:	3338      	adds	r3, #56	; 0x38
 8003050:	2200      	movs	r2, #0
 8003052:	801a      	strh	r2, [r3, #0]
			encoder_->setTotalDistance(crossline_distance_[crossline_idx_] / DISTANCE_CORRECTION_CONST);
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	6959      	ldr	r1, [r3, #20]
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 800305e:	3318      	adds	r3, #24
 8003060:	881b      	ldrh	r3, [r3, #0]
 8003062:	687a      	ldr	r2, [r7, #4]
 8003064:	f503 533c 	add.w	r3, r3, #12032	; 0x2f00
 8003068:	3316      	adds	r3, #22
 800306a:	009b      	lsls	r3, r3, #2
 800306c:	4413      	add	r3, r2
 800306e:	edd3 7a00 	vldr	s15, [r3]
 8003072:	eeb0 0a67 	vmov.f32	s0, s15
 8003076:	4608      	mov	r0, r1
 8003078:	f7fe fae9 	bl	800164e <_ZN7Encoder16setTotalDistanceEf>
			crossline_idx_++;
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8003082:	3318      	adds	r3, #24
 8003084:	881b      	ldrh	r3, [r3, #0]
 8003086:	3301      	adds	r3, #1
 8003088:	b29a      	uxth	r2, r3
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8003090:	3318      	adds	r3, #24
 8003092:	801a      	strh	r2, [r3, #0]
			break;
 8003094:	e00c      	b.n	80030b0 <_ZN9LineTrace36correctionTotalDistanceFromCrossLineEv+0xcc>
		}
		crossline_idx_++;
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 800309c:	3318      	adds	r3, #24
 800309e:	881b      	ldrh	r3, [r3, #0]
 80030a0:	3301      	adds	r3, #1
 80030a2:	b29a      	uxth	r2, r3
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 80030aa:	3318      	adds	r3, #24
 80030ac:	801a      	strh	r2, [r3, #0]
	while(crossline_idx_ <= CROSSLINE_SIZE){
 80030ae:	e79d      	b.n	8002fec <_ZN9LineTrace36correctionTotalDistanceFromCrossLineEv+0x8>
	}

	if(crossline_idx_ >= CROSSLINE_SIZE) crossline_idx_ = CROSSLINE_SIZE - 1;
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 80030b6:	3318      	adds	r3, #24
 80030b8:	881b      	ldrh	r3, [r3, #0]
 80030ba:	2b63      	cmp	r3, #99	; 0x63
 80030bc:	d905      	bls.n	80030ca <_ZN9LineTrace36correctionTotalDistanceFromCrossLineEv+0xe6>
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 80030c4:	3318      	adds	r3, #24
 80030c6:	2263      	movs	r2, #99	; 0x63
 80030c8:	801a      	strh	r2, [r3, #0]

}
 80030ca:	bf00      	nop
 80030cc:	3710      	adds	r7, #16
 80030ce:	46bd      	mov	sp, r7
 80030d0:	bd80      	pop	{r7, pc}
 80030d2:	bf00      	nop
 80030d4:	437a0000 	.word	0x437a0000

080030d8 <_ZN9LineTrace37correctionTotalDistanceFromSideMarkerEv>:

void LineTrace::correctionTotalDistanceFromSideMarker()
{
 80030d8:	b580      	push	{r7, lr}
 80030da:	b086      	sub	sp, #24
 80030dc:	af00      	add	r7, sp, #0
 80030de:	6078      	str	r0, [r7, #4]

	for(uint16_t i = 0; i < SIDELINE_SIZE; i++){
 80030e0:	2300      	movs	r3, #0
 80030e2:	82fb      	strh	r3, [r7, #22]
 80030e4:	8afb      	ldrh	r3, [r7, #22]
 80030e6:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80030ea:	d23d      	bcs.n	8003168 <_ZN9LineTrace37correctionTotalDistanceFromSideMarkerEv+0x90>
		float temp_sideline_distance = sideline_distance_[i];
 80030ec:	8afb      	ldrh	r3, [r7, #22]
 80030ee:	687a      	ldr	r2, [r7, #4]
 80030f0:	f503 533f 	add.w	r3, r3, #12224	; 0x2fc0
 80030f4:	331e      	adds	r3, #30
 80030f6:	009b      	lsls	r3, r3, #2
 80030f8:	4413      	add	r3, r2
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	613b      	str	r3, [r7, #16]
		float diff = abs(temp_sideline_distance - (encoder_->getTotalDistance() / DISTANCE_CORRECTION_CONST));
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	695b      	ldr	r3, [r3, #20]
 8003102:	4618      	mov	r0, r3
 8003104:	f7fe fa94 	bl	8001630 <_ZN7Encoder16getTotalDistanceEv>
 8003108:	eeb0 7a40 	vmov.f32	s14, s0
 800310c:	edd7 7a04 	vldr	s15, [r7, #16]
 8003110:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003114:	eeb0 0a67 	vmov.f32	s0, s15
 8003118:	f7ff fbae 	bl	8002878 <_ZSt3absf>
 800311c:	ed87 0a03 	vstr	s0, [r7, #12]
		if(diff <= 230){
 8003120:	edd7 7a03 	vldr	s15, [r7, #12]
 8003124:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 8003190 <_ZN9LineTrace37correctionTotalDistanceFromSideMarkerEv+0xb8>
 8003128:	eef4 7ac7 	vcmpe.f32	s15, s14
 800312c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003130:	d816      	bhi.n	8003160 <_ZN9LineTrace37correctionTotalDistanceFromSideMarkerEv+0x88>
			correction_check_cnt_ = 0;
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8003138:	3338      	adds	r3, #56	; 0x38
 800313a:	2200      	movs	r2, #0
 800313c:	801a      	strh	r2, [r3, #0]
			encoder_->setTotalDistance(sideline_distance_[i] / DISTANCE_CORRECTION_CONST);
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	6959      	ldr	r1, [r3, #20]
 8003142:	8afb      	ldrh	r3, [r7, #22]
 8003144:	687a      	ldr	r2, [r7, #4]
 8003146:	f503 533f 	add.w	r3, r3, #12224	; 0x2fc0
 800314a:	331e      	adds	r3, #30
 800314c:	009b      	lsls	r3, r3, #2
 800314e:	4413      	add	r3, r2
 8003150:	edd3 7a00 	vldr	s15, [r3]
 8003154:	eeb0 0a67 	vmov.f32	s0, s15
 8003158:	4608      	mov	r0, r1
 800315a:	f7fe fa78 	bl	800164e <_ZN7Encoder16setTotalDistanceEf>
			break;
 800315e:	e003      	b.n	8003168 <_ZN9LineTrace37correctionTotalDistanceFromSideMarkerEv+0x90>
	for(uint16_t i = 0; i < SIDELINE_SIZE; i++){
 8003160:	8afb      	ldrh	r3, [r7, #22]
 8003162:	3301      	adds	r3, #1
 8003164:	82fb      	strh	r3, [r7, #22]
 8003166:	e7bd      	b.n	80030e4 <_ZN9LineTrace37correctionTotalDistanceFromSideMarkerEv+0xc>
		}
		sideline_idx_++;
	}
	*/

	if(sideline_idx_ >= SIDELINE_SIZE) sideline_idx_ = SIDELINE_SIZE - 1;
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 800316e:	331c      	adds	r3, #28
 8003170:	881b      	ldrh	r3, [r3, #0]
 8003172:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8003176:	d306      	bcc.n	8003186 <_ZN9LineTrace37correctionTotalDistanceFromSideMarkerEv+0xae>
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 800317e:	331c      	adds	r3, #28
 8003180:	f240 12f3 	movw	r2, #499	; 0x1f3
 8003184:	801a      	strh	r2, [r3, #0]

}
 8003186:	bf00      	nop
 8003188:	3718      	adds	r7, #24
 800318a:	46bd      	mov	sp, r7
 800318c:	bd80      	pop	{r7, pc}
 800318e:	bf00      	nop
 8003190:	43660000 	.word	0x43660000

08003194 <_ZN9LineTrace15radius2VelocityEf>:

// ---------------------------------------------------------------------------------------------------//
// ------------------------ Acceleration / deceleration processing------------------------------------//
// ---------------------------------------------------------------------------------------------------//
float LineTrace::radius2Velocity(float radius)
{
 8003194:	b480      	push	{r7}
 8003196:	b085      	sub	sp, #20
 8003198:	af00      	add	r7, sp, #0
 800319a:	6078      	str	r0, [r7, #4]
 800319c:	ed87 0a00 	vstr	s0, [r7]
		else if(radius < 800) velocity = 1.7;
		else if(radius < 1400) velocity = 2.0;
		else velocity = max_velocity_;
	}
	*/
	if(mode_selector_ == SECOND_RUNNING){
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 80031a6:	3354      	adds	r3, #84	; 0x54
 80031a8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80031ac:	2b01      	cmp	r3, #1
 80031ae:	d144      	bne.n	800323a <_ZN9LineTrace15radius2VelocityEf+0xa6>
		if(radius < 400) velocity = min_velocity_;
 80031b0:	edd7 7a00 	vldr	s15, [r7]
 80031b4:	ed9f 7a4d 	vldr	s14, [pc, #308]	; 80032ec <_ZN9LineTrace15radius2VelocityEf+0x158>
 80031b8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80031bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031c0:	d504      	bpl.n	80031cc <_ZN9LineTrace15radius2VelocityEf+0x38>
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80031c8:	60fb      	str	r3, [r7, #12]
 80031ca:	e084      	b.n	80032d6 <_ZN9LineTrace15radius2VelocityEf+0x142>
		else if(radius < 500) velocity = 1.5;
 80031cc:	edd7 7a00 	vldr	s15, [r7]
 80031d0:	ed9f 7a47 	vldr	s14, [pc, #284]	; 80032f0 <_ZN9LineTrace15radius2VelocityEf+0x15c>
 80031d4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80031d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031dc:	d503      	bpl.n	80031e6 <_ZN9LineTrace15radius2VelocityEf+0x52>
 80031de:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 80031e2:	60fb      	str	r3, [r7, #12]
 80031e4:	e077      	b.n	80032d6 <_ZN9LineTrace15radius2VelocityEf+0x142>
		else if(radius < 650) velocity = 2.0;
 80031e6:	edd7 7a00 	vldr	s15, [r7]
 80031ea:	ed9f 7a42 	vldr	s14, [pc, #264]	; 80032f4 <_ZN9LineTrace15radius2VelocityEf+0x160>
 80031ee:	eef4 7ac7 	vcmpe.f32	s15, s14
 80031f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031f6:	d503      	bpl.n	8003200 <_ZN9LineTrace15radius2VelocityEf+0x6c>
 80031f8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80031fc:	60fb      	str	r3, [r7, #12]
 80031fe:	e06a      	b.n	80032d6 <_ZN9LineTrace15radius2VelocityEf+0x142>
		else if(radius < 1500) velocity = 2.5;
 8003200:	edd7 7a00 	vldr	s15, [r7]
 8003204:	ed9f 7a3c 	vldr	s14, [pc, #240]	; 80032f8 <_ZN9LineTrace15radius2VelocityEf+0x164>
 8003208:	eef4 7ac7 	vcmpe.f32	s15, s14
 800320c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003210:	d502      	bpl.n	8003218 <_ZN9LineTrace15radius2VelocityEf+0x84>
 8003212:	4b3a      	ldr	r3, [pc, #232]	; (80032fc <_ZN9LineTrace15radius2VelocityEf+0x168>)
 8003214:	60fb      	str	r3, [r7, #12]
 8003216:	e05e      	b.n	80032d6 <_ZN9LineTrace15radius2VelocityEf+0x142>
		else if(radius < 2000) velocity = 3.0;
 8003218:	edd7 7a00 	vldr	s15, [r7]
 800321c:	ed9f 7a38 	vldr	s14, [pc, #224]	; 8003300 <_ZN9LineTrace15radius2VelocityEf+0x16c>
 8003220:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003224:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003228:	d502      	bpl.n	8003230 <_ZN9LineTrace15radius2VelocityEf+0x9c>
 800322a:	4b36      	ldr	r3, [pc, #216]	; (8003304 <_ZN9LineTrace15radius2VelocityEf+0x170>)
 800322c:	60fb      	str	r3, [r7, #12]
 800322e:	e052      	b.n	80032d6 <_ZN9LineTrace15radius2VelocityEf+0x142>
		else velocity = max_velocity_;
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8003236:	60fb      	str	r3, [r7, #12]
 8003238:	e04d      	b.n	80032d6 <_ZN9LineTrace15radius2VelocityEf+0x142>
	}

	else if(mode_selector_ == THIRD_RUNNING){
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 8003240:	3354      	adds	r3, #84	; 0x54
 8003242:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003246:	2b02      	cmp	r3, #2
 8003248:	d143      	bne.n	80032d2 <_ZN9LineTrace15radius2VelocityEf+0x13e>
		if(radius < 400) velocity = min_velocity2_;
 800324a:	edd7 7a00 	vldr	s15, [r7]
 800324e:	ed9f 7a27 	vldr	s14, [pc, #156]	; 80032ec <_ZN9LineTrace15radius2VelocityEf+0x158>
 8003252:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003256:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800325a:	d504      	bpl.n	8003266 <_ZN9LineTrace15radius2VelocityEf+0xd2>
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8003262:	60fb      	str	r3, [r7, #12]
 8003264:	e037      	b.n	80032d6 <_ZN9LineTrace15radius2VelocityEf+0x142>
		else if(radius < 500) velocity = 1.7;
 8003266:	edd7 7a00 	vldr	s15, [r7]
 800326a:	ed9f 7a21 	vldr	s14, [pc, #132]	; 80032f0 <_ZN9LineTrace15radius2VelocityEf+0x15c>
 800326e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003272:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003276:	d502      	bpl.n	800327e <_ZN9LineTrace15radius2VelocityEf+0xea>
 8003278:	4b23      	ldr	r3, [pc, #140]	; (8003308 <_ZN9LineTrace15radius2VelocityEf+0x174>)
 800327a:	60fb      	str	r3, [r7, #12]
 800327c:	e02b      	b.n	80032d6 <_ZN9LineTrace15radius2VelocityEf+0x142>
		else if(radius < 650) velocity = 2.0;
 800327e:	edd7 7a00 	vldr	s15, [r7]
 8003282:	ed9f 7a1c 	vldr	s14, [pc, #112]	; 80032f4 <_ZN9LineTrace15radius2VelocityEf+0x160>
 8003286:	eef4 7ac7 	vcmpe.f32	s15, s14
 800328a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800328e:	d503      	bpl.n	8003298 <_ZN9LineTrace15radius2VelocityEf+0x104>
 8003290:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003294:	60fb      	str	r3, [r7, #12]
 8003296:	e01e      	b.n	80032d6 <_ZN9LineTrace15radius2VelocityEf+0x142>
		else if(radius < 1500) velocity = 2.5;
 8003298:	edd7 7a00 	vldr	s15, [r7]
 800329c:	ed9f 7a16 	vldr	s14, [pc, #88]	; 80032f8 <_ZN9LineTrace15radius2VelocityEf+0x164>
 80032a0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80032a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80032a8:	d502      	bpl.n	80032b0 <_ZN9LineTrace15radius2VelocityEf+0x11c>
 80032aa:	4b14      	ldr	r3, [pc, #80]	; (80032fc <_ZN9LineTrace15radius2VelocityEf+0x168>)
 80032ac:	60fb      	str	r3, [r7, #12]
 80032ae:	e012      	b.n	80032d6 <_ZN9LineTrace15radius2VelocityEf+0x142>
		else if(radius < 2000) velocity = 3.0;
 80032b0:	edd7 7a00 	vldr	s15, [r7]
 80032b4:	ed9f 7a12 	vldr	s14, [pc, #72]	; 8003300 <_ZN9LineTrace15radius2VelocityEf+0x16c>
 80032b8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80032bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80032c0:	d502      	bpl.n	80032c8 <_ZN9LineTrace15radius2VelocityEf+0x134>
 80032c2:	4b10      	ldr	r3, [pc, #64]	; (8003304 <_ZN9LineTrace15radius2VelocityEf+0x170>)
 80032c4:	60fb      	str	r3, [r7, #12]
 80032c6:	e006      	b.n	80032d6 <_ZN9LineTrace15radius2VelocityEf+0x142>
		else velocity = max_velocity2_;
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 80032ce:	60fb      	str	r3, [r7, #12]
 80032d0:	e001      	b.n	80032d6 <_ZN9LineTrace15radius2VelocityEf+0x142>
	}
	else velocity = 1.3;
 80032d2:	4b0e      	ldr	r3, [pc, #56]	; (800330c <_ZN9LineTrace15radius2VelocityEf+0x178>)
 80032d4:	60fb      	str	r3, [r7, #12]

	return velocity;
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	ee07 3a90 	vmov	s15, r3
}
 80032dc:	eeb0 0a67 	vmov.f32	s0, s15
 80032e0:	3714      	adds	r7, #20
 80032e2:	46bd      	mov	sp, r7
 80032e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e8:	4770      	bx	lr
 80032ea:	bf00      	nop
 80032ec:	43c80000 	.word	0x43c80000
 80032f0:	43fa0000 	.word	0x43fa0000
 80032f4:	44228000 	.word	0x44228000
 80032f8:	44bb8000 	.word	0x44bb8000
 80032fc:	40200000 	.word	0x40200000
 8003300:	44fa0000 	.word	0x44fa0000
 8003304:	40400000 	.word	0x40400000
 8003308:	3fd9999a 	.word	0x3fd9999a
 800330c:	3fa66666 	.word	0x3fa66666

08003310 <_ZN9LineTrace20decelerateProcessingEfPKf>:

	return a * exp(b * radius) + c * exp(d * radius);
}

void LineTrace::decelerateProcessing(const float am, const float *p_distance)
{
 8003310:	b5b0      	push	{r4, r5, r7, lr}
 8003312:	b088      	sub	sp, #32
 8003314:	af00      	add	r7, sp, #0
 8003316:	60f8      	str	r0, [r7, #12]
 8003318:	ed87 0a02 	vstr	s0, [r7, #8]
 800331c:	6079      	str	r1, [r7, #4]
	for(uint16_t i = LOG_DATA_SIZE_DIS - 1; i >= 1; i--){
 800331e:	f241 736f 	movw	r3, #5999	; 0x176f
 8003322:	83fb      	strh	r3, [r7, #30]
 8003324:	8bfb      	ldrh	r3, [r7, #30]
 8003326:	2b00      	cmp	r3, #0
 8003328:	f000 808d 	beq.w	8003446 <_ZN9LineTrace20decelerateProcessingEfPKf+0x136>
		float v_diff = velocity_table_[i-1] - velocity_table_[i];
 800332c:	8bfb      	ldrh	r3, [r7, #30]
 800332e:	3b01      	subs	r3, #1
 8003330:	68fa      	ldr	r2, [r7, #12]
 8003332:	f503 53bd 	add.w	r3, r3, #6048	; 0x17a0
 8003336:	3304      	adds	r3, #4
 8003338:	009b      	lsls	r3, r3, #2
 800333a:	4413      	add	r3, r2
 800333c:	ed93 7a00 	vldr	s14, [r3]
 8003340:	8bfb      	ldrh	r3, [r7, #30]
 8003342:	68fa      	ldr	r2, [r7, #12]
 8003344:	f503 53bd 	add.w	r3, r3, #6048	; 0x17a0
 8003348:	3304      	adds	r3, #4
 800334a:	009b      	lsls	r3, r3, #2
 800334c:	4413      	add	r3, r2
 800334e:	edd3 7a00 	vldr	s15, [r3]
 8003352:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003356:	edc7 7a06 	vstr	s15, [r7, #24]

		if(v_diff > 0){
 800335a:	edd7 7a06 	vldr	s15, [r7, #24]
 800335e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003362:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003366:	dd6a      	ble.n	800343e <_ZN9LineTrace20decelerateProcessingEfPKf+0x12e>
			float t = p_distance[i]*1e-3 / v_diff;
 8003368:	8bfb      	ldrh	r3, [r7, #30]
 800336a:	009b      	lsls	r3, r3, #2
 800336c:	687a      	ldr	r2, [r7, #4]
 800336e:	4413      	add	r3, r2
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	4618      	mov	r0, r3
 8003374:	f7fd f900 	bl	8000578 <__aeabi_f2d>
 8003378:	a335      	add	r3, pc, #212	; (adr r3, 8003450 <_ZN9LineTrace20decelerateProcessingEfPKf+0x140>)
 800337a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800337e:	f7fd f953 	bl	8000628 <__aeabi_dmul>
 8003382:	4603      	mov	r3, r0
 8003384:	460c      	mov	r4, r1
 8003386:	4625      	mov	r5, r4
 8003388:	461c      	mov	r4, r3
 800338a:	69b8      	ldr	r0, [r7, #24]
 800338c:	f7fd f8f4 	bl	8000578 <__aeabi_f2d>
 8003390:	4602      	mov	r2, r0
 8003392:	460b      	mov	r3, r1
 8003394:	4620      	mov	r0, r4
 8003396:	4629      	mov	r1, r5
 8003398:	f7fd fa70 	bl	800087c <__aeabi_ddiv>
 800339c:	4603      	mov	r3, r0
 800339e:	460c      	mov	r4, r1
 80033a0:	4618      	mov	r0, r3
 80033a2:	4621      	mov	r1, r4
 80033a4:	f7fd fc38 	bl	8000c18 <__aeabi_d2f>
 80033a8:	4603      	mov	r3, r0
 80033aa:	617b      	str	r3, [r7, #20]
			float a = v_diff / t;
 80033ac:	edd7 6a06 	vldr	s13, [r7, #24]
 80033b0:	ed97 7a05 	vldr	s14, [r7, #20]
 80033b4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80033b8:	edc7 7a04 	vstr	s15, [r7, #16]
			if(a > am){
 80033bc:	ed97 7a04 	vldr	s14, [r7, #16]
 80033c0:	edd7 7a02 	vldr	s15, [r7, #8]
 80033c4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80033c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80033cc:	dd37      	ble.n	800343e <_ZN9LineTrace20decelerateProcessingEfPKf+0x12e>
				velocity_table_[i-1] = velocity_table_[i] + am * p_distance[i]*1e-3;
 80033ce:	8bfb      	ldrh	r3, [r7, #30]
 80033d0:	68fa      	ldr	r2, [r7, #12]
 80033d2:	f503 53bd 	add.w	r3, r3, #6048	; 0x17a0
 80033d6:	3304      	adds	r3, #4
 80033d8:	009b      	lsls	r3, r3, #2
 80033da:	4413      	add	r3, r2
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	4618      	mov	r0, r3
 80033e0:	f7fd f8ca 	bl	8000578 <__aeabi_f2d>
 80033e4:	4604      	mov	r4, r0
 80033e6:	460d      	mov	r5, r1
 80033e8:	8bfb      	ldrh	r3, [r7, #30]
 80033ea:	009b      	lsls	r3, r3, #2
 80033ec:	687a      	ldr	r2, [r7, #4]
 80033ee:	4413      	add	r3, r2
 80033f0:	ed93 7a00 	vldr	s14, [r3]
 80033f4:	edd7 7a02 	vldr	s15, [r7, #8]
 80033f8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80033fc:	ee17 0a90 	vmov	r0, s15
 8003400:	f7fd f8ba 	bl	8000578 <__aeabi_f2d>
 8003404:	a312      	add	r3, pc, #72	; (adr r3, 8003450 <_ZN9LineTrace20decelerateProcessingEfPKf+0x140>)
 8003406:	e9d3 2300 	ldrd	r2, r3, [r3]
 800340a:	f7fd f90d 	bl	8000628 <__aeabi_dmul>
 800340e:	4602      	mov	r2, r0
 8003410:	460b      	mov	r3, r1
 8003412:	4620      	mov	r0, r4
 8003414:	4629      	mov	r1, r5
 8003416:	f7fc ff51 	bl	80002bc <__adddf3>
 800341a:	4603      	mov	r3, r0
 800341c:	460c      	mov	r4, r1
 800341e:	4619      	mov	r1, r3
 8003420:	4622      	mov	r2, r4
 8003422:	8bfb      	ldrh	r3, [r7, #30]
 8003424:	1e5c      	subs	r4, r3, #1
 8003426:	4608      	mov	r0, r1
 8003428:	4611      	mov	r1, r2
 800342a:	f7fd fbf5 	bl	8000c18 <__aeabi_d2f>
 800342e:	4601      	mov	r1, r0
 8003430:	68fa      	ldr	r2, [r7, #12]
 8003432:	f504 53bd 	add.w	r3, r4, #6048	; 0x17a0
 8003436:	3304      	adds	r3, #4
 8003438:	009b      	lsls	r3, r3, #2
 800343a:	4413      	add	r3, r2
 800343c:	6019      	str	r1, [r3, #0]
	for(uint16_t i = LOG_DATA_SIZE_DIS - 1; i >= 1; i--){
 800343e:	8bfb      	ldrh	r3, [r7, #30]
 8003440:	3b01      	subs	r3, #1
 8003442:	83fb      	strh	r3, [r7, #30]
 8003444:	e76e      	b.n	8003324 <_ZN9LineTrace20decelerateProcessingEfPKf+0x14>
			}

		}
	}

}
 8003446:	bf00      	nop
 8003448:	3720      	adds	r7, #32
 800344a:	46bd      	mov	sp, r7
 800344c:	bdb0      	pop	{r4, r5, r7, pc}
 800344e:	bf00      	nop
 8003450:	d2f1a9fc 	.word	0xd2f1a9fc
 8003454:	3f50624d 	.word	0x3f50624d

08003458 <_ZN9LineTrace20accelerateProcessingEfPKf>:

void LineTrace::accelerateProcessing(const float am, const float *p_distance)
{
 8003458:	b5b0      	push	{r4, r5, r7, lr}
 800345a:	b088      	sub	sp, #32
 800345c:	af00      	add	r7, sp, #0
 800345e:	60f8      	str	r0, [r7, #12]
 8003460:	ed87 0a02 	vstr	s0, [r7, #8]
 8003464:	6079      	str	r1, [r7, #4]
	for(uint16_t i = 0; i <= LOG_DATA_SIZE_DIS - 1; i++){
 8003466:	2300      	movs	r3, #0
 8003468:	83fb      	strh	r3, [r7, #30]
 800346a:	8bfb      	ldrh	r3, [r7, #30]
 800346c:	f241 726f 	movw	r2, #5999	; 0x176f
 8003470:	4293      	cmp	r3, r2
 8003472:	f200 808d 	bhi.w	8003590 <_ZN9LineTrace20accelerateProcessingEfPKf+0x138>
		float v_diff = velocity_table_[i+1] - velocity_table_[i];
 8003476:	8bfb      	ldrh	r3, [r7, #30]
 8003478:	3301      	adds	r3, #1
 800347a:	68fa      	ldr	r2, [r7, #12]
 800347c:	f503 53bd 	add.w	r3, r3, #6048	; 0x17a0
 8003480:	3304      	adds	r3, #4
 8003482:	009b      	lsls	r3, r3, #2
 8003484:	4413      	add	r3, r2
 8003486:	ed93 7a00 	vldr	s14, [r3]
 800348a:	8bfb      	ldrh	r3, [r7, #30]
 800348c:	68fa      	ldr	r2, [r7, #12]
 800348e:	f503 53bd 	add.w	r3, r3, #6048	; 0x17a0
 8003492:	3304      	adds	r3, #4
 8003494:	009b      	lsls	r3, r3, #2
 8003496:	4413      	add	r3, r2
 8003498:	edd3 7a00 	vldr	s15, [r3]
 800349c:	ee77 7a67 	vsub.f32	s15, s14, s15
 80034a0:	edc7 7a06 	vstr	s15, [r7, #24]

		if(v_diff > 0){
 80034a4:	edd7 7a06 	vldr	s15, [r7, #24]
 80034a8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80034ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80034b0:	dd6a      	ble.n	8003588 <_ZN9LineTrace20accelerateProcessingEfPKf+0x130>
			float t = p_distance[i]*1e-3 / v_diff;
 80034b2:	8bfb      	ldrh	r3, [r7, #30]
 80034b4:	009b      	lsls	r3, r3, #2
 80034b6:	687a      	ldr	r2, [r7, #4]
 80034b8:	4413      	add	r3, r2
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	4618      	mov	r0, r3
 80034be:	f7fd f85b 	bl	8000578 <__aeabi_f2d>
 80034c2:	a335      	add	r3, pc, #212	; (adr r3, 8003598 <_ZN9LineTrace20accelerateProcessingEfPKf+0x140>)
 80034c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034c8:	f7fd f8ae 	bl	8000628 <__aeabi_dmul>
 80034cc:	4603      	mov	r3, r0
 80034ce:	460c      	mov	r4, r1
 80034d0:	4625      	mov	r5, r4
 80034d2:	461c      	mov	r4, r3
 80034d4:	69b8      	ldr	r0, [r7, #24]
 80034d6:	f7fd f84f 	bl	8000578 <__aeabi_f2d>
 80034da:	4602      	mov	r2, r0
 80034dc:	460b      	mov	r3, r1
 80034de:	4620      	mov	r0, r4
 80034e0:	4629      	mov	r1, r5
 80034e2:	f7fd f9cb 	bl	800087c <__aeabi_ddiv>
 80034e6:	4603      	mov	r3, r0
 80034e8:	460c      	mov	r4, r1
 80034ea:	4618      	mov	r0, r3
 80034ec:	4621      	mov	r1, r4
 80034ee:	f7fd fb93 	bl	8000c18 <__aeabi_d2f>
 80034f2:	4603      	mov	r3, r0
 80034f4:	617b      	str	r3, [r7, #20]
			float a = v_diff / t;
 80034f6:	edd7 6a06 	vldr	s13, [r7, #24]
 80034fa:	ed97 7a05 	vldr	s14, [r7, #20]
 80034fe:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003502:	edc7 7a04 	vstr	s15, [r7, #16]
			if(a > am){
 8003506:	ed97 7a04 	vldr	s14, [r7, #16]
 800350a:	edd7 7a02 	vldr	s15, [r7, #8]
 800350e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003512:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003516:	dd37      	ble.n	8003588 <_ZN9LineTrace20accelerateProcessingEfPKf+0x130>
				velocity_table_[i+1] = velocity_table_[i] + am * p_distance[i]*1e-3;
 8003518:	8bfb      	ldrh	r3, [r7, #30]
 800351a:	68fa      	ldr	r2, [r7, #12]
 800351c:	f503 53bd 	add.w	r3, r3, #6048	; 0x17a0
 8003520:	3304      	adds	r3, #4
 8003522:	009b      	lsls	r3, r3, #2
 8003524:	4413      	add	r3, r2
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	4618      	mov	r0, r3
 800352a:	f7fd f825 	bl	8000578 <__aeabi_f2d>
 800352e:	4604      	mov	r4, r0
 8003530:	460d      	mov	r5, r1
 8003532:	8bfb      	ldrh	r3, [r7, #30]
 8003534:	009b      	lsls	r3, r3, #2
 8003536:	687a      	ldr	r2, [r7, #4]
 8003538:	4413      	add	r3, r2
 800353a:	ed93 7a00 	vldr	s14, [r3]
 800353e:	edd7 7a02 	vldr	s15, [r7, #8]
 8003542:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003546:	ee17 0a90 	vmov	r0, s15
 800354a:	f7fd f815 	bl	8000578 <__aeabi_f2d>
 800354e:	a312      	add	r3, pc, #72	; (adr r3, 8003598 <_ZN9LineTrace20accelerateProcessingEfPKf+0x140>)
 8003550:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003554:	f7fd f868 	bl	8000628 <__aeabi_dmul>
 8003558:	4602      	mov	r2, r0
 800355a:	460b      	mov	r3, r1
 800355c:	4620      	mov	r0, r4
 800355e:	4629      	mov	r1, r5
 8003560:	f7fc feac 	bl	80002bc <__adddf3>
 8003564:	4603      	mov	r3, r0
 8003566:	460c      	mov	r4, r1
 8003568:	4619      	mov	r1, r3
 800356a:	4622      	mov	r2, r4
 800356c:	8bfb      	ldrh	r3, [r7, #30]
 800356e:	1c5c      	adds	r4, r3, #1
 8003570:	4608      	mov	r0, r1
 8003572:	4611      	mov	r1, r2
 8003574:	f7fd fb50 	bl	8000c18 <__aeabi_d2f>
 8003578:	4601      	mov	r1, r0
 800357a:	68fa      	ldr	r2, [r7, #12]
 800357c:	f504 53bd 	add.w	r3, r4, #6048	; 0x17a0
 8003580:	3304      	adds	r3, #4
 8003582:	009b      	lsls	r3, r3, #2
 8003584:	4413      	add	r3, r2
 8003586:	6019      	str	r1, [r3, #0]
	for(uint16_t i = 0; i <= LOG_DATA_SIZE_DIS - 1; i++){
 8003588:	8bfb      	ldrh	r3, [r7, #30]
 800358a:	3301      	adds	r3, #1
 800358c:	83fb      	strh	r3, [r7, #30]
 800358e:	e76c      	b.n	800346a <_ZN9LineTrace20accelerateProcessingEfPKf+0x12>
			}

		}
	}

}
 8003590:	bf00      	nop
 8003592:	3720      	adds	r7, #32
 8003594:	46bd      	mov	sp, r7
 8003596:	bdb0      	pop	{r4, r5, r7, pc}
 8003598:	d2f1a9fc 	.word	0xd2f1a9fc
 800359c:	3f50624d 	.word	0x3f50624d

080035a0 <_ZN9LineTrace17startVelocityPlayEv>:

void LineTrace::startVelocityPlay()
{
 80035a0:	b580      	push	{r7, lr}
 80035a2:	b082      	sub	sp, #8
 80035a4:	af00      	add	r7, sp, #0
 80035a6:	6078      	str	r0, [r7, #4]
	encoder_->clearTotalDistance();
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	695b      	ldr	r3, [r3, #20]
 80035ac:	4618      	mov	r0, r3
 80035ae:	f7fe f86b 	bl	8001688 <_ZN7Encoder18clearTotalDistanceEv>
	velocity_play_flag_ = true;
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 80035b8:	3350      	adds	r3, #80	; 0x50
 80035ba:	2201      	movs	r2, #1
 80035bc:	701a      	strb	r2, [r3, #0]
	velocity_table_idx_ = 0;
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 80035c4:	3352      	adds	r3, #82	; 0x52
 80035c6:	2200      	movs	r2, #0
 80035c8:	801a      	strh	r2, [r3, #0]
	ref_distance_ = 0;
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	f503 43bd 	add.w	r3, r3, #24192	; 0x5e80
 80035d0:	330c      	adds	r3, #12
 80035d2:	f04f 0200 	mov.w	r2, #0
 80035d6:	601a      	str	r2, [r3, #0]
}
 80035d8:	bf00      	nop
 80035da:	3708      	adds	r7, #8
 80035dc:	46bd      	mov	sp, r7
 80035de:	bd80      	pop	{r7, pc}

080035e0 <_ZN9LineTrace16stopVelocityPlayEv>:

void LineTrace::stopVelocityPlay()
{
 80035e0:	b480      	push	{r7}
 80035e2:	b083      	sub	sp, #12
 80035e4:	af00      	add	r7, sp, #0
 80035e6:	6078      	str	r0, [r7, #4]
	velocity_play_flag_ = false;
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 80035ee:	3350      	adds	r3, #80	; 0x50
 80035f0:	2200      	movs	r2, #0
 80035f2:	701a      	strb	r2, [r3, #0]
	velocity_table_idx_ = 0;
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 80035fa:	3352      	adds	r3, #82	; 0x52
 80035fc:	2200      	movs	r2, #0
 80035fe:	801a      	strh	r2, [r3, #0]
	ref_distance_ = 0;
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	f503 43bd 	add.w	r3, r3, #24192	; 0x5e80
 8003606:	330c      	adds	r3, #12
 8003608:	f04f 0200 	mov.w	r2, #0
 800360c:	601a      	str	r2, [r3, #0]
}
 800360e:	bf00      	nop
 8003610:	370c      	adds	r7, #12
 8003612:	46bd      	mov	sp, r7
 8003614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003618:	4770      	bx	lr

0800361a <_ZN9LineTrace20updateTargetVelocityEv>:

void LineTrace::updateTargetVelocity()
{
 800361a:	b580      	push	{r7, lr}
 800361c:	b082      	sub	sp, #8
 800361e:	af00      	add	r7, sp, #0
 8003620:	6078      	str	r0, [r7, #4]
	if(velocity_play_flag_ == true){
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 8003628:	3350      	adds	r3, #80	; 0x50
 800362a:	781b      	ldrb	r3, [r3, #0]
 800362c:	2b00      	cmp	r3, #0
 800362e:	d05e      	beq.n	80036ee <_ZN9LineTrace20updateTargetVelocityEv+0xd4>
		while(encoder_->getTotalDistance() * DISTANCE_CORRECTION_CONST >= ref_distance_){
			ref_distance_ += ref_delta_distances_[velocity_table_idx_];
			velocity_table_idx_++;
		}
		*/
		if(encoder_->getTotalDistance() * DISTANCE_CORRECTION_CONST >= ref_distance_){
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	695b      	ldr	r3, [r3, #20]
 8003634:	4618      	mov	r0, r3
 8003636:	f7fd fffb 	bl	8001630 <_ZN7Encoder16getTotalDistanceEv>
 800363a:	eeb0 7a40 	vmov.f32	s14, s0
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	f503 43bd 	add.w	r3, r3, #24192	; 0x5e80
 8003644:	330c      	adds	r3, #12
 8003646:	edd3 7a00 	vldr	s15, [r3]
 800364a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800364e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003652:	bfac      	ite	ge
 8003654:	2301      	movge	r3, #1
 8003656:	2300      	movlt	r3, #0
 8003658:	b2db      	uxtb	r3, r3
 800365a:	2b00      	cmp	r3, #0
 800365c:	d025      	beq.n	80036aa <_ZN9LineTrace20updateTargetVelocityEv+0x90>
			ref_distance_ += ref_delta_distances_[velocity_table_idx_];
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	f503 43bd 	add.w	r3, r3, #24192	; 0x5e80
 8003664:	330c      	adds	r3, #12
 8003666:	ed93 7a00 	vldr	s14, [r3]
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 8003670:	3352      	adds	r3, #82	; 0x52
 8003672:	881b      	ldrh	r3, [r3, #0]
 8003674:	687a      	ldr	r2, [r7, #4]
 8003676:	3332      	adds	r3, #50	; 0x32
 8003678:	009b      	lsls	r3, r3, #2
 800367a:	4413      	add	r3, r2
 800367c:	3304      	adds	r3, #4
 800367e:	edd3 7a00 	vldr	s15, [r3]
 8003682:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	f503 43bd 	add.w	r3, r3, #24192	; 0x5e80
 800368c:	330c      	adds	r3, #12
 800368e:	edc3 7a00 	vstr	s15, [r3]
			velocity_table_idx_++;
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 8003698:	3352      	adds	r3, #82	; 0x52
 800369a:	881b      	ldrh	r3, [r3, #0]
 800369c:	3301      	adds	r3, #1
 800369e:	b29a      	uxth	r2, r3
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 80036a6:	3352      	adds	r3, #82	; 0x52
 80036a8:	801a      	strh	r2, [r3, #0]
		}

		if(velocity_table_idx_ >= LOG_DATA_SIZE_DIS) velocity_table_idx_ = LOG_DATA_SIZE_DIS - 1;
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 80036b0:	3352      	adds	r3, #82	; 0x52
 80036b2:	881b      	ldrh	r3, [r3, #0]
 80036b4:	f241 726f 	movw	r2, #5999	; 0x176f
 80036b8:	4293      	cmp	r3, r2
 80036ba:	d906      	bls.n	80036ca <_ZN9LineTrace20updateTargetVelocityEv+0xb0>
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 80036c2:	3352      	adds	r3, #82	; 0x52
 80036c4:	f241 726f 	movw	r2, #5999	; 0x176f
 80036c8:	801a      	strh	r2, [r3, #0]

		setTargetVelocity(velocity_table_[velocity_table_idx_]);
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 80036d0:	3352      	adds	r3, #82	; 0x52
 80036d2:	881b      	ldrh	r3, [r3, #0]
 80036d4:	687a      	ldr	r2, [r7, #4]
 80036d6:	f503 53bd 	add.w	r3, r3, #6048	; 0x17a0
 80036da:	3304      	adds	r3, #4
 80036dc:	009b      	lsls	r3, r3, #2
 80036de:	4413      	add	r3, r2
 80036e0:	edd3 7a00 	vldr	s15, [r3]
 80036e4:	eeb0 0a67 	vmov.f32	s0, s15
 80036e8:	6878      	ldr	r0, [r7, #4]
 80036ea:	f000 fae8 	bl	8003cbe <_ZN9LineTrace17setTargetVelocityEf>
		mon_vel_idx = velocity_table_idx_;
		mon_tar_vel = velocity_table_[velocity_table_idx_];
		*/

	}
}
 80036ee:	bf00      	nop
 80036f0:	3708      	adds	r7, #8
 80036f2:	46bd      	mov	sp, r7
 80036f4:	bd80      	pop	{r7, pc}

080036f6 <_ZN9LineTrace16isTargetDistanceEf>:

bool LineTrace::isTargetDistance(float target_distance)
{
 80036f6:	b580      	push	{r7, lr}
 80036f8:	b084      	sub	sp, #16
 80036fa:	af00      	add	r7, sp, #0
 80036fc:	6078      	str	r0, [r7, #4]
 80036fe:	ed87 0a00 	vstr	s0, [r7]
	bool ret = false;
 8003702:	2300      	movs	r3, #0
 8003704:	73fb      	strb	r3, [r7, #15]
	if(encoder_->getDistance10mm() >= target_distance){
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	695b      	ldr	r3, [r3, #20]
 800370a:	4618      	mov	r0, r3
 800370c:	f7fd ff81 	bl	8001612 <_ZN7Encoder15getDistance10mmEv>
 8003710:	eeb0 7a40 	vmov.f32	s14, s0
 8003714:	edd7 7a00 	vldr	s15, [r7]
 8003718:	eef4 7ac7 	vcmpe.f32	s15, s14
 800371c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003720:	bf94      	ite	ls
 8003722:	2301      	movls	r3, #1
 8003724:	2300      	movhi	r3, #0
 8003726:	b2db      	uxtb	r3, r3
 8003728:	2b00      	cmp	r3, #0
 800372a:	d001      	beq.n	8003730 <_ZN9LineTrace16isTargetDistanceEf+0x3a>
		ret = true;
 800372c:	2301      	movs	r3, #1
 800372e:	73fb      	strb	r3, [r7, #15]
	}

	return ret;
 8003730:	7bfb      	ldrb	r3, [r7, #15]
}
 8003732:	4618      	mov	r0, r3
 8003734:	3710      	adds	r7, #16
 8003736:	46bd      	mov	sp, r7
 8003738:	bd80      	pop	{r7, pc}
	...

0800373c <_ZN9LineTrace11isCrossLineEv>:

bool LineTrace::isCrossLine()
{
 800373c:	b580      	push	{r7, lr}
 800373e:	b084      	sub	sp, #16
 8003740:	af00      	add	r7, sp, #0
 8003742:	6078      	str	r0, [r7, #4]
	static uint16_t cnt = 0;
	float sensor_edge_val_l = (line_sensor_->sensor[3] + line_sensor_->sensor[4]) / 2;
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	685b      	ldr	r3, [r3, #4]
 8003748:	ed93 7ab3 	vldr	s14, [r3, #716]	; 0x2cc
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	685b      	ldr	r3, [r3, #4]
 8003750:	edd3 7ab4 	vldr	s15, [r3, #720]	; 0x2d0
 8003754:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003758:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 800375c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003760:	edc7 7a03 	vstr	s15, [r7, #12]
	float sensor_edge_val_r = (line_sensor_->sensor[9] + line_sensor_->sensor[10]) / 2;
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	685b      	ldr	r3, [r3, #4]
 8003768:	ed93 7ab9 	vldr	s14, [r3, #740]	; 0x2e4
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	685b      	ldr	r3, [r3, #4]
 8003770:	edd3 7aba 	vldr	s15, [r3, #744]	; 0x2e8
 8003774:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003778:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 800377c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003780:	edc7 7a02 	vstr	s15, [r7, #8]
	static bool flag = false;
	static bool white_flag = false;
	mon_ave_l = sensor_edge_val_l;
 8003784:	4a49      	ldr	r2, [pc, #292]	; (80038ac <_ZN9LineTrace11isCrossLineEv+0x170>)
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	6013      	str	r3, [r2, #0]
	mon_ave_r = sensor_edge_val_r;
 800378a:	4a49      	ldr	r2, [pc, #292]	; (80038b0 <_ZN9LineTrace11isCrossLineEv+0x174>)
 800378c:	68bb      	ldr	r3, [r7, #8]
 800378e:	6013      	str	r3, [r2, #0]

	if(white_flag == false){
 8003790:	4b48      	ldr	r3, [pc, #288]	; (80038b4 <_ZN9LineTrace11isCrossLineEv+0x178>)
 8003792:	781b      	ldrb	r3, [r3, #0]
 8003794:	f083 0301 	eor.w	r3, r3, #1
 8003798:	b2db      	uxtb	r3, r3
 800379a:	2b00      	cmp	r3, #0
 800379c:	d057      	beq.n	800384e <_ZN9LineTrace11isCrossLineEv+0x112>
		if(sensor_edge_val_l < 650 && sensor_edge_val_r < 650){
 800379e:	edd7 7a03 	vldr	s15, [r7, #12]
 80037a2:	ed9f 7a45 	vldr	s14, [pc, #276]	; 80038b8 <_ZN9LineTrace11isCrossLineEv+0x17c>
 80037a6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80037aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80037ae:	d50f      	bpl.n	80037d0 <_ZN9LineTrace11isCrossLineEv+0x94>
 80037b0:	edd7 7a02 	vldr	s15, [r7, #8]
 80037b4:	ed9f 7a40 	vldr	s14, [pc, #256]	; 80038b8 <_ZN9LineTrace11isCrossLineEv+0x17c>
 80037b8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80037bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80037c0:	d506      	bpl.n	80037d0 <_ZN9LineTrace11isCrossLineEv+0x94>
			cnt++;
 80037c2:	4b3e      	ldr	r3, [pc, #248]	; (80038bc <_ZN9LineTrace11isCrossLineEv+0x180>)
 80037c4:	881b      	ldrh	r3, [r3, #0]
 80037c6:	3301      	adds	r3, #1
 80037c8:	b29a      	uxth	r2, r3
 80037ca:	4b3c      	ldr	r3, [pc, #240]	; (80038bc <_ZN9LineTrace11isCrossLineEv+0x180>)
 80037cc:	801a      	strh	r2, [r3, #0]
 80037ce:	e002      	b.n	80037d6 <_ZN9LineTrace11isCrossLineEv+0x9a>
		}
		else{
			cnt = 0;
 80037d0:	4b3a      	ldr	r3, [pc, #232]	; (80038bc <_ZN9LineTrace11isCrossLineEv+0x180>)
 80037d2:	2200      	movs	r2, #0
 80037d4:	801a      	strh	r2, [r3, #0]
		}

		if(cnt >= 1){
 80037d6:	4b39      	ldr	r3, [pc, #228]	; (80038bc <_ZN9LineTrace11isCrossLineEv+0x180>)
 80037d8:	881b      	ldrh	r3, [r3, #0]
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d060      	beq.n	80038a0 <_ZN9LineTrace11isCrossLineEv+0x164>
			flag = true;
 80037de:	4b38      	ldr	r3, [pc, #224]	; (80038c0 <_ZN9LineTrace11isCrossLineEv+0x184>)
 80037e0:	2201      	movs	r2, #1
 80037e2:	701a      	strb	r2, [r3, #0]
			white_flag = true;
 80037e4:	4b33      	ldr	r3, [pc, #204]	; (80038b4 <_ZN9LineTrace11isCrossLineEv+0x178>)
 80037e6:	2201      	movs	r2, #1
 80037e8:	701a      	strb	r2, [r3, #0]
			cnt = 0;
 80037ea:	4b34      	ldr	r3, [pc, #208]	; (80038bc <_ZN9LineTrace11isCrossLineEv+0x180>)
 80037ec:	2200      	movs	r2, #0
 80037ee:	801a      	strh	r2, [r3, #0]

			side_sensor_->enableIgnore();
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	691b      	ldr	r3, [r3, #16]
 80037f4:	4618      	mov	r0, r3
 80037f6:	f001 fe6b 	bl	80054d0 <_ZN10SideSensor12enableIgnoreEv>
			encoder_->clearCrossLineIgnoreDistance();
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	695b      	ldr	r3, [r3, #20]
 80037fe:	4618      	mov	r0, r3
 8003800:	f7fd ff5f 	bl	80016c2 <_ZN7Encoder28clearCrossLineIgnoreDistanceEv>

			stable_cnt_reset_flag_ = true; //Because the conditions do not differ between when you tremble and when you do not tremble
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 800380a:	3324      	adds	r3, #36	; 0x24
 800380c:	2201      	movs	r2, #1
 800380e:	701a      	strb	r2, [r3, #0]
			if(mode_selector_ == FIRST_RUNNING){
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 8003816:	3354      	adds	r3, #84	; 0x54
 8003818:	f9b3 3000 	ldrsh.w	r3, [r3]
 800381c:	2b00      	cmp	r3, #0
 800381e:	d109      	bne.n	8003834 <_ZN9LineTrace11isCrossLineEv+0xf8>
				store_check_cnt_ = 0;
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8003826:	333a      	adds	r3, #58	; 0x3a
 8003828:	2200      	movs	r2, #0
 800382a:	801a      	strh	r2, [r3, #0]
				storeCrossLineDistance();
 800382c:	6878      	ldr	r0, [r7, #4]
 800382e:	f7ff faa3 	bl	8002d78 <_ZN9LineTrace22storeCrossLineDistanceEv>
 8003832:	e035      	b.n	80038a0 <_ZN9LineTrace11isCrossLineEv+0x164>
			}
			else{
				store_check_cnt_ = 0;
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 800383a:	333a      	adds	r3, #58	; 0x3a
 800383c:	2200      	movs	r2, #0
 800383e:	801a      	strh	r2, [r3, #0]
				correctionTotalDistanceFromCrossLine();
 8003840:	6878      	ldr	r0, [r7, #4]
 8003842:	f7ff fbcf 	bl	8002fe4 <_ZN9LineTrace36correctionTotalDistanceFromCrossLineEv>
				storeCrossLineDistance2(); //for correction check
 8003846:	6878      	ldr	r0, [r7, #4]
 8003848:	f7ff facc 	bl	8002de4 <_ZN9LineTrace23storeCrossLineDistance2Ev>
 800384c:	e028      	b.n	80038a0 <_ZN9LineTrace11isCrossLineEv+0x164>
			}
		}
	}
	else{
		if(sensor_edge_val_l > 500 && sensor_edge_val_r > 500){
 800384e:	edd7 7a03 	vldr	s15, [r7, #12]
 8003852:	ed9f 7a1c 	vldr	s14, [pc, #112]	; 80038c4 <_ZN9LineTrace11isCrossLineEv+0x188>
 8003856:	eef4 7ac7 	vcmpe.f32	s15, s14
 800385a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800385e:	dd0f      	ble.n	8003880 <_ZN9LineTrace11isCrossLineEv+0x144>
 8003860:	edd7 7a02 	vldr	s15, [r7, #8]
 8003864:	ed9f 7a17 	vldr	s14, [pc, #92]	; 80038c4 <_ZN9LineTrace11isCrossLineEv+0x188>
 8003868:	eef4 7ac7 	vcmpe.f32	s15, s14
 800386c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003870:	dd06      	ble.n	8003880 <_ZN9LineTrace11isCrossLineEv+0x144>
			cnt++;
 8003872:	4b12      	ldr	r3, [pc, #72]	; (80038bc <_ZN9LineTrace11isCrossLineEv+0x180>)
 8003874:	881b      	ldrh	r3, [r3, #0]
 8003876:	3301      	adds	r3, #1
 8003878:	b29a      	uxth	r2, r3
 800387a:	4b10      	ldr	r3, [pc, #64]	; (80038bc <_ZN9LineTrace11isCrossLineEv+0x180>)
 800387c:	801a      	strh	r2, [r3, #0]
 800387e:	e002      	b.n	8003886 <_ZN9LineTrace11isCrossLineEv+0x14a>
		}
		else{
			cnt = 0;
 8003880:	4b0e      	ldr	r3, [pc, #56]	; (80038bc <_ZN9LineTrace11isCrossLineEv+0x180>)
 8003882:	2200      	movs	r2, #0
 8003884:	801a      	strh	r2, [r3, #0]
		}

		if(cnt >= 5){
 8003886:	4b0d      	ldr	r3, [pc, #52]	; (80038bc <_ZN9LineTrace11isCrossLineEv+0x180>)
 8003888:	881b      	ldrh	r3, [r3, #0]
 800388a:	2b04      	cmp	r3, #4
 800388c:	d908      	bls.n	80038a0 <_ZN9LineTrace11isCrossLineEv+0x164>
			flag = false;
 800388e:	4b0c      	ldr	r3, [pc, #48]	; (80038c0 <_ZN9LineTrace11isCrossLineEv+0x184>)
 8003890:	2200      	movs	r2, #0
 8003892:	701a      	strb	r2, [r3, #0]
			white_flag = false;
 8003894:	4b07      	ldr	r3, [pc, #28]	; (80038b4 <_ZN9LineTrace11isCrossLineEv+0x178>)
 8003896:	2200      	movs	r2, #0
 8003898:	701a      	strb	r2, [r3, #0]
			cnt = 0;
 800389a:	4b08      	ldr	r3, [pc, #32]	; (80038bc <_ZN9LineTrace11isCrossLineEv+0x180>)
 800389c:	2200      	movs	r2, #0
 800389e:	801a      	strh	r2, [r3, #0]
		}

	}

	return flag;
 80038a0:	4b07      	ldr	r3, [pc, #28]	; (80038c0 <_ZN9LineTrace11isCrossLineEv+0x184>)
 80038a2:	781b      	ldrb	r3, [r3, #0]
}
 80038a4:	4618      	mov	r0, r3
 80038a6:	3710      	adds	r7, #16
 80038a8:	46bd      	mov	sp, r7
 80038aa:	bd80      	pop	{r7, pc}
 80038ac:	20000208 	.word	0x20000208
 80038b0:	2000020c 	.word	0x2000020c
 80038b4:	2000021b 	.word	0x2000021b
 80038b8:	44228000 	.word	0x44228000
 80038bc:	20000218 	.word	0x20000218
 80038c0:	2000021a 	.word	0x2000021a
 80038c4:	43fa0000 	.word	0x43fa0000

080038c8 <_ZN9LineTrace8isStableEv>:

bool LineTrace::isStable()
{
 80038c8:	b590      	push	{r4, r7, lr}
 80038ca:	b087      	sub	sp, #28
 80038cc:	af00      	add	r7, sp, #0
 80038ce:	6078      	str	r0, [r7, #4]
	bool ret = false;
 80038d0:	2300      	movs	r3, #0
 80038d2:	75fb      	strb	r3, [r7, #23]
	static uint16_t stable_cnt = 0;
	float temp_distance = encoder_->getDistance10mm();
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	695b      	ldr	r3, [r3, #20]
 80038d8:	4618      	mov	r0, r3
 80038da:	f7fd fe9a 	bl	8001612 <_ZN7Encoder15getDistance10mmEv>
 80038de:	ed87 0a02 	vstr	s0, [r7, #8]
	float temp_theta = odometry_->getTheta();;
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	699b      	ldr	r3, [r3, #24]
 80038e6:	4618      	mov	r0, r3
 80038e8:	f001 fb21 	bl	8004f2e <_ZN8Odometry8getThetaEv>
 80038ec:	ec54 3b10 	vmov	r3, r4, d0
 80038f0:	4618      	mov	r0, r3
 80038f2:	4621      	mov	r1, r4
 80038f4:	f7fd f990 	bl	8000c18 <__aeabi_d2f>
 80038f8:	4603      	mov	r3, r0
 80038fa:	613b      	str	r3, [r7, #16]

	if(temp_theta == 0) temp_theta = 0.00001;
 80038fc:	edd7 7a04 	vldr	s15, [r7, #16]
 8003900:	eef5 7a40 	vcmp.f32	s15, #0.0
 8003904:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003908:	d101      	bne.n	800390e <_ZN9LineTrace8isStableEv+0x46>
 800390a:	4b23      	ldr	r3, [pc, #140]	; (8003998 <_ZN9LineTrace8isStableEv+0xd0>)
 800390c:	613b      	str	r3, [r7, #16]
	float radius = abs(temp_distance / temp_theta);
 800390e:	ed97 7a02 	vldr	s14, [r7, #8]
 8003912:	edd7 7a04 	vldr	s15, [r7, #16]
 8003916:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800391a:	eeb0 0a66 	vmov.f32	s0, s13
 800391e:	f7fe ffab 	bl	8002878 <_ZSt3absf>
 8003922:	ed87 0a03 	vstr	s0, [r7, #12]
	if(radius >= 5000) radius = 5000;
 8003926:	edd7 7a03 	vldr	s15, [r7, #12]
 800392a:	ed9f 7a1c 	vldr	s14, [pc, #112]	; 800399c <_ZN9LineTrace8isStableEv+0xd4>
 800392e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003932:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003936:	db01      	blt.n	800393c <_ZN9LineTrace8isStableEv+0x74>
 8003938:	4b19      	ldr	r3, [pc, #100]	; (80039a0 <_ZN9LineTrace8isStableEv+0xd8>)
 800393a:	60fb      	str	r3, [r7, #12]

	if(stable_cnt_reset_flag_ == true){
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8003942:	3324      	adds	r3, #36	; 0x24
 8003944:	781b      	ldrb	r3, [r3, #0]
 8003946:	2b00      	cmp	r3, #0
 8003948:	d008      	beq.n	800395c <_ZN9LineTrace8isStableEv+0x94>
		stable_cnt = 0;
 800394a:	4b16      	ldr	r3, [pc, #88]	; (80039a4 <_ZN9LineTrace8isStableEv+0xdc>)
 800394c:	2200      	movs	r2, #0
 800394e:	801a      	strh	r2, [r3, #0]
		stable_cnt_reset_flag_ = false;
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8003956:	3324      	adds	r3, #36	; 0x24
 8003958:	2200      	movs	r2, #0
 800395a:	701a      	strb	r2, [r3, #0]
	}

	if(radius >= 2000){
 800395c:	edd7 7a03 	vldr	s15, [r7, #12]
 8003960:	ed9f 7a11 	vldr	s14, [pc, #68]	; 80039a8 <_ZN9LineTrace8isStableEv+0xe0>
 8003964:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003968:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800396c:	db06      	blt.n	800397c <_ZN9LineTrace8isStableEv+0xb4>
		stable_cnt++;
 800396e:	4b0d      	ldr	r3, [pc, #52]	; (80039a4 <_ZN9LineTrace8isStableEv+0xdc>)
 8003970:	881b      	ldrh	r3, [r3, #0]
 8003972:	3301      	adds	r3, #1
 8003974:	b29a      	uxth	r2, r3
 8003976:	4b0b      	ldr	r3, [pc, #44]	; (80039a4 <_ZN9LineTrace8isStableEv+0xdc>)
 8003978:	801a      	strh	r2, [r3, #0]
 800397a:	e002      	b.n	8003982 <_ZN9LineTrace8isStableEv+0xba>
	}
	else{
		stable_cnt = 0;
 800397c:	4b09      	ldr	r3, [pc, #36]	; (80039a4 <_ZN9LineTrace8isStableEv+0xdc>)
 800397e:	2200      	movs	r2, #0
 8003980:	801a      	strh	r2, [r3, #0]
	}

	if(stable_cnt >= 25){ //250mm
 8003982:	4b08      	ldr	r3, [pc, #32]	; (80039a4 <_ZN9LineTrace8isStableEv+0xdc>)
 8003984:	881b      	ldrh	r3, [r3, #0]
 8003986:	2b18      	cmp	r3, #24
 8003988:	d901      	bls.n	800398e <_ZN9LineTrace8isStableEv+0xc6>
		ret = true;
 800398a:	2301      	movs	r3, #1
 800398c:	75fb      	strb	r3, [r7, #23]
	}

	return ret;
 800398e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003990:	4618      	mov	r0, r3
 8003992:	371c      	adds	r7, #28
 8003994:	46bd      	mov	sp, r7
 8003996:	bd90      	pop	{r4, r7, pc}
 8003998:	3727c5ac 	.word	0x3727c5ac
 800399c:	459c4000 	.word	0x459c4000
 80039a0:	459c4000 	.word	0x459c4000
 80039a4:	2000021c 	.word	0x2000021c
 80039a8:	44fa0000 	.word	0x44fa0000

080039ac <_ZN9LineTrace4initEv>:
// -------public---------- //
// ---------------------------------------------------------------------------------------------------//
// ------------------------------------ Initialize----------------------------------------------------//
// ---------------------------------------------------------------------------------------------------//
void LineTrace::init()
{
 80039ac:	b580      	push	{r7, lr}
 80039ae:	b092      	sub	sp, #72	; 0x48
 80039b0:	af00      	add	r7, sp, #0
 80039b2:	6078      	str	r0, [r7, #4]
	float temp_kp, temp_ki, temp_kd;
	sd_read_array_float("PARAMS", "KP.TXT", 1, &temp_kp);
 80039b4:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80039b8:	2201      	movs	r2, #1
 80039ba:	4963      	ldr	r1, [pc, #396]	; (8003b48 <_ZN9LineTrace4initEv+0x19c>)
 80039bc:	4863      	ldr	r0, [pc, #396]	; (8003b4c <_ZN9LineTrace4initEv+0x1a0>)
 80039be:	f7fd ff85 	bl	80018cc <sd_read_array_float>
	sd_read_array_float("PARAMS", "KI.TXT", 1, &temp_ki);
 80039c2:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80039c6:	2201      	movs	r2, #1
 80039c8:	4961      	ldr	r1, [pc, #388]	; (8003b50 <_ZN9LineTrace4initEv+0x1a4>)
 80039ca:	4860      	ldr	r0, [pc, #384]	; (8003b4c <_ZN9LineTrace4initEv+0x1a0>)
 80039cc:	f7fd ff7e 	bl	80018cc <sd_read_array_float>
	sd_read_array_float("PARAMS", "KD.TXT", 1, &temp_kd);
 80039d0:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80039d4:	2201      	movs	r2, #1
 80039d6:	495f      	ldr	r1, [pc, #380]	; (8003b54 <_ZN9LineTrace4initEv+0x1a8>)
 80039d8:	485c      	ldr	r0, [pc, #368]	; (8003b4c <_ZN9LineTrace4initEv+0x1a0>)
 80039da:	f7fd ff77 	bl	80018cc <sd_read_array_float>
	setGain(temp_kp, temp_ki, temp_kd);
 80039de:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 80039e2:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 80039e6:	edd7 6a0f 	vldr	s13, [r7, #60]	; 0x3c
 80039ea:	eeb0 1a66 	vmov.f32	s2, s13
 80039ee:	eef0 0a47 	vmov.f32	s1, s14
 80039f2:	eeb0 0a67 	vmov.f32	s0, s15
 80039f6:	6878      	ldr	r0, [r7, #4]
 80039f8:	f000 f8c6 	bl	8003b88 <_ZN9LineTrace7setGainEfff>

	float temp_kp_slow, temp_ki_slow, temp_kd_slow;
	sd_read_array_float("PARAMS", "KP_SLOW.TXT", 1, &temp_kp_slow);
 80039fc:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8003a00:	2201      	movs	r2, #1
 8003a02:	4955      	ldr	r1, [pc, #340]	; (8003b58 <_ZN9LineTrace4initEv+0x1ac>)
 8003a04:	4851      	ldr	r0, [pc, #324]	; (8003b4c <_ZN9LineTrace4initEv+0x1a0>)
 8003a06:	f7fd ff61 	bl	80018cc <sd_read_array_float>
	sd_read_array_float("PARAMS", "KI_SLOW.TXT", 1, &temp_ki_slow);
 8003a0a:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8003a0e:	2201      	movs	r2, #1
 8003a10:	4952      	ldr	r1, [pc, #328]	; (8003b5c <_ZN9LineTrace4initEv+0x1b0>)
 8003a12:	484e      	ldr	r0, [pc, #312]	; (8003b4c <_ZN9LineTrace4initEv+0x1a0>)
 8003a14:	f7fd ff5a 	bl	80018cc <sd_read_array_float>
	sd_read_array_float("PARAMS", "KD_SLOW.TXT", 1, &temp_kd_slow);
 8003a18:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8003a1c:	2201      	movs	r2, #1
 8003a1e:	4950      	ldr	r1, [pc, #320]	; (8003b60 <_ZN9LineTrace4initEv+0x1b4>)
 8003a20:	484a      	ldr	r0, [pc, #296]	; (8003b4c <_ZN9LineTrace4initEv+0x1a0>)
 8003a22:	f7fd ff53 	bl	80018cc <sd_read_array_float>
	setGainSlow(temp_kp_slow, temp_ki_slow, temp_kd_slow);
 8003a26:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8003a2a:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 8003a2e:	edd7 6a0c 	vldr	s13, [r7, #48]	; 0x30
 8003a32:	eeb0 1a66 	vmov.f32	s2, s13
 8003a36:	eef0 0a47 	vmov.f32	s1, s14
 8003a3a:	eeb0 0a67 	vmov.f32	s0, s15
 8003a3e:	6878      	ldr	r0, [r7, #4]
 8003a40:	f000 f8e8 	bl	8003c14 <_ZN9LineTrace11setGainSlowEfff>

	float temp_velocity, temp_max_velocity, temp_max_velocity2, temp_min_velocity, temp_min_velocity2;
	sd_read_array_float("PARAMS", "TARVEL1.TXT", 1, &temp_velocity);
 8003a44:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003a48:	2201      	movs	r2, #1
 8003a4a:	4946      	ldr	r1, [pc, #280]	; (8003b64 <_ZN9LineTrace4initEv+0x1b8>)
 8003a4c:	483f      	ldr	r0, [pc, #252]	; (8003b4c <_ZN9LineTrace4initEv+0x1a0>)
 8003a4e:	f7fd ff3d 	bl	80018cc <sd_read_array_float>
	sd_read_array_float("PARAMS", "TARVEL2.TXT", 1, &temp_max_velocity);
 8003a52:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003a56:	2201      	movs	r2, #1
 8003a58:	4943      	ldr	r1, [pc, #268]	; (8003b68 <_ZN9LineTrace4initEv+0x1bc>)
 8003a5a:	483c      	ldr	r0, [pc, #240]	; (8003b4c <_ZN9LineTrace4initEv+0x1a0>)
 8003a5c:	f7fd ff36 	bl	80018cc <sd_read_array_float>
	sd_read_array_float("PARAMS", "TARVEL3.TXT", 1, &temp_max_velocity2);
 8003a60:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003a64:	2201      	movs	r2, #1
 8003a66:	4941      	ldr	r1, [pc, #260]	; (8003b6c <_ZN9LineTrace4initEv+0x1c0>)
 8003a68:	4838      	ldr	r0, [pc, #224]	; (8003b4c <_ZN9LineTrace4initEv+0x1a0>)
 8003a6a:	f7fd ff2f 	bl	80018cc <sd_read_array_float>
	sd_read_array_float("PARAMS", "MINVEL.TXT", 1, &temp_min_velocity);
 8003a6e:	f107 0320 	add.w	r3, r7, #32
 8003a72:	2201      	movs	r2, #1
 8003a74:	493e      	ldr	r1, [pc, #248]	; (8003b70 <_ZN9LineTrace4initEv+0x1c4>)
 8003a76:	4835      	ldr	r0, [pc, #212]	; (8003b4c <_ZN9LineTrace4initEv+0x1a0>)
 8003a78:	f7fd ff28 	bl	80018cc <sd_read_array_float>
	sd_read_array_float("PARAMS", "MINVEL2.TXT", 1, &temp_min_velocity2);
 8003a7c:	f107 031c 	add.w	r3, r7, #28
 8003a80:	2201      	movs	r2, #1
 8003a82:	493c      	ldr	r1, [pc, #240]	; (8003b74 <_ZN9LineTrace4initEv+0x1c8>)
 8003a84:	4831      	ldr	r0, [pc, #196]	; (8003b4c <_ZN9LineTrace4initEv+0x1a0>)
 8003a86:	f7fd ff21 	bl	80018cc <sd_read_array_float>
	setTargetVelocity(temp_velocity);
 8003a8a:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8003a8e:	eeb0 0a67 	vmov.f32	s0, s15
 8003a92:	6878      	ldr	r0, [r7, #4]
 8003a94:	f000 f913 	bl	8003cbe <_ZN9LineTrace17setTargetVelocityEf>
	setMaxVelocity(temp_max_velocity);
 8003a98:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8003a9c:	eeb0 0a67 	vmov.f32	s0, s15
 8003aa0:	6878      	ldr	r0, [r7, #4]
 8003aa2:	f000 f91c 	bl	8003cde <_ZN9LineTrace14setMaxVelocityEf>
	setMaxVelocity2(temp_max_velocity2);
 8003aa6:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8003aaa:	eeb0 0a67 	vmov.f32	s0, s15
 8003aae:	6878      	ldr	r0, [r7, #4]
 8003ab0:	f000 f925 	bl	8003cfe <_ZN9LineTrace15setMaxVelocity2Ef>
	setMinVelocity(temp_min_velocity);
 8003ab4:	edd7 7a08 	vldr	s15, [r7, #32]
 8003ab8:	eeb0 0a67 	vmov.f32	s0, s15
 8003abc:	6878      	ldr	r0, [r7, #4]
 8003abe:	f000 f92e 	bl	8003d1e <_ZN9LineTrace14setMinVelocityEf>
	setMinVelocity2(temp_min_velocity2);
 8003ac2:	edd7 7a07 	vldr	s15, [r7, #28]
 8003ac6:	eeb0 0a67 	vmov.f32	s0, s15
 8003aca:	6878      	ldr	r0, [r7, #4]
 8003acc:	f000 f937 	bl	8003d3e <_ZN9LineTrace15setMinVelocity2Ef>

	float temp_acc, temp_dec;
	sd_read_array_float("PARAMS", "ACC.TXT", 1, &temp_acc);
 8003ad0:	f107 0318 	add.w	r3, r7, #24
 8003ad4:	2201      	movs	r2, #1
 8003ad6:	4928      	ldr	r1, [pc, #160]	; (8003b78 <_ZN9LineTrace4initEv+0x1cc>)
 8003ad8:	481c      	ldr	r0, [pc, #112]	; (8003b4c <_ZN9LineTrace4initEv+0x1a0>)
 8003ada:	f7fd fef7 	bl	80018cc <sd_read_array_float>
	sd_read_array_float("PARAMS", "DEC.TXT", 1, &temp_dec);
 8003ade:	f107 0314 	add.w	r3, r7, #20
 8003ae2:	2201      	movs	r2, #1
 8003ae4:	4925      	ldr	r1, [pc, #148]	; (8003b7c <_ZN9LineTrace4initEv+0x1d0>)
 8003ae6:	4819      	ldr	r0, [pc, #100]	; (8003b4c <_ZN9LineTrace4initEv+0x1a0>)
 8003ae8:	f7fd fef0 	bl	80018cc <sd_read_array_float>
	setMaxAccDec(temp_acc, temp_dec);
 8003aec:	edd7 7a06 	vldr	s15, [r7, #24]
 8003af0:	ed97 7a05 	vldr	s14, [r7, #20]
 8003af4:	eef0 0a47 	vmov.f32	s1, s14
 8003af8:	eeb0 0a67 	vmov.f32	s0, s15
 8003afc:	6878      	ldr	r0, [r7, #4]
 8003afe:	f000 f97e 	bl	8003dfe <_ZN9LineTrace12setMaxAccDecEff>

	float temp_acc2 = 0, temp_dec2 = 0;
 8003b02:	f04f 0300 	mov.w	r3, #0
 8003b06:	613b      	str	r3, [r7, #16]
 8003b08:	f04f 0300 	mov.w	r3, #0
 8003b0c:	60fb      	str	r3, [r7, #12]
	sd_read_array_float("PARAMS", "ACC2.TXT", 1, &temp_acc2);
 8003b0e:	f107 0310 	add.w	r3, r7, #16
 8003b12:	2201      	movs	r2, #1
 8003b14:	491a      	ldr	r1, [pc, #104]	; (8003b80 <_ZN9LineTrace4initEv+0x1d4>)
 8003b16:	480d      	ldr	r0, [pc, #52]	; (8003b4c <_ZN9LineTrace4initEv+0x1a0>)
 8003b18:	f7fd fed8 	bl	80018cc <sd_read_array_float>
	sd_read_array_float("PARAMS", "DEC2.TXT", 1, &temp_dec2);
 8003b1c:	f107 030c 	add.w	r3, r7, #12
 8003b20:	2201      	movs	r2, #1
 8003b22:	4918      	ldr	r1, [pc, #96]	; (8003b84 <_ZN9LineTrace4initEv+0x1d8>)
 8003b24:	4809      	ldr	r0, [pc, #36]	; (8003b4c <_ZN9LineTrace4initEv+0x1a0>)
 8003b26:	f7fd fed1 	bl	80018cc <sd_read_array_float>
	setMaxAccDec2(temp_acc2, temp_dec2);
 8003b2a:	edd7 7a04 	vldr	s15, [r7, #16]
 8003b2e:	ed97 7a03 	vldr	s14, [r7, #12]
 8003b32:	eef0 0a47 	vmov.f32	s1, s14
 8003b36:	eeb0 0a67 	vmov.f32	s0, s15
 8003b3a:	6878      	ldr	r0, [r7, #4]
 8003b3c:	f000 f979 	bl	8003e32 <_ZN9LineTrace13setMaxAccDec2Eff>
}
 8003b40:	bf00      	nop
 8003b42:	3748      	adds	r7, #72	; 0x48
 8003b44:	46bd      	mov	sp, r7
 8003b46:	bd80      	pop	{r7, pc}
 8003b48:	08018980 	.word	0x08018980
 8003b4c:	08018988 	.word	0x08018988
 8003b50:	08018990 	.word	0x08018990
 8003b54:	08018998 	.word	0x08018998
 8003b58:	080189a0 	.word	0x080189a0
 8003b5c:	080189ac 	.word	0x080189ac
 8003b60:	080189b8 	.word	0x080189b8
 8003b64:	080189c4 	.word	0x080189c4
 8003b68:	080189d0 	.word	0x080189d0
 8003b6c:	080189dc 	.word	0x080189dc
 8003b70:	080189e8 	.word	0x080189e8
 8003b74:	080189f4 	.word	0x080189f4
 8003b78:	08018a00 	.word	0x08018a00
 8003b7c:	08018a08 	.word	0x08018a08
 8003b80:	08018a10 	.word	0x08018a10
 8003b84:	08018a1c 	.word	0x08018a1c

08003b88 <_ZN9LineTrace7setGainEfff>:

// ---------------------------------------------------------------------------------------------------//
// ------------------------------- Line following gain------------------------------------------------//
// ---------------------------------------------------------------------------------------------------//
void LineTrace::setGain(float kp, float ki, float kd)
{
 8003b88:	b480      	push	{r7}
 8003b8a:	b085      	sub	sp, #20
 8003b8c:	af00      	add	r7, sp, #0
 8003b8e:	60f8      	str	r0, [r7, #12]
 8003b90:	ed87 0a02 	vstr	s0, [r7, #8]
 8003b94:	edc7 0a01 	vstr	s1, [r7, #4]
 8003b98:	ed87 1a00 	vstr	s2, [r7]
	kp_ = kp;
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	68ba      	ldr	r2, [r7, #8]
 8003ba0:	629a      	str	r2, [r3, #40]	; 0x28
	ki_ = ki;
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	687a      	ldr	r2, [r7, #4]
 8003ba6:	631a      	str	r2, [r3, #48]	; 0x30
	kd_ = kd;
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	683a      	ldr	r2, [r7, #0]
 8003bac:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8003bae:	bf00      	nop
 8003bb0:	3714      	adds	r7, #20
 8003bb2:	46bd      	mov	sp, r7
 8003bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bb8:	4770      	bx	lr

08003bba <_ZN9LineTrace5getKpEv>:

float LineTrace::getKp()
{
 8003bba:	b480      	push	{r7}
 8003bbc:	b083      	sub	sp, #12
 8003bbe:	af00      	add	r7, sp, #0
 8003bc0:	6078      	str	r0, [r7, #4]
	return kp_;
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bc6:	ee07 3a90 	vmov	s15, r3
}
 8003bca:	eeb0 0a67 	vmov.f32	s0, s15
 8003bce:	370c      	adds	r7, #12
 8003bd0:	46bd      	mov	sp, r7
 8003bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bd6:	4770      	bx	lr

08003bd8 <_ZN9LineTrace5getKiEv>:

float LineTrace::getKi()
{
 8003bd8:	b480      	push	{r7}
 8003bda:	b083      	sub	sp, #12
 8003bdc:	af00      	add	r7, sp, #0
 8003bde:	6078      	str	r0, [r7, #4]
	return ki_;
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003be4:	ee07 3a90 	vmov	s15, r3
}
 8003be8:	eeb0 0a67 	vmov.f32	s0, s15
 8003bec:	370c      	adds	r7, #12
 8003bee:	46bd      	mov	sp, r7
 8003bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf4:	4770      	bx	lr

08003bf6 <_ZN9LineTrace5getKdEv>:

float LineTrace::getKd()
{
 8003bf6:	b480      	push	{r7}
 8003bf8:	b083      	sub	sp, #12
 8003bfa:	af00      	add	r7, sp, #0
 8003bfc:	6078      	str	r0, [r7, #4]
	return kd_;
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c02:	ee07 3a90 	vmov	s15, r3
}
 8003c06:	eeb0 0a67 	vmov.f32	s0, s15
 8003c0a:	370c      	adds	r7, #12
 8003c0c:	46bd      	mov	sp, r7
 8003c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c12:	4770      	bx	lr

08003c14 <_ZN9LineTrace11setGainSlowEfff>:

void LineTrace::setGainSlow(float kp, float ki, float kd)
{
 8003c14:	b480      	push	{r7}
 8003c16:	b085      	sub	sp, #20
 8003c18:	af00      	add	r7, sp, #0
 8003c1a:	60f8      	str	r0, [r7, #12]
 8003c1c:	ed87 0a02 	vstr	s0, [r7, #8]
 8003c20:	edc7 0a01 	vstr	s1, [r7, #4]
 8003c24:	ed87 1a00 	vstr	s2, [r7]
	kp_slow_ = kp;
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	68ba      	ldr	r2, [r7, #8]
 8003c2c:	635a      	str	r2, [r3, #52]	; 0x34
	ki_slow_ = ki;
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	687a      	ldr	r2, [r7, #4]
 8003c32:	63da      	str	r2, [r3, #60]	; 0x3c
	kd_slow_ = kd;
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	683a      	ldr	r2, [r7, #0]
 8003c38:	639a      	str	r2, [r3, #56]	; 0x38
}
 8003c3a:	bf00      	nop
 8003c3c:	3714      	adds	r7, #20
 8003c3e:	46bd      	mov	sp, r7
 8003c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c44:	4770      	bx	lr

08003c46 <_ZN9LineTrace9getKpSlowEv>:

float LineTrace::getKpSlow()
{
 8003c46:	b480      	push	{r7}
 8003c48:	b083      	sub	sp, #12
 8003c4a:	af00      	add	r7, sp, #0
 8003c4c:	6078      	str	r0, [r7, #4]
	return kp_slow_;
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c52:	ee07 3a90 	vmov	s15, r3
}
 8003c56:	eeb0 0a67 	vmov.f32	s0, s15
 8003c5a:	370c      	adds	r7, #12
 8003c5c:	46bd      	mov	sp, r7
 8003c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c62:	4770      	bx	lr

08003c64 <_ZN9LineTrace9getKiSlowEv>:

float LineTrace::getKiSlow()
{
 8003c64:	b480      	push	{r7}
 8003c66:	b083      	sub	sp, #12
 8003c68:	af00      	add	r7, sp, #0
 8003c6a:	6078      	str	r0, [r7, #4]
	return ki_slow_;
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c70:	ee07 3a90 	vmov	s15, r3
}
 8003c74:	eeb0 0a67 	vmov.f32	s0, s15
 8003c78:	370c      	adds	r7, #12
 8003c7a:	46bd      	mov	sp, r7
 8003c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c80:	4770      	bx	lr

08003c82 <_ZN9LineTrace9getKdSlowEv>:

float LineTrace::getKdSlow()
{
 8003c82:	b480      	push	{r7}
 8003c84:	b083      	sub	sp, #12
 8003c86:	af00      	add	r7, sp, #0
 8003c88:	6078      	str	r0, [r7, #4]
	return kd_slow_;
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c8e:	ee07 3a90 	vmov	s15, r3
}
 8003c92:	eeb0 0a67 	vmov.f32	s0, s15
 8003c96:	370c      	adds	r7, #12
 8003c98:	46bd      	mov	sp, r7
 8003c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c9e:	4770      	bx	lr

08003ca0 <_ZN9LineTrace14setNormalRatioEf>:
// ---------------------------------------------------------------------------------------------------//
// ------------------------------ Velocity setting----------------------------------------------------//
// ---------------------------------------------------------------------------------------------------//

void LineTrace::setNormalRatio(float ratio)
{
 8003ca0:	b480      	push	{r7}
 8003ca2:	b083      	sub	sp, #12
 8003ca4:	af00      	add	r7, sp, #0
 8003ca6:	6078      	str	r0, [r7, #4]
 8003ca8:	ed87 0a00 	vstr	s0, [r7]
	normal_ratio_ = ratio;
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	683a      	ldr	r2, [r7, #0]
 8003cb0:	645a      	str	r2, [r3, #68]	; 0x44
}
 8003cb2:	bf00      	nop
 8003cb4:	370c      	adds	r7, #12
 8003cb6:	46bd      	mov	sp, r7
 8003cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cbc:	4770      	bx	lr

08003cbe <_ZN9LineTrace17setTargetVelocityEf>:

void LineTrace::setTargetVelocity(float velocity)
{
 8003cbe:	b480      	push	{r7}
 8003cc0:	b083      	sub	sp, #12
 8003cc2:	af00      	add	r7, sp, #0
 8003cc4:	6078      	str	r0, [r7, #4]
 8003cc6:	ed87 0a00 	vstr	s0, [r7]
	target_velocity_ = velocity;
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	683a      	ldr	r2, [r7, #0]
 8003cce:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
}
 8003cd2:	bf00      	nop
 8003cd4:	370c      	adds	r7, #12
 8003cd6:	46bd      	mov	sp, r7
 8003cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cdc:	4770      	bx	lr

08003cde <_ZN9LineTrace14setMaxVelocityEf>:

void LineTrace::setMaxVelocity(float velocity)
{
 8003cde:	b480      	push	{r7}
 8003ce0:	b083      	sub	sp, #12
 8003ce2:	af00      	add	r7, sp, #0
 8003ce4:	6078      	str	r0, [r7, #4]
 8003ce6:	ed87 0a00 	vstr	s0, [r7]
	max_velocity_ = velocity;
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	683a      	ldr	r2, [r7, #0]
 8003cee:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
}
 8003cf2:	bf00      	nop
 8003cf4:	370c      	adds	r7, #12
 8003cf6:	46bd      	mov	sp, r7
 8003cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cfc:	4770      	bx	lr

08003cfe <_ZN9LineTrace15setMaxVelocity2Ef>:

void LineTrace::setMaxVelocity2(float velocity)
{
 8003cfe:	b480      	push	{r7}
 8003d00:	b083      	sub	sp, #12
 8003d02:	af00      	add	r7, sp, #0
 8003d04:	6078      	str	r0, [r7, #4]
 8003d06:	ed87 0a00 	vstr	s0, [r7]
	max_velocity2_ = velocity;
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	683a      	ldr	r2, [r7, #0]
 8003d0e:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
}
 8003d12:	bf00      	nop
 8003d14:	370c      	adds	r7, #12
 8003d16:	46bd      	mov	sp, r7
 8003d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d1c:	4770      	bx	lr

08003d1e <_ZN9LineTrace14setMinVelocityEf>:

void LineTrace::setMinVelocity(float velocity)
{
 8003d1e:	b480      	push	{r7}
 8003d20:	b083      	sub	sp, #12
 8003d22:	af00      	add	r7, sp, #0
 8003d24:	6078      	str	r0, [r7, #4]
 8003d26:	ed87 0a00 	vstr	s0, [r7]
	min_velocity_ = velocity;
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	683a      	ldr	r2, [r7, #0]
 8003d2e:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
}
 8003d32:	bf00      	nop
 8003d34:	370c      	adds	r7, #12
 8003d36:	46bd      	mov	sp, r7
 8003d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d3c:	4770      	bx	lr

08003d3e <_ZN9LineTrace15setMinVelocity2Ef>:

void LineTrace::setMinVelocity2(float velocity)
{
 8003d3e:	b480      	push	{r7}
 8003d40:	b083      	sub	sp, #12
 8003d42:	af00      	add	r7, sp, #0
 8003d44:	6078      	str	r0, [r7, #4]
 8003d46:	ed87 0a00 	vstr	s0, [r7]
	min_velocity2_ = velocity;
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	683a      	ldr	r2, [r7, #0]
 8003d4e:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
}
 8003d52:	bf00      	nop
 8003d54:	370c      	adds	r7, #12
 8003d56:	46bd      	mov	sp, r7
 8003d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d5c:	4770      	bx	lr

08003d5e <_ZN9LineTrace17getTargetVelocityEv>:

float LineTrace::getTargetVelocity()
{
 8003d5e:	b480      	push	{r7}
 8003d60:	b083      	sub	sp, #12
 8003d62:	af00      	add	r7, sp, #0
 8003d64:	6078      	str	r0, [r7, #4]
	return target_velocity_;
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8003d6c:	ee07 3a90 	vmov	s15, r3
}
 8003d70:	eeb0 0a67 	vmov.f32	s0, s15
 8003d74:	370c      	adds	r7, #12
 8003d76:	46bd      	mov	sp, r7
 8003d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d7c:	4770      	bx	lr

08003d7e <_ZN9LineTrace14getMaxVelocityEv>:

float LineTrace::getMaxVelocity()
{
 8003d7e:	b480      	push	{r7}
 8003d80:	b083      	sub	sp, #12
 8003d82:	af00      	add	r7, sp, #0
 8003d84:	6078      	str	r0, [r7, #4]
	return max_velocity_;
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8003d8c:	ee07 3a90 	vmov	s15, r3
}
 8003d90:	eeb0 0a67 	vmov.f32	s0, s15
 8003d94:	370c      	adds	r7, #12
 8003d96:	46bd      	mov	sp, r7
 8003d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d9c:	4770      	bx	lr

08003d9e <_ZN9LineTrace15getMaxVelocity2Ev>:

float LineTrace::getMaxVelocity2()
{
 8003d9e:	b480      	push	{r7}
 8003da0:	b083      	sub	sp, #12
 8003da2:	af00      	add	r7, sp, #0
 8003da4:	6078      	str	r0, [r7, #4]
	return max_velocity2_;
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 8003dac:	ee07 3a90 	vmov	s15, r3
}
 8003db0:	eeb0 0a67 	vmov.f32	s0, s15
 8003db4:	370c      	adds	r7, #12
 8003db6:	46bd      	mov	sp, r7
 8003db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dbc:	4770      	bx	lr

08003dbe <_ZN9LineTrace14getMinVelocityEv>:

float LineTrace::getMinVelocity()
{
 8003dbe:	b480      	push	{r7}
 8003dc0:	b083      	sub	sp, #12
 8003dc2:	af00      	add	r7, sp, #0
 8003dc4:	6078      	str	r0, [r7, #4]
	return min_velocity_;
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8003dcc:	ee07 3a90 	vmov	s15, r3
}
 8003dd0:	eeb0 0a67 	vmov.f32	s0, s15
 8003dd4:	370c      	adds	r7, #12
 8003dd6:	46bd      	mov	sp, r7
 8003dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ddc:	4770      	bx	lr

08003dde <_ZN9LineTrace15getMinVelocity2Ev>:

float LineTrace::getMinVelocity2()
{
 8003dde:	b480      	push	{r7}
 8003de0:	b083      	sub	sp, #12
 8003de2:	af00      	add	r7, sp, #0
 8003de4:	6078      	str	r0, [r7, #4]
	return min_velocity2_;
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8003dec:	ee07 3a90 	vmov	s15, r3
}
 8003df0:	eeb0 0a67 	vmov.f32	s0, s15
 8003df4:	370c      	adds	r7, #12
 8003df6:	46bd      	mov	sp, r7
 8003df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dfc:	4770      	bx	lr

08003dfe <_ZN9LineTrace12setMaxAccDecEff>:

// ---------------------------------------------------------------------------------------------------//
// ------------------------------ Acceleration setting------------------------------------------------//
// ---------------------------------------------------------------------------------------------------//
void LineTrace::setMaxAccDec(const float acc, const float dec)
{
 8003dfe:	b480      	push	{r7}
 8003e00:	b085      	sub	sp, #20
 8003e02:	af00      	add	r7, sp, #0
 8003e04:	60f8      	str	r0, [r7, #12]
 8003e06:	ed87 0a02 	vstr	s0, [r7, #8]
 8003e0a:	edc7 0a01 	vstr	s1, [r7, #4]
	max_acc_ = acc;
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8003e14:	3328      	adds	r3, #40	; 0x28
 8003e16:	68ba      	ldr	r2, [r7, #8]
 8003e18:	601a      	str	r2, [r3, #0]
	max_dec_ = dec;
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8003e20:	332c      	adds	r3, #44	; 0x2c
 8003e22:	687a      	ldr	r2, [r7, #4]
 8003e24:	601a      	str	r2, [r3, #0]
}
 8003e26:	bf00      	nop
 8003e28:	3714      	adds	r7, #20
 8003e2a:	46bd      	mov	sp, r7
 8003e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e30:	4770      	bx	lr

08003e32 <_ZN9LineTrace13setMaxAccDec2Eff>:

void LineTrace::setMaxAccDec2(const float acc, const float dec)
{
 8003e32:	b480      	push	{r7}
 8003e34:	b085      	sub	sp, #20
 8003e36:	af00      	add	r7, sp, #0
 8003e38:	60f8      	str	r0, [r7, #12]
 8003e3a:	ed87 0a02 	vstr	s0, [r7, #8]
 8003e3e:	edc7 0a01 	vstr	s1, [r7, #4]
	max_acc2_ = acc;
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8003e48:	3330      	adds	r3, #48	; 0x30
 8003e4a:	68ba      	ldr	r2, [r7, #8]
 8003e4c:	601a      	str	r2, [r3, #0]
	max_dec2_ = dec;
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8003e54:	3334      	adds	r3, #52	; 0x34
 8003e56:	687a      	ldr	r2, [r7, #4]
 8003e58:	601a      	str	r2, [r3, #0]
}
 8003e5a:	bf00      	nop
 8003e5c:	3714      	adds	r7, #20
 8003e5e:	46bd      	mov	sp, r7
 8003e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e64:	4770      	bx	lr

08003e66 <_ZN9LineTrace9getMaxAccEv>:

float LineTrace::getMaxAcc()
{
 8003e66:	b480      	push	{r7}
 8003e68:	b083      	sub	sp, #12
 8003e6a:	af00      	add	r7, sp, #0
 8003e6c:	6078      	str	r0, [r7, #4]
	return max_acc_;
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8003e74:	3328      	adds	r3, #40	; 0x28
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	ee07 3a90 	vmov	s15, r3
}
 8003e7c:	eeb0 0a67 	vmov.f32	s0, s15
 8003e80:	370c      	adds	r7, #12
 8003e82:	46bd      	mov	sp, r7
 8003e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e88:	4770      	bx	lr

08003e8a <_ZN9LineTrace10getMaxDec2Ev>:

float LineTrace::getMaxDec2()
{
 8003e8a:	b480      	push	{r7}
 8003e8c:	b083      	sub	sp, #12
 8003e8e:	af00      	add	r7, sp, #0
 8003e90:	6078      	str	r0, [r7, #4]
	return max_dec2_;
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8003e98:	3334      	adds	r3, #52	; 0x34
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	ee07 3a90 	vmov	s15, r3
}
 8003ea0:	eeb0 0a67 	vmov.f32	s0, s15
 8003ea4:	370c      	adds	r7, #12
 8003ea6:	46bd      	mov	sp, r7
 8003ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eac:	4770      	bx	lr

08003eae <_ZN9LineTrace10getMaxAcc2Ev>:

float LineTrace::getMaxAcc2()
{
 8003eae:	b480      	push	{r7}
 8003eb0:	b083      	sub	sp, #12
 8003eb2:	af00      	add	r7, sp, #0
 8003eb4:	6078      	str	r0, [r7, #4]
	return max_acc2_;
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8003ebc:	3330      	adds	r3, #48	; 0x30
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	ee07 3a90 	vmov	s15, r3
}
 8003ec4:	eeb0 0a67 	vmov.f32	s0, s15
 8003ec8:	370c      	adds	r7, #12
 8003eca:	46bd      	mov	sp, r7
 8003ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ed0:	4770      	bx	lr

08003ed2 <_ZN9LineTrace9getMaxDecEv>:

float LineTrace::getMaxDec()
{
 8003ed2:	b480      	push	{r7}
 8003ed4:	b083      	sub	sp, #12
 8003ed6:	af00      	add	r7, sp, #0
 8003ed8:	6078      	str	r0, [r7, #4]
	return max_dec_;
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8003ee0:	332c      	adds	r3, #44	; 0x2c
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	ee07 3a90 	vmov	s15, r3
}
 8003ee8:	eeb0 0a67 	vmov.f32	s0, s15
 8003eec:	370c      	adds	r7, #12
 8003eee:	46bd      	mov	sp, r7
 8003ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ef4:	4770      	bx	lr
	...

08003ef8 <_ZN9LineTrace4flipEv>:

// ---------------------------------------------------------------------------------------------------//
// ---------------------------------------- Flip -----------------------------------------------------//
// ---------------------------------------------------------------------------------------------------//
void LineTrace::flip()
{
 8003ef8:	b580      	push	{r7, lr}
 8003efa:	b082      	sub	sp, #8
 8003efc:	af00      	add	r7, sp, #0
 8003efe:	6078      	str	r0, [r7, #4]
	if(excution_flag_ == true){
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	f000 8113 	beq.w	8004132 <_ZN9LineTrace4flipEv+0x23a>
		// ---- line following processing -----//
		pidTrace();
 8003f0c:	6878      	ldr	r0, [r7, #4]
 8003f0e:	f7fe fe27 	bl	8002b60 <_ZN9LineTrace8pidTraceEv>
		//steeringAngleTrace();

		// ---- Target Velocity Updata ------//
		updateTargetVelocity();
 8003f12:	6878      	ldr	r0, [r7, #4]
 8003f14:	f7ff fb81 	bl	800361a <_ZN9LineTrace20updateTargetVelocityEv>

		// ----- Processing at regular distances -----//

		if(isTargetDistance(10) == true){
 8003f18:	eeb2 0a04 	vmov.f32	s0, #36	; 0x41200000  10.0
 8003f1c:	6878      	ldr	r0, [r7, #4]
 8003f1e:	f7ff fbea 	bl	80036f6 <_ZN9LineTrace16isTargetDistanceEf>
 8003f22:	4603      	mov	r3, r0
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d028      	beq.n	8003f7a <_ZN9LineTrace4flipEv+0x82>
			// ---- Store Logs ------//
			storeLogs();
 8003f28:	6878      	ldr	r0, [r7, #4]
 8003f2a:	f7ff f801 	bl	8002f30 <_ZN9LineTrace9storeLogsEv>
			//logger_->storeLog(imu_->getOmega());
			//logger_->storeLog2(target_omega_);

			// -------- Detect Robot stabilization ------//
			if(isStable() == true && side_sensor_->getStatusL() == false){ // Stabilizing and side sensor is black
 8003f2e:	6878      	ldr	r0, [r7, #4]
 8003f30:	f7ff fcca 	bl	80038c8 <_ZN9LineTrace8isStableEv>
 8003f34:	4603      	mov	r3, r0
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d00c      	beq.n	8003f54 <_ZN9LineTrace4flipEv+0x5c>
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	691b      	ldr	r3, [r3, #16]
 8003f3e:	4618      	mov	r0, r3
 8003f40:	f001 fa92 	bl	8005468 <_ZN10SideSensor10getStatusLEv>
 8003f44:	4603      	mov	r3, r0
 8003f46:	f083 0301 	eor.w	r3, r3, #1
 8003f4a:	b2db      	uxtb	r3, r3
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d001      	beq.n	8003f54 <_ZN9LineTrace4flipEv+0x5c>
 8003f50:	2301      	movs	r3, #1
 8003f52:	e000      	b.n	8003f56 <_ZN9LineTrace4flipEv+0x5e>
 8003f54:	2300      	movs	r3, #0
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d005      	beq.n	8003f66 <_ZN9LineTrace4flipEv+0x6e>
				stable_flag_ = true;
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8003f60:	3323      	adds	r3, #35	; 0x23
 8003f62:	2201      	movs	r2, #1
 8003f64:	701a      	strb	r2, [r3, #0]
			}

			// ---reset total cnt ---//
			encoder_->clearDistance10mm();
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	695b      	ldr	r3, [r3, #20]
 8003f6a:	4618      	mov	r0, r3
 8003f6c:	f7fd fb7e 	bl	800166c <_ZN7Encoder17clearDistance10mmEv>
			odometry_->clearPotition();
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	699b      	ldr	r3, [r3, #24]
 8003f74:	4618      	mov	r0, r3
 8003f76:	f000 ffeb 	bl	8004f50 <_ZN8Odometry13clearPotitionEv>
		}


		// ------- Store side line distance or correction distance------//

		if(stable_flag_ == true && side_sensor_->getStatusL() == true){ //Stabilizing and side sensor is white
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8003f80:	3323      	adds	r3, #35	; 0x23
 8003f82:	781b      	ldrb	r3, [r3, #0]
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d009      	beq.n	8003f9c <_ZN9LineTrace4flipEv+0xa4>
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	691b      	ldr	r3, [r3, #16]
 8003f8c:	4618      	mov	r0, r3
 8003f8e:	f001 fa6b 	bl	8005468 <_ZN10SideSensor10getStatusLEv>
 8003f92:	4603      	mov	r3, r0
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d001      	beq.n	8003f9c <_ZN9LineTrace4flipEv+0xa4>
 8003f98:	2301      	movs	r3, #1
 8003f9a:	e000      	b.n	8003f9e <_ZN9LineTrace4flipEv+0xa6>
 8003f9c:	2300      	movs	r3, #0
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d029      	beq.n	8003ff6 <_ZN9LineTrace4flipEv+0xfe>
			//correction_check_cnt_ = 0;

			if(mode_selector_ == FIRST_RUNNING){
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 8003fa8:	3354      	adds	r3, #84	; 0x54
 8003faa:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d109      	bne.n	8003fc6 <_ZN9LineTrace4flipEv+0xce>
				store_check_cnt_ = 0;
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8003fb8:	333a      	adds	r3, #58	; 0x3a
 8003fba:	2200      	movs	r2, #0
 8003fbc:	801a      	strh	r2, [r3, #0]
				storeSideLineDistance();
 8003fbe:	6878      	ldr	r0, [r7, #4]
 8003fc0:	f7fe ff46 	bl	8002e50 <_ZN9LineTrace21storeSideLineDistanceEv>
 8003fc4:	e00b      	b.n	8003fde <_ZN9LineTrace4flipEv+0xe6>
			}
			else{
				store_check_cnt_ = 0;
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8003fcc:	333a      	adds	r3, #58	; 0x3a
 8003fce:	2200      	movs	r2, #0
 8003fd0:	801a      	strh	r2, [r3, #0]
				correctionTotalDistanceFromSideMarker();
 8003fd2:	6878      	ldr	r0, [r7, #4]
 8003fd4:	f7ff f880 	bl	80030d8 <_ZN9LineTrace37correctionTotalDistanceFromSideMarkerEv>
				storeSideLineDistance2(); //for correction check
 8003fd8:	6878      	ldr	r0, [r7, #4]
 8003fda:	f7fe ff71 	bl	8002ec0 <_ZN9LineTrace22storeSideLineDistance2Ev>
			}

			stable_flag_ = false;
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8003fe4:	3323      	adds	r3, #35	; 0x23
 8003fe6:	2200      	movs	r2, #0
 8003fe8:	701a      	strb	r2, [r3, #0]
			stable_cnt_reset_flag_ = true;
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8003ff0:	3324      	adds	r3, #36	; 0x24
 8003ff2:	2201      	movs	r2, #1
 8003ff4:	701a      	strb	r2, [r3, #0]
		}


		// ----- cross line ignore processing ------//
		if(isCrossLine() == true){ //detect cross line
 8003ff6:	6878      	ldr	r0, [r7, #4]
 8003ff8:	f7ff fba0 	bl	800373c <_ZN9LineTrace11isCrossLineEv>
			//encoder_->clearCrossLineIgnoreDistance();//moved to isCrossLine function
			// Note: Store cross line distance here.
			//led_.LR(1, -1);
		}

		if(side_sensor_->getIgnoreFlag() == true && encoder_->getCrossLineIgnoreDistance() >= 100){
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	691b      	ldr	r3, [r3, #16]
 8004000:	4618      	mov	r0, r3
 8004002:	f001 fa7f 	bl	8005504 <_ZN10SideSensor13getIgnoreFlagEv>
 8004006:	4603      	mov	r3, r0
 8004008:	2b00      	cmp	r3, #0
 800400a:	d00f      	beq.n	800402c <_ZN9LineTrace4flipEv+0x134>
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	695b      	ldr	r3, [r3, #20]
 8004010:	4618      	mov	r0, r3
 8004012:	f7fd fb47 	bl	80016a4 <_ZN7Encoder26getCrossLineIgnoreDistanceEv>
 8004016:	eeb0 7a40 	vmov.f32	s14, s0
 800401a:	eddf 7a48 	vldr	s15, [pc, #288]	; 800413c <_ZN9LineTrace4flipEv+0x244>
 800401e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004022:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004026:	db01      	blt.n	800402c <_ZN9LineTrace4flipEv+0x134>
 8004028:	2301      	movs	r3, #1
 800402a:	e000      	b.n	800402e <_ZN9LineTrace4flipEv+0x136>
 800402c:	2300      	movs	r3, #0
 800402e:	2b00      	cmp	r3, #0
 8004030:	d004      	beq.n	800403c <_ZN9LineTrace4flipEv+0x144>
			side_sensor_->disableIgnore();
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	691b      	ldr	r3, [r3, #16]
 8004036:	4618      	mov	r0, r3
 8004038:	f001 fa57 	bl	80054ea <_ZN10SideSensor13disableIgnoreEv>
			all_sideline_flag_ = false;
		}
		*/

		// ----- Emergency stop processing------//
		if(line_sensor_->emergencyStop() == true){
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	685b      	ldr	r3, [r3, #4]
 8004040:	4618      	mov	r0, r3
 8004042:	f7fe fbc9 	bl	80027d8 <_ZN10LineSensor13emergencyStopEv>
 8004046:	4603      	mov	r3, r0
 8004048:	2b00      	cmp	r3, #0
 800404a:	d00d      	beq.n	8004068 <_ZN9LineTrace4flipEv+0x170>
			velocity_ctrl_->setTranslationVelocityOnly(0, 0);
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	689b      	ldr	r3, [r3, #8]
 8004050:	eddf 0a3b 	vldr	s1, [pc, #236]	; 8004140 <_ZN9LineTrace4flipEv+0x248>
 8004054:	ed9f 0a3a 	vldr	s0, [pc, #232]	; 8004140 <_ZN9LineTrace4flipEv+0x248>
 8004058:	4618      	mov	r0, r3
 800405a:	f001 fd71 	bl	8005b40 <_ZN12VelocityCtrl26setTranslationVelocityOnlyEff>
			esc_->off();
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004062:	4618      	mov	r0, r3
 8004064:	f7fd f98e 	bl	8001384 <_ZN3ESC3offEv>
		else{
			//led_.LR(0, -1);
		}

		// ---------Confirmation when corrected ------------//
		correction_check_cnt_++;
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 800406e:	3338      	adds	r3, #56	; 0x38
 8004070:	881b      	ldrh	r3, [r3, #0]
 8004072:	3301      	adds	r3, #1
 8004074:	b29a      	uxth	r2, r3
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 800407c:	3338      	adds	r3, #56	; 0x38
 800407e:	801a      	strh	r2, [r3, #0]
		if(correction_check_cnt_ >= 10000) correction_check_cnt_ = 10000;
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8004086:	3338      	adds	r3, #56	; 0x38
 8004088:	881b      	ldrh	r3, [r3, #0]
 800408a:	f242 720f 	movw	r2, #9999	; 0x270f
 800408e:	4293      	cmp	r3, r2
 8004090:	d906      	bls.n	80040a0 <_ZN9LineTrace4flipEv+0x1a8>
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8004098:	3338      	adds	r3, #56	; 0x38
 800409a:	f242 7210 	movw	r2, #10000	; 0x2710
 800409e:	801a      	strh	r2, [r3, #0]

		if(correction_check_cnt_ <= 300) led_.fullColor('R');
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 80040a6:	3338      	adds	r3, #56	; 0x38
 80040a8:	881b      	ldrh	r3, [r3, #0]
 80040aa:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 80040ae:	d806      	bhi.n	80040be <_ZN9LineTrace4flipEv+0x1c6>
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	330c      	adds	r3, #12
 80040b4:	2152      	movs	r1, #82	; 0x52
 80040b6:	4618      	mov	r0, r3
 80040b8:	f7fe f81c 	bl	80020f4 <_ZN3LED9fullColorEc>
 80040bc:	e005      	b.n	80040ca <_ZN9LineTrace4flipEv+0x1d2>
		else led_.fullColor('B');
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	330c      	adds	r3, #12
 80040c2:	2142      	movs	r1, #66	; 0x42
 80040c4:	4618      	mov	r0, r3
 80040c6:	f7fe f815 	bl	80020f4 <_ZN3LED9fullColorEc>

		store_check_cnt_++;
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 80040d0:	333a      	adds	r3, #58	; 0x3a
 80040d2:	881b      	ldrh	r3, [r3, #0]
 80040d4:	3301      	adds	r3, #1
 80040d6:	b29a      	uxth	r2, r3
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 80040de:	333a      	adds	r3, #58	; 0x3a
 80040e0:	801a      	strh	r2, [r3, #0]
		if(store_check_cnt_>= 10000) store_check_cnt_ = 10000;
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 80040e8:	333a      	adds	r3, #58	; 0x3a
 80040ea:	881b      	ldrh	r3, [r3, #0]
 80040ec:	f242 720f 	movw	r2, #9999	; 0x270f
 80040f0:	4293      	cmp	r3, r2
 80040f2:	d906      	bls.n	8004102 <_ZN9LineTrace4flipEv+0x20a>
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 80040fa:	333a      	adds	r3, #58	; 0x3a
 80040fc:	f242 7210 	movw	r2, #10000	; 0x2710
 8004100:	801a      	strh	r2, [r3, #0]

		if(store_check_cnt_ <= 200) led_.LR(1, -1);
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8004108:	333a      	adds	r3, #58	; 0x3a
 800410a:	881b      	ldrh	r3, [r3, #0]
 800410c:	2bc8      	cmp	r3, #200	; 0xc8
 800410e:	d808      	bhi.n	8004122 <_ZN9LineTrace4flipEv+0x22a>
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	330c      	adds	r3, #12
 8004114:	f04f 32ff 	mov.w	r2, #4294967295
 8004118:	2101      	movs	r1, #1
 800411a:	4618      	mov	r0, r3
 800411c:	f7fe f8a6 	bl	800226c <_ZN3LED2LREaa>
		else led_.LR(0, -1);
	}
}
 8004120:	e007      	b.n	8004132 <_ZN9LineTrace4flipEv+0x23a>
		else led_.LR(0, -1);
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	330c      	adds	r3, #12
 8004126:	f04f 32ff 	mov.w	r2, #4294967295
 800412a:	2100      	movs	r1, #0
 800412c:	4618      	mov	r0, r3
 800412e:	f7fe f89d 	bl	800226c <_ZN3LED2LREaa>
}
 8004132:	bf00      	nop
 8004134:	3708      	adds	r7, #8
 8004136:	46bd      	mov	sp, r7
 8004138:	bd80      	pop	{r7, pc}
 800413a:	bf00      	nop
 800413c:	42c80000 	.word	0x42c80000
 8004140:	00000000 	.word	0x00000000

08004144 <_ZN9LineTrace7setModeEs>:

// ---------------------------------------------------------------------------------------------------//
// ---------------------------------- Mode set to stop------------------------------------------------//
// ---------------------------------------------------------------------------------------------------//
void LineTrace::setMode(int16_t mode)
{
 8004144:	b480      	push	{r7}
 8004146:	b083      	sub	sp, #12
 8004148:	af00      	add	r7, sp, #0
 800414a:	6078      	str	r0, [r7, #4]
 800414c:	460b      	mov	r3, r1
 800414e:	807b      	strh	r3, [r7, #2]
	mode_selector_ = mode;
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 8004156:	3354      	adds	r3, #84	; 0x54
 8004158:	887a      	ldrh	r2, [r7, #2]
 800415a:	801a      	strh	r2, [r3, #0]
}
 800415c:	bf00      	nop
 800415e:	370c      	adds	r7, #12
 8004160:	46bd      	mov	sp, r7
 8004162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004166:	4770      	bx	lr

08004168 <_ZN9LineTrace5startEv>:

void LineTrace::start()
{
 8004168:	b580      	push	{r7, lr}
 800416a:	b082      	sub	sp, #8
 800416c:	af00      	add	r7, sp, #0
 800416e:	6078      	str	r0, [r7, #4]
	excution_flag_ = true;
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	2201      	movs	r2, #1
 8004174:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
	i_reset_flag_ = true;
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	2201      	movs	r2, #1
 800417c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
	velocity_ctrl_->start();
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	689b      	ldr	r3, [r3, #8]
 8004184:	4618      	mov	r0, r3
 8004186:	f001 fd34 	bl	8005bf2 <_ZN12VelocityCtrl5startEv>
	side_sensor_->resetWhiteLineCnt();
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	691b      	ldr	r3, [r3, #16]
 800418e:	4618      	mov	r0, r3
 8004190:	f001 f98e 	bl	80054b0 <_ZN10SideSensor17resetWhiteLineCntEv>
	crossline_idx_ = 0;
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 800419a:	3318      	adds	r3, #24
 800419c:	2200      	movs	r2, #0
 800419e:	801a      	strh	r2, [r3, #0]
	sideline_idx_ = 0;
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 80041a6:	331c      	adds	r3, #28
 80041a8:	2200      	movs	r2, #0
 80041aa:	801a      	strh	r2, [r3, #0]
	sideline_idx2_ = 0;
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 80041b2:	331e      	adds	r3, #30
 80041b4:	2200      	movs	r2, #0
 80041b6:	801a      	strh	r2, [r3, #0]
	all_sideline_idx_ = 0;
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 80041be:	3320      	adds	r3, #32
 80041c0:	2200      	movs	r2, #0
 80041c2:	801a      	strh	r2, [r3, #0]
}
 80041c4:	bf00      	nop
 80041c6:	3708      	adds	r7, #8
 80041c8:	46bd      	mov	sp, r7
 80041ca:	bd80      	pop	{r7, pc}

080041cc <_ZN9LineTrace7runningEv>:


void LineTrace::running()
{
 80041cc:	b580      	push	{r7, lr}
 80041ce:	b084      	sub	sp, #16
 80041d0:	af00      	add	r7, sp, #0
 80041d2:	6078      	str	r0, [r7, #4]
	uint16_t stage = 0;
 80041d4:	2300      	movs	r3, #0
 80041d6:	81fb      	strh	r3, [r7, #14]
	bool goal_flag = false;
 80041d8:	2300      	movs	r3, #0
 80041da:	737b      	strb	r3, [r7, #13]
	bool goal_judge_flag = false;
 80041dc:	2300      	movs	r3, #0
 80041de:	733b      	strb	r3, [r7, #12]
	start();
 80041e0:	6878      	ldr	r0, [r7, #4]
 80041e2:	f7ff ffc1 	bl	8004168 <_ZN9LineTrace5startEv>

	while(goal_flag == false){
 80041e6:	7b7b      	ldrb	r3, [r7, #13]
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	f040 808d 	bne.w	8004308 <_ZN9LineTrace7runningEv+0x13c>
		switch(stage){
 80041ee:	89fb      	ldrh	r3, [r7, #14]
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d002      	beq.n	80041fa <_ZN9LineTrace7runningEv+0x2e>
 80041f4:	2b0a      	cmp	r3, #10
 80041f6:	d030      	beq.n	800425a <_ZN9LineTrace7runningEv+0x8e>
 80041f8:	e085      	b.n	8004306 <_ZN9LineTrace7runningEv+0x13a>
		case 0:
			if(side_sensor_->getWhiteLineCntR() == 1){
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	691b      	ldr	r3, [r3, #16]
 80041fe:	4618      	mov	r0, r3
 8004200:	f001 f94a 	bl	8005498 <_ZN10SideSensor16getWhiteLineCntREv>
 8004204:	4603      	mov	r3, r0
 8004206:	2b01      	cmp	r3, #1
 8004208:	bf0c      	ite	eq
 800420a:	2301      	moveq	r3, #1
 800420c:	2300      	movne	r3, #0
 800420e:	b2db      	uxtb	r3, r3
 8004210:	2b00      	cmp	r3, #0
 8004212:	d075      	beq.n	8004300 <_ZN9LineTrace7runningEv+0x134>
				loggerStart();
 8004214:	6878      	ldr	r0, [r7, #4]
 8004216:	f7fe fd83 	bl	8002d20 <_ZN9LineTrace11loggerStartEv>
				if(mode_selector_ != FIRST_RUNNING){ // Other than first running
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 8004220:	3354      	adds	r3, #84	; 0x54
 8004222:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004226:	2b00      	cmp	r3, #0
 8004228:	d002      	beq.n	8004230 <_ZN9LineTrace7runningEv+0x64>
					startVelocityPlay();
 800422a:	6878      	ldr	r0, [r7, #4]
 800422c:	f7ff f9b8 	bl	80035a0 <_ZN9LineTrace17startVelocityPlayEv>
				}

				encoder_->clearCrossLineIgnoreDistance();
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	695b      	ldr	r3, [r3, #20]
 8004234:	4618      	mov	r0, r3
 8004236:	f7fd fa44 	bl	80016c2 <_ZN7Encoder28clearCrossLineIgnoreDistanceEv>
				encoder_->clearTotalDistance();
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	695b      	ldr	r3, [r3, #20]
 800423e:	4618      	mov	r0, r3
 8004240:	f7fd fa22 	bl	8001688 <_ZN7Encoder18clearTotalDistanceEv>
				led_.LR(0, -1);
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	330c      	adds	r3, #12
 8004248:	f04f 32ff 	mov.w	r2, #4294967295
 800424c:	2100      	movs	r1, #0
 800424e:	4618      	mov	r0, r3
 8004250:	f7fe f80c 	bl	800226c <_ZN3LED2LREaa>
				stage = 10;
 8004254:	230a      	movs	r3, #10
 8004256:	81fb      	strh	r3, [r7, #14]
			}

			break;
 8004258:	e052      	b.n	8004300 <_ZN9LineTrace7runningEv+0x134>

		case 10:
			//if(side_sensor_->getWhiteLineCntR() == 2){
			if(side_sensor_->getStatusR() == true){
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	691b      	ldr	r3, [r3, #16]
 800425e:	4618      	mov	r0, r3
 8004260:	f001 f90e 	bl	8005480 <_ZN10SideSensor10getStatusREv>
 8004264:	4603      	mov	r3, r0
 8004266:	2b00      	cmp	r3, #0
 8004268:	d006      	beq.n	8004278 <_ZN9LineTrace7runningEv+0xac>
				goal_judge_flag = true;
 800426a:	2301      	movs	r3, #1
 800426c:	733b      	strb	r3, [r7, #12]
				encoder_->clearGoalJudgeDistance();
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	695b      	ldr	r3, [r3, #20]
 8004272:	4618      	mov	r0, r3
 8004274:	f7fd fa42 	bl	80016fc <_ZN7Encoder22clearGoalJudgeDistanceEv>
			}

			if(goal_judge_flag == true && side_sensor_->getStatusL()){
 8004278:	7b3b      	ldrb	r3, [r7, #12]
 800427a:	2b00      	cmp	r3, #0
 800427c:	d009      	beq.n	8004292 <_ZN9LineTrace7runningEv+0xc6>
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	691b      	ldr	r3, [r3, #16]
 8004282:	4618      	mov	r0, r3
 8004284:	f001 f8f0 	bl	8005468 <_ZN10SideSensor10getStatusLEv>
 8004288:	4603      	mov	r3, r0
 800428a:	2b00      	cmp	r3, #0
 800428c:	d001      	beq.n	8004292 <_ZN9LineTrace7runningEv+0xc6>
 800428e:	2301      	movs	r3, #1
 8004290:	e000      	b.n	8004294 <_ZN9LineTrace7runningEv+0xc8>
 8004292:	2300      	movs	r3, #0
 8004294:	2b00      	cmp	r3, #0
 8004296:	d002      	beq.n	800429e <_ZN9LineTrace7runningEv+0xd2>
				goal_judge_flag = false;
 8004298:	2300      	movs	r3, #0
 800429a:	733b      	strb	r3, [r7, #12]

				goal_flag = true;

			}

			break;
 800429c:	e032      	b.n	8004304 <_ZN9LineTrace7runningEv+0x138>
			else if(goal_judge_flag == true && encoder_->getGoalJudgeDistance() > 100){
 800429e:	7b3b      	ldrb	r3, [r7, #12]
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d00f      	beq.n	80042c4 <_ZN9LineTrace7runningEv+0xf8>
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	695b      	ldr	r3, [r3, #20]
 80042a8:	4618      	mov	r0, r3
 80042aa:	f7fd fa18 	bl	80016de <_ZN7Encoder20getGoalJudgeDistanceEv>
 80042ae:	eeb0 7a40 	vmov.f32	s14, s0
 80042b2:	eddf 7a19 	vldr	s15, [pc, #100]	; 8004318 <_ZN9LineTrace7runningEv+0x14c>
 80042b6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80042ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80042be:	dd01      	ble.n	80042c4 <_ZN9LineTrace7runningEv+0xf8>
 80042c0:	2301      	movs	r3, #1
 80042c2:	e000      	b.n	80042c6 <_ZN9LineTrace7runningEv+0xfa>
 80042c4:	2300      	movs	r3, #0
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d01c      	beq.n	8004304 <_ZN9LineTrace7runningEv+0x138>
				led_.fullColor('M');
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	330c      	adds	r3, #12
 80042ce:	214d      	movs	r1, #77	; 0x4d
 80042d0:	4618      	mov	r0, r3
 80042d2:	f7fd ff0f 	bl	80020f4 <_ZN3LED9fullColorEc>
				loggerStop();
 80042d6:	6878      	ldr	r0, [r7, #4]
 80042d8:	f7fe fd3d 	bl	8002d56 <_ZN9LineTrace10loggerStopEv>
				stopVelocityPlay();
 80042dc:	6878      	ldr	r0, [r7, #4]
 80042de:	f7ff f97f 	bl	80035e0 <_ZN9LineTrace16stopVelocityPlayEv>
				HAL_Delay(100); //Run through after the goal
 80042e2:	2064      	movs	r0, #100	; 0x64
 80042e4:	f005 fc00 	bl	8009ae8 <HAL_Delay>
				setTargetVelocity(0);
 80042e8:	ed9f 0a0c 	vldr	s0, [pc, #48]	; 800431c <_ZN9LineTrace7runningEv+0x150>
 80042ec:	6878      	ldr	r0, [r7, #4]
 80042ee:	f7ff fce6 	bl	8003cbe <_ZN9LineTrace17setTargetVelocityEf>
				HAL_Delay(500); //Stop for a while on the spot
 80042f2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80042f6:	f005 fbf7 	bl	8009ae8 <HAL_Delay>
				goal_flag = true;
 80042fa:	2301      	movs	r3, #1
 80042fc:	737b      	strb	r3, [r7, #13]
			break;
 80042fe:	e001      	b.n	8004304 <_ZN9LineTrace7runningEv+0x138>
			break;
 8004300:	bf00      	nop
 8004302:	e770      	b.n	80041e6 <_ZN9LineTrace7runningEv+0x1a>
			break;
 8004304:	bf00      	nop
	while(goal_flag == false){
 8004306:	e76e      	b.n	80041e6 <_ZN9LineTrace7runningEv+0x1a>
		}
	}

	stop();
 8004308:	6878      	ldr	r0, [r7, #4]
 800430a:	f000 f809 	bl	8004320 <_ZN9LineTrace4stopEv>
}
 800430e:	bf00      	nop
 8004310:	3710      	adds	r7, #16
 8004312:	46bd      	mov	sp, r7
 8004314:	bd80      	pop	{r7, pc}
 8004316:	bf00      	nop
 8004318:	42c80000 	.word	0x42c80000
 800431c:	00000000 	.word	0x00000000

08004320 <_ZN9LineTrace4stopEv>:

void LineTrace::stop()
{
 8004320:	b580      	push	{r7, lr}
 8004322:	b084      	sub	sp, #16
 8004324:	af02      	add	r7, sp, #8
 8004326:	6078      	str	r0, [r7, #4]
	excution_flag_ = false;
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	2200      	movs	r2, #0
 800432c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
	velocity_ctrl_->stop();
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	689b      	ldr	r3, [r3, #8]
 8004334:	4618      	mov	r0, r3
 8004336:	f001 fc6f 	bl	8005c18 <_ZN12VelocityCtrl4stopEv>

	led_.LR(-1, 1);
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	330c      	adds	r3, #12
 800433e:	2201      	movs	r2, #1
 8004340:	f04f 31ff 	mov.w	r1, #4294967295
 8004344:	4618      	mov	r0, r3
 8004346:	f7fd ff91 	bl	800226c <_ZN3LED2LREaa>
	if(mode_selector_ == FIRST_RUNNING){ //First running
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 8004350:	3354      	adds	r3, #84	; 0x54
 8004352:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004356:	2b00      	cmp	r3, #0
 8004358:	d11e      	bne.n	8004398 <_ZN9LineTrace4stopEv+0x78>
		logger_->saveDistanceAndTheta("COURSLOG", "DISTANCE.TXT", "THETA.TXT");
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	69d8      	ldr	r0, [r3, #28]
 800435e:	4b28      	ldr	r3, [pc, #160]	; (8004400 <_ZN9LineTrace4stopEv+0xe0>)
 8004360:	4a28      	ldr	r2, [pc, #160]	; (8004404 <_ZN9LineTrace4stopEv+0xe4>)
 8004362:	4929      	ldr	r1, [pc, #164]	; (8004408 <_ZN9LineTrace4stopEv+0xe8>)
 8004364:	f000 fb73 	bl	8004a4e <_ZN6Logger20saveDistanceAndThetaEPKcS1_S1_>
		sd_write_array_float("COURSLOG", "CROSSDIS.TXT", CROSSLINE_SIZE, crossline_distance_, OVER_WRITE);
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 800436e:	3358      	adds	r3, #88	; 0x58
 8004370:	2200      	movs	r2, #0
 8004372:	9200      	str	r2, [sp, #0]
 8004374:	2264      	movs	r2, #100	; 0x64
 8004376:	4925      	ldr	r1, [pc, #148]	; (800440c <_ZN9LineTrace4stopEv+0xec>)
 8004378:	4823      	ldr	r0, [pc, #140]	; (8004408 <_ZN9LineTrace4stopEv+0xe8>)
 800437a:	f7fd fa41 	bl	8001800 <sd_write_array_float>
		sd_write_array_float("COURSLOG", "SIDEDIS.TXT", SIDELINE_SIZE, sideline_distance_, OVER_WRITE);
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	f503 433f 	add.w	r3, r3, #48896	; 0xbf00
 8004384:	3378      	adds	r3, #120	; 0x78
 8004386:	2200      	movs	r2, #0
 8004388:	9200      	str	r2, [sp, #0]
 800438a:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800438e:	4920      	ldr	r1, [pc, #128]	; (8004410 <_ZN9LineTrace4stopEv+0xf0>)
 8004390:	481d      	ldr	r0, [pc, #116]	; (8004408 <_ZN9LineTrace4stopEv+0xe8>)
 8004392:	f7fd fa35 	bl	8001800 <sd_write_array_float>
 8004396:	e01d      	b.n	80043d4 <_ZN9LineTrace4stopEv+0xb4>
	}
	else{//Secondary run
		logger_->saveDistanceAndTheta2("COURSLOG", "DISTANC2.TXT", "THETA2.TXT");
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	69d8      	ldr	r0, [r3, #28]
 800439c:	4b1d      	ldr	r3, [pc, #116]	; (8004414 <_ZN9LineTrace4stopEv+0xf4>)
 800439e:	4a1e      	ldr	r2, [pc, #120]	; (8004418 <_ZN9LineTrace4stopEv+0xf8>)
 80043a0:	4919      	ldr	r1, [pc, #100]	; (8004408 <_ZN9LineTrace4stopEv+0xe8>)
 80043a2:	f000 fb78 	bl	8004a96 <_ZN6Logger21saveDistanceAndTheta2EPKcS1_S1_>
		sd_write_array_float("COURSLOG", "CROSSDI2.TXT", CROSSLINE_SIZE, crossline_distance2_, OVER_WRITE);
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	f503 433d 	add.w	r3, r3, #48384	; 0xbd00
 80043ac:	33e8      	adds	r3, #232	; 0xe8
 80043ae:	2200      	movs	r2, #0
 80043b0:	9200      	str	r2, [sp, #0]
 80043b2:	2264      	movs	r2, #100	; 0x64
 80043b4:	4919      	ldr	r1, [pc, #100]	; (800441c <_ZN9LineTrace4stopEv+0xfc>)
 80043b6:	4814      	ldr	r0, [pc, #80]	; (8004408 <_ZN9LineTrace4stopEv+0xe8>)
 80043b8:	f7fd fa22 	bl	8001800 <sd_write_array_float>
		sd_write_array_float("COURSLOG", "SIDEDIS2.TXT", SIDELINE_SIZE, sideline_distance2_, OVER_WRITE);
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	f503 4347 	add.w	r3, r3, #50944	; 0xc700
 80043c2:	3348      	adds	r3, #72	; 0x48
 80043c4:	2200      	movs	r2, #0
 80043c6:	9200      	str	r2, [sp, #0]
 80043c8:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80043cc:	4914      	ldr	r1, [pc, #80]	; (8004420 <_ZN9LineTrace4stopEv+0x100>)
 80043ce:	480e      	ldr	r0, [pc, #56]	; (8004408 <_ZN9LineTrace4stopEv+0xe8>)
 80043d0:	f7fd fa16 	bl	8001800 <sd_write_array_float>
	}
	//sd_write_array_float("COURSLOG", "ASIDEDIS.TXT", SIDELINE_SIZE, all_sideline_distance_, OVER_WRITE);

	led_.LR(-1, 0);
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	330c      	adds	r3, #12
 80043d8:	2200      	movs	r2, #0
 80043da:	f04f 31ff 	mov.w	r1, #4294967295
 80043de:	4618      	mov	r0, r3
 80043e0:	f7fd ff44 	bl	800226c <_ZN3LED2LREaa>

	logger_->resetIdx();
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	69db      	ldr	r3, [r3, #28]
 80043e8:	4618      	mov	r0, r3
 80043ea:	f000 fbec 	bl	8004bc6 <_ZN6Logger8resetIdxEv>
	logger_->resetLogs2();
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	69db      	ldr	r3, [r3, #28]
 80043f2:	4618      	mov	r0, r3
 80043f4:	f000 fb93 	bl	8004b1e <_ZN6Logger10resetLogs2Ev>
}
 80043f8:	bf00      	nop
 80043fa:	3708      	adds	r7, #8
 80043fc:	46bd      	mov	sp, r7
 80043fe:	bd80      	pop	{r7, pc}
 8004400:	08018a28 	.word	0x08018a28
 8004404:	08018a34 	.word	0x08018a34
 8004408:	08018a44 	.word	0x08018a44
 800440c:	08018a50 	.word	0x08018a50
 8004410:	08018a60 	.word	0x08018a60
 8004414:	08018a6c 	.word	0x08018a6c
 8004418:	08018a78 	.word	0x08018a78
 800441c:	08018a88 	.word	0x08018a88
 8004420:	08018a98 	.word	0x08018a98

08004424 <_ZN9LineTrace20createVelocityTabeleEv>:

// ---------------------------------------------------------------------------------------------------//
// ------------------------------ Create velocity table-----------------------------------------------//
// ---------------------------------------------------------------------------------------------------//
void LineTrace::createVelocityTabele()
{
 8004424:	b590      	push	{r4, r7, lr}
 8004426:	b08b      	sub	sp, #44	; 0x2c
 8004428:	af02      	add	r7, sp, #8
 800442a:	6078      	str	r0, [r7, #4]
	const float *p_distance, *p_theta;
	p_distance = logger_->getDistanceArrayPointer();
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	69db      	ldr	r3, [r3, #28]
 8004430:	4618      	mov	r0, r3
 8004432:	f000 fac5 	bl	80049c0 <_ZN6Logger23getDistanceArrayPointerEv>
 8004436:	6138      	str	r0, [r7, #16]
	p_theta= logger_->getThetaArrayPointer();
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	69db      	ldr	r3, [r3, #28]
 800443c:	4618      	mov	r0, r3
 800443e:	f000 facd 	bl	80049dc <_ZN6Logger20getThetaArrayPointerEv>
 8004442:	60f8      	str	r0, [r7, #12]

	float temp_distance, temp_theta;
	for(uint16_t i = 0; i < LOG_DATA_SIZE_DIS; i++){
 8004444:	2300      	movs	r3, #0
 8004446:	837b      	strh	r3, [r7, #26]
 8004448:	8b7b      	ldrh	r3, [r7, #26]
 800444a:	f241 726f 	movw	r2, #5999	; 0x176f
 800444e:	4293      	cmp	r3, r2
 8004450:	d84b      	bhi.n	80044ea <_ZN9LineTrace20createVelocityTabeleEv+0xc6>
		temp_distance = p_distance[i];
 8004452:	8b7b      	ldrh	r3, [r7, #26]
 8004454:	009b      	lsls	r3, r3, #2
 8004456:	693a      	ldr	r2, [r7, #16]
 8004458:	4413      	add	r3, r2
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	60bb      	str	r3, [r7, #8]
		temp_theta = p_theta[i];
 800445e:	8b7b      	ldrh	r3, [r7, #26]
 8004460:	009b      	lsls	r3, r3, #2
 8004462:	68fa      	ldr	r2, [r7, #12]
 8004464:	4413      	add	r3, r2
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	61fb      	str	r3, [r7, #28]

		if(temp_theta == 0) temp_theta = 0.00001;
 800446a:	edd7 7a07 	vldr	s15, [r7, #28]
 800446e:	eef5 7a40 	vcmp.f32	s15, #0.0
 8004472:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004476:	d101      	bne.n	800447c <_ZN9LineTrace20createVelocityTabeleEv+0x58>
 8004478:	4b4c      	ldr	r3, [pc, #304]	; (80045ac <_ZN9LineTrace20createVelocityTabeleEv+0x188>)
 800447a:	61fb      	str	r3, [r7, #28]
		float radius = abs(temp_distance / temp_theta);
 800447c:	ed97 7a02 	vldr	s14, [r7, #8]
 8004480:	edd7 7a07 	vldr	s15, [r7, #28]
 8004484:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8004488:	eeb0 0a66 	vmov.f32	s0, s13
 800448c:	f7fe f9f4 	bl	8002878 <_ZSt3absf>
 8004490:	ed87 0a05 	vstr	s0, [r7, #20]
		if(radius >= 5000) radius = 5000;
 8004494:	edd7 7a05 	vldr	s15, [r7, #20]
 8004498:	ed9f 7a45 	vldr	s14, [pc, #276]	; 80045b0 <_ZN9LineTrace20createVelocityTabeleEv+0x18c>
 800449c:	eef4 7ac7 	vcmpe.f32	s15, s14
 80044a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80044a4:	db01      	blt.n	80044aa <_ZN9LineTrace20createVelocityTabeleEv+0x86>
 80044a6:	4b43      	ldr	r3, [pc, #268]	; (80045b4 <_ZN9LineTrace20createVelocityTabeleEv+0x190>)
 80044a8:	617b      	str	r3, [r7, #20]

		velocity_table_[i] = radius2Velocity(radius);
 80044aa:	8b7c      	ldrh	r4, [r7, #26]
 80044ac:	ed97 0a05 	vldr	s0, [r7, #20]
 80044b0:	6878      	ldr	r0, [r7, #4]
 80044b2:	f7fe fe6f 	bl	8003194 <_ZN9LineTrace15radius2VelocityEf>
 80044b6:	eef0 7a40 	vmov.f32	s15, s0
 80044ba:	687a      	ldr	r2, [r7, #4]
 80044bc:	f504 53bd 	add.w	r3, r4, #6048	; 0x17a0
 80044c0:	3304      	adds	r3, #4
 80044c2:	009b      	lsls	r3, r3, #2
 80044c4:	4413      	add	r3, r2
 80044c6:	edc3 7a00 	vstr	s15, [r3]

		ref_delta_distances_[i] = p_distance[i]; //copy
 80044ca:	8b7b      	ldrh	r3, [r7, #26]
 80044cc:	009b      	lsls	r3, r3, #2
 80044ce:	693a      	ldr	r2, [r7, #16]
 80044d0:	441a      	add	r2, r3
 80044d2:	8b7b      	ldrh	r3, [r7, #26]
 80044d4:	6812      	ldr	r2, [r2, #0]
 80044d6:	6879      	ldr	r1, [r7, #4]
 80044d8:	3332      	adds	r3, #50	; 0x32
 80044da:	009b      	lsls	r3, r3, #2
 80044dc:	440b      	add	r3, r1
 80044de:	3304      	adds	r3, #4
 80044e0:	601a      	str	r2, [r3, #0]
	for(uint16_t i = 0; i < LOG_DATA_SIZE_DIS; i++){
 80044e2:	8b7b      	ldrh	r3, [r7, #26]
 80044e4:	3301      	adds	r3, #1
 80044e6:	837b      	strh	r3, [r7, #26]
 80044e8:	e7ae      	b.n	8004448 <_ZN9LineTrace20createVelocityTabeleEv+0x24>
	}


	if(mode_selector_ == SECOND_RUNNING){
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 80044f0:	3354      	adds	r3, #84	; 0x54
 80044f2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80044f6:	2b01      	cmp	r3, #1
 80044f8:	d120      	bne.n	800453c <_ZN9LineTrace20createVelocityTabeleEv+0x118>
		velocity_table_[0] = min_velocity_;
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	f503 43bd 	add.w	r3, r3, #24192	; 0x5e80
 8004506:	3310      	adds	r3, #16
 8004508:	601a      	str	r2, [r3, #0]
		// ----- Decelerate processing -----//
		decelerateProcessing(max_dec_, p_distance);
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8004510:	332c      	adds	r3, #44	; 0x2c
 8004512:	edd3 7a00 	vldr	s15, [r3]
 8004516:	6939      	ldr	r1, [r7, #16]
 8004518:	eeb0 0a67 	vmov.f32	s0, s15
 800451c:	6878      	ldr	r0, [r7, #4]
 800451e:	f7fe fef7 	bl	8003310 <_ZN9LineTrace20decelerateProcessingEfPKf>
		// ----- Accelerate processing -----//
		accelerateProcessing(max_acc_, p_distance);
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8004528:	3328      	adds	r3, #40	; 0x28
 800452a:	edd3 7a00 	vldr	s15, [r3]
 800452e:	6939      	ldr	r1, [r7, #16]
 8004530:	eeb0 0a67 	vmov.f32	s0, s15
 8004534:	6878      	ldr	r0, [r7, #4]
 8004536:	f7fe ff8f 	bl	8003458 <_ZN9LineTrace20accelerateProcessingEfPKf>
 800453a:	e027      	b.n	800458c <_ZN9LineTrace20createVelocityTabeleEv+0x168>
	}
	else if(mode_selector_ == THIRD_RUNNING){
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 8004542:	3354      	adds	r3, #84	; 0x54
 8004544:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004548:	2b02      	cmp	r3, #2
 800454a:	d11f      	bne.n	800458c <_ZN9LineTrace20createVelocityTabeleEv+0x168>
		velocity_table_[0] = min_velocity2_;
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	f8d3 20c4 	ldr.w	r2, [r3, #196]	; 0xc4
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	f503 43bd 	add.w	r3, r3, #24192	; 0x5e80
 8004558:	3310      	adds	r3, #16
 800455a:	601a      	str	r2, [r3, #0]
		// ----- Decelerate processing -----//
		decelerateProcessing(max_dec2_, p_distance);
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8004562:	3334      	adds	r3, #52	; 0x34
 8004564:	edd3 7a00 	vldr	s15, [r3]
 8004568:	6939      	ldr	r1, [r7, #16]
 800456a:	eeb0 0a67 	vmov.f32	s0, s15
 800456e:	6878      	ldr	r0, [r7, #4]
 8004570:	f7fe fece 	bl	8003310 <_ZN9LineTrace20decelerateProcessingEfPKf>
		// ----- Accelerate processing -----//
		accelerateProcessing(max_acc2_, p_distance);
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 800457a:	3330      	adds	r3, #48	; 0x30
 800457c:	edd3 7a00 	vldr	s15, [r3]
 8004580:	6939      	ldr	r1, [r7, #16]
 8004582:	eeb0 0a67 	vmov.f32	s0, s15
 8004586:	6878      	ldr	r0, [r7, #4]
 8004588:	f7fe ff66 	bl	8003458 <_ZN9LineTrace20accelerateProcessingEfPKf>
	}

	sd_write_array_float("COURSLOG", "VELTABLE.TXT", LOG_DATA_SIZE_DIS, velocity_table_, OVER_WRITE);
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	f503 43bd 	add.w	r3, r3, #24192	; 0x5e80
 8004592:	3310      	adds	r3, #16
 8004594:	2200      	movs	r2, #0
 8004596:	9200      	str	r2, [sp, #0]
 8004598:	f241 7270 	movw	r2, #6000	; 0x1770
 800459c:	4906      	ldr	r1, [pc, #24]	; (80045b8 <_ZN9LineTrace20createVelocityTabeleEv+0x194>)
 800459e:	4807      	ldr	r0, [pc, #28]	; (80045bc <_ZN9LineTrace20createVelocityTabeleEv+0x198>)
 80045a0:	f7fd f92e 	bl	8001800 <sd_write_array_float>

}
 80045a4:	bf00      	nop
 80045a6:	3724      	adds	r7, #36	; 0x24
 80045a8:	46bd      	mov	sp, r7
 80045aa:	bd90      	pop	{r4, r7, pc}
 80045ac:	3727c5ac 	.word	0x3727c5ac
 80045b0:	459c4000 	.word	0x459c4000
 80045b4:	459c4000 	.word	0x459c4000
 80045b8:	08018aa8 	.word	0x08018aa8
 80045bc:	08018a44 	.word	0x08018a44

080045c0 <_ZN9LineTrace26createVelocityTabeleFromSDEv>:

void LineTrace::createVelocityTabeleFromSD()
{
 80045c0:	b590      	push	{r4, r7, lr}
 80045c2:	b08b      	sub	sp, #44	; 0x2c
 80045c4:	af02      	add	r7, sp, #8
 80045c6:	6078      	str	r0, [r7, #4]
	logger_->importDistanceAndTheta("COURSLOG", "DISTANCE.TXT", "THETA.TXT");
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	69d8      	ldr	r0, [r3, #28]
 80045cc:	4b6b      	ldr	r3, [pc, #428]	; (800477c <_ZN9LineTrace26createVelocityTabeleFromSDEv+0x1bc>)
 80045ce:	4a6c      	ldr	r2, [pc, #432]	; (8004780 <_ZN9LineTrace26createVelocityTabeleFromSDEv+0x1c0>)
 80045d0:	496c      	ldr	r1, [pc, #432]	; (8004784 <_ZN9LineTrace26createVelocityTabeleFromSDEv+0x1c4>)
 80045d2:	f000 fa84 	bl	8004ade <_ZN6Logger22importDistanceAndThetaEPKcS1_S1_>
	sd_read_array_float("COURSLOG", "CROSSDIS.TXT", CROSSLINE_SIZE, crossline_distance_);
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 80045dc:	3358      	adds	r3, #88	; 0x58
 80045de:	2264      	movs	r2, #100	; 0x64
 80045e0:	4969      	ldr	r1, [pc, #420]	; (8004788 <_ZN9LineTrace26createVelocityTabeleFromSDEv+0x1c8>)
 80045e2:	4868      	ldr	r0, [pc, #416]	; (8004784 <_ZN9LineTrace26createVelocityTabeleFromSDEv+0x1c4>)
 80045e4:	f7fd f972 	bl	80018cc <sd_read_array_float>
	sd_read_array_float("COURSLOG", "SIDEDIS.TXT", SIDELINE_SIZE, sideline_distance_);
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	f503 433f 	add.w	r3, r3, #48896	; 0xbf00
 80045ee:	3378      	adds	r3, #120	; 0x78
 80045f0:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80045f4:	4965      	ldr	r1, [pc, #404]	; (800478c <_ZN9LineTrace26createVelocityTabeleFromSDEv+0x1cc>)
 80045f6:	4863      	ldr	r0, [pc, #396]	; (8004784 <_ZN9LineTrace26createVelocityTabeleFromSDEv+0x1c4>)
 80045f8:	f7fd f968 	bl	80018cc <sd_read_array_float>

	const float *p_distance, *p_theta;
	p_distance = logger_->getDistanceArrayPointer();
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	69db      	ldr	r3, [r3, #28]
 8004600:	4618      	mov	r0, r3
 8004602:	f000 f9dd 	bl	80049c0 <_ZN6Logger23getDistanceArrayPointerEv>
 8004606:	6138      	str	r0, [r7, #16]
	p_theta= logger_->getThetaArrayPointer();
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	69db      	ldr	r3, [r3, #28]
 800460c:	4618      	mov	r0, r3
 800460e:	f000 f9e5 	bl	80049dc <_ZN6Logger20getThetaArrayPointerEv>
 8004612:	60f8      	str	r0, [r7, #12]

	float temp_distance, temp_theta;
	//float pre_radius = 0;;
	for(uint16_t i = 0; i < LOG_DATA_SIZE_DIS; i++){
 8004614:	2300      	movs	r3, #0
 8004616:	837b      	strh	r3, [r7, #26]
 8004618:	8b7b      	ldrh	r3, [r7, #26]
 800461a:	f241 726f 	movw	r2, #5999	; 0x176f
 800461e:	4293      	cmp	r3, r2
 8004620:	d84b      	bhi.n	80046ba <_ZN9LineTrace26createVelocityTabeleFromSDEv+0xfa>

		temp_distance = p_distance[i];
 8004622:	8b7b      	ldrh	r3, [r7, #26]
 8004624:	009b      	lsls	r3, r3, #2
 8004626:	693a      	ldr	r2, [r7, #16]
 8004628:	4413      	add	r3, r2
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	60bb      	str	r3, [r7, #8]
		temp_theta = p_theta[i];
 800462e:	8b7b      	ldrh	r3, [r7, #26]
 8004630:	009b      	lsls	r3, r3, #2
 8004632:	68fa      	ldr	r2, [r7, #12]
 8004634:	4413      	add	r3, r2
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	61fb      	str	r3, [r7, #28]

		if(temp_theta == 0) temp_theta = 0.00001;
 800463a:	edd7 7a07 	vldr	s15, [r7, #28]
 800463e:	eef5 7a40 	vcmp.f32	s15, #0.0
 8004642:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004646:	d101      	bne.n	800464c <_ZN9LineTrace26createVelocityTabeleFromSDEv+0x8c>
 8004648:	4b51      	ldr	r3, [pc, #324]	; (8004790 <_ZN9LineTrace26createVelocityTabeleFromSDEv+0x1d0>)
 800464a:	61fb      	str	r3, [r7, #28]
		float radius_origin = abs(temp_distance / temp_theta);
 800464c:	ed97 7a02 	vldr	s14, [r7, #8]
 8004650:	edd7 7a07 	vldr	s15, [r7, #28]
 8004654:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8004658:	eeb0 0a66 	vmov.f32	s0, s13
 800465c:	f7fe f90c 	bl	8002878 <_ZSt3absf>
 8004660:	ed87 0a05 	vstr	s0, [r7, #20]
		if(radius_origin >= 5000) radius_origin = 5000;
 8004664:	edd7 7a05 	vldr	s15, [r7, #20]
 8004668:	ed9f 7a4a 	vldr	s14, [pc, #296]	; 8004794 <_ZN9LineTrace26createVelocityTabeleFromSDEv+0x1d4>
 800466c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004670:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004674:	db01      	blt.n	800467a <_ZN9LineTrace26createVelocityTabeleFromSDEv+0xba>
 8004676:	4b48      	ldr	r3, [pc, #288]	; (8004798 <_ZN9LineTrace26createVelocityTabeleFromSDEv+0x1d8>)
 8004678:	617b      	str	r3, [r7, #20]

		//float radius_lpf = ((R_RADIUS)*(radius_origin) + (1.0 - (R_RADIUS))* (pre_radius));
		//velocity_table_[i] = radius_lpf;
		velocity_table_[i] = radius2Velocity(radius_origin);
 800467a:	8b7c      	ldrh	r4, [r7, #26]
 800467c:	ed97 0a05 	vldr	s0, [r7, #20]
 8004680:	6878      	ldr	r0, [r7, #4]
 8004682:	f7fe fd87 	bl	8003194 <_ZN9LineTrace15radius2VelocityEf>
 8004686:	eef0 7a40 	vmov.f32	s15, s0
 800468a:	687a      	ldr	r2, [r7, #4]
 800468c:	f504 53bd 	add.w	r3, r4, #6048	; 0x17a0
 8004690:	3304      	adds	r3, #4
 8004692:	009b      	lsls	r3, r3, #2
 8004694:	4413      	add	r3, r2
 8004696:	edc3 7a00 	vstr	s15, [r3]
		//pre_radius = radius_origin;

		ref_delta_distances_[i] = p_distance[i]; //copy
 800469a:	8b7b      	ldrh	r3, [r7, #26]
 800469c:	009b      	lsls	r3, r3, #2
 800469e:	693a      	ldr	r2, [r7, #16]
 80046a0:	441a      	add	r2, r3
 80046a2:	8b7b      	ldrh	r3, [r7, #26]
 80046a4:	6812      	ldr	r2, [r2, #0]
 80046a6:	6879      	ldr	r1, [r7, #4]
 80046a8:	3332      	adds	r3, #50	; 0x32
 80046aa:	009b      	lsls	r3, r3, #2
 80046ac:	440b      	add	r3, r1
 80046ae:	3304      	adds	r3, #4
 80046b0:	601a      	str	r2, [r3, #0]
	for(uint16_t i = 0; i < LOG_DATA_SIZE_DIS; i++){
 80046b2:	8b7b      	ldrh	r3, [r7, #26]
 80046b4:	3301      	adds	r3, #1
 80046b6:	837b      	strh	r3, [r7, #26]
 80046b8:	e7ae      	b.n	8004618 <_ZN9LineTrace26createVelocityTabeleFromSDEv+0x58>
	}

	if(mode_selector_ == SECOND_RUNNING){
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 80046c0:	3354      	adds	r3, #84	; 0x54
 80046c2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80046c6:	2b01      	cmp	r3, #1
 80046c8:	d120      	bne.n	800470c <_ZN9LineTrace26createVelocityTabeleFromSDEv+0x14c>
		velocity_table_[0] = min_velocity_;
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	f503 43bd 	add.w	r3, r3, #24192	; 0x5e80
 80046d6:	3310      	adds	r3, #16
 80046d8:	601a      	str	r2, [r3, #0]
		// ----- Decelerate processing -----//
		decelerateProcessing(max_dec_, p_distance);
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 80046e0:	332c      	adds	r3, #44	; 0x2c
 80046e2:	edd3 7a00 	vldr	s15, [r3]
 80046e6:	6939      	ldr	r1, [r7, #16]
 80046e8:	eeb0 0a67 	vmov.f32	s0, s15
 80046ec:	6878      	ldr	r0, [r7, #4]
 80046ee:	f7fe fe0f 	bl	8003310 <_ZN9LineTrace20decelerateProcessingEfPKf>
		// ----- Accelerate processing -----//
		accelerateProcessing(max_acc_, p_distance);
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 80046f8:	3328      	adds	r3, #40	; 0x28
 80046fa:	edd3 7a00 	vldr	s15, [r3]
 80046fe:	6939      	ldr	r1, [r7, #16]
 8004700:	eeb0 0a67 	vmov.f32	s0, s15
 8004704:	6878      	ldr	r0, [r7, #4]
 8004706:	f7fe fea7 	bl	8003458 <_ZN9LineTrace20accelerateProcessingEfPKf>
 800470a:	e027      	b.n	800475c <_ZN9LineTrace26createVelocityTabeleFromSDEv+0x19c>
	}
	else if(mode_selector_ == THIRD_RUNNING){
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 8004712:	3354      	adds	r3, #84	; 0x54
 8004714:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004718:	2b02      	cmp	r3, #2
 800471a:	d11f      	bne.n	800475c <_ZN9LineTrace26createVelocityTabeleFromSDEv+0x19c>
		velocity_table_[0] = min_velocity2_;
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	f8d3 20c4 	ldr.w	r2, [r3, #196]	; 0xc4
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	f503 43bd 	add.w	r3, r3, #24192	; 0x5e80
 8004728:	3310      	adds	r3, #16
 800472a:	601a      	str	r2, [r3, #0]
		// ----- Decelerate processing -----//
		decelerateProcessing(max_dec2_, p_distance);
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8004732:	3334      	adds	r3, #52	; 0x34
 8004734:	edd3 7a00 	vldr	s15, [r3]
 8004738:	6939      	ldr	r1, [r7, #16]
 800473a:	eeb0 0a67 	vmov.f32	s0, s15
 800473e:	6878      	ldr	r0, [r7, #4]
 8004740:	f7fe fde6 	bl	8003310 <_ZN9LineTrace20decelerateProcessingEfPKf>
		// ----- Accelerate processing -----//
		accelerateProcessing(max_acc2_, p_distance);
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 800474a:	3330      	adds	r3, #48	; 0x30
 800474c:	edd3 7a00 	vldr	s15, [r3]
 8004750:	6939      	ldr	r1, [r7, #16]
 8004752:	eeb0 0a67 	vmov.f32	s0, s15
 8004756:	6878      	ldr	r0, [r7, #4]
 8004758:	f7fe fe7e 	bl	8003458 <_ZN9LineTrace20accelerateProcessingEfPKf>
	}


	sd_write_array_float("COURSLOG", "VELTABLE.TXT", LOG_DATA_SIZE_DIS, velocity_table_, OVER_WRITE);
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	f503 43bd 	add.w	r3, r3, #24192	; 0x5e80
 8004762:	3310      	adds	r3, #16
 8004764:	2200      	movs	r2, #0
 8004766:	9200      	str	r2, [sp, #0]
 8004768:	f241 7270 	movw	r2, #6000	; 0x1770
 800476c:	490b      	ldr	r1, [pc, #44]	; (800479c <_ZN9LineTrace26createVelocityTabeleFromSDEv+0x1dc>)
 800476e:	4805      	ldr	r0, [pc, #20]	; (8004784 <_ZN9LineTrace26createVelocityTabeleFromSDEv+0x1c4>)
 8004770:	f7fd f846 	bl	8001800 <sd_write_array_float>

}
 8004774:	bf00      	nop
 8004776:	3724      	adds	r7, #36	; 0x24
 8004778:	46bd      	mov	sp, r7
 800477a:	bd90      	pop	{r4, r7, pc}
 800477c:	08018a28 	.word	0x08018a28
 8004780:	08018a34 	.word	0x08018a34
 8004784:	08018a44 	.word	0x08018a44
 8004788:	08018a50 	.word	0x08018a50
 800478c:	08018a60 	.word	0x08018a60
 8004790:	3727c5ac 	.word	0x3727c5ac
 8004794:	459c4000 	.word	0x459c4000
 8004798:	459c4000 	.word	0x459c4000
 800479c:	08018aa8 	.word	0x08018aa8

080047a0 <_ZN6LoggerC1Ev>:
#include "HAL_SDcard_lib.h"
#include <stdio.h>
#include "Macro.h"
#include "AQM0802.h"

Logger::Logger() : recording_flag_(false), log_index_tim_(0), log_index_tim2_(0), log_index_tim_int_(0), log_index_tim2_int_(0), log_index_dis_(0){}
 80047a0:	b480      	push	{r7}
 80047a2:	b083      	sub	sp, #12
 80047a4:	af00      	add	r7, sp, #0
 80047a6:	6078      	str	r0, [r7, #4]
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	f503 330c 	add.w	r3, r3, #143360	; 0x23000
 80047ae:	f503 7320 	add.w	r3, r3, #640	; 0x280
 80047b2:	2200      	movs	r2, #0
 80047b4:	701a      	strb	r2, [r3, #0]
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	f503 330c 	add.w	r3, r3, #143360	; 0x23000
 80047bc:	f203 2382 	addw	r3, r3, #642	; 0x282
 80047c0:	2200      	movs	r2, #0
 80047c2:	801a      	strh	r2, [r3, #0]
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	f503 330c 	add.w	r3, r3, #143360	; 0x23000
 80047ca:	f503 7321 	add.w	r3, r3, #644	; 0x284
 80047ce:	2200      	movs	r2, #0
 80047d0:	801a      	strh	r2, [r3, #0]
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	f503 330c 	add.w	r3, r3, #143360	; 0x23000
 80047d8:	f203 2386 	addw	r3, r3, #646	; 0x286
 80047dc:	2200      	movs	r2, #0
 80047de:	801a      	strh	r2, [r3, #0]
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	f503 330c 	add.w	r3, r3, #143360	; 0x23000
 80047e6:	f503 7322 	add.w	r3, r3, #648	; 0x288
 80047ea:	2200      	movs	r2, #0
 80047ec:	801a      	strh	r2, [r3, #0]
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	f503 330c 	add.w	r3, r3, #143360	; 0x23000
 80047f4:	f203 238a 	addw	r3, r3, #650	; 0x28a
 80047f8:	2200      	movs	r2, #0
 80047fa:	801a      	strh	r2, [r3, #0]
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	4618      	mov	r0, r3
 8004800:	370c      	adds	r7, #12
 8004802:	46bd      	mov	sp, r7
 8004804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004808:	4770      	bx	lr
	...

0800480c <_ZN6Logger10sdCardInitEv>:

bool Logger::sdCardInit()
{
 800480c:	b580      	push	{r7, lr}
 800480e:	b084      	sub	sp, #16
 8004810:	af00      	add	r7, sp, #0
 8004812:	6078      	str	r0, [r7, #4]
	bool ret = false;
 8004814:	2300      	movs	r3, #0
 8004816:	73fb      	strb	r3, [r7, #15]

	if(sd_mount() == 1){
 8004818:	f7fd f8e4 	bl	80019e4 <sd_mount>
 800481c:	4603      	mov	r3, r0
 800481e:	2b01      	cmp	r3, #1
 8004820:	bf0c      	ite	eq
 8004822:	2301      	moveq	r3, #1
 8004824:	2300      	movne	r3, #0
 8004826:	b2db      	uxtb	r3, r3
 8004828:	2b00      	cmp	r3, #0
 800482a:	d016      	beq.n	800485a <_ZN6Logger10sdCardInitEv+0x4e>
	  //printf("mount success\r\n");

	  lcd_clear();
 800482c:	f7fc fc38 	bl	80010a0 <lcd_clear>
	  lcd_locate(0,0);
 8004830:	2100      	movs	r1, #0
 8004832:	2000      	movs	r0, #0
 8004834:	f7fc fc44 	bl	80010c0 <lcd_locate>
	  lcd_printf("SD mount");
 8004838:	4815      	ldr	r0, [pc, #84]	; (8004890 <_ZN6Logger10sdCardInitEv+0x84>)
 800483a:	f7fc fc6b 	bl	8001114 <lcd_printf>
	  lcd_locate(0,1);
 800483e:	2101      	movs	r1, #1
 8004840:	2000      	movs	r0, #0
 8004842:	f7fc fc3d 	bl	80010c0 <lcd_locate>
	  lcd_printf("success");
 8004846:	4813      	ldr	r0, [pc, #76]	; (8004894 <_ZN6Logger10sdCardInitEv+0x88>)
 8004848:	f7fc fc64 	bl	8001114 <lcd_printf>
	  HAL_Delay(500);
 800484c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8004850:	f005 f94a 	bl	8009ae8 <HAL_Delay>

	  ret = true;
 8004854:	2301      	movs	r3, #1
 8004856:	73fb      	strb	r3, [r7, #15]
 8004858:	e015      	b.n	8004886 <_ZN6Logger10sdCardInitEv+0x7a>
	}
	else{
	  //printf("mount error\r\n");

	  lcd_clear();
 800485a:	f7fc fc21 	bl	80010a0 <lcd_clear>
	  lcd_locate(0,0);
 800485e:	2100      	movs	r1, #0
 8004860:	2000      	movs	r0, #0
 8004862:	f7fc fc2d 	bl	80010c0 <lcd_locate>
	  lcd_printf("SD mount");
 8004866:	480a      	ldr	r0, [pc, #40]	; (8004890 <_ZN6Logger10sdCardInitEv+0x84>)
 8004868:	f7fc fc54 	bl	8001114 <lcd_printf>
	  lcd_locate(0,1);
 800486c:	2101      	movs	r1, #1
 800486e:	2000      	movs	r0, #0
 8004870:	f7fc fc26 	bl	80010c0 <lcd_locate>
	  lcd_printf("fail");
 8004874:	4808      	ldr	r0, [pc, #32]	; (8004898 <_ZN6Logger10sdCardInitEv+0x8c>)
 8004876:	f7fc fc4d 	bl	8001114 <lcd_printf>
	  HAL_Delay(1000);
 800487a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800487e:	f005 f933 	bl	8009ae8 <HAL_Delay>

	  ret = false;
 8004882:	2300      	movs	r3, #0
 8004884:	73fb      	strb	r3, [r7, #15]
	//data[0] = 100;
	//sd_write_array_int("sdio", "write1.txt", DATA_SIZE, data, ADD_WRITE); //write
	//sd_read_array_int("sdio", "write1.txt", DATA_SIZE, temp); //read
	//sd_write_array_int("sdio", "write2.txt", DATA_SIZE, temp, ADD_WRITE); //write

	return ret;
 8004886:	7bfb      	ldrb	r3, [r7, #15]
}
 8004888:	4618      	mov	r0, r3
 800488a:	3710      	adds	r7, #16
 800488c:	46bd      	mov	sp, r7
 800488e:	bd80      	pop	{r7, pc}
 8004890:	08018ab8 	.word	0x08018ab8
 8004894:	08018ac4 	.word	0x08018ac4
 8004898:	08018acc 	.word	0x08018acc

0800489c <_ZN6Logger21storeDistanceAndThetaEff>:
	}

}

void Logger::storeDistanceAndTheta(float distance, float theta)
{
 800489c:	b480      	push	{r7}
 800489e:	b085      	sub	sp, #20
 80048a0:	af00      	add	r7, sp, #0
 80048a2:	60f8      	str	r0, [r7, #12]
 80048a4:	ed87 0a02 	vstr	s0, [r7, #8]
 80048a8:	edc7 0a01 	vstr	s1, [r7, #4]
	//if(recording_flag_ == true){
		store_distance_[log_index_dis_] = distance;
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	f503 330c 	add.w	r3, r3, #143360	; 0x23000
 80048b2:	f203 238a 	addw	r3, r3, #650	; 0x28a
 80048b6:	881b      	ldrh	r3, [r3, #0]
 80048b8:	68fa      	ldr	r2, [r7, #12]
 80048ba:	f503 533b 	add.w	r3, r3, #11968	; 0x2ec0
 80048be:	3320      	adds	r3, #32
 80048c0:	009b      	lsls	r3, r3, #2
 80048c2:	4413      	add	r3, r2
 80048c4:	68ba      	ldr	r2, [r7, #8]
 80048c6:	601a      	str	r2, [r3, #0]
		store_theta_[log_index_dis_] = theta;
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	f503 330c 	add.w	r3, r3, #143360	; 0x23000
 80048ce:	f203 238a 	addw	r3, r3, #650	; 0x28a
 80048d2:	881b      	ldrh	r3, [r3, #0]
 80048d4:	68fa      	ldr	r2, [r7, #12]
 80048d6:	f503 438c 	add.w	r3, r3, #17920	; 0x4600
 80048da:	3350      	adds	r3, #80	; 0x50
 80048dc:	009b      	lsls	r3, r3, #2
 80048de:	4413      	add	r3, r2
 80048e0:	687a      	ldr	r2, [r7, #4]
 80048e2:	601a      	str	r2, [r3, #0]

		log_index_dis_++;
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	f503 330c 	add.w	r3, r3, #143360	; 0x23000
 80048ea:	f203 238a 	addw	r3, r3, #650	; 0x28a
 80048ee:	881b      	ldrh	r3, [r3, #0]
 80048f0:	3301      	adds	r3, #1
 80048f2:	b29a      	uxth	r2, r3
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	f503 330c 	add.w	r3, r3, #143360	; 0x23000
 80048fa:	f203 238a 	addw	r3, r3, #650	; 0x28a
 80048fe:	801a      	strh	r2, [r3, #0]

		if(log_index_dis_ >= LOG_DATA_SIZE_DIS) log_index_dis_ = 0;
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	f503 330c 	add.w	r3, r3, #143360	; 0x23000
 8004906:	f203 238a 	addw	r3, r3, #650	; 0x28a
 800490a:	881b      	ldrh	r3, [r3, #0]
 800490c:	f241 726f 	movw	r2, #5999	; 0x176f
 8004910:	4293      	cmp	r3, r2
 8004912:	d906      	bls.n	8004922 <_ZN6Logger21storeDistanceAndThetaEff+0x86>
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	f503 330c 	add.w	r3, r3, #143360	; 0x23000
 800491a:	f203 238a 	addw	r3, r3, #650	; 0x28a
 800491e:	2200      	movs	r2, #0
 8004920:	801a      	strh	r2, [r3, #0]
	//}
}
 8004922:	bf00      	nop
 8004924:	3714      	adds	r7, #20
 8004926:	46bd      	mov	sp, r7
 8004928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800492c:	4770      	bx	lr

0800492e <_ZN6Logger22storeDistanceAndTheta2Eff>:

void Logger::storeDistanceAndTheta2(float distance, float theta)
{
 800492e:	b480      	push	{r7}
 8004930:	b085      	sub	sp, #20
 8004932:	af00      	add	r7, sp, #0
 8004934:	60f8      	str	r0, [r7, #12]
 8004936:	ed87 0a02 	vstr	s0, [r7, #8]
 800493a:	edc7 0a01 	vstr	s1, [r7, #4]
	//if(recording_flag_ == true){
		store_distance2_[log_index_dis_] = distance;
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	f503 330c 	add.w	r3, r3, #143360	; 0x23000
 8004944:	f203 238a 	addw	r3, r3, #650	; 0x28a
 8004948:	881b      	ldrh	r3, [r3, #0]
 800494a:	68fa      	ldr	r2, [r7, #12]
 800494c:	f503 43bb 	add.w	r3, r3, #23936	; 0x5d80
 8004950:	3340      	adds	r3, #64	; 0x40
 8004952:	009b      	lsls	r3, r3, #2
 8004954:	4413      	add	r3, r2
 8004956:	68ba      	ldr	r2, [r7, #8]
 8004958:	601a      	str	r2, [r3, #0]
		store_theta2_[log_index_dis_] = theta;
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	f503 330c 	add.w	r3, r3, #143360	; 0x23000
 8004960:	f203 238a 	addw	r3, r3, #650	; 0x28a
 8004964:	881b      	ldrh	r3, [r3, #0]
 8004966:	68fa      	ldr	r2, [r7, #12]
 8004968:	f503 43ea 	add.w	r3, r3, #29952	; 0x7500
 800496c:	3330      	adds	r3, #48	; 0x30
 800496e:	009b      	lsls	r3, r3, #2
 8004970:	4413      	add	r3, r2
 8004972:	687a      	ldr	r2, [r7, #4]
 8004974:	601a      	str	r2, [r3, #0]

		log_index_dis_++;
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	f503 330c 	add.w	r3, r3, #143360	; 0x23000
 800497c:	f203 238a 	addw	r3, r3, #650	; 0x28a
 8004980:	881b      	ldrh	r3, [r3, #0]
 8004982:	3301      	adds	r3, #1
 8004984:	b29a      	uxth	r2, r3
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	f503 330c 	add.w	r3, r3, #143360	; 0x23000
 800498c:	f203 238a 	addw	r3, r3, #650	; 0x28a
 8004990:	801a      	strh	r2, [r3, #0]

		if(log_index_dis_ >= LOG_DATA_SIZE_DIS) log_index_dis_ = 0;
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	f503 330c 	add.w	r3, r3, #143360	; 0x23000
 8004998:	f203 238a 	addw	r3, r3, #650	; 0x28a
 800499c:	881b      	ldrh	r3, [r3, #0]
 800499e:	f241 726f 	movw	r2, #5999	; 0x176f
 80049a2:	4293      	cmp	r3, r2
 80049a4:	d906      	bls.n	80049b4 <_ZN6Logger22storeDistanceAndTheta2Eff+0x86>
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	f503 330c 	add.w	r3, r3, #143360	; 0x23000
 80049ac:	f203 238a 	addw	r3, r3, #650	; 0x28a
 80049b0:	2200      	movs	r2, #0
 80049b2:	801a      	strh	r2, [r3, #0]
	//}
}
 80049b4:	bf00      	nop
 80049b6:	3714      	adds	r7, #20
 80049b8:	46bd      	mov	sp, r7
 80049ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049be:	4770      	bx	lr

080049c0 <_ZN6Logger23getDistanceArrayPointerEv>:
const float *Logger::getDistanceArrayPointer()
{
 80049c0:	b480      	push	{r7}
 80049c2:	b083      	sub	sp, #12
 80049c4:	af00      	add	r7, sp, #0
 80049c6:	6078      	str	r0, [r7, #4]
	return store_distance_;
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	f503 433b 	add.w	r3, r3, #47872	; 0xbb00
 80049ce:	3380      	adds	r3, #128	; 0x80
}
 80049d0:	4618      	mov	r0, r3
 80049d2:	370c      	adds	r7, #12
 80049d4:	46bd      	mov	sp, r7
 80049d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049da:	4770      	bx	lr

080049dc <_ZN6Logger20getThetaArrayPointerEv>:

const float *Logger::getThetaArrayPointer()
{
 80049dc:	b480      	push	{r7}
 80049de:	b083      	sub	sp, #12
 80049e0:	af00      	add	r7, sp, #0
 80049e2:	6078      	str	r0, [r7, #4]
	return store_theta_;
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	f503 338c 	add.w	r3, r3, #71680	; 0x11800
 80049ea:	f503 73a0 	add.w	r3, r3, #320	; 0x140
}
 80049ee:	4618      	mov	r0, r3
 80049f0:	370c      	adds	r7, #12
 80049f2:	46bd      	mov	sp, r7
 80049f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049f8:	4770      	bx	lr

080049fa <_ZN6Logger8saveLogsEPKcS1_>:

void Logger::saveLogs(const char *folder_name, const char *file_name)
{
 80049fa:	b580      	push	{r7, lr}
 80049fc:	b086      	sub	sp, #24
 80049fe:	af02      	add	r7, sp, #8
 8004a00:	60f8      	str	r0, [r7, #12]
 8004a02:	60b9      	str	r1, [r7, #8]
 8004a04:	607a      	str	r2, [r7, #4]
	sd_write_array_float(folder_name, file_name, LOG_DATA_SIZE_TIM, store_data_float_, OVER_WRITE); //write
 8004a06:	68fa      	ldr	r2, [r7, #12]
 8004a08:	2300      	movs	r3, #0
 8004a0a:	9300      	str	r3, [sp, #0]
 8004a0c:	4613      	mov	r3, r2
 8004a0e:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 8004a12:	6879      	ldr	r1, [r7, #4]
 8004a14:	68b8      	ldr	r0, [r7, #8]
 8004a16:	f7fc fef3 	bl	8001800 <sd_write_array_float>
}
 8004a1a:	bf00      	nop
 8004a1c:	3710      	adds	r7, #16
 8004a1e:	46bd      	mov	sp, r7
 8004a20:	bd80      	pop	{r7, pc}

08004a22 <_ZN6Logger9saveLogs2EPKcS1_>:
void Logger::saveLogs2(const char *folder_name, const char *file_name)
{
 8004a22:	b580      	push	{r7, lr}
 8004a24:	b086      	sub	sp, #24
 8004a26:	af02      	add	r7, sp, #8
 8004a28:	60f8      	str	r0, [r7, #12]
 8004a2a:	60b9      	str	r1, [r7, #8]
 8004a2c:	607a      	str	r2, [r7, #4]
	sd_write_array_float(folder_name, file_name, LOG_DATA_SIZE_TIM2, store_data_float2_, OVER_WRITE); //write
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	f503 527a 	add.w	r2, r3, #16000	; 0x3e80
 8004a34:	2300      	movs	r3, #0
 8004a36:	9300      	str	r3, [sp, #0]
 8004a38:	4613      	mov	r3, r2
 8004a3a:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 8004a3e:	6879      	ldr	r1, [r7, #4]
 8004a40:	68b8      	ldr	r0, [r7, #8]
 8004a42:	f7fc fedd 	bl	8001800 <sd_write_array_float>
}
 8004a46:	bf00      	nop
 8004a48:	3710      	adds	r7, #16
 8004a4a:	46bd      	mov	sp, r7
 8004a4c:	bd80      	pop	{r7, pc}

08004a4e <_ZN6Logger20saveDistanceAndThetaEPKcS1_S1_>:
void Logger::saveLogs2Int(const char *folder_name, const char *file_name)
{
	sd_write_array_int(folder_name, file_name, LOG_DATA_SIZE_TIM2, store_data_int2_, OVER_WRITE); //write
}
void Logger::saveDistanceAndTheta(const char *folder_name, const char *file_name1, const char *file_name2)
{
 8004a4e:	b580      	push	{r7, lr}
 8004a50:	b086      	sub	sp, #24
 8004a52:	af02      	add	r7, sp, #8
 8004a54:	60f8      	str	r0, [r7, #12]
 8004a56:	60b9      	str	r1, [r7, #8]
 8004a58:	607a      	str	r2, [r7, #4]
 8004a5a:	603b      	str	r3, [r7, #0]
	sd_write_array_float(folder_name, file_name1, LOG_DATA_SIZE_DIS, store_distance_, OVER_WRITE); //write
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	f503 433b 	add.w	r3, r3, #47872	; 0xbb00
 8004a62:	3380      	adds	r3, #128	; 0x80
 8004a64:	2200      	movs	r2, #0
 8004a66:	9200      	str	r2, [sp, #0]
 8004a68:	f241 7270 	movw	r2, #6000	; 0x1770
 8004a6c:	6879      	ldr	r1, [r7, #4]
 8004a6e:	68b8      	ldr	r0, [r7, #8]
 8004a70:	f7fc fec6 	bl	8001800 <sd_write_array_float>
	sd_write_array_float(folder_name, file_name2, LOG_DATA_SIZE_DIS, store_theta_, OVER_WRITE); //write
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	f503 338c 	add.w	r3, r3, #71680	; 0x11800
 8004a7a:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 8004a7e:	2200      	movs	r2, #0
 8004a80:	9200      	str	r2, [sp, #0]
 8004a82:	f241 7270 	movw	r2, #6000	; 0x1770
 8004a86:	6839      	ldr	r1, [r7, #0]
 8004a88:	68b8      	ldr	r0, [r7, #8]
 8004a8a:	f7fc feb9 	bl	8001800 <sd_write_array_float>
}
 8004a8e:	bf00      	nop
 8004a90:	3710      	adds	r7, #16
 8004a92:	46bd      	mov	sp, r7
 8004a94:	bd80      	pop	{r7, pc}

08004a96 <_ZN6Logger21saveDistanceAndTheta2EPKcS1_S1_>:

void Logger::saveDistanceAndTheta2(const char *folder_name, const char *file_name1, const char *file_name2)
{
 8004a96:	b580      	push	{r7, lr}
 8004a98:	b086      	sub	sp, #24
 8004a9a:	af02      	add	r7, sp, #8
 8004a9c:	60f8      	str	r0, [r7, #12]
 8004a9e:	60b9      	str	r1, [r7, #8]
 8004aa0:	607a      	str	r2, [r7, #4]
 8004aa2:	603b      	str	r3, [r7, #0]
	sd_write_array_float(folder_name, file_name1, LOG_DATA_SIZE_DIS, store_distance2_, OVER_WRITE); //write
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	f503 33bb 	add.w	r3, r3, #95744	; 0x17600
 8004aaa:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8004aae:	2200      	movs	r2, #0
 8004ab0:	9200      	str	r2, [sp, #0]
 8004ab2:	f241 7270 	movw	r2, #6000	; 0x1770
 8004ab6:	6879      	ldr	r1, [r7, #4]
 8004ab8:	68b8      	ldr	r0, [r7, #8]
 8004aba:	f7fc fea1 	bl	8001800 <sd_write_array_float>
	sd_write_array_float(folder_name, file_name2, LOG_DATA_SIZE_DIS, store_theta2_, OVER_WRITE); //write
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	f503 33ea 	add.w	r3, r3, #119808	; 0x1d400
 8004ac4:	33c0      	adds	r3, #192	; 0xc0
 8004ac6:	2200      	movs	r2, #0
 8004ac8:	9200      	str	r2, [sp, #0]
 8004aca:	f241 7270 	movw	r2, #6000	; 0x1770
 8004ace:	6839      	ldr	r1, [r7, #0]
 8004ad0:	68b8      	ldr	r0, [r7, #8]
 8004ad2:	f7fc fe95 	bl	8001800 <sd_write_array_float>
}
 8004ad6:	bf00      	nop
 8004ad8:	3710      	adds	r7, #16
 8004ada:	46bd      	mov	sp, r7
 8004adc:	bd80      	pop	{r7, pc}

08004ade <_ZN6Logger22importDistanceAndThetaEPKcS1_S1_>:

void Logger::importDistanceAndTheta(const char *folder_name, const char *file_name1, const char *file_name2)
{
 8004ade:	b580      	push	{r7, lr}
 8004ae0:	b084      	sub	sp, #16
 8004ae2:	af00      	add	r7, sp, #0
 8004ae4:	60f8      	str	r0, [r7, #12]
 8004ae6:	60b9      	str	r1, [r7, #8]
 8004ae8:	607a      	str	r2, [r7, #4]
 8004aea:	603b      	str	r3, [r7, #0]
	sd_read_array_float(folder_name, file_name1, LOG_DATA_SIZE_DIS, store_distance_); //read
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	f503 433b 	add.w	r3, r3, #47872	; 0xbb00
 8004af2:	3380      	adds	r3, #128	; 0x80
 8004af4:	f241 7270 	movw	r2, #6000	; 0x1770
 8004af8:	6879      	ldr	r1, [r7, #4]
 8004afa:	68b8      	ldr	r0, [r7, #8]
 8004afc:	f7fc fee6 	bl	80018cc <sd_read_array_float>
	sd_read_array_float(folder_name, file_name2, LOG_DATA_SIZE_DIS, store_theta_); //read
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	f503 338c 	add.w	r3, r3, #71680	; 0x11800
 8004b06:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 8004b0a:	f241 7270 	movw	r2, #6000	; 0x1770
 8004b0e:	6839      	ldr	r1, [r7, #0]
 8004b10:	68b8      	ldr	r0, [r7, #8]
 8004b12:	f7fc fedb 	bl	80018cc <sd_read_array_float>
}
 8004b16:	bf00      	nop
 8004b18:	3710      	adds	r7, #16
 8004b1a:	46bd      	mov	sp, r7
 8004b1c:	bd80      	pop	{r7, pc}

08004b1e <_ZN6Logger10resetLogs2Ev>:
	log_index_tim2_ = 0;
	log_index_dis_ = 0;
}

void Logger::resetLogs2()
{
 8004b1e:	b480      	push	{r7}
 8004b20:	b08b      	sub	sp, #44	; 0x2c
 8004b22:	af00      	add	r7, sp, #0
 8004b24:	6078      	str	r0, [r7, #4]
	for(auto &log : store_distance2_){
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	f503 33bb 	add.w	r3, r3, #95744	; 0x17600
 8004b2c:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8004b30:	61fb      	str	r3, [r7, #28]
 8004b32:	69fb      	ldr	r3, [r7, #28]
 8004b34:	627b      	str	r3, [r7, #36]	; 0x24
 8004b36:	69fb      	ldr	r3, [r7, #28]
 8004b38:	f503 43bb 	add.w	r3, r3, #23936	; 0x5d80
 8004b3c:	3340      	adds	r3, #64	; 0x40
 8004b3e:	61bb      	str	r3, [r7, #24]
 8004b40:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004b42:	69bb      	ldr	r3, [r7, #24]
 8004b44:	429a      	cmp	r2, r3
 8004b46:	d009      	beq.n	8004b5c <_ZN6Logger10resetLogs2Ev+0x3e>
 8004b48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b4a:	617b      	str	r3, [r7, #20]
		log = 0;
 8004b4c:	697b      	ldr	r3, [r7, #20]
 8004b4e:	f04f 0200 	mov.w	r2, #0
 8004b52:	601a      	str	r2, [r3, #0]
	for(auto &log : store_distance2_){
 8004b54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b56:	3304      	adds	r3, #4
 8004b58:	627b      	str	r3, [r7, #36]	; 0x24
 8004b5a:	e7f1      	b.n	8004b40 <_ZN6Logger10resetLogs2Ev+0x22>
	}
	for(auto &log : store_theta2_){
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	f503 33ea 	add.w	r3, r3, #119808	; 0x1d400
 8004b62:	33c0      	adds	r3, #192	; 0xc0
 8004b64:	613b      	str	r3, [r7, #16]
 8004b66:	693b      	ldr	r3, [r7, #16]
 8004b68:	623b      	str	r3, [r7, #32]
 8004b6a:	693b      	ldr	r3, [r7, #16]
 8004b6c:	f503 43bb 	add.w	r3, r3, #23936	; 0x5d80
 8004b70:	3340      	adds	r3, #64	; 0x40
 8004b72:	60fb      	str	r3, [r7, #12]
 8004b74:	6a3a      	ldr	r2, [r7, #32]
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	429a      	cmp	r2, r3
 8004b7a:	d009      	beq.n	8004b90 <_ZN6Logger10resetLogs2Ev+0x72>
 8004b7c:	6a3b      	ldr	r3, [r7, #32]
 8004b7e:	60bb      	str	r3, [r7, #8]
		log = 0;
 8004b80:	68bb      	ldr	r3, [r7, #8]
 8004b82:	f04f 0200 	mov.w	r2, #0
 8004b86:	601a      	str	r2, [r3, #0]
	for(auto &log : store_theta2_){
 8004b88:	6a3b      	ldr	r3, [r7, #32]
 8004b8a:	3304      	adds	r3, #4
 8004b8c:	623b      	str	r3, [r7, #32]
 8004b8e:	e7f1      	b.n	8004b74 <_ZN6Logger10resetLogs2Ev+0x56>
	}

	log_index_tim_ = 0;
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	f503 330c 	add.w	r3, r3, #143360	; 0x23000
 8004b96:	f203 2382 	addw	r3, r3, #642	; 0x282
 8004b9a:	2200      	movs	r2, #0
 8004b9c:	801a      	strh	r2, [r3, #0]
	log_index_tim2_ = 0;
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	f503 330c 	add.w	r3, r3, #143360	; 0x23000
 8004ba4:	f503 7321 	add.w	r3, r3, #644	; 0x284
 8004ba8:	2200      	movs	r2, #0
 8004baa:	801a      	strh	r2, [r3, #0]
	log_index_dis_ = 0;
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	f503 330c 	add.w	r3, r3, #143360	; 0x23000
 8004bb2:	f203 238a 	addw	r3, r3, #650	; 0x28a
 8004bb6:	2200      	movs	r2, #0
 8004bb8:	801a      	strh	r2, [r3, #0]
}
 8004bba:	bf00      	nop
 8004bbc:	372c      	adds	r7, #44	; 0x2c
 8004bbe:	46bd      	mov	sp, r7
 8004bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bc4:	4770      	bx	lr

08004bc6 <_ZN6Logger8resetIdxEv>:
void Logger::resetIdx()
{
 8004bc6:	b480      	push	{r7}
 8004bc8:	b083      	sub	sp, #12
 8004bca:	af00      	add	r7, sp, #0
 8004bcc:	6078      	str	r0, [r7, #4]
	log_index_tim_ = 0;
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	f503 330c 	add.w	r3, r3, #143360	; 0x23000
 8004bd4:	f203 2382 	addw	r3, r3, #642	; 0x282
 8004bd8:	2200      	movs	r2, #0
 8004bda:	801a      	strh	r2, [r3, #0]
	log_index_tim2_ = 0;
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	f503 330c 	add.w	r3, r3, #143360	; 0x23000
 8004be2:	f503 7321 	add.w	r3, r3, #644	; 0x284
 8004be6:	2200      	movs	r2, #0
 8004be8:	801a      	strh	r2, [r3, #0]
	log_index_dis_ = 0;
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	f503 330c 	add.w	r3, r3, #143360	; 0x23000
 8004bf0:	f203 238a 	addw	r3, r3, #650	; 0x28a
 8004bf4:	2200      	movs	r2, #0
 8004bf6:	801a      	strh	r2, [r3, #0]
}
 8004bf8:	bf00      	nop
 8004bfa:	370c      	adds	r7, #12
 8004bfc:	46bd      	mov	sp, r7
 8004bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c02:	4770      	bx	lr

08004c04 <_ZN6Logger5startEv>:

void Logger::start()
{
 8004c04:	b480      	push	{r7}
 8004c06:	b083      	sub	sp, #12
 8004c08:	af00      	add	r7, sp, #0
 8004c0a:	6078      	str	r0, [r7, #4]
	log_index_tim_ = 0;
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	f503 330c 	add.w	r3, r3, #143360	; 0x23000
 8004c12:	f203 2382 	addw	r3, r3, #642	; 0x282
 8004c16:	2200      	movs	r2, #0
 8004c18:	801a      	strh	r2, [r3, #0]
	log_index_tim2_ = 0;
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	f503 330c 	add.w	r3, r3, #143360	; 0x23000
 8004c20:	f503 7321 	add.w	r3, r3, #644	; 0x284
 8004c24:	2200      	movs	r2, #0
 8004c26:	801a      	strh	r2, [r3, #0]
	recording_flag_ = true;
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	f503 330c 	add.w	r3, r3, #143360	; 0x23000
 8004c2e:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8004c32:	2201      	movs	r2, #1
 8004c34:	701a      	strb	r2, [r3, #0]
}
 8004c36:	bf00      	nop
 8004c38:	370c      	adds	r7, #12
 8004c3a:	46bd      	mov	sp, r7
 8004c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c40:	4770      	bx	lr

08004c42 <_ZN6Logger4stopEv>:

void Logger::stop()
{
 8004c42:	b480      	push	{r7}
 8004c44:	b083      	sub	sp, #12
 8004c46:	af00      	add	r7, sp, #0
 8004c48:	6078      	str	r0, [r7, #4]
	recording_flag_ = false;
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	f503 330c 	add.w	r3, r3, #143360	; 0x23000
 8004c50:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8004c54:	2200      	movs	r2, #0
 8004c56:	701a      	strb	r2, [r3, #0]
}
 8004c58:	bf00      	nop
 8004c5a:	370c      	adds	r7, #12
 8004c5c:	46bd      	mov	sp, r7
 8004c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c62:	4770      	bx	lr

08004c64 <_ZN5MotorC1Ev>:

#include "Motor.hpp"
#include "G_variables.h"


Motor::Motor() : temp_left_counter_period_(0), temp_right_counter_period_(0){}
 8004c64:	b480      	push	{r7}
 8004c66:	b083      	sub	sp, #12
 8004c68:	af00      	add	r7, sp, #0
 8004c6a:	6078      	str	r0, [r7, #4]
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	2200      	movs	r2, #0
 8004c70:	801a      	strh	r2, [r3, #0]
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	2200      	movs	r2, #0
 8004c76:	805a      	strh	r2, [r3, #2]
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	4618      	mov	r0, r3
 8004c7c:	370c      	adds	r7, #12
 8004c7e:	46bd      	mov	sp, r7
 8004c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c84:	4770      	bx	lr
	...

08004c88 <_ZN5Motor4initEv>:

void Motor::init()
{
 8004c88:	b580      	push	{r7, lr}
 8004c8a:	b082      	sub	sp, #8
 8004c8c:	af00      	add	r7, sp, #0
 8004c8e:	6078      	str	r0, [r7, #4]
	//PWM start
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 8004c90:	2108      	movs	r1, #8
 8004c92:	4805      	ldr	r0, [pc, #20]	; (8004ca8 <_ZN5Motor4initEv+0x20>)
 8004c94:	f00a f8d8 	bl	800ee48 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4);
 8004c98:	210c      	movs	r1, #12
 8004c9a:	4803      	ldr	r0, [pc, #12]	; (8004ca8 <_ZN5Motor4initEv+0x20>)
 8004c9c:	f00a f8d4 	bl	800ee48 <HAL_TIM_PWM_Start>

}
 8004ca0:	bf00      	nop
 8004ca2:	3708      	adds	r7, #8
 8004ca4:	46bd      	mov	sp, r7
 8004ca6:	bd80      	pop	{r7, pc}
 8004ca8:	2004a5e0 	.word	0x2004a5e0

08004cac <_ZN5Motor9motorCtrlEv>:

void Motor::motorCtrl()
{
 8004cac:	b580      	push	{r7, lr}
 8004cae:	b084      	sub	sp, #16
 8004cb0:	af00      	add	r7, sp, #0
 8004cb2:	6078      	str	r0, [r7, #4]
	uint16_t left_counter_period, right_counter_period;

	if(temp_left_counter_period_ < 0) {
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	da0d      	bge.n	8004cda <_ZN5Motor9motorCtrlEv+0x2e>
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_9, GPIO_PIN_RESET);
 8004cbe:	2200      	movs	r2, #0
 8004cc0:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004cc4:	481f      	ldr	r0, [pc, #124]	; (8004d44 <_ZN5Motor9motorCtrlEv+0x98>)
 8004cc6:	f006 f9a5 	bl	800b014 <HAL_GPIO_WritePin>
		left_counter_period = -1 * temp_left_counter_period_;
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004cd0:	b29b      	uxth	r3, r3
 8004cd2:	425b      	negs	r3, r3
 8004cd4:	b29b      	uxth	r3, r3
 8004cd6:	81fb      	strh	r3, [r7, #14]
 8004cd8:	e00a      	b.n	8004cf0 <_ZN5Motor9motorCtrlEv+0x44>
	}
	else{
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_9, GPIO_PIN_SET);
 8004cda:	2201      	movs	r2, #1
 8004cdc:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004ce0:	4818      	ldr	r0, [pc, #96]	; (8004d44 <_ZN5Motor9motorCtrlEv+0x98>)
 8004ce2:	f006 f997 	bl	800b014 <HAL_GPIO_WritePin>
		left_counter_period = temp_left_counter_period_;
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004cec:	b29b      	uxth	r3, r3
 8004cee:	81fb      	strh	r3, [r7, #14]
	}

	if(temp_right_counter_period_ < 0) {
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	da0d      	bge.n	8004d16 <_ZN5Motor9motorCtrlEv+0x6a>
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_10, GPIO_PIN_SET);
 8004cfa:	2201      	movs	r2, #1
 8004cfc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004d00:	4810      	ldr	r0, [pc, #64]	; (8004d44 <_ZN5Motor9motorCtrlEv+0x98>)
 8004d02:	f006 f987 	bl	800b014 <HAL_GPIO_WritePin>
		right_counter_period = -1 * temp_right_counter_period_;
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8004d0c:	b29b      	uxth	r3, r3
 8004d0e:	425b      	negs	r3, r3
 8004d10:	b29b      	uxth	r3, r3
 8004d12:	81bb      	strh	r3, [r7, #12]
 8004d14:	e00a      	b.n	8004d2c <_ZN5Motor9motorCtrlEv+0x80>
	}
	else{
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_10, GPIO_PIN_RESET);
 8004d16:	2200      	movs	r2, #0
 8004d18:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004d1c:	4809      	ldr	r0, [pc, #36]	; (8004d44 <_ZN5Motor9motorCtrlEv+0x98>)
 8004d1e:	f006 f979 	bl	800b014 <HAL_GPIO_WritePin>
		right_counter_period = temp_right_counter_period_;
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8004d28:	b29b      	uxth	r3, r3
 8004d2a:	81bb      	strh	r3, [r7, #12]
	}

	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, left_counter_period);
 8004d2c:	89fa      	ldrh	r2, [r7, #14]
 8004d2e:	4b06      	ldr	r3, [pc, #24]	; (8004d48 <_ZN5Motor9motorCtrlEv+0x9c>)
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	63da      	str	r2, [r3, #60]	; 0x3c
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, right_counter_period);
 8004d34:	89ba      	ldrh	r2, [r7, #12]
 8004d36:	4b04      	ldr	r3, [pc, #16]	; (8004d48 <_ZN5Motor9motorCtrlEv+0x9c>)
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	641a      	str	r2, [r3, #64]	; 0x40
}
 8004d3c:	bf00      	nop
 8004d3e:	3710      	adds	r7, #16
 8004d40:	46bd      	mov	sp, r7
 8004d42:	bd80      	pop	{r7, pc}
 8004d44:	40020c00 	.word	0x40020c00
 8004d48:	2004a5e0 	.word	0x2004a5e0

08004d4c <_ZN5Motor8setRatioEdd>:

void Motor::setRatio(double left_ratio, double right_ratio)
{
 8004d4c:	b590      	push	{r4, r7, lr}
 8004d4e:	b087      	sub	sp, #28
 8004d50:	af00      	add	r7, sp, #0
 8004d52:	6178      	str	r0, [r7, #20]
 8004d54:	ed87 0b02 	vstr	d0, [r7, #8]
 8004d58:	ed87 1b00 	vstr	d1, [r7]
	if(left_ratio > 1) left_ratio = 1;
 8004d5c:	f04f 0200 	mov.w	r2, #0
 8004d60:	4b30      	ldr	r3, [pc, #192]	; (8004e24 <_ZN5Motor8setRatioEdd+0xd8>)
 8004d62:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004d66:	f7fb feef 	bl	8000b48 <__aeabi_dcmpgt>
 8004d6a:	4603      	mov	r3, r0
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d005      	beq.n	8004d7c <_ZN5Motor8setRatioEdd+0x30>
 8004d70:	f04f 0300 	mov.w	r3, #0
 8004d74:	4c2b      	ldr	r4, [pc, #172]	; (8004e24 <_ZN5Motor8setRatioEdd+0xd8>)
 8004d76:	e9c7 3402 	strd	r3, r4, [r7, #8]
 8004d7a:	e00e      	b.n	8004d9a <_ZN5Motor8setRatioEdd+0x4e>
	else if(left_ratio < -1) left_ratio = -1;
 8004d7c:	f04f 0200 	mov.w	r2, #0
 8004d80:	4b29      	ldr	r3, [pc, #164]	; (8004e28 <_ZN5Motor8setRatioEdd+0xdc>)
 8004d82:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004d86:	f7fb fec1 	bl	8000b0c <__aeabi_dcmplt>
 8004d8a:	4603      	mov	r3, r0
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d004      	beq.n	8004d9a <_ZN5Motor8setRatioEdd+0x4e>
 8004d90:	f04f 0300 	mov.w	r3, #0
 8004d94:	4c24      	ldr	r4, [pc, #144]	; (8004e28 <_ZN5Motor8setRatioEdd+0xdc>)
 8004d96:	e9c7 3402 	strd	r3, r4, [r7, #8]
	if(right_ratio > 1) right_ratio = 1;
 8004d9a:	f04f 0200 	mov.w	r2, #0
 8004d9e:	4b21      	ldr	r3, [pc, #132]	; (8004e24 <_ZN5Motor8setRatioEdd+0xd8>)
 8004da0:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004da4:	f7fb fed0 	bl	8000b48 <__aeabi_dcmpgt>
 8004da8:	4603      	mov	r3, r0
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d005      	beq.n	8004dba <_ZN5Motor8setRatioEdd+0x6e>
 8004dae:	f04f 0300 	mov.w	r3, #0
 8004db2:	4c1c      	ldr	r4, [pc, #112]	; (8004e24 <_ZN5Motor8setRatioEdd+0xd8>)
 8004db4:	e9c7 3400 	strd	r3, r4, [r7]
 8004db8:	e00e      	b.n	8004dd8 <_ZN5Motor8setRatioEdd+0x8c>
	else if(right_ratio < -1) right_ratio = -1;
 8004dba:	f04f 0200 	mov.w	r2, #0
 8004dbe:	4b1a      	ldr	r3, [pc, #104]	; (8004e28 <_ZN5Motor8setRatioEdd+0xdc>)
 8004dc0:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004dc4:	f7fb fea2 	bl	8000b0c <__aeabi_dcmplt>
 8004dc8:	4603      	mov	r3, r0
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d004      	beq.n	8004dd8 <_ZN5Motor8setRatioEdd+0x8c>
 8004dce:	f04f 0300 	mov.w	r3, #0
 8004dd2:	4c15      	ldr	r4, [pc, #84]	; (8004e28 <_ZN5Motor8setRatioEdd+0xdc>)
 8004dd4:	e9c7 3400 	strd	r3, r4, [r7]

	temp_left_counter_period_ = (int)((double)MAX_COUNTER_PERIOD * left_ratio);
 8004dd8:	f04f 0200 	mov.w	r2, #0
 8004ddc:	4b13      	ldr	r3, [pc, #76]	; (8004e2c <_ZN5Motor8setRatioEdd+0xe0>)
 8004dde:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004de2:	f7fb fc21 	bl	8000628 <__aeabi_dmul>
 8004de6:	4603      	mov	r3, r0
 8004de8:	460c      	mov	r4, r1
 8004dea:	4618      	mov	r0, r3
 8004dec:	4621      	mov	r1, r4
 8004dee:	f7fb fecb 	bl	8000b88 <__aeabi_d2iz>
 8004df2:	4603      	mov	r3, r0
 8004df4:	b21a      	sxth	r2, r3
 8004df6:	697b      	ldr	r3, [r7, #20]
 8004df8:	801a      	strh	r2, [r3, #0]
	temp_right_counter_period_ = (int)((double)MAX_COUNTER_PERIOD * right_ratio);
 8004dfa:	f04f 0200 	mov.w	r2, #0
 8004dfe:	4b0b      	ldr	r3, [pc, #44]	; (8004e2c <_ZN5Motor8setRatioEdd+0xe0>)
 8004e00:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004e04:	f7fb fc10 	bl	8000628 <__aeabi_dmul>
 8004e08:	4603      	mov	r3, r0
 8004e0a:	460c      	mov	r4, r1
 8004e0c:	4618      	mov	r0, r3
 8004e0e:	4621      	mov	r1, r4
 8004e10:	f7fb feba 	bl	8000b88 <__aeabi_d2iz>
 8004e14:	4603      	mov	r3, r0
 8004e16:	b21a      	sxth	r2, r3
 8004e18:	697b      	ldr	r3, [r7, #20]
 8004e1a:	805a      	strh	r2, [r3, #2]

}
 8004e1c:	bf00      	nop
 8004e1e:	371c      	adds	r7, #28
 8004e20:	46bd      	mov	sp, r7
 8004e22:	bd90      	pop	{r4, r7, pc}
 8004e24:	3ff00000 	.word	0x3ff00000
 8004e28:	bff00000 	.word	0xbff00000
 8004e2c:	409c2000 	.word	0x409c2000

08004e30 <_ZN8OdometryC1EP7EncoderP3IMUP12VelocityCtrl>:

#define DELTA_T 0.001

float monitor_x, monitor_y, monitor_theta;

Odometry::Odometry(Encoder *encoder, IMU *imu, VelocityCtrl *velocity_ctrl) : x_robot_(0), y_robot_(0), theta_(0), x_sens_(0), y_sens_(0)
 8004e30:	b490      	push	{r4, r7}
 8004e32:	b084      	sub	sp, #16
 8004e34:	af00      	add	r7, sp, #0
 8004e36:	60f8      	str	r0, [r7, #12]
 8004e38:	60b9      	str	r1, [r7, #8]
 8004e3a:	607a      	str	r2, [r7, #4]
 8004e3c:	603b      	str	r3, [r7, #0]
 8004e3e:	68fa      	ldr	r2, [r7, #12]
 8004e40:	f04f 0300 	mov.w	r3, #0
 8004e44:	f04f 0400 	mov.w	r4, #0
 8004e48:	e9c2 3404 	strd	r3, r4, [r2, #16]
 8004e4c:	68fa      	ldr	r2, [r7, #12]
 8004e4e:	f04f 0300 	mov.w	r3, #0
 8004e52:	f04f 0400 	mov.w	r4, #0
 8004e56:	e9c2 3406 	strd	r3, r4, [r2, #24]
 8004e5a:	68fa      	ldr	r2, [r7, #12]
 8004e5c:	f04f 0300 	mov.w	r3, #0
 8004e60:	f04f 0400 	mov.w	r4, #0
 8004e64:	e9c2 3408 	strd	r3, r4, [r2, #32]
 8004e68:	68fa      	ldr	r2, [r7, #12]
 8004e6a:	f04f 0300 	mov.w	r3, #0
 8004e6e:	f04f 0400 	mov.w	r4, #0
 8004e72:	e9c2 340a 	strd	r3, r4, [r2, #40]	; 0x28
 8004e76:	68fa      	ldr	r2, [r7, #12]
 8004e78:	f04f 0300 	mov.w	r3, #0
 8004e7c:	f04f 0400 	mov.w	r4, #0
 8004e80:	e9c2 340c 	strd	r3, r4, [r2, #48]	; 0x30
{
	encoder_ = encoder;
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	68ba      	ldr	r2, [r7, #8]
 8004e88:	601a      	str	r2, [r3, #0]
	imu_ = imu;
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	687a      	ldr	r2, [r7, #4]
 8004e8e:	605a      	str	r2, [r3, #4]
	velocity_ctrl_ = velocity_ctrl;
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	683a      	ldr	r2, [r7, #0]
 8004e94:	609a      	str	r2, [r3, #8]
}
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	4618      	mov	r0, r3
 8004e9a:	3710      	adds	r7, #16
 8004e9c:	46bd      	mov	sp, r7
 8004e9e:	bc90      	pop	{r4, r7}
 8004ea0:	4770      	bx	lr
 8004ea2:	0000      	movs	r0, r0
 8004ea4:	0000      	movs	r0, r0
	...

08004ea8 <_ZN8Odometry12calcPotitionEv>:


void Odometry::calcPotition()
{
 8004ea8:	b590      	push	{r4, r7, lr}
 8004eaa:	b085      	sub	sp, #20
 8004eac:	af00      	add	r7, sp, #0
 8004eae:	6078      	str	r0, [r7, #4]
	//float current_velocity = velocity_ctrl_->getCurrentVelocity();
	double current_omega = imu_->getOmega();
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	685b      	ldr	r3, [r3, #4]
 8004eb4:	4618      	mov	r0, r3
 8004eb6:	f7fc ff5b 	bl	8001d70 <_ZN3IMU8getOmegaEv>
 8004eba:	ee10 3a10 	vmov	r3, s0
 8004ebe:	4618      	mov	r0, r3
 8004ec0:	f7fb fb5a 	bl	8000578 <__aeabi_f2d>
 8004ec4:	4603      	mov	r3, r0
 8004ec6:	460c      	mov	r4, r1
 8004ec8:	e9c7 3402 	strd	r3, r4, [r7, #8]
	//float distance = encoder_->getDistance();

	delta_theta_ = current_omega * DELTA_T;
 8004ecc:	a310      	add	r3, pc, #64	; (adr r3, 8004f10 <_ZN8Odometry12calcPotitionEv+0x68>)
 8004ece:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ed2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004ed6:	f7fb fba7 	bl	8000628 <__aeabi_dmul>
 8004eda:	4603      	mov	r3, r0
 8004edc:	460c      	mov	r4, r1
 8004ede:	687a      	ldr	r2, [r7, #4]
 8004ee0:	e9c2 340e 	strd	r3, r4, [r2, #56]	; 0x38

	//x_robot_ = x_robot_ + distance * cos(theta_ + delta_theta_ / 2);
	//y_robot_ = y_robot_ + distance * sin(theta_ + delta_theta_ / 2);
	theta_= theta_ + delta_theta_;
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	e9d3 0108 	ldrd	r0, r1, [r3, #32]
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	e9d3 340e 	ldrd	r3, r4, [r3, #56]	; 0x38
 8004ef0:	461a      	mov	r2, r3
 8004ef2:	4623      	mov	r3, r4
 8004ef4:	f7fb f9e2 	bl	80002bc <__adddf3>
 8004ef8:	4603      	mov	r3, r0
 8004efa:	460c      	mov	r4, r1
 8004efc:	687a      	ldr	r2, [r7, #4]
 8004efe:	e9c2 3408 	strd	r3, r4, [r2, #32]
	//y_sens_ = y_robot_ + SENSOR_LENGTH * sin(theta_);

	//monitor_x = x_sens_;
	//monitor_y = y_sens_;
	//monitor_theta = theta_;
}
 8004f02:	bf00      	nop
 8004f04:	3714      	adds	r7, #20
 8004f06:	46bd      	mov	sp, r7
 8004f08:	bd90      	pop	{r4, r7, pc}
 8004f0a:	bf00      	nop
 8004f0c:	f3af 8000 	nop.w
 8004f10:	d2f1a9fc 	.word	0xd2f1a9fc
 8004f14:	3f50624d 	.word	0x3f50624d

08004f18 <_ZN8Odometry4flipEv>:

void Odometry::flip()
{
 8004f18:	b580      	push	{r7, lr}
 8004f1a:	b082      	sub	sp, #8
 8004f1c:	af00      	add	r7, sp, #0
 8004f1e:	6078      	str	r0, [r7, #4]
	calcPotition();
 8004f20:	6878      	ldr	r0, [r7, #4]
 8004f22:	f7ff ffc1 	bl	8004ea8 <_ZN8Odometry12calcPotitionEv>
}
 8004f26:	bf00      	nop
 8004f28:	3708      	adds	r7, #8
 8004f2a:	46bd      	mov	sp, r7
 8004f2c:	bd80      	pop	{r7, pc}

08004f2e <_ZN8Odometry8getThetaEv>:
{
	return y_sens_;
}

double Odometry::getTheta()
{
 8004f2e:	b490      	push	{r4, r7}
 8004f30:	b082      	sub	sp, #8
 8004f32:	af00      	add	r7, sp, #0
 8004f34:	6078      	str	r0, [r7, #4]
	return theta_;
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	e9d3 3408 	ldrd	r3, r4, [r3, #32]
 8004f3c:	ec44 3b17 	vmov	d7, r3, r4
}
 8004f40:	eeb0 0a47 	vmov.f32	s0, s14
 8004f44:	eef0 0a67 	vmov.f32	s1, s15
 8004f48:	3708      	adds	r7, #8
 8004f4a:	46bd      	mov	sp, r7
 8004f4c:	bc90      	pop	{r4, r7}
 8004f4e:	4770      	bx	lr

08004f50 <_ZN8Odometry13clearPotitionEv>:
{
	return delta_theta_;
}

void Odometry::clearPotition()
{
 8004f50:	b490      	push	{r4, r7}
 8004f52:	b082      	sub	sp, #8
 8004f54:	af00      	add	r7, sp, #0
 8004f56:	6078      	str	r0, [r7, #4]
	x_sens_ = 0;
 8004f58:	687a      	ldr	r2, [r7, #4]
 8004f5a:	f04f 0300 	mov.w	r3, #0
 8004f5e:	f04f 0400 	mov.w	r4, #0
 8004f62:	e9c2 340a 	strd	r3, r4, [r2, #40]	; 0x28
	y_sens_ = 0;
 8004f66:	687a      	ldr	r2, [r7, #4]
 8004f68:	f04f 0300 	mov.w	r3, #0
 8004f6c:	f04f 0400 	mov.w	r4, #0
 8004f70:	e9c2 340c 	strd	r3, r4, [r2, #48]	; 0x30
	theta_ = 0;
 8004f74:	687a      	ldr	r2, [r7, #4]
 8004f76:	f04f 0300 	mov.w	r3, #0
 8004f7a:	f04f 0400 	mov.w	r4, #0
 8004f7e:	e9c2 3408 	strd	r3, r4, [r2, #32]
}
 8004f82:	bf00      	nop
 8004f84:	3708      	adds	r7, #8
 8004f86:	46bd      	mov	sp, r7
 8004f88:	bc90      	pop	{r4, r7}
 8004f8a:	4770      	bx	lr

08004f8c <_ZN13PathFollowingC1Ev>:

uint16_t mon_ref_num;
double mon_x, mon_y, mon_th;
double mon_log_dis, mon_log_th;

PathFollowing::PathFollowing() : execute_flag_(false), x_tar_(0), y_tar_(0), th_tar_(0), ref_num(0)
 8004f8c:	b490      	push	{r4, r7}
 8004f8e:	b082      	sub	sp, #8
 8004f90:	af00      	add	r7, sp, #0
 8004f92:	6078      	str	r0, [r7, #4]
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	2200      	movs	r2, #0
 8004f98:	701a      	strb	r2, [r3, #0]
 8004f9a:	687a      	ldr	r2, [r7, #4]
 8004f9c:	f04f 0300 	mov.w	r3, #0
 8004fa0:	f04f 0400 	mov.w	r4, #0
 8004fa4:	e9c2 3402 	strd	r3, r4, [r2, #8]
 8004fa8:	687a      	ldr	r2, [r7, #4]
 8004faa:	f04f 0300 	mov.w	r3, #0
 8004fae:	f04f 0400 	mov.w	r4, #0
 8004fb2:	e9c2 3404 	strd	r3, r4, [r2, #16]
 8004fb6:	687a      	ldr	r2, [r7, #4]
 8004fb8:	f04f 0300 	mov.w	r3, #0
 8004fbc:	f04f 0400 	mov.w	r4, #0
 8004fc0:	e9c2 3406 	strd	r3, r4, [r2, #24]
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	f503 33bb 	add.w	r3, r3, #95744	; 0x17600
 8004fca:	f503 7390 	add.w	r3, r3, #288	; 0x120
 8004fce:	2200      	movs	r2, #0
 8004fd0:	801a      	strh	r2, [r3, #0]
{
	rtParam.kx = 0;
 8004fd2:	4a29      	ldr	r2, [pc, #164]	; (8005078 <_ZN13PathFollowingC1Ev+0xec>)
 8004fd4:	f04f 0300 	mov.w	r3, #0
 8004fd8:	f04f 0400 	mov.w	r4, #0
 8004fdc:	e9c2 3400 	strd	r3, r4, [r2]
	rtParam.ky = 0;
 8004fe0:	4a25      	ldr	r2, [pc, #148]	; (8005078 <_ZN13PathFollowingC1Ev+0xec>)
 8004fe2:	f04f 0300 	mov.w	r3, #0
 8004fe6:	f04f 0400 	mov.w	r4, #0
 8004fea:	e9c2 3402 	strd	r3, r4, [r2, #8]
	rtParam.kt = 0;
 8004fee:	4a22      	ldr	r2, [pc, #136]	; (8005078 <_ZN13PathFollowingC1Ev+0xec>)
 8004ff0:	f04f 0300 	mov.w	r3, #0
 8004ff4:	f04f 0400 	mov.w	r4, #0
 8004ff8:	e9c2 3404 	strd	r3, r4, [r2, #16]
	rtU.target_x = 0;
 8004ffc:	4a1f      	ldr	r2, [pc, #124]	; (800507c <_ZN13PathFollowingC1Ev+0xf0>)
 8004ffe:	f04f 0300 	mov.w	r3, #0
 8005002:	f04f 0400 	mov.w	r4, #0
 8005006:	e9c2 3400 	strd	r3, r4, [r2]
	rtU.target_y = 0;
 800500a:	4a1c      	ldr	r2, [pc, #112]	; (800507c <_ZN13PathFollowingC1Ev+0xf0>)
 800500c:	f04f 0300 	mov.w	r3, #0
 8005010:	f04f 0400 	mov.w	r4, #0
 8005014:	e9c2 3402 	strd	r3, r4, [r2, #8]
	rtU.th = 0;
 8005018:	4a18      	ldr	r2, [pc, #96]	; (800507c <_ZN13PathFollowingC1Ev+0xf0>)
 800501a:	f04f 0300 	mov.w	r3, #0
 800501e:	f04f 0400 	mov.w	r4, #0
 8005022:	e9c2 3404 	strd	r3, r4, [r2, #16]
	rtU.x = 0;
 8005026:	4a15      	ldr	r2, [pc, #84]	; (800507c <_ZN13PathFollowingC1Ev+0xf0>)
 8005028:	f04f 0300 	mov.w	r3, #0
 800502c:	f04f 0400 	mov.w	r4, #0
 8005030:	e9c2 3406 	strd	r3, r4, [r2, #24]
	rtU.y = 0;
 8005034:	4a11      	ldr	r2, [pc, #68]	; (800507c <_ZN13PathFollowingC1Ev+0xf0>)
 8005036:	f04f 0300 	mov.w	r3, #0
 800503a:	f04f 0400 	mov.w	r4, #0
 800503e:	e9c2 3408 	strd	r3, r4, [r2, #32]
	rtU.th_cur = 0;
 8005042:	4a0e      	ldr	r2, [pc, #56]	; (800507c <_ZN13PathFollowingC1Ev+0xf0>)
 8005044:	f04f 0300 	mov.w	r3, #0
 8005048:	f04f 0400 	mov.w	r4, #0
 800504c:	e9c2 340a 	strd	r3, r4, [r2, #40]	; 0x28
	rtY.V_tar = 0;
 8005050:	4a0b      	ldr	r2, [pc, #44]	; (8005080 <_ZN13PathFollowingC1Ev+0xf4>)
 8005052:	f04f 0300 	mov.w	r3, #0
 8005056:	f04f 0400 	mov.w	r4, #0
 800505a:	e9c2 3400 	strd	r3, r4, [r2]
	rtY.tar = 0;
 800505e:	4a08      	ldr	r2, [pc, #32]	; (8005080 <_ZN13PathFollowingC1Ev+0xf4>)
 8005060:	f04f 0300 	mov.w	r3, #0
 8005064:	f04f 0400 	mov.w	r4, #0
 8005068:	e9c2 3402 	strd	r3, r4, [r2, #8]

}
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	4618      	mov	r0, r3
 8005070:	3708      	adds	r7, #8
 8005072:	46bd      	mov	sp, r7
 8005074:	bc90      	pop	{r4, r7}
 8005076:	4770      	bx	lr
 8005078:	2004aae0 	.word	0x2004aae0
 800507c:	2004aa70 	.word	0x2004aa70
 8005080:	2004aad0 	.word	0x2004aad0

08005084 <_ZN13PathFollowing4initEv>:
	}

}

void PathFollowing::init()
{
 8005084:	b580      	push	{r7, lr}
 8005086:	b088      	sub	sp, #32
 8005088:	af00      	add	r7, sp, #0
 800508a:	6078      	str	r0, [r7, #4]
	path_following_initialize();
 800508c:	f001 fd5a 	bl	8006b44 <path_following_initialize>

	double temp_kx, temp_ky, temp_kt;
	sd_read_array_double("PARAMS", "KX.TXT", 1, &temp_kx);
 8005090:	f107 0318 	add.w	r3, r7, #24
 8005094:	2201      	movs	r2, #1
 8005096:	4915      	ldr	r1, [pc, #84]	; (80050ec <_ZN13PathFollowing4initEv+0x68>)
 8005098:	4815      	ldr	r0, [pc, #84]	; (80050f0 <_ZN13PathFollowing4initEv+0x6c>)
 800509a:	f7fc fc5d 	bl	8001958 <sd_read_array_double>
	sd_read_array_double("PARAMS", "KY.TXT", 1, &temp_ky);
 800509e:	f107 0310 	add.w	r3, r7, #16
 80050a2:	2201      	movs	r2, #1
 80050a4:	4913      	ldr	r1, [pc, #76]	; (80050f4 <_ZN13PathFollowing4initEv+0x70>)
 80050a6:	4812      	ldr	r0, [pc, #72]	; (80050f0 <_ZN13PathFollowing4initEv+0x6c>)
 80050a8:	f7fc fc56 	bl	8001958 <sd_read_array_double>
	sd_read_array_double("PARAMS", "KT.TXT", 1, &temp_kt);
 80050ac:	f107 0308 	add.w	r3, r7, #8
 80050b0:	2201      	movs	r2, #1
 80050b2:	4911      	ldr	r1, [pc, #68]	; (80050f8 <_ZN13PathFollowing4initEv+0x74>)
 80050b4:	480e      	ldr	r0, [pc, #56]	; (80050f0 <_ZN13PathFollowing4initEv+0x6c>)
 80050b6:	f7fc fc4f 	bl	8001958 <sd_read_array_double>
	setGain(temp_kx, temp_ky, temp_kt);
 80050ba:	ed97 7b06 	vldr	d7, [r7, #24]
 80050be:	ed97 6b04 	vldr	d6, [r7, #16]
 80050c2:	ed97 5b02 	vldr	d5, [r7, #8]
 80050c6:	eeb0 2a45 	vmov.f32	s4, s10
 80050ca:	eef0 2a65 	vmov.f32	s5, s11
 80050ce:	eeb0 1a46 	vmov.f32	s2, s12
 80050d2:	eef0 1a66 	vmov.f32	s3, s13
 80050d6:	eeb0 0a47 	vmov.f32	s0, s14
 80050da:	eef0 0a67 	vmov.f32	s1, s15
 80050de:	6878      	ldr	r0, [r7, #4]
 80050e0:	f000 f80c 	bl	80050fc <_ZN13PathFollowing7setGainEddd>
}
 80050e4:	bf00      	nop
 80050e6:	3720      	adds	r7, #32
 80050e8:	46bd      	mov	sp, r7
 80050ea:	bd80      	pop	{r7, pc}
 80050ec:	08018ad4 	.word	0x08018ad4
 80050f0:	08018adc 	.word	0x08018adc
 80050f4:	08018ae4 	.word	0x08018ae4
 80050f8:	08018aec 	.word	0x08018aec

080050fc <_ZN13PathFollowing7setGainEddd>:

void PathFollowing::setGain(double kx, double ky, double kt)
{
 80050fc:	b490      	push	{r4, r7}
 80050fe:	b088      	sub	sp, #32
 8005100:	af00      	add	r7, sp, #0
 8005102:	61f8      	str	r0, [r7, #28]
 8005104:	ed87 0b04 	vstr	d0, [r7, #16]
 8005108:	ed87 1b02 	vstr	d1, [r7, #8]
 800510c:	ed87 2b00 	vstr	d2, [r7]
	rtParam.kx = kx;
 8005110:	4a09      	ldr	r2, [pc, #36]	; (8005138 <_ZN13PathFollowing7setGainEddd+0x3c>)
 8005112:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8005116:	e9c2 3400 	strd	r3, r4, [r2]
	rtParam.ky = ky;
 800511a:	4a07      	ldr	r2, [pc, #28]	; (8005138 <_ZN13PathFollowing7setGainEddd+0x3c>)
 800511c:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8005120:	e9c2 3402 	strd	r3, r4, [r2, #8]
	rtParam.kt = kt;
 8005124:	4a04      	ldr	r2, [pc, #16]	; (8005138 <_ZN13PathFollowing7setGainEddd+0x3c>)
 8005126:	e9d7 3400 	ldrd	r3, r4, [r7]
 800512a:	e9c2 3404 	strd	r3, r4, [r2, #16]
}
 800512e:	bf00      	nop
 8005130:	3720      	adds	r7, #32
 8005132:	46bd      	mov	sp, r7
 8005134:	bc90      	pop	{r4, r7}
 8005136:	4770      	bx	lr
 8005138:	2004aae0 	.word	0x2004aae0

0800513c <_ZN11PowerSensor4initEv>:
#define LOW_VOLTAGE_THRESHOLD 7.4

float monitor_voltage;

void PowerSensor::init()
{
 800513c:	b580      	push	{r7, lr}
 800513e:	b082      	sub	sp, #8
 8005140:	af00      	add	r7, sp, #0
 8005142:	6078      	str	r0, [r7, #4]
	INA260_init(CURRENT_VOLTAGE_SENSOR_ADRESS_LEFT);
 8005144:	2088      	movs	r0, #136	; 0x88
 8005146:	f7fc ff56 	bl	8001ff6 <INA260_init>
	INA260_init(CURRENT_VOLTAGE_SENSOR_ADRESS_RIGHT);
 800514a:	2080      	movs	r0, #128	; 0x80
 800514c:	f7fc ff53 	bl	8001ff6 <INA260_init>
}
 8005150:	bf00      	nop
 8005152:	3708      	adds	r7, #8
 8005154:	46bd      	mov	sp, r7
 8005156:	bd80      	pop	{r7, pc}

08005158 <_ZN11PowerSensor12updateValuesEv>:

void PowerSensor::updateValues()
{
 8005158:	b590      	push	{r4, r7, lr}
 800515a:	b083      	sub	sp, #12
 800515c:	af00      	add	r7, sp, #0
 800515e:	6078      	str	r0, [r7, #4]
	//current_l_ = INA260_read(0x01, CURRENT_VOLTAGE_SENSOR_ADRESS_LEFT) * 0.00125;
	//current_r_ = INA260_read(0x01, CURRENT_VOLTAGE_SENSOR_ADRESS_RIGHT) * 0.00125;
	buttery_voltage_ = INA260_read(0x02, CURRENT_VOLTAGE_SENSOR_ADRESS_LEFT) * 0.00125;
 8005160:	2188      	movs	r1, #136	; 0x88
 8005162:	2002      	movs	r0, #2
 8005164:	f7fc fee4 	bl	8001f30 <INA260_read>
 8005168:	4603      	mov	r3, r0
 800516a:	4618      	mov	r0, r3
 800516c:	f7fb f9f2 	bl	8000554 <__aeabi_i2d>
 8005170:	a30c      	add	r3, pc, #48	; (adr r3, 80051a4 <_ZN11PowerSensor12updateValuesEv+0x4c>)
 8005172:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005176:	f7fb fa57 	bl	8000628 <__aeabi_dmul>
 800517a:	4603      	mov	r3, r0
 800517c:	460c      	mov	r4, r1
 800517e:	4618      	mov	r0, r3
 8005180:	4621      	mov	r1, r4
 8005182:	f7fb fd49 	bl	8000c18 <__aeabi_d2f>
 8005186:	4602      	mov	r2, r0
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	609a      	str	r2, [r3, #8]

	monitor_voltage = buttery_voltage_;
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	689b      	ldr	r3, [r3, #8]
 8005190:	4a03      	ldr	r2, [pc, #12]	; (80051a0 <_ZN11PowerSensor12updateValuesEv+0x48>)
 8005192:	6013      	str	r3, [r2, #0]
}
 8005194:	bf00      	nop
 8005196:	370c      	adds	r7, #12
 8005198:	46bd      	mov	sp, r7
 800519a:	bd90      	pop	{r4, r7, pc}
 800519c:	f3af 8000 	nop.w
 80051a0:	20000220 	.word	0x20000220
 80051a4:	47ae147b 	.word	0x47ae147b
 80051a8:	3f547ae1 	.word	0x3f547ae1

080051ac <_ZN11PowerSensor17getButteryVoltageEv>:
	left = current_l_;
	right = current_r_;
}

float PowerSensor::getButteryVoltage()
{
 80051ac:	b480      	push	{r7}
 80051ae:	b083      	sub	sp, #12
 80051b0:	af00      	add	r7, sp, #0
 80051b2:	6078      	str	r0, [r7, #4]
	return buttery_voltage_;
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	689b      	ldr	r3, [r3, #8]
 80051b8:	ee07 3a90 	vmov	s15, r3

}
 80051bc:	eeb0 0a67 	vmov.f32	s0, s15
 80051c0:	370c      	adds	r7, #12
 80051c2:	46bd      	mov	sp, r7
 80051c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051c8:	4770      	bx	lr
	...

080051cc <_ZN12RotarySwitch8getValueEv>:

#include "RotarySwitch.hpp"


uint16_t RotarySwitch::getValue()
{
 80051cc:	b580      	push	{r7, lr}
 80051ce:	b084      	sub	sp, #16
 80051d0:	af00      	add	r7, sp, #0
 80051d2:	6078      	str	r0, [r7, #4]
	uint16_t ret_value = 0;
 80051d4:	2300      	movs	r3, #0
 80051d6:	81fb      	strh	r3, [r7, #14]

	if(!HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_1))	ret_value |= 0x01;
 80051d8:	2102      	movs	r1, #2
 80051da:	4822      	ldr	r0, [pc, #136]	; (8005264 <_ZN12RotarySwitch8getValueEv+0x98>)
 80051dc:	f005 ff02 	bl	800afe4 <HAL_GPIO_ReadPin>
 80051e0:	4603      	mov	r3, r0
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	bf0c      	ite	eq
 80051e6:	2301      	moveq	r3, #1
 80051e8:	2300      	movne	r3, #0
 80051ea:	b2db      	uxtb	r3, r3
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	d003      	beq.n	80051f8 <_ZN12RotarySwitch8getValueEv+0x2c>
 80051f0:	89fb      	ldrh	r3, [r7, #14]
 80051f2:	f043 0301 	orr.w	r3, r3, #1
 80051f6:	81fb      	strh	r3, [r7, #14]
	if(!HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_3))	ret_value |= 0x02;
 80051f8:	2108      	movs	r1, #8
 80051fa:	481a      	ldr	r0, [pc, #104]	; (8005264 <_ZN12RotarySwitch8getValueEv+0x98>)
 80051fc:	f005 fef2 	bl	800afe4 <HAL_GPIO_ReadPin>
 8005200:	4603      	mov	r3, r0
 8005202:	2b00      	cmp	r3, #0
 8005204:	bf0c      	ite	eq
 8005206:	2301      	moveq	r3, #1
 8005208:	2300      	movne	r3, #0
 800520a:	b2db      	uxtb	r3, r3
 800520c:	2b00      	cmp	r3, #0
 800520e:	d003      	beq.n	8005218 <_ZN12RotarySwitch8getValueEv+0x4c>
 8005210:	89fb      	ldrh	r3, [r7, #14]
 8005212:	f043 0302 	orr.w	r3, r3, #2
 8005216:	81fb      	strh	r3, [r7, #14]
	if(!HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_4))	ret_value |= 0x04;
 8005218:	2110      	movs	r1, #16
 800521a:	4812      	ldr	r0, [pc, #72]	; (8005264 <_ZN12RotarySwitch8getValueEv+0x98>)
 800521c:	f005 fee2 	bl	800afe4 <HAL_GPIO_ReadPin>
 8005220:	4603      	mov	r3, r0
 8005222:	2b00      	cmp	r3, #0
 8005224:	bf0c      	ite	eq
 8005226:	2301      	moveq	r3, #1
 8005228:	2300      	movne	r3, #0
 800522a:	b2db      	uxtb	r3, r3
 800522c:	2b00      	cmp	r3, #0
 800522e:	d003      	beq.n	8005238 <_ZN12RotarySwitch8getValueEv+0x6c>
 8005230:	89fb      	ldrh	r3, [r7, #14]
 8005232:	f043 0304 	orr.w	r3, r3, #4
 8005236:	81fb      	strh	r3, [r7, #14]
	if(!HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_7))	ret_value |= 0x08;
 8005238:	2180      	movs	r1, #128	; 0x80
 800523a:	480a      	ldr	r0, [pc, #40]	; (8005264 <_ZN12RotarySwitch8getValueEv+0x98>)
 800523c:	f005 fed2 	bl	800afe4 <HAL_GPIO_ReadPin>
 8005240:	4603      	mov	r3, r0
 8005242:	2b00      	cmp	r3, #0
 8005244:	bf0c      	ite	eq
 8005246:	2301      	moveq	r3, #1
 8005248:	2300      	movne	r3, #0
 800524a:	b2db      	uxtb	r3, r3
 800524c:	2b00      	cmp	r3, #0
 800524e:	d003      	beq.n	8005258 <_ZN12RotarySwitch8getValueEv+0x8c>
 8005250:	89fb      	ldrh	r3, [r7, #14]
 8005252:	f043 0308 	orr.w	r3, r3, #8
 8005256:	81fb      	strh	r3, [r7, #14]

	return ret_value;
 8005258:	89fb      	ldrh	r3, [r7, #14]

}
 800525a:	4618      	mov	r0, r3
 800525c:	3710      	adds	r7, #16
 800525e:	46bd      	mov	sp, r7
 8005260:	bd80      	pop	{r7, pc}
 8005262:	bf00      	nop
 8005264:	40020c00 	.word	0x40020c00

08005268 <_ZN10SideSensorC1Ev>:

uint16_t mon_status;
bool mon_status_L, mon_status_R;
uint16_t mon_cnt_l, mon_cnt_r;

SideSensor::SideSensor() : status_(0), status_L_(false), status_R_(false), white_line_cnt_l_(0), white_line_cnt_r_(0), ignore_flag_(false)
 8005268:	b480      	push	{r7}
 800526a:	b083      	sub	sp, #12
 800526c:	af00      	add	r7, sp, #0
 800526e:	6078      	str	r0, [r7, #4]
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	2200      	movs	r2, #0
 8005274:	801a      	strh	r2, [r3, #0]
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	2200      	movs	r2, #0
 800527a:	709a      	strb	r2, [r3, #2]
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	2200      	movs	r2, #0
 8005280:	70da      	strb	r2, [r3, #3]
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	2200      	movs	r2, #0
 8005286:	809a      	strh	r2, [r3, #4]
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	2200      	movs	r2, #0
 800528c:	80da      	strh	r2, [r3, #6]
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	2200      	movs	r2, #0
 8005292:	721a      	strb	r2, [r3, #8]
{

}
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	4618      	mov	r0, r3
 8005298:	370c      	adds	r7, #12
 800529a:	46bd      	mov	sp, r7
 800529c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052a0:	4770      	bx	lr
	...

080052a4 <_ZN10SideSensor12updateStatusEv>:

void SideSensor::updateStatus()
{
 80052a4:	b580      	push	{r7, lr}
 80052a6:	b082      	sub	sp, #8
 80052a8:	af00      	add	r7, sp, #0
 80052aa:	6078      	str	r0, [r7, #4]
	static uint16_t cnt_l, cnt_r;

	if(ignore_flag_ == false){
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	7a1b      	ldrb	r3, [r3, #8]
 80052b0:	f083 0301 	eor.w	r3, r3, #1
 80052b4:	b2db      	uxtb	r3, r3
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	f000 80ca 	beq.w	8005450 <_ZN10SideSensor12updateStatusEv+0x1ac>
		if(status_R_== false){
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	78db      	ldrb	r3, [r3, #3]
 80052c0:	f083 0301 	eor.w	r3, r3, #1
 80052c4:	b2db      	uxtb	r3, r3
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d02f      	beq.n	800532a <_ZN10SideSensor12updateStatusEv+0x86>
			if(!HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_2) && HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_8) ){ // Right is white and Left is black
 80052ca:	2104      	movs	r1, #4
 80052cc:	4862      	ldr	r0, [pc, #392]	; (8005458 <_ZN10SideSensor12updateStatusEv+0x1b4>)
 80052ce:	f005 fe89 	bl	800afe4 <HAL_GPIO_ReadPin>
 80052d2:	4603      	mov	r3, r0
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	d109      	bne.n	80052ec <_ZN10SideSensor12updateStatusEv+0x48>
 80052d8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80052dc:	485f      	ldr	r0, [pc, #380]	; (800545c <_ZN10SideSensor12updateStatusEv+0x1b8>)
 80052de:	f005 fe81 	bl	800afe4 <HAL_GPIO_ReadPin>
 80052e2:	4603      	mov	r3, r0
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d001      	beq.n	80052ec <_ZN10SideSensor12updateStatusEv+0x48>
 80052e8:	2301      	movs	r3, #1
 80052ea:	e000      	b.n	80052ee <_ZN10SideSensor12updateStatusEv+0x4a>
 80052ec:	2300      	movs	r3, #0
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d006      	beq.n	8005300 <_ZN10SideSensor12updateStatusEv+0x5c>
				cnt_r++;
 80052f2:	4b5b      	ldr	r3, [pc, #364]	; (8005460 <_ZN10SideSensor12updateStatusEv+0x1bc>)
 80052f4:	881b      	ldrh	r3, [r3, #0]
 80052f6:	3301      	adds	r3, #1
 80052f8:	b29a      	uxth	r2, r3
 80052fa:	4b59      	ldr	r3, [pc, #356]	; (8005460 <_ZN10SideSensor12updateStatusEv+0x1bc>)
 80052fc:	801a      	strh	r2, [r3, #0]
 80052fe:	e002      	b.n	8005306 <_ZN10SideSensor12updateStatusEv+0x62>
			}
			else{
				cnt_r = 0;
 8005300:	4b57      	ldr	r3, [pc, #348]	; (8005460 <_ZN10SideSensor12updateStatusEv+0x1bc>)
 8005302:	2200      	movs	r2, #0
 8005304:	801a      	strh	r2, [r3, #0]
			}
			if(cnt_r >= 5){
 8005306:	4b56      	ldr	r3, [pc, #344]	; (8005460 <_ZN10SideSensor12updateStatusEv+0x1bc>)
 8005308:	881b      	ldrh	r3, [r3, #0]
 800530a:	2b04      	cmp	r3, #4
 800530c:	d93b      	bls.n	8005386 <_ZN10SideSensor12updateStatusEv+0xe2>
				status_ |= 0x01;
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	881b      	ldrh	r3, [r3, #0]
 8005312:	f043 0301 	orr.w	r3, r3, #1
 8005316:	b29a      	uxth	r2, r3
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	801a      	strh	r2, [r3, #0]
				status_R_ = true;
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	2201      	movs	r2, #1
 8005320:	70da      	strb	r2, [r3, #3]
				cnt_r = 0;
 8005322:	4b4f      	ldr	r3, [pc, #316]	; (8005460 <_ZN10SideSensor12updateStatusEv+0x1bc>)
 8005324:	2200      	movs	r2, #0
 8005326:	801a      	strh	r2, [r3, #0]
 8005328:	e02d      	b.n	8005386 <_ZN10SideSensor12updateStatusEv+0xe2>
			}

		}
		else if(status_R_== true){
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	78db      	ldrb	r3, [r3, #3]
 800532e:	2b00      	cmp	r3, #0
 8005330:	d029      	beq.n	8005386 <_ZN10SideSensor12updateStatusEv+0xe2>
			if(HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_2)){ // Right is black
 8005332:	2104      	movs	r1, #4
 8005334:	4848      	ldr	r0, [pc, #288]	; (8005458 <_ZN10SideSensor12updateStatusEv+0x1b4>)
 8005336:	f005 fe55 	bl	800afe4 <HAL_GPIO_ReadPin>
 800533a:	4603      	mov	r3, r0
 800533c:	2b00      	cmp	r3, #0
 800533e:	bf14      	ite	ne
 8005340:	2301      	movne	r3, #1
 8005342:	2300      	moveq	r3, #0
 8005344:	b2db      	uxtb	r3, r3
 8005346:	2b00      	cmp	r3, #0
 8005348:	d006      	beq.n	8005358 <_ZN10SideSensor12updateStatusEv+0xb4>
				cnt_r++;
 800534a:	4b45      	ldr	r3, [pc, #276]	; (8005460 <_ZN10SideSensor12updateStatusEv+0x1bc>)
 800534c:	881b      	ldrh	r3, [r3, #0]
 800534e:	3301      	adds	r3, #1
 8005350:	b29a      	uxth	r2, r3
 8005352:	4b43      	ldr	r3, [pc, #268]	; (8005460 <_ZN10SideSensor12updateStatusEv+0x1bc>)
 8005354:	801a      	strh	r2, [r3, #0]
 8005356:	e002      	b.n	800535e <_ZN10SideSensor12updateStatusEv+0xba>
			}
			else{
				cnt_r = 0;
 8005358:	4b41      	ldr	r3, [pc, #260]	; (8005460 <_ZN10SideSensor12updateStatusEv+0x1bc>)
 800535a:	2200      	movs	r2, #0
 800535c:	801a      	strh	r2, [r3, #0]
			}
			if(cnt_r >= 5){
 800535e:	4b40      	ldr	r3, [pc, #256]	; (8005460 <_ZN10SideSensor12updateStatusEv+0x1bc>)
 8005360:	881b      	ldrh	r3, [r3, #0]
 8005362:	2b04      	cmp	r3, #4
 8005364:	d90f      	bls.n	8005386 <_ZN10SideSensor12updateStatusEv+0xe2>
				status_ ^= 0x01;
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	881b      	ldrh	r3, [r3, #0]
 800536a:	f083 0301 	eor.w	r3, r3, #1
 800536e:	b29a      	uxth	r2, r3
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	801a      	strh	r2, [r3, #0]
				status_R_ = false;
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	2200      	movs	r2, #0
 8005378:	70da      	strb	r2, [r3, #3]

				white_line_cnt_r_++;
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	88db      	ldrh	r3, [r3, #6]
 800537e:	3301      	adds	r3, #1
 8005380:	b29a      	uxth	r2, r3
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	80da      	strh	r2, [r3, #6]
				//mon_cnt_r = white_line_cnt_r_;
			}
		}


		if(status_L_== false){
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	789b      	ldrb	r3, [r3, #2]
 800538a:	f083 0301 	eor.w	r3, r3, #1
 800538e:	b2db      	uxtb	r3, r3
 8005390:	2b00      	cmp	r3, #0
 8005392:	d02e      	beq.n	80053f2 <_ZN10SideSensor12updateStatusEv+0x14e>
			if(!HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_8) && HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_2)){ //Left is white and Right is black
 8005394:	f44f 7180 	mov.w	r1, #256	; 0x100
 8005398:	4830      	ldr	r0, [pc, #192]	; (800545c <_ZN10SideSensor12updateStatusEv+0x1b8>)
 800539a:	f005 fe23 	bl	800afe4 <HAL_GPIO_ReadPin>
 800539e:	4603      	mov	r3, r0
 80053a0:	2b00      	cmp	r3, #0
 80053a2:	d108      	bne.n	80053b6 <_ZN10SideSensor12updateStatusEv+0x112>
 80053a4:	2104      	movs	r1, #4
 80053a6:	482c      	ldr	r0, [pc, #176]	; (8005458 <_ZN10SideSensor12updateStatusEv+0x1b4>)
 80053a8:	f005 fe1c 	bl	800afe4 <HAL_GPIO_ReadPin>
 80053ac:	4603      	mov	r3, r0
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d001      	beq.n	80053b6 <_ZN10SideSensor12updateStatusEv+0x112>
 80053b2:	2301      	movs	r3, #1
 80053b4:	e000      	b.n	80053b8 <_ZN10SideSensor12updateStatusEv+0x114>
 80053b6:	2300      	movs	r3, #0
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	d006      	beq.n	80053ca <_ZN10SideSensor12updateStatusEv+0x126>
				cnt_l++;
 80053bc:	4b29      	ldr	r3, [pc, #164]	; (8005464 <_ZN10SideSensor12updateStatusEv+0x1c0>)
 80053be:	881b      	ldrh	r3, [r3, #0]
 80053c0:	3301      	adds	r3, #1
 80053c2:	b29a      	uxth	r2, r3
 80053c4:	4b27      	ldr	r3, [pc, #156]	; (8005464 <_ZN10SideSensor12updateStatusEv+0x1c0>)
 80053c6:	801a      	strh	r2, [r3, #0]
 80053c8:	e002      	b.n	80053d0 <_ZN10SideSensor12updateStatusEv+0x12c>
			}
			else{
				cnt_l = 0;
 80053ca:	4b26      	ldr	r3, [pc, #152]	; (8005464 <_ZN10SideSensor12updateStatusEv+0x1c0>)
 80053cc:	2200      	movs	r2, #0
 80053ce:	801a      	strh	r2, [r3, #0]
			}
			if(cnt_l >= 5){
 80053d0:	4b24      	ldr	r3, [pc, #144]	; (8005464 <_ZN10SideSensor12updateStatusEv+0x1c0>)
 80053d2:	881b      	ldrh	r3, [r3, #0]
 80053d4:	2b04      	cmp	r3, #4
 80053d6:	d90c      	bls.n	80053f2 <_ZN10SideSensor12updateStatusEv+0x14e>
				status_ |= 0x02;
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	881b      	ldrh	r3, [r3, #0]
 80053dc:	f043 0302 	orr.w	r3, r3, #2
 80053e0:	b29a      	uxth	r2, r3
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	801a      	strh	r2, [r3, #0]
				status_L_ = true;
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	2201      	movs	r2, #1
 80053ea:	709a      	strb	r2, [r3, #2]
				cnt_l = 0;
 80053ec:	4b1d      	ldr	r3, [pc, #116]	; (8005464 <_ZN10SideSensor12updateStatusEv+0x1c0>)
 80053ee:	2200      	movs	r2, #0
 80053f0:	801a      	strh	r2, [r3, #0]
			}

		}
		if(status_L_== true){
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	789b      	ldrb	r3, [r3, #2]
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d02a      	beq.n	8005450 <_ZN10SideSensor12updateStatusEv+0x1ac>
			if(HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_8)){ //Left is black
 80053fa:	f44f 7180 	mov.w	r1, #256	; 0x100
 80053fe:	4817      	ldr	r0, [pc, #92]	; (800545c <_ZN10SideSensor12updateStatusEv+0x1b8>)
 8005400:	f005 fdf0 	bl	800afe4 <HAL_GPIO_ReadPin>
 8005404:	4603      	mov	r3, r0
 8005406:	2b00      	cmp	r3, #0
 8005408:	bf14      	ite	ne
 800540a:	2301      	movne	r3, #1
 800540c:	2300      	moveq	r3, #0
 800540e:	b2db      	uxtb	r3, r3
 8005410:	2b00      	cmp	r3, #0
 8005412:	d006      	beq.n	8005422 <_ZN10SideSensor12updateStatusEv+0x17e>
				cnt_l++;
 8005414:	4b13      	ldr	r3, [pc, #76]	; (8005464 <_ZN10SideSensor12updateStatusEv+0x1c0>)
 8005416:	881b      	ldrh	r3, [r3, #0]
 8005418:	3301      	adds	r3, #1
 800541a:	b29a      	uxth	r2, r3
 800541c:	4b11      	ldr	r3, [pc, #68]	; (8005464 <_ZN10SideSensor12updateStatusEv+0x1c0>)
 800541e:	801a      	strh	r2, [r3, #0]
 8005420:	e002      	b.n	8005428 <_ZN10SideSensor12updateStatusEv+0x184>
			}
			else{
				cnt_l = 0;
 8005422:	4b10      	ldr	r3, [pc, #64]	; (8005464 <_ZN10SideSensor12updateStatusEv+0x1c0>)
 8005424:	2200      	movs	r2, #0
 8005426:	801a      	strh	r2, [r3, #0]
			}
			if(cnt_l >= 5){
 8005428:	4b0e      	ldr	r3, [pc, #56]	; (8005464 <_ZN10SideSensor12updateStatusEv+0x1c0>)
 800542a:	881b      	ldrh	r3, [r3, #0]
 800542c:	2b04      	cmp	r3, #4
 800542e:	d90f      	bls.n	8005450 <_ZN10SideSensor12updateStatusEv+0x1ac>
				status_ ^= 0x02;
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	881b      	ldrh	r3, [r3, #0]
 8005434:	f083 0302 	eor.w	r3, r3, #2
 8005438:	b29a      	uxth	r2, r3
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	801a      	strh	r2, [r3, #0]
				status_L_ = false;
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	2200      	movs	r2, #0
 8005442:	709a      	strb	r2, [r3, #2]

				white_line_cnt_l_++;
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	889b      	ldrh	r3, [r3, #4]
 8005448:	3301      	adds	r3, #1
 800544a:	b29a      	uxth	r2, r3
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	809a      	strh	r2, [r3, #4]
		//mon_status = status_;
		//mon_status_L = status_L_;
		//mon_status_R = status_R_;
	}

}
 8005450:	bf00      	nop
 8005452:	3708      	adds	r7, #8
 8005454:	46bd      	mov	sp, r7
 8005456:	bd80      	pop	{r7, pc}
 8005458:	40021000 	.word	0x40021000
 800545c:	40020c00 	.word	0x40020c00
 8005460:	20000226 	.word	0x20000226
 8005464:	20000224 	.word	0x20000224

08005468 <_ZN10SideSensor10getStatusLEv>:
{
	return status_;
}

bool SideSensor::getStatusL()
{
 8005468:	b480      	push	{r7}
 800546a:	b083      	sub	sp, #12
 800546c:	af00      	add	r7, sp, #0
 800546e:	6078      	str	r0, [r7, #4]
	return status_L_;
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	789b      	ldrb	r3, [r3, #2]
}
 8005474:	4618      	mov	r0, r3
 8005476:	370c      	adds	r7, #12
 8005478:	46bd      	mov	sp, r7
 800547a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800547e:	4770      	bx	lr

08005480 <_ZN10SideSensor10getStatusREv>:

bool SideSensor::getStatusR()
{
 8005480:	b480      	push	{r7}
 8005482:	b083      	sub	sp, #12
 8005484:	af00      	add	r7, sp, #0
 8005486:	6078      	str	r0, [r7, #4]
	return status_R_;
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	78db      	ldrb	r3, [r3, #3]
}
 800548c:	4618      	mov	r0, r3
 800548e:	370c      	adds	r7, #12
 8005490:	46bd      	mov	sp, r7
 8005492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005496:	4770      	bx	lr

08005498 <_ZN10SideSensor16getWhiteLineCntREv>:
{
	return white_line_cnt_l_;
}

uint16_t SideSensor::getWhiteLineCntR()
{
 8005498:	b480      	push	{r7}
 800549a:	b083      	sub	sp, #12
 800549c:	af00      	add	r7, sp, #0
 800549e:	6078      	str	r0, [r7, #4]
	return white_line_cnt_r_;
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	88db      	ldrh	r3, [r3, #6]
}
 80054a4:	4618      	mov	r0, r3
 80054a6:	370c      	adds	r7, #12
 80054a8:	46bd      	mov	sp, r7
 80054aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ae:	4770      	bx	lr

080054b0 <_ZN10SideSensor17resetWhiteLineCntEv>:

void SideSensor::resetWhiteLineCnt()
{
 80054b0:	b480      	push	{r7}
 80054b2:	b083      	sub	sp, #12
 80054b4:	af00      	add	r7, sp, #0
 80054b6:	6078      	str	r0, [r7, #4]
	white_line_cnt_l_ = 0;
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	2200      	movs	r2, #0
 80054bc:	809a      	strh	r2, [r3, #4]
	white_line_cnt_r_ = 0;
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	2200      	movs	r2, #0
 80054c2:	80da      	strh	r2, [r3, #6]
}
 80054c4:	bf00      	nop
 80054c6:	370c      	adds	r7, #12
 80054c8:	46bd      	mov	sp, r7
 80054ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ce:	4770      	bx	lr

080054d0 <_ZN10SideSensor12enableIgnoreEv>:

void SideSensor::enableIgnore()
{
 80054d0:	b480      	push	{r7}
 80054d2:	b083      	sub	sp, #12
 80054d4:	af00      	add	r7, sp, #0
 80054d6:	6078      	str	r0, [r7, #4]
	ignore_flag_ = true;
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	2201      	movs	r2, #1
 80054dc:	721a      	strb	r2, [r3, #8]
}
 80054de:	bf00      	nop
 80054e0:	370c      	adds	r7, #12
 80054e2:	46bd      	mov	sp, r7
 80054e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054e8:	4770      	bx	lr

080054ea <_ZN10SideSensor13disableIgnoreEv>:

void SideSensor::disableIgnore()
{
 80054ea:	b480      	push	{r7}
 80054ec:	b083      	sub	sp, #12
 80054ee:	af00      	add	r7, sp, #0
 80054f0:	6078      	str	r0, [r7, #4]
	ignore_flag_ = false;
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	2200      	movs	r2, #0
 80054f6:	721a      	strb	r2, [r3, #8]
}
 80054f8:	bf00      	nop
 80054fa:	370c      	adds	r7, #12
 80054fc:	46bd      	mov	sp, r7
 80054fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005502:	4770      	bx	lr

08005504 <_ZN10SideSensor13getIgnoreFlagEv>:

bool SideSensor::getIgnoreFlag()
{
 8005504:	b480      	push	{r7}
 8005506:	b083      	sub	sp, #12
 8005508:	af00      	add	r7, sp, #0
 800550a:	6078      	str	r0, [r7, #4]
	return ignore_flag_;
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	7a1b      	ldrb	r3, [r3, #8]
}
 8005510:	4618      	mov	r0, r3
 8005512:	370c      	adds	r7, #12
 8005514:	46bd      	mov	sp, r7
 8005516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800551a:	4770      	bx	lr

0800551c <_ZN20SystemIdentificationC1EP6LoggerP5Motor>:

#include "SystemIdentification.hpp"

float mon_msig;

SystemIdentification::SystemIdentification(Logger *logger, Motor *motor) : msigArrayIdx_(0), inputVal_(0), processing_flag_(false)
 800551c:	b580      	push	{r7, lr}
 800551e:	b084      	sub	sp, #16
 8005520:	af00      	add	r7, sp, #0
 8005522:	60f8      	str	r0, [r7, #12]
 8005524:	60b9      	str	r1, [r7, #8]
 8005526:	607a      	str	r2, [r7, #4]
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	3308      	adds	r3, #8
 800552c:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8005530:	2100      	movs	r1, #0
 8005532:	4618      	mov	r0, r3
 8005534:	f00e fff6 	bl	8014524 <memset>
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800553e:	811a      	strh	r2, [r3, #8]
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005546:	815a      	strh	r2, [r3, #10]
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800554e:	819a      	strh	r2, [r3, #12]
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005556:	81da      	strh	r2, [r3, #14]
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800555e:	821a      	strh	r2, [r3, #16]
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005566:	825a      	strh	r2, [r3, #18]
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	2201      	movs	r2, #1
 800556c:	829a      	strh	r2, [r3, #20]
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	2201      	movs	r2, #1
 8005572:	82da      	strh	r2, [r3, #22]
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	2201      	movs	r2, #1
 8005578:	831a      	strh	r2, [r3, #24]
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	2201      	movs	r2, #1
 800557e:	835a      	strh	r2, [r3, #26]
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	2201      	movs	r2, #1
 8005584:	839a      	strh	r2, [r3, #28]
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	2201      	movs	r2, #1
 800558a:	83da      	strh	r2, [r3, #30]
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	2201      	movs	r2, #1
 8005590:	841a      	strh	r2, [r3, #32]
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005598:	845a      	strh	r2, [r3, #34]	; 0x22
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	2201      	movs	r2, #1
 800559e:	849a      	strh	r2, [r3, #36]	; 0x24
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80055a6:	84da      	strh	r2, [r3, #38]	; 0x26
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	2201      	movs	r2, #1
 80055ac:	851a      	strh	r2, [r3, #40]	; 0x28
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80055b4:	855a      	strh	r2, [r3, #42]	; 0x2a
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	2201      	movs	r2, #1
 80055ba:	859a      	strh	r2, [r3, #44]	; 0x2c
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80055c2:	85da      	strh	r2, [r3, #46]	; 0x2e
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80055ca:	861a      	strh	r2, [r3, #48]	; 0x30
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	2201      	movs	r2, #1
 80055d0:	865a      	strh	r2, [r3, #50]	; 0x32
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	2201      	movs	r2, #1
 80055d6:	869a      	strh	r2, [r3, #52]	; 0x34
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80055de:	86da      	strh	r2, [r3, #54]	; 0x36
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80055e6:	871a      	strh	r2, [r3, #56]	; 0x38
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	2201      	movs	r2, #1
 80055ec:	875a      	strh	r2, [r3, #58]	; 0x3a
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	2201      	movs	r2, #1
 80055f2:	879a      	strh	r2, [r3, #60]	; 0x3c
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	2201      	movs	r2, #1
 80055f8:	87da      	strh	r2, [r3, #62]	; 0x3e
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005600:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	2201      	movs	r2, #1
 8005608:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	2201      	movs	r2, #1
 8005610:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	2201      	movs	r2, #1
 8005618:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005622:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	2201      	movs	r2, #1
 800562a:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005634:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800563e:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	2201      	movs	r2, #1
 8005646:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005650:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	2201      	movs	r2, #1
 8005658:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	2201      	movs	r2, #1
 8005660:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800566a:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005674:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800567e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	2201      	movs	r2, #1
 8005686:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	2201      	movs	r2, #1
 800568e:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005698:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	2201      	movs	r2, #1
 80056a0:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	2201      	movs	r2, #1
 80056a8:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	2201      	movs	r2, #1
 80056b0:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	2201      	movs	r2, #1
 80056b8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80056c2:	f8a3 206c 	strh.w	r2, [r3, #108]	; 0x6c
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	2201      	movs	r2, #1
 80056ca:	f8a3 206e 	strh.w	r2, [r3, #110]	; 0x6e
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	2201      	movs	r2, #1
 80056d2:	f8a3 2070 	strh.w	r2, [r3, #112]	; 0x70
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80056dc:	f8a3 2072 	strh.w	r2, [r3, #114]	; 0x72
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	2201      	movs	r2, #1
 80056e4:	f8a3 2074 	strh.w	r2, [r3, #116]	; 0x74
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80056ee:	f8a3 2076 	strh.w	r2, [r3, #118]	; 0x76
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	2201      	movs	r2, #1
 80056f6:	f8a3 2078 	strh.w	r2, [r3, #120]	; 0x78
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	2201      	movs	r2, #1
 80056fe:	f8a3 207a 	strh.w	r2, [r3, #122]	; 0x7a
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005708:	f8a3 207c 	strh.w	r2, [r3, #124]	; 0x7c
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	2201      	movs	r2, #1
 8005710:	f8a3 207e 	strh.w	r2, [r3, #126]	; 0x7e
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	2201      	movs	r2, #1
 8005718:	f8a3 2080 	strh.w	r2, [r3, #128]	; 0x80
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005722:	f8a3 2082 	strh.w	r2, [r3, #130]	; 0x82
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800572c:	f8a3 2084 	strh.w	r2, [r3, #132]	; 0x84
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	2201      	movs	r2, #1
 8005734:	f8a3 2086 	strh.w	r2, [r3, #134]	; 0x86
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800573e:	f8a3 2088 	strh.w	r2, [r3, #136]	; 0x88
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005748:	f8a3 208a 	strh.w	r2, [r3, #138]	; 0x8a
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	2201      	movs	r2, #1
 8005750:	f8a3 208c 	strh.w	r2, [r3, #140]	; 0x8c
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800575a:	f8a3 208e 	strh.w	r2, [r3, #142]	; 0x8e
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005764:	f8a3 2090 	strh.w	r2, [r3, #144]	; 0x90
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800576e:	f8a3 2092 	strh.w	r2, [r3, #146]	; 0x92
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	2201      	movs	r2, #1
 8005776:	f8a3 2094 	strh.w	r2, [r3, #148]	; 0x94
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	2201      	movs	r2, #1
 800577e:	f8a3 2096 	strh.w	r2, [r3, #150]	; 0x96
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	2201      	movs	r2, #1
 8005786:	f8a3 2098 	strh.w	r2, [r3, #152]	; 0x98
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005790:	f8a3 209a 	strh.w	r2, [r3, #154]	; 0x9a
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800579a:	f8a3 209c 	strh.w	r2, [r3, #156]	; 0x9c
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80057a4:	f8a3 209e 	strh.w	r2, [r3, #158]	; 0x9e
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80057ae:	f8a3 20a0 	strh.w	r2, [r3, #160]	; 0xa0
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	2201      	movs	r2, #1
 80057b6:	f8a3 20a2 	strh.w	r2, [r3, #162]	; 0xa2
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80057c0:	f8a3 20a4 	strh.w	r2, [r3, #164]	; 0xa4
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	2201      	movs	r2, #1
 80057c8:	f8a3 20a6 	strh.w	r2, [r3, #166]	; 0xa6
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	2201      	movs	r2, #1
 80057d0:	f8a3 20a8 	strh.w	r2, [r3, #168]	; 0xa8
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	2201      	movs	r2, #1
 80057d8:	f8a3 20aa 	strh.w	r2, [r3, #170]	; 0xaa
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	2201      	movs	r2, #1
 80057e0:	f8a3 20ac 	strh.w	r2, [r3, #172]	; 0xac
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	2201      	movs	r2, #1
 80057e8:	f8a3 20ae 	strh.w	r2, [r3, #174]	; 0xae
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80057f2:	f8a3 20b0 	strh.w	r2, [r3, #176]	; 0xb0
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80057fc:	f8a3 20b2 	strh.w	r2, [r3, #178]	; 0xb2
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	2201      	movs	r2, #1
 8005804:	f8a3 20b4 	strh.w	r2, [r3, #180]	; 0xb4
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800580e:	f8a3 20b6 	strh.w	r2, [r3, #182]	; 0xb6
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	2201      	movs	r2, #1
 8005816:	f8a3 20b8 	strh.w	r2, [r3, #184]	; 0xb8
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005820:	f8a3 20ba 	strh.w	r2, [r3, #186]	; 0xba
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	2201      	movs	r2, #1
 8005828:	f8a3 20bc 	strh.w	r2, [r3, #188]	; 0xbc
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	2201      	movs	r2, #1
 8005830:	f8a3 20be 	strh.w	r2, [r3, #190]	; 0xbe
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	2201      	movs	r2, #1
 8005838:	f8a3 20c0 	strh.w	r2, [r3, #192]	; 0xc0
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005842:	f8a3 20c2 	strh.w	r2, [r3, #194]	; 0xc2
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800584c:	f8a3 20c4 	strh.w	r2, [r3, #196]	; 0xc4
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	2201      	movs	r2, #1
 8005854:	f8a3 20c6 	strh.w	r2, [r3, #198]	; 0xc6
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	2201      	movs	r2, #1
 800585c:	f8a3 20c8 	strh.w	r2, [r3, #200]	; 0xc8
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005866:	f8a3 20ca 	strh.w	r2, [r3, #202]	; 0xca
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	2201      	movs	r2, #1
 800586e:	f8a3 20cc 	strh.w	r2, [r3, #204]	; 0xcc
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005878:	f8a3 20ce 	strh.w	r2, [r3, #206]	; 0xce
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	2200      	movs	r2, #0
 8005880:	f8a3 21fc 	strh.w	r2, [r3, #508]	; 0x1fc
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	f04f 0200 	mov.w	r2, #0
 800588a:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	2200      	movs	r2, #0
 8005892:	f883 2208 	strb.w	r2, [r3, #520]	; 0x208
{
	logger_ = logger;
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	68ba      	ldr	r2, [r7, #8]
 800589a:	601a      	str	r2, [r3, #0]
	motor_ = motor;
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	687a      	ldr	r2, [r7, #4]
 80058a0:	605a      	str	r2, [r3, #4]
	//msigItr_ = msigArray_.begin();
}
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	4618      	mov	r0, r3
 80058a6:	3710      	adds	r7, #16
 80058a8:	46bd      	mov	sp, r7
 80058aa:	bd80      	pop	{r7, pc}

080058ac <_ZN12VelocityCtrlC1EP5MotorP7EncoderP3IMU>:
//#include "ICM_20648.h"
#include <stdio.h>

float mon_current_velocity;

VelocityCtrl::VelocityCtrl(Motor *motor, Encoder *encoder, IMU *imu) :
 80058ac:	b480      	push	{r7}
 80058ae:	b085      	sub	sp, #20
 80058b0:	af00      	add	r7, sp, #0
 80058b2:	60f8      	str	r0, [r7, #12]
 80058b4:	60b9      	str	r1, [r7, #8]
 80058b6:	607a      	str	r2, [r7, #4]
 80058b8:	603b      	str	r3, [r7, #0]
target_velocity_(0), target_omega_(0), current_velocity_(0), current_omega_(0), v_kp_(0), v_kd_(0), v_ki_(0),
	o_kp_(0), o_kd_(0), o_ki_(0), excution_flag_(false), i_reset_flag_(false), rotation_ratio_(0)
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	f04f 0200 	mov.w	r2, #0
 80058c0:	601a      	str	r2, [r3, #0]
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	f04f 0200 	mov.w	r2, #0
 80058c8:	605a      	str	r2, [r3, #4]
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	f04f 0200 	mov.w	r2, #0
 80058d0:	609a      	str	r2, [r3, #8]
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	f04f 0200 	mov.w	r2, #0
 80058d8:	60da      	str	r2, [r3, #12]
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	f04f 0200 	mov.w	r2, #0
 80058e0:	611a      	str	r2, [r3, #16]
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	f04f 0200 	mov.w	r2, #0
 80058e8:	615a      	str	r2, [r3, #20]
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	f04f 0200 	mov.w	r2, #0
 80058f0:	619a      	str	r2, [r3, #24]
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	f04f 0200 	mov.w	r2, #0
 80058f8:	61da      	str	r2, [r3, #28]
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	f04f 0200 	mov.w	r2, #0
 8005900:	621a      	str	r2, [r3, #32]
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	f04f 0200 	mov.w	r2, #0
 8005908:	625a      	str	r2, [r3, #36]	; 0x24
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	2200      	movs	r2, #0
 800590e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	2200      	movs	r2, #0
 8005916:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	f04f 0200 	mov.w	r2, #0
 8005920:	62da      	str	r2, [r3, #44]	; 0x2c
{
	motor_ = motor;
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	68ba      	ldr	r2, [r7, #8]
 8005926:	631a      	str	r2, [r3, #48]	; 0x30
	encoder_ = encoder;
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	687a      	ldr	r2, [r7, #4]
 800592c:	635a      	str	r2, [r3, #52]	; 0x34
	imu_ = imu;
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	683a      	ldr	r2, [r7, #0]
 8005932:	639a      	str	r2, [r3, #56]	; 0x38

}
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	4618      	mov	r0, r3
 8005938:	3714      	adds	r7, #20
 800593a:	46bd      	mov	sp, r7
 800593c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005940:	4770      	bx	lr
 8005942:	0000      	movs	r0, r0
 8005944:	0000      	movs	r0, r0
	...

08005948 <_ZN12VelocityCtrl12calcVelocityEv>:

// ---------private ---------//

float VelocityCtrl::calcVelocity()
{
 8005948:	b590      	push	{r4, r7, lr}
 800594a:	b087      	sub	sp, #28
 800594c:	af00      	add	r7, sp, #0
 800594e:	6078      	str	r0, [r7, #4]
	float enc_l, enc_r;
	encoder_->getCnt(enc_l, enc_r);
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005954:	f107 020c 	add.w	r2, r7, #12
 8005958:	f107 0110 	add.w	r1, r7, #16
 800595c:	4618      	mov	r0, r3
 800595e:	f7fb fe35 	bl	80015cc <_ZN7Encoder6getCntERfS0_>
	float enc_cnt = (enc_l + enc_r) / 2;
 8005962:	ed97 7a04 	vldr	s14, [r7, #16]
 8005966:	edd7 7a03 	vldr	s15, [r7, #12]
 800596a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800596e:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8005972:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005976:	edc7 7a05 	vstr	s15, [r7, #20]

	current_velocity_ = VELOCITY_PER_CNT * enc_cnt;
 800597a:	6978      	ldr	r0, [r7, #20]
 800597c:	f7fa fdfc 	bl	8000578 <__aeabi_f2d>
 8005980:	a30e      	add	r3, pc, #56	; (adr r3, 80059bc <_ZN12VelocityCtrl12calcVelocityEv+0x74>)
 8005982:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005986:	f7fa fe4f 	bl	8000628 <__aeabi_dmul>
 800598a:	4603      	mov	r3, r0
 800598c:	460c      	mov	r4, r1
 800598e:	4618      	mov	r0, r3
 8005990:	4621      	mov	r1, r4
 8005992:	f7fb f941 	bl	8000c18 <__aeabi_d2f>
 8005996:	4602      	mov	r2, r0
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	609a      	str	r2, [r3, #8]
	mon_current_velocity = current_velocity_;
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	689b      	ldr	r3, [r3, #8]
 80059a0:	4a05      	ldr	r2, [pc, #20]	; (80059b8 <_ZN12VelocityCtrl12calcVelocityEv+0x70>)
 80059a2:	6013      	str	r3, [r2, #0]

	return current_velocity_;
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	689b      	ldr	r3, [r3, #8]
 80059a8:	ee07 3a90 	vmov	s15, r3
}
 80059ac:	eeb0 0a67 	vmov.f32	s0, s15
 80059b0:	371c      	adds	r7, #28
 80059b2:	46bd      	mov	sp, r7
 80059b4:	bd90      	pop	{r4, r7, pc}
 80059b6:	bf00      	nop
 80059b8:	20000228 	.word	0x20000228
 80059bc:	1ab1d998 	.word	0x1ab1d998
 80059c0:	3f7830b5 	.word	0x3f7830b5
 80059c4:	00000000 	.word	0x00000000

080059c8 <_ZN12VelocityCtrl18pidTranslationOnlyEv>:
	v_pre_diff = v_diff;
	o_pre_diff = o_diff;
}

void VelocityCtrl::pidTranslationOnly()
{
 80059c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80059ca:	b087      	sub	sp, #28
 80059cc:	af00      	add	r7, sp, #0
 80059ce:	6078      	str	r0, [r7, #4]
	float static v_pre_diff;
	float v_diff = target_velocity_ - current_velocity_;
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	ed93 7a00 	vldr	s14, [r3]
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	edd3 7a02 	vldr	s15, [r3, #8]
 80059dc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80059e0:	edc7 7a05 	vstr	s15, [r7, #20]

	float v_p, v_d ;
	static float v_i;

	if(i_reset_flag_ == true){
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d007      	beq.n	80059fe <_ZN12VelocityCtrl18pidTranslationOnlyEv+0x36>
		v_i = 0;
 80059ee:	4b48      	ldr	r3, [pc, #288]	; (8005b10 <_ZN12VelocityCtrl18pidTranslationOnlyEv+0x148>)
 80059f0:	f04f 0200 	mov.w	r2, #0
 80059f4:	601a      	str	r2, [r3, #0]
		i_reset_flag_ = false;
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	2200      	movs	r2, #0
 80059fa:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
	}

	v_p = v_kp_ * v_diff;
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	edd3 7a04 	vldr	s15, [r3, #16]
 8005a04:	ed97 7a05 	vldr	s14, [r7, #20]
 8005a08:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005a0c:	edc7 7a04 	vstr	s15, [r7, #16]
	v_i += v_ki_ * v_diff * DELTA_T;
 8005a10:	4b3f      	ldr	r3, [pc, #252]	; (8005b10 <_ZN12VelocityCtrl18pidTranslationOnlyEv+0x148>)
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	4618      	mov	r0, r3
 8005a16:	f7fa fdaf 	bl	8000578 <__aeabi_f2d>
 8005a1a:	4604      	mov	r4, r0
 8005a1c:	460d      	mov	r5, r1
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	ed93 7a06 	vldr	s14, [r3, #24]
 8005a24:	edd7 7a05 	vldr	s15, [r7, #20]
 8005a28:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005a2c:	ee17 0a90 	vmov	r0, s15
 8005a30:	f7fa fda2 	bl	8000578 <__aeabi_f2d>
 8005a34:	a334      	add	r3, pc, #208	; (adr r3, 8005b08 <_ZN12VelocityCtrl18pidTranslationOnlyEv+0x140>)
 8005a36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a3a:	f7fa fdf5 	bl	8000628 <__aeabi_dmul>
 8005a3e:	4602      	mov	r2, r0
 8005a40:	460b      	mov	r3, r1
 8005a42:	4620      	mov	r0, r4
 8005a44:	4629      	mov	r1, r5
 8005a46:	f7fa fc39 	bl	80002bc <__adddf3>
 8005a4a:	4603      	mov	r3, r0
 8005a4c:	460c      	mov	r4, r1
 8005a4e:	4618      	mov	r0, r3
 8005a50:	4621      	mov	r1, r4
 8005a52:	f7fb f8e1 	bl	8000c18 <__aeabi_d2f>
 8005a56:	4602      	mov	r2, r0
 8005a58:	4b2d      	ldr	r3, [pc, #180]	; (8005b10 <_ZN12VelocityCtrl18pidTranslationOnlyEv+0x148>)
 8005a5a:	601a      	str	r2, [r3, #0]
	v_d = v_kd_ * (v_diff - v_pre_diff) / DELTA_T;
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	ed93 7a05 	vldr	s14, [r3, #20]
 8005a62:	4b2c      	ldr	r3, [pc, #176]	; (8005b14 <_ZN12VelocityCtrl18pidTranslationOnlyEv+0x14c>)
 8005a64:	edd3 7a00 	vldr	s15, [r3]
 8005a68:	edd7 6a05 	vldr	s13, [r7, #20]
 8005a6c:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8005a70:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005a74:	ee17 0a90 	vmov	r0, s15
 8005a78:	f7fa fd7e 	bl	8000578 <__aeabi_f2d>
 8005a7c:	a322      	add	r3, pc, #136	; (adr r3, 8005b08 <_ZN12VelocityCtrl18pidTranslationOnlyEv+0x140>)
 8005a7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a82:	f7fa fefb 	bl	800087c <__aeabi_ddiv>
 8005a86:	4603      	mov	r3, r0
 8005a88:	460c      	mov	r4, r1
 8005a8a:	4618      	mov	r0, r3
 8005a8c:	4621      	mov	r1, r4
 8005a8e:	f7fb f8c3 	bl	8000c18 <__aeabi_d2f>
 8005a92:	4603      	mov	r3, r0
 8005a94:	60fb      	str	r3, [r7, #12]

	float translation_ratio;

	translation_ratio =  v_p + v_d + v_i;
 8005a96:	ed97 7a04 	vldr	s14, [r7, #16]
 8005a9a:	edd7 7a03 	vldr	s15, [r7, #12]
 8005a9e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005aa2:	4b1b      	ldr	r3, [pc, #108]	; (8005b10 <_ZN12VelocityCtrl18pidTranslationOnlyEv+0x148>)
 8005aa4:	edd3 7a00 	vldr	s15, [r3]
 8005aa8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005aac:	edc7 7a02 	vstr	s15, [r7, #8]

	motor_->setRatio(translation_ratio + rotation_ratio_, translation_ratio - rotation_ratio_);
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	6b1c      	ldr	r4, [r3, #48]	; 0x30
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	ed93 7a0b 	vldr	s14, [r3, #44]	; 0x2c
 8005aba:	edd7 7a02 	vldr	s15, [r7, #8]
 8005abe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005ac2:	ee17 0a90 	vmov	r0, s15
 8005ac6:	f7fa fd57 	bl	8000578 <__aeabi_f2d>
 8005aca:	4605      	mov	r5, r0
 8005acc:	460e      	mov	r6, r1
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8005ad4:	ed97 7a02 	vldr	s14, [r7, #8]
 8005ad8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005adc:	ee17 0a90 	vmov	r0, s15
 8005ae0:	f7fa fd4a 	bl	8000578 <__aeabi_f2d>
 8005ae4:	4602      	mov	r2, r0
 8005ae6:	460b      	mov	r3, r1
 8005ae8:	ec43 2b11 	vmov	d1, r2, r3
 8005aec:	ec46 5b10 	vmov	d0, r5, r6
 8005af0:	4620      	mov	r0, r4
 8005af2:	f7ff f92b 	bl	8004d4c <_ZN5Motor8setRatioEdd>

	v_pre_diff = v_diff;
 8005af6:	4a07      	ldr	r2, [pc, #28]	; (8005b14 <_ZN12VelocityCtrl18pidTranslationOnlyEv+0x14c>)
 8005af8:	697b      	ldr	r3, [r7, #20]
 8005afa:	6013      	str	r3, [r2, #0]
}
 8005afc:	bf00      	nop
 8005afe:	371c      	adds	r7, #28
 8005b00:	46bd      	mov	sp, r7
 8005b02:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005b04:	f3af 8000 	nop.w
 8005b08:	d2f1a9fc 	.word	0xd2f1a9fc
 8005b0c:	3f50624d 	.word	0x3f50624d
 8005b10:	20000230 	.word	0x20000230
 8005b14:	2000022c 	.word	0x2000022c

08005b18 <_ZN12VelocityCtrl11setVelocityEff>:
{

}

void VelocityCtrl::setVelocity(float velocity, float omega)
{
 8005b18:	b480      	push	{r7}
 8005b1a:	b085      	sub	sp, #20
 8005b1c:	af00      	add	r7, sp, #0
 8005b1e:	60f8      	str	r0, [r7, #12]
 8005b20:	ed87 0a02 	vstr	s0, [r7, #8]
 8005b24:	edc7 0a01 	vstr	s1, [r7, #4]
	target_velocity_ = velocity;
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	68ba      	ldr	r2, [r7, #8]
 8005b2c:	601a      	str	r2, [r3, #0]
	target_omega_= omega;
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	687a      	ldr	r2, [r7, #4]
 8005b32:	605a      	str	r2, [r3, #4]
}
 8005b34:	bf00      	nop
 8005b36:	3714      	adds	r7, #20
 8005b38:	46bd      	mov	sp, r7
 8005b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b3e:	4770      	bx	lr

08005b40 <_ZN12VelocityCtrl26setTranslationVelocityOnlyEff>:

void VelocityCtrl::setTranslationVelocityOnly(float velocity, float rotation_ratio)
{
 8005b40:	b480      	push	{r7}
 8005b42:	b085      	sub	sp, #20
 8005b44:	af00      	add	r7, sp, #0
 8005b46:	60f8      	str	r0, [r7, #12]
 8005b48:	ed87 0a02 	vstr	s0, [r7, #8]
 8005b4c:	edc7 0a01 	vstr	s1, [r7, #4]
	target_velocity_ = velocity;
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	68ba      	ldr	r2, [r7, #8]
 8005b54:	601a      	str	r2, [r3, #0]
	rotation_ratio_ = rotation_ratio;
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	687a      	ldr	r2, [r7, #4]
 8005b5a:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8005b5c:	bf00      	nop
 8005b5e:	3714      	adds	r7, #20
 8005b60:	46bd      	mov	sp, r7
 8005b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b66:	4770      	bx	lr

08005b68 <_ZN12VelocityCtrl15setVelocityGainEfff>:

void VelocityCtrl::setVelocityGain(float kp, float ki, float kd)
{
 8005b68:	b480      	push	{r7}
 8005b6a:	b085      	sub	sp, #20
 8005b6c:	af00      	add	r7, sp, #0
 8005b6e:	60f8      	str	r0, [r7, #12]
 8005b70:	ed87 0a02 	vstr	s0, [r7, #8]
 8005b74:	edc7 0a01 	vstr	s1, [r7, #4]
 8005b78:	ed87 1a00 	vstr	s2, [r7]
	v_kp_ = kp;
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	68ba      	ldr	r2, [r7, #8]
 8005b80:	611a      	str	r2, [r3, #16]
	v_ki_ = ki;
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	687a      	ldr	r2, [r7, #4]
 8005b86:	619a      	str	r2, [r3, #24]
	v_kd_ = kd;
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	683a      	ldr	r2, [r7, #0]
 8005b8c:	615a      	str	r2, [r3, #20]
}
 8005b8e:	bf00      	nop
 8005b90:	3714      	adds	r7, #20
 8005b92:	46bd      	mov	sp, r7
 8005b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b98:	4770      	bx	lr

08005b9a <_ZN12VelocityCtrl12setOmegaGainEfff>:

void VelocityCtrl::setOmegaGain(float kp, float ki, float kd)
{
 8005b9a:	b480      	push	{r7}
 8005b9c:	b085      	sub	sp, #20
 8005b9e:	af00      	add	r7, sp, #0
 8005ba0:	60f8      	str	r0, [r7, #12]
 8005ba2:	ed87 0a02 	vstr	s0, [r7, #8]
 8005ba6:	edc7 0a01 	vstr	s1, [r7, #4]
 8005baa:	ed87 1a00 	vstr	s2, [r7]
	o_kp_ = kp;
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	68ba      	ldr	r2, [r7, #8]
 8005bb2:	61da      	str	r2, [r3, #28]
	o_ki_ = ki;
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	687a      	ldr	r2, [r7, #4]
 8005bb8:	625a      	str	r2, [r3, #36]	; 0x24
	o_kd_ = kd;
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	683a      	ldr	r2, [r7, #0]
 8005bbe:	621a      	str	r2, [r3, #32]
}
 8005bc0:	bf00      	nop
 8005bc2:	3714      	adds	r7, #20
 8005bc4:	46bd      	mov	sp, r7
 8005bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bca:	4770      	bx	lr

08005bcc <_ZN12VelocityCtrl4flipEv>:

void VelocityCtrl::flip()
{
 8005bcc:	b580      	push	{r7, lr}
 8005bce:	b082      	sub	sp, #8
 8005bd0:	af00      	add	r7, sp, #0
 8005bd2:	6078      	str	r0, [r7, #4]
    calcVelocity();
 8005bd4:	6878      	ldr	r0, [r7, #4]
 8005bd6:	f7ff feb7 	bl	8005948 <_ZN12VelocityCtrl12calcVelocityEv>
	//calcOmega();

	if(excution_flag_ == true){
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	d002      	beq.n	8005bea <_ZN12VelocityCtrl4flipEv+0x1e>
		//pid();
		pidTranslationOnly();
 8005be4:	6878      	ldr	r0, [r7, #4]
 8005be6:	f7ff feef 	bl	80059c8 <_ZN12VelocityCtrl18pidTranslationOnlyEv>
	}


}
 8005bea:	bf00      	nop
 8005bec:	3708      	adds	r7, #8
 8005bee:	46bd      	mov	sp, r7
 8005bf0:	bd80      	pop	{r7, pc}

08005bf2 <_ZN12VelocityCtrl5startEv>:

void VelocityCtrl::start()
{
 8005bf2:	b480      	push	{r7}
 8005bf4:	b083      	sub	sp, #12
 8005bf6:	af00      	add	r7, sp, #0
 8005bf8:	6078      	str	r0, [r7, #4]
	excution_flag_ = true;
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	2201      	movs	r2, #1
 8005bfe:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
	i_reset_flag_ = true;
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	2201      	movs	r2, #1
 8005c06:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
	//calcOmega();
}
 8005c0a:	bf00      	nop
 8005c0c:	370c      	adds	r7, #12
 8005c0e:	46bd      	mov	sp, r7
 8005c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c14:	4770      	bx	lr
	...

08005c18 <_ZN12VelocityCtrl4stopEv>:

void VelocityCtrl::stop()
{
 8005c18:	b580      	push	{r7, lr}
 8005c1a:	b082      	sub	sp, #8
 8005c1c:	af00      	add	r7, sp, #0
 8005c1e:	6078      	str	r0, [r7, #4]
	excution_flag_ = false;
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	2200      	movs	r2, #0
 8005c24:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
	motor_->setRatio(0, 0);
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c2c:	ed9f 1b06 	vldr	d1, [pc, #24]	; 8005c48 <_ZN12VelocityCtrl4stopEv+0x30>
 8005c30:	ed9f 0b05 	vldr	d0, [pc, #20]	; 8005c48 <_ZN12VelocityCtrl4stopEv+0x30>
 8005c34:	4618      	mov	r0, r3
 8005c36:	f7ff f889 	bl	8004d4c <_ZN5Motor8setRatioEdd>

}
 8005c3a:	bf00      	nop
 8005c3c:	3708      	adds	r7, #8
 8005c3e:	46bd      	mov	sp, r7
 8005c40:	bd80      	pop	{r7, pc}
 8005c42:	bf00      	nop
 8005c44:	f3af 8000 	nop.w
	...

08005c50 <HAL_TIM_PeriodElapsedCallback>:
	cppExit(GPIO_Pin);
}


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005c50:	b580      	push	{r7, lr}
 8005c52:	b082      	sub	sp, #8
 8005c54:	af00      	add	r7, sp, #0
 8005c56:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM7){
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	4a1e      	ldr	r2, [pc, #120]	; (8005cd8 <HAL_TIM_PeriodElapsedCallback+0x88>)
 8005c5e:	4293      	cmp	r3, r2
 8005c60:	d10e      	bne.n	8005c80 <HAL_TIM_PeriodElapsedCallback+0x30>
		cppFlip100ns();
 8005c62:	f001 fe0f 	bl	8007884 <cppFlip100ns>

		tim7_timer++;
 8005c66:	4b1d      	ldr	r3, [pc, #116]	; (8005cdc <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	3301      	adds	r3, #1
 8005c6c:	4a1b      	ldr	r2, [pc, #108]	; (8005cdc <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8005c6e:	6013      	str	r3, [r2, #0]
		if(tim7_timer >= 100000) tim7_timer = 0;
 8005c70:	4b1a      	ldr	r3, [pc, #104]	; (8005cdc <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	4a1a      	ldr	r2, [pc, #104]	; (8005ce0 <HAL_TIM_PeriodElapsedCallback+0x90>)
 8005c76:	4293      	cmp	r3, r2
 8005c78:	d902      	bls.n	8005c80 <HAL_TIM_PeriodElapsedCallback+0x30>
 8005c7a:	4b18      	ldr	r3, [pc, #96]	; (8005cdc <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8005c7c:	2200      	movs	r2, #0
 8005c7e:	601a      	str	r2, [r3, #0]
	}

	if(htim->Instance == TIM6){
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	4a17      	ldr	r2, [pc, #92]	; (8005ce4 <HAL_TIM_PeriodElapsedCallback+0x94>)
 8005c86:	4293      	cmp	r3, r2
 8005c88:	d10e      	bne.n	8005ca8 <HAL_TIM_PeriodElapsedCallback+0x58>
		cppFlip1ms();
 8005c8a:	f001 fdcb 	bl	8007824 <cppFlip1ms>

		tim6_timer++;
 8005c8e:	4b16      	ldr	r3, [pc, #88]	; (8005ce8 <HAL_TIM_PeriodElapsedCallback+0x98>)
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	3301      	adds	r3, #1
 8005c94:	4a14      	ldr	r2, [pc, #80]	; (8005ce8 <HAL_TIM_PeriodElapsedCallback+0x98>)
 8005c96:	6013      	str	r3, [r2, #0]
		if(tim6_timer >= 100000) tim6_timer = 0;
 8005c98:	4b13      	ldr	r3, [pc, #76]	; (8005ce8 <HAL_TIM_PeriodElapsedCallback+0x98>)
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	4a10      	ldr	r2, [pc, #64]	; (8005ce0 <HAL_TIM_PeriodElapsedCallback+0x90>)
 8005c9e:	4293      	cmp	r3, r2
 8005ca0:	d902      	bls.n	8005ca8 <HAL_TIM_PeriodElapsedCallback+0x58>
 8005ca2:	4b11      	ldr	r3, [pc, #68]	; (8005ce8 <HAL_TIM_PeriodElapsedCallback+0x98>)
 8005ca4:	2200      	movs	r2, #0
 8005ca6:	601a      	str	r2, [r3, #0]
	}

	if(htim->Instance == TIM13){
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	4a0f      	ldr	r2, [pc, #60]	; (8005cec <HAL_TIM_PeriodElapsedCallback+0x9c>)
 8005cae:	4293      	cmp	r3, r2
 8005cb0:	d10e      	bne.n	8005cd0 <HAL_TIM_PeriodElapsedCallback+0x80>
		cppFlip10ms();
 8005cb2:	f001 fdf1 	bl	8007898 <cppFlip10ms>

		tim13_timer++;
 8005cb6:	4b0e      	ldr	r3, [pc, #56]	; (8005cf0 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	3301      	adds	r3, #1
 8005cbc:	4a0c      	ldr	r2, [pc, #48]	; (8005cf0 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8005cbe:	6013      	str	r3, [r2, #0]
		if(tim13_timer >= 100000) tim13_timer = 0;
 8005cc0:	4b0b      	ldr	r3, [pc, #44]	; (8005cf0 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	4a06      	ldr	r2, [pc, #24]	; (8005ce0 <HAL_TIM_PeriodElapsedCallback+0x90>)
 8005cc6:	4293      	cmp	r3, r2
 8005cc8:	d902      	bls.n	8005cd0 <HAL_TIM_PeriodElapsedCallback+0x80>
 8005cca:	4b09      	ldr	r3, [pc, #36]	; (8005cf0 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8005ccc:	2200      	movs	r2, #0
 8005cce:	601a      	str	r2, [r3, #0]
	}

}
 8005cd0:	bf00      	nop
 8005cd2:	3708      	adds	r7, #8
 8005cd4:	46bd      	mov	sp, r7
 8005cd6:	bd80      	pop	{r7, pc}
 8005cd8:	40001400 	.word	0x40001400
 8005cdc:	2004a794 	.word	0x2004a794
 8005ce0:	0001869f 	.word	0x0001869f
 8005ce4:	40001000 	.word	0x40001000
 8005ce8:	2004a750 	.word	0x2004a750
 8005cec:	40001c00 	.word	0x40001c00
 8005cf0:	2004a798 	.word	0x2004a798

08005cf4 <init>:

void init()
{
 8005cf4:	b580      	push	{r7, lr}
 8005cf6:	af00      	add	r7, sp, #0
	// ------initialize------//
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_14, GPIO_PIN_SET); // sensor led ON
 8005cf8:	2201      	movs	r2, #1
 8005cfa:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8005cfe:	4808      	ldr	r0, [pc, #32]	; (8005d20 <init+0x2c>)
 8005d00:	f005 f988 	bl	800b014 <HAL_GPIO_WritePin>

	// timer interrpt in start
	HAL_TIM_Base_Start_IT(&htim6);
 8005d04:	4807      	ldr	r0, [pc, #28]	; (8005d24 <init+0x30>)
 8005d06:	f009 f850 	bl	800edaa <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim7);
 8005d0a:	4807      	ldr	r0, [pc, #28]	; (8005d28 <init+0x34>)
 8005d0c:	f009 f84d 	bl	800edaa <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim13);
 8005d10:	4806      	ldr	r0, [pc, #24]	; (8005d2c <init+0x38>)
 8005d12:	f009 f84a 	bl	800edaa <HAL_TIM_Base_Start_IT>

	cppInit();
 8005d16:	f001 fce3 	bl	80076e0 <cppInit>

	//path_following_initialize();

}
 8005d1a:	bf00      	nop
 8005d1c:	bd80      	pop	{r7, pc}
 8005d1e:	bf00      	nop
 8005d20:	40021000 	.word	0x40021000
 8005d24:	2004a87c 	.word	0x2004a87c
 8005d28:	2004aa20 	.word	0x2004aa20
 8005d2c:	2004a79c 	.word	0x2004a79c

08005d30 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8005d30:	b580      	push	{r7, lr}
 8005d32:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8005d34:	f003 fe66 	bl	8009a04 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8005d38:	f000 f82a 	bl	8005d90 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8005d3c:	f000 fdbc 	bl	80068b8 <MX_GPIO_Init>
  MX_DMA_Init();
 8005d40:	f000 fd8a 	bl	8006858 <MX_DMA_Init>
  MX_I2C2_Init();
 8005d44:	f000 f9e8 	bl	8006118 <MX_I2C2_Init>
  MX_SDIO_SD_Init();
 8005d48:	f000 fa14 	bl	8006174 <MX_SDIO_SD_Init>
  MX_SPI2_Init();
 8005d4c:	f000 fa32 	bl	80061b4 <MX_SPI2_Init>
  MX_TIM1_Init();
 8005d50:	f000 fa66 	bl	8006220 <MX_TIM1_Init>
  MX_TIM4_Init();
 8005d54:	f000 fb70 	bl	8006438 <MX_TIM4_Init>
  MX_TIM8_Init();
 8005d58:	f000 fc3c 	bl	80065d4 <MX_TIM8_Init>
  MX_USART2_UART_Init();
 8005d5c:	f000 fd52 	bl	8006804 <MX_USART2_UART_Init>
  MX_FATFS_Init();
 8005d60:	f00a fff6 	bl	8010d50 <MX_FATFS_Init>
  MX_TIM6_Init();
 8005d64:	f000 fbcc 	bl	8006500 <MX_TIM6_Init>
  MX_I2C1_Init();
 8005d68:	f000 f9a8 	bl	80060bc <MX_I2C1_Init>
  MX_TIM3_Init();
 8005d6c:	f000 fb00 	bl	8006370 <MX_TIM3_Init>
  MX_TIM10_Init();
 8005d70:	f000 fc88 	bl	8006684 <MX_TIM10_Init>
  MX_TIM11_Init();
 8005d74:	f000 fcd4 	bl	8006720 <MX_TIM11_Init>
  MX_ADC2_Init();
 8005d78:	f000 f898 	bl	8005eac <MX_ADC2_Init>
  MX_TIM7_Init();
 8005d7c:	f000 fbf6 	bl	800656c <MX_TIM7_Init>
  MX_TIM13_Init();
 8005d80:	f000 fd1c 	bl	80067bc <MX_TIM13_Init>
  /* USER CODE BEGIN 2 */

  init();
 8005d84:	f7ff ffb6 	bl	8005cf4 <init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1)
  {
	  cppLoop();
 8005d88:	f001 fd8e 	bl	80078a8 <cppLoop>
 8005d8c:	e7fc      	b.n	8005d88 <main+0x58>
	...

08005d90 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8005d90:	b580      	push	{r7, lr}
 8005d92:	b0a4      	sub	sp, #144	; 0x90
 8005d94:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8005d96:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8005d9a:	2234      	movs	r2, #52	; 0x34
 8005d9c:	2100      	movs	r1, #0
 8005d9e:	4618      	mov	r0, r3
 8005da0:	f00e fbc0 	bl	8014524 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8005da4:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8005da8:	2200      	movs	r2, #0
 8005daa:	601a      	str	r2, [r3, #0]
 8005dac:	605a      	str	r2, [r3, #4]
 8005dae:	609a      	str	r2, [r3, #8]
 8005db0:	60da      	str	r2, [r3, #12]
 8005db2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8005db4:	f107 030c 	add.w	r3, r7, #12
 8005db8:	223c      	movs	r2, #60	; 0x3c
 8005dba:	2100      	movs	r1, #0
 8005dbc:	4618      	mov	r0, r3
 8005dbe:	f00e fbb1 	bl	8014524 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8005dc2:	2300      	movs	r3, #0
 8005dc4:	60bb      	str	r3, [r7, #8]
 8005dc6:	4b37      	ldr	r3, [pc, #220]	; (8005ea4 <SystemClock_Config+0x114>)
 8005dc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005dca:	4a36      	ldr	r2, [pc, #216]	; (8005ea4 <SystemClock_Config+0x114>)
 8005dcc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005dd0:	6413      	str	r3, [r2, #64]	; 0x40
 8005dd2:	4b34      	ldr	r3, [pc, #208]	; (8005ea4 <SystemClock_Config+0x114>)
 8005dd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005dd6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005dda:	60bb      	str	r3, [r7, #8]
 8005ddc:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8005dde:	2300      	movs	r3, #0
 8005de0:	607b      	str	r3, [r7, #4]
 8005de2:	4b31      	ldr	r3, [pc, #196]	; (8005ea8 <SystemClock_Config+0x118>)
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	4a30      	ldr	r2, [pc, #192]	; (8005ea8 <SystemClock_Config+0x118>)
 8005de8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005dec:	6013      	str	r3, [r2, #0]
 8005dee:	4b2e      	ldr	r3, [pc, #184]	; (8005ea8 <SystemClock_Config+0x118>)
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8005df6:	607b      	str	r3, [r7, #4]
 8005df8:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8005dfa:	2301      	movs	r3, #1
 8005dfc:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8005dfe:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005e02:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8005e04:	2302      	movs	r3, #2
 8005e06:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8005e08:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8005e0c:	67bb      	str	r3, [r7, #120]	; 0x78
  RCC_OscInitStruct.PLL.PLLM = 8;
 8005e0e:	2308      	movs	r3, #8
 8005e10:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.PLL.PLLN = 180;
 8005e12:	23b4      	movs	r3, #180	; 0xb4
 8005e14:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8005e18:	2302      	movs	r3, #2
 8005e1a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  RCC_OscInitStruct.PLL.PLLQ = 8;
 8005e1e:	2308      	movs	r3, #8
 8005e20:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLR = 2;
 8005e24:	2302      	movs	r3, #2
 8005e26:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8005e2a:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8005e2e:	4618      	mov	r0, r3
 8005e30:	f006 fd12 	bl	800c858 <HAL_RCC_OscConfig>
 8005e34:	4603      	mov	r3, r0
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d001      	beq.n	8005e3e <SystemClock_Config+0xae>
  {
    Error_Handler();
 8005e3a:	f000 fe7f 	bl	8006b3c <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8005e3e:	f006 f88d 	bl	800bf5c <HAL_PWREx_EnableOverDrive>
 8005e42:	4603      	mov	r3, r0
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	d001      	beq.n	8005e4c <SystemClock_Config+0xbc>
  {
    Error_Handler();
 8005e48:	f000 fe78 	bl	8006b3c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8005e4c:	230f      	movs	r3, #15
 8005e4e:	64bb      	str	r3, [r7, #72]	; 0x48
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8005e50:	2302      	movs	r3, #2
 8005e52:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8005e54:	2300      	movs	r3, #0
 8005e56:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8005e58:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8005e5c:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8005e5e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005e62:	65bb      	str	r3, [r7, #88]	; 0x58

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8005e64:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8005e68:	2105      	movs	r1, #5
 8005e6a:	4618      	mov	r0, r3
 8005e6c:	f006 f8c6 	bl	800bffc <HAL_RCC_ClockConfig>
 8005e70:	4603      	mov	r3, r0
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	d001      	beq.n	8005e7a <SystemClock_Config+0xea>
  {
    Error_Handler();
 8005e76:	f000 fe61 	bl	8006b3c <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SDIO|RCC_PERIPHCLK_CLK48;
 8005e7a:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8005e7e:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48CLKSOURCE_PLLQ;
 8005e80:	2300      	movs	r3, #0
 8005e82:	643b      	str	r3, [r7, #64]	; 0x40
  PeriphClkInitStruct.SdioClockSelection = RCC_SDIOCLKSOURCE_CLK48;
 8005e84:	2300      	movs	r3, #0
 8005e86:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8005e88:	f107 030c 	add.w	r3, r7, #12
 8005e8c:	4618      	mov	r0, r3
 8005e8e:	f006 faa5 	bl	800c3dc <HAL_RCCEx_PeriphCLKConfig>
 8005e92:	4603      	mov	r3, r0
 8005e94:	2b00      	cmp	r3, #0
 8005e96:	d001      	beq.n	8005e9c <SystemClock_Config+0x10c>
  {
    Error_Handler();
 8005e98:	f000 fe50 	bl	8006b3c <Error_Handler>
  }
}
 8005e9c:	bf00      	nop
 8005e9e:	3790      	adds	r7, #144	; 0x90
 8005ea0:	46bd      	mov	sp, r7
 8005ea2:	bd80      	pop	{r7, pc}
 8005ea4:	40023800 	.word	0x40023800
 8005ea8:	40007000 	.word	0x40007000

08005eac <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8005eac:	b580      	push	{r7, lr}
 8005eae:	b084      	sub	sp, #16
 8005eb0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8005eb2:	463b      	mov	r3, r7
 8005eb4:	2200      	movs	r2, #0
 8005eb6:	601a      	str	r2, [r3, #0]
 8005eb8:	605a      	str	r2, [r3, #4]
 8005eba:	609a      	str	r2, [r3, #8]
 8005ebc:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC2_Init 1 */

  /* USER CODE END ADC2_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 8005ebe:	4b7c      	ldr	r3, [pc, #496]	; (80060b0 <MX_ADC2_Init+0x204>)
 8005ec0:	4a7c      	ldr	r2, [pc, #496]	; (80060b4 <MX_ADC2_Init+0x208>)
 8005ec2:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8005ec4:	4b7a      	ldr	r3, [pc, #488]	; (80060b0 <MX_ADC2_Init+0x204>)
 8005ec6:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8005eca:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8005ecc:	4b78      	ldr	r3, [pc, #480]	; (80060b0 <MX_ADC2_Init+0x204>)
 8005ece:	2200      	movs	r2, #0
 8005ed0:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ENABLE;
 8005ed2:	4b77      	ldr	r3, [pc, #476]	; (80060b0 <MX_ADC2_Init+0x204>)
 8005ed4:	2201      	movs	r2, #1
 8005ed6:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = ENABLE;
 8005ed8:	4b75      	ldr	r3, [pc, #468]	; (80060b0 <MX_ADC2_Init+0x204>)
 8005eda:	2201      	movs	r2, #1
 8005edc:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8005ede:	4b74      	ldr	r3, [pc, #464]	; (80060b0 <MX_ADC2_Init+0x204>)
 8005ee0:	2200      	movs	r2, #0
 8005ee2:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8005ee6:	4b72      	ldr	r3, [pc, #456]	; (80060b0 <MX_ADC2_Init+0x204>)
 8005ee8:	2200      	movs	r2, #0
 8005eea:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8005eec:	4b70      	ldr	r3, [pc, #448]	; (80060b0 <MX_ADC2_Init+0x204>)
 8005eee:	4a72      	ldr	r2, [pc, #456]	; (80060b8 <MX_ADC2_Init+0x20c>)
 8005ef0:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8005ef2:	4b6f      	ldr	r3, [pc, #444]	; (80060b0 <MX_ADC2_Init+0x204>)
 8005ef4:	2200      	movs	r2, #0
 8005ef6:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 14;
 8005ef8:	4b6d      	ldr	r3, [pc, #436]	; (80060b0 <MX_ADC2_Init+0x204>)
 8005efa:	220e      	movs	r2, #14
 8005efc:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = ENABLE;
 8005efe:	4b6c      	ldr	r3, [pc, #432]	; (80060b0 <MX_ADC2_Init+0x204>)
 8005f00:	2201      	movs	r2, #1
 8005f02:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8005f06:	4b6a      	ldr	r3, [pc, #424]	; (80060b0 <MX_ADC2_Init+0x204>)
 8005f08:	2201      	movs	r2, #1
 8005f0a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8005f0c:	4868      	ldr	r0, [pc, #416]	; (80060b0 <MX_ADC2_Init+0x204>)
 8005f0e:	f003 fe0d 	bl	8009b2c <HAL_ADC_Init>
 8005f12:	4603      	mov	r3, r0
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	d001      	beq.n	8005f1c <MX_ADC2_Init+0x70>
  {
    Error_Handler();
 8005f18:	f000 fe10 	bl	8006b3c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8005f1c:	230a      	movs	r3, #10
 8005f1e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8005f20:	2301      	movs	r3, #1
 8005f22:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_144CYCLES;
 8005f24:	2306      	movs	r3, #6
 8005f26:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8005f28:	463b      	mov	r3, r7
 8005f2a:	4619      	mov	r1, r3
 8005f2c:	4860      	ldr	r0, [pc, #384]	; (80060b0 <MX_ADC2_Init+0x204>)
 8005f2e:	f003 ff51 	bl	8009dd4 <HAL_ADC_ConfigChannel>
 8005f32:	4603      	mov	r3, r0
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	d001      	beq.n	8005f3c <MX_ADC2_Init+0x90>
  {
    Error_Handler();
 8005f38:	f000 fe00 	bl	8006b3c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8005f3c:	230b      	movs	r3, #11
 8005f3e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8005f40:	2302      	movs	r3, #2
 8005f42:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8005f44:	463b      	mov	r3, r7
 8005f46:	4619      	mov	r1, r3
 8005f48:	4859      	ldr	r0, [pc, #356]	; (80060b0 <MX_ADC2_Init+0x204>)
 8005f4a:	f003 ff43 	bl	8009dd4 <HAL_ADC_ConfigChannel>
 8005f4e:	4603      	mov	r3, r0
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	d001      	beq.n	8005f58 <MX_ADC2_Init+0xac>
  {
    Error_Handler();
 8005f54:	f000 fdf2 	bl	8006b3c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8005f58:	230c      	movs	r3, #12
 8005f5a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8005f5c:	2303      	movs	r3, #3
 8005f5e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8005f60:	463b      	mov	r3, r7
 8005f62:	4619      	mov	r1, r3
 8005f64:	4852      	ldr	r0, [pc, #328]	; (80060b0 <MX_ADC2_Init+0x204>)
 8005f66:	f003 ff35 	bl	8009dd4 <HAL_ADC_ConfigChannel>
 8005f6a:	4603      	mov	r3, r0
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d001      	beq.n	8005f74 <MX_ADC2_Init+0xc8>
  {
    Error_Handler();
 8005f70:	f000 fde4 	bl	8006b3c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 8005f74:	230d      	movs	r3, #13
 8005f76:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 8005f78:	2304      	movs	r3, #4
 8005f7a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8005f7c:	463b      	mov	r3, r7
 8005f7e:	4619      	mov	r1, r3
 8005f80:	484b      	ldr	r0, [pc, #300]	; (80060b0 <MX_ADC2_Init+0x204>)
 8005f82:	f003 ff27 	bl	8009dd4 <HAL_ADC_ConfigChannel>
 8005f86:	4603      	mov	r3, r0
 8005f88:	2b00      	cmp	r3, #0
 8005f8a:	d001      	beq.n	8005f90 <MX_ADC2_Init+0xe4>
  {
    Error_Handler();
 8005f8c:	f000 fdd6 	bl	8006b3c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8005f90:	2300      	movs	r3, #0
 8005f92:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 8005f94:	2305      	movs	r3, #5
 8005f96:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8005f98:	463b      	mov	r3, r7
 8005f9a:	4619      	mov	r1, r3
 8005f9c:	4844      	ldr	r0, [pc, #272]	; (80060b0 <MX_ADC2_Init+0x204>)
 8005f9e:	f003 ff19 	bl	8009dd4 <HAL_ADC_ConfigChannel>
 8005fa2:	4603      	mov	r3, r0
 8005fa4:	2b00      	cmp	r3, #0
 8005fa6:	d001      	beq.n	8005fac <MX_ADC2_Init+0x100>
  {
    Error_Handler();
 8005fa8:	f000 fdc8 	bl	8006b3c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8005fac:	2301      	movs	r3, #1
 8005fae:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 6;
 8005fb0:	2306      	movs	r3, #6
 8005fb2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8005fb4:	463b      	mov	r3, r7
 8005fb6:	4619      	mov	r1, r3
 8005fb8:	483d      	ldr	r0, [pc, #244]	; (80060b0 <MX_ADC2_Init+0x204>)
 8005fba:	f003 ff0b 	bl	8009dd4 <HAL_ADC_ConfigChannel>
 8005fbe:	4603      	mov	r3, r0
 8005fc0:	2b00      	cmp	r3, #0
 8005fc2:	d001      	beq.n	8005fc8 <MX_ADC2_Init+0x11c>
  {
    Error_Handler();
 8005fc4:	f000 fdba 	bl	8006b3c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8005fc8:	2302      	movs	r3, #2
 8005fca:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 7;
 8005fcc:	2307      	movs	r3, #7
 8005fce:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8005fd0:	463b      	mov	r3, r7
 8005fd2:	4619      	mov	r1, r3
 8005fd4:	4836      	ldr	r0, [pc, #216]	; (80060b0 <MX_ADC2_Init+0x204>)
 8005fd6:	f003 fefd 	bl	8009dd4 <HAL_ADC_ConfigChannel>
 8005fda:	4603      	mov	r3, r0
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	d001      	beq.n	8005fe4 <MX_ADC2_Init+0x138>
  {
    Error_Handler();
 8005fe0:	f000 fdac 	bl	8006b3c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8005fe4:	2303      	movs	r3, #3
 8005fe6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 8;
 8005fe8:	2308      	movs	r3, #8
 8005fea:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8005fec:	463b      	mov	r3, r7
 8005fee:	4619      	mov	r1, r3
 8005ff0:	482f      	ldr	r0, [pc, #188]	; (80060b0 <MX_ADC2_Init+0x204>)
 8005ff2:	f003 feef 	bl	8009dd4 <HAL_ADC_ConfigChannel>
 8005ff6:	4603      	mov	r3, r0
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	d001      	beq.n	8006000 <MX_ADC2_Init+0x154>
  {
    Error_Handler();
 8005ffc:	f000 fd9e 	bl	8006b3c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8006000:	2304      	movs	r3, #4
 8006002:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 9;
 8006004:	2309      	movs	r3, #9
 8006006:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8006008:	463b      	mov	r3, r7
 800600a:	4619      	mov	r1, r3
 800600c:	4828      	ldr	r0, [pc, #160]	; (80060b0 <MX_ADC2_Init+0x204>)
 800600e:	f003 fee1 	bl	8009dd4 <HAL_ADC_ConfigChannel>
 8006012:	4603      	mov	r3, r0
 8006014:	2b00      	cmp	r3, #0
 8006016:	d001      	beq.n	800601c <MX_ADC2_Init+0x170>
  {
    Error_Handler();
 8006018:	f000 fd90 	bl	8006b3c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 800601c:	2305      	movs	r3, #5
 800601e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 10;
 8006020:	230a      	movs	r3, #10
 8006022:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8006024:	463b      	mov	r3, r7
 8006026:	4619      	mov	r1, r3
 8006028:	4821      	ldr	r0, [pc, #132]	; (80060b0 <MX_ADC2_Init+0x204>)
 800602a:	f003 fed3 	bl	8009dd4 <HAL_ADC_ConfigChannel>
 800602e:	4603      	mov	r3, r0
 8006030:	2b00      	cmp	r3, #0
 8006032:	d001      	beq.n	8006038 <MX_ADC2_Init+0x18c>
  {
    Error_Handler();
 8006034:	f000 fd82 	bl	8006b3c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8006038:	2306      	movs	r3, #6
 800603a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 11;
 800603c:	230b      	movs	r3, #11
 800603e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8006040:	463b      	mov	r3, r7
 8006042:	4619      	mov	r1, r3
 8006044:	481a      	ldr	r0, [pc, #104]	; (80060b0 <MX_ADC2_Init+0x204>)
 8006046:	f003 fec5 	bl	8009dd4 <HAL_ADC_ConfigChannel>
 800604a:	4603      	mov	r3, r0
 800604c:	2b00      	cmp	r3, #0
 800604e:	d001      	beq.n	8006054 <MX_ADC2_Init+0x1a8>
  {
    Error_Handler();
 8006050:	f000 fd74 	bl	8006b3c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8006054:	2307      	movs	r3, #7
 8006056:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 12;
 8006058:	230c      	movs	r3, #12
 800605a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800605c:	463b      	mov	r3, r7
 800605e:	4619      	mov	r1, r3
 8006060:	4813      	ldr	r0, [pc, #76]	; (80060b0 <MX_ADC2_Init+0x204>)
 8006062:	f003 feb7 	bl	8009dd4 <HAL_ADC_ConfigChannel>
 8006066:	4603      	mov	r3, r0
 8006068:	2b00      	cmp	r3, #0
 800606a:	d001      	beq.n	8006070 <MX_ADC2_Init+0x1c4>
  {
    Error_Handler();
 800606c:	f000 fd66 	bl	8006b3c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8006070:	2308      	movs	r3, #8
 8006072:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 13;
 8006074:	230d      	movs	r3, #13
 8006076:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8006078:	463b      	mov	r3, r7
 800607a:	4619      	mov	r1, r3
 800607c:	480c      	ldr	r0, [pc, #48]	; (80060b0 <MX_ADC2_Init+0x204>)
 800607e:	f003 fea9 	bl	8009dd4 <HAL_ADC_ConfigChannel>
 8006082:	4603      	mov	r3, r0
 8006084:	2b00      	cmp	r3, #0
 8006086:	d001      	beq.n	800608c <MX_ADC2_Init+0x1e0>
  {
    Error_Handler();
 8006088:	f000 fd58 	bl	8006b3c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 800608c:	2309      	movs	r3, #9
 800608e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 14;
 8006090:	230e      	movs	r3, #14
 8006092:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8006094:	463b      	mov	r3, r7
 8006096:	4619      	mov	r1, r3
 8006098:	4805      	ldr	r0, [pc, #20]	; (80060b0 <MX_ADC2_Init+0x204>)
 800609a:	f003 fe9b 	bl	8009dd4 <HAL_ADC_ConfigChannel>
 800609e:	4603      	mov	r3, r0
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	d001      	beq.n	80060a8 <MX_ADC2_Init+0x1fc>
  {
    Error_Handler();
 80060a4:	f000 fd4a 	bl	8006b3c <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 80060a8:	bf00      	nop
 80060aa:	3710      	adds	r7, #16
 80060ac:	46bd      	mov	sp, r7
 80060ae:	bd80      	pop	{r7, pc}
 80060b0:	2004a620 	.word	0x2004a620
 80060b4:	40012100 	.word	0x40012100
 80060b8:	0f000001 	.word	0x0f000001

080060bc <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80060bc:	b580      	push	{r7, lr}
 80060be:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80060c0:	4b12      	ldr	r3, [pc, #72]	; (800610c <MX_I2C1_Init+0x50>)
 80060c2:	4a13      	ldr	r2, [pc, #76]	; (8006110 <MX_I2C1_Init+0x54>)
 80060c4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80060c6:	4b11      	ldr	r3, [pc, #68]	; (800610c <MX_I2C1_Init+0x50>)
 80060c8:	4a12      	ldr	r2, [pc, #72]	; (8006114 <MX_I2C1_Init+0x58>)
 80060ca:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80060cc:	4b0f      	ldr	r3, [pc, #60]	; (800610c <MX_I2C1_Init+0x50>)
 80060ce:	2200      	movs	r2, #0
 80060d0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80060d2:	4b0e      	ldr	r3, [pc, #56]	; (800610c <MX_I2C1_Init+0x50>)
 80060d4:	2200      	movs	r2, #0
 80060d6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80060d8:	4b0c      	ldr	r3, [pc, #48]	; (800610c <MX_I2C1_Init+0x50>)
 80060da:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80060de:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80060e0:	4b0a      	ldr	r3, [pc, #40]	; (800610c <MX_I2C1_Init+0x50>)
 80060e2:	2200      	movs	r2, #0
 80060e4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80060e6:	4b09      	ldr	r3, [pc, #36]	; (800610c <MX_I2C1_Init+0x50>)
 80060e8:	2200      	movs	r2, #0
 80060ea:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80060ec:	4b07      	ldr	r3, [pc, #28]	; (800610c <MX_I2C1_Init+0x50>)
 80060ee:	2200      	movs	r2, #0
 80060f0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_ENABLE;
 80060f2:	4b06      	ldr	r3, [pc, #24]	; (800610c <MX_I2C1_Init+0x50>)
 80060f4:	2280      	movs	r2, #128	; 0x80
 80060f6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80060f8:	4804      	ldr	r0, [pc, #16]	; (800610c <MX_I2C1_Init+0x50>)
 80060fa:	f004 ffa5 	bl	800b048 <HAL_I2C_Init>
 80060fe:	4603      	mov	r3, r0
 8006100:	2b00      	cmp	r3, #0
 8006102:	d001      	beq.n	8006108 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8006104:	f000 fd1a 	bl	8006b3c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8006108:	bf00      	nop
 800610a:	bd80      	pop	{r7, pc}
 800610c:	2004a668 	.word	0x2004a668
 8006110:	40005400 	.word	0x40005400
 8006114:	000186a0 	.word	0x000186a0

08006118 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8006118:	b580      	push	{r7, lr}
 800611a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 800611c:	4b12      	ldr	r3, [pc, #72]	; (8006168 <MX_I2C2_Init+0x50>)
 800611e:	4a13      	ldr	r2, [pc, #76]	; (800616c <MX_I2C2_Init+0x54>)
 8006120:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8006122:	4b11      	ldr	r3, [pc, #68]	; (8006168 <MX_I2C2_Init+0x50>)
 8006124:	4a12      	ldr	r2, [pc, #72]	; (8006170 <MX_I2C2_Init+0x58>)
 8006126:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8006128:	4b0f      	ldr	r3, [pc, #60]	; (8006168 <MX_I2C2_Init+0x50>)
 800612a:	2200      	movs	r2, #0
 800612c:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 800612e:	4b0e      	ldr	r3, [pc, #56]	; (8006168 <MX_I2C2_Init+0x50>)
 8006130:	2200      	movs	r2, #0
 8006132:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8006134:	4b0c      	ldr	r3, [pc, #48]	; (8006168 <MX_I2C2_Init+0x50>)
 8006136:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800613a:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800613c:	4b0a      	ldr	r3, [pc, #40]	; (8006168 <MX_I2C2_Init+0x50>)
 800613e:	2200      	movs	r2, #0
 8006140:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8006142:	4b09      	ldr	r3, [pc, #36]	; (8006168 <MX_I2C2_Init+0x50>)
 8006144:	2200      	movs	r2, #0
 8006146:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8006148:	4b07      	ldr	r3, [pc, #28]	; (8006168 <MX_I2C2_Init+0x50>)
 800614a:	2200      	movs	r2, #0
 800614c:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_ENABLE;
 800614e:	4b06      	ldr	r3, [pc, #24]	; (8006168 <MX_I2C2_Init+0x50>)
 8006150:	2280      	movs	r2, #128	; 0x80
 8006152:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8006154:	4804      	ldr	r0, [pc, #16]	; (8006168 <MX_I2C2_Init+0x50>)
 8006156:	f004 ff77 	bl	800b048 <HAL_I2C_Init>
 800615a:	4603      	mov	r3, r0
 800615c:	2b00      	cmp	r3, #0
 800615e:	d001      	beq.n	8006164 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8006160:	f000 fcec 	bl	8006b3c <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8006164:	bf00      	nop
 8006166:	bd80      	pop	{r7, pc}
 8006168:	2004a6fc 	.word	0x2004a6fc
 800616c:	40005800 	.word	0x40005800
 8006170:	000186a0 	.word	0x000186a0

08006174 <MX_SDIO_SD_Init>:
  * @brief SDIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDIO_SD_Init(void)
{
 8006174:	b480      	push	{r7}
 8006176:	af00      	add	r7, sp, #0
  /* USER CODE END SDIO_Init 0 */

  /* USER CODE BEGIN SDIO_Init 1 */

  /* USER CODE END SDIO_Init 1 */
  hsd.Instance = SDIO;
 8006178:	4b0c      	ldr	r3, [pc, #48]	; (80061ac <MX_SDIO_SD_Init+0x38>)
 800617a:	4a0d      	ldr	r2, [pc, #52]	; (80061b0 <MX_SDIO_SD_Init+0x3c>)
 800617c:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 800617e:	4b0b      	ldr	r3, [pc, #44]	; (80061ac <MX_SDIO_SD_Init+0x38>)
 8006180:	2200      	movs	r2, #0
 8006182:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 8006184:	4b09      	ldr	r3, [pc, #36]	; (80061ac <MX_SDIO_SD_Init+0x38>)
 8006186:	2200      	movs	r2, #0
 8006188:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 800618a:	4b08      	ldr	r3, [pc, #32]	; (80061ac <MX_SDIO_SD_Init+0x38>)
 800618c:	2200      	movs	r2, #0
 800618e:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 8006190:	4b06      	ldr	r3, [pc, #24]	; (80061ac <MX_SDIO_SD_Init+0x38>)
 8006192:	2200      	movs	r2, #0
 8006194:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8006196:	4b05      	ldr	r3, [pc, #20]	; (80061ac <MX_SDIO_SD_Init+0x38>)
 8006198:	2200      	movs	r2, #0
 800619a:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv = 4;
 800619c:	4b03      	ldr	r3, [pc, #12]	; (80061ac <MX_SDIO_SD_Init+0x38>)
 800619e:	2204      	movs	r2, #4
 80061a0:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDIO_Init 2 */

  /* USER CODE END SDIO_Init 2 */

}
 80061a2:	bf00      	nop
 80061a4:	46bd      	mov	sp, r7
 80061a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061aa:	4770      	bx	lr
 80061ac:	2004a8fc 	.word	0x2004a8fc
 80061b0:	40012c00 	.word	0x40012c00

080061b4 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80061b4:	b580      	push	{r7, lr}
 80061b6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80061b8:	4b17      	ldr	r3, [pc, #92]	; (8006218 <MX_SPI2_Init+0x64>)
 80061ba:	4a18      	ldr	r2, [pc, #96]	; (800621c <MX_SPI2_Init+0x68>)
 80061bc:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80061be:	4b16      	ldr	r3, [pc, #88]	; (8006218 <MX_SPI2_Init+0x64>)
 80061c0:	f44f 7282 	mov.w	r2, #260	; 0x104
 80061c4:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80061c6:	4b14      	ldr	r3, [pc, #80]	; (8006218 <MX_SPI2_Init+0x64>)
 80061c8:	2200      	movs	r2, #0
 80061ca:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80061cc:	4b12      	ldr	r3, [pc, #72]	; (8006218 <MX_SPI2_Init+0x64>)
 80061ce:	2200      	movs	r2, #0
 80061d0:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 80061d2:	4b11      	ldr	r3, [pc, #68]	; (8006218 <MX_SPI2_Init+0x64>)
 80061d4:	2202      	movs	r2, #2
 80061d6:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 80061d8:	4b0f      	ldr	r3, [pc, #60]	; (8006218 <MX_SPI2_Init+0x64>)
 80061da:	2201      	movs	r2, #1
 80061dc:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80061de:	4b0e      	ldr	r3, [pc, #56]	; (8006218 <MX_SPI2_Init+0x64>)
 80061e0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80061e4:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 80061e6:	4b0c      	ldr	r3, [pc, #48]	; (8006218 <MX_SPI2_Init+0x64>)
 80061e8:	2220      	movs	r2, #32
 80061ea:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80061ec:	4b0a      	ldr	r3, [pc, #40]	; (8006218 <MX_SPI2_Init+0x64>)
 80061ee:	2200      	movs	r2, #0
 80061f0:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80061f2:	4b09      	ldr	r3, [pc, #36]	; (8006218 <MX_SPI2_Init+0x64>)
 80061f4:	2200      	movs	r2, #0
 80061f6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80061f8:	4b07      	ldr	r3, [pc, #28]	; (8006218 <MX_SPI2_Init+0x64>)
 80061fa:	2200      	movs	r2, #0
 80061fc:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 80061fe:	4b06      	ldr	r3, [pc, #24]	; (8006218 <MX_SPI2_Init+0x64>)
 8006200:	220a      	movs	r2, #10
 8006202:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8006204:	4804      	ldr	r0, [pc, #16]	; (8006218 <MX_SPI2_Init+0x64>)
 8006206:	f008 f851 	bl	800e2ac <HAL_SPI_Init>
 800620a:	4603      	mov	r3, r0
 800620c:	2b00      	cmp	r3, #0
 800620e:	d001      	beq.n	8006214 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8006210:	f000 fc94 	bl	8006b3c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8006214:	bf00      	nop
 8006216:	bd80      	pop	{r7, pc}
 8006218:	2004a548 	.word	0x2004a548
 800621c:	40003800 	.word	0x40003800

08006220 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8006220:	b580      	push	{r7, lr}
 8006222:	b09a      	sub	sp, #104	; 0x68
 8006224:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8006226:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800622a:	2224      	movs	r2, #36	; 0x24
 800622c:	2100      	movs	r1, #0
 800622e:	4618      	mov	r0, r3
 8006230:	f00e f978 	bl	8014524 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8006234:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8006238:	2200      	movs	r2, #0
 800623a:	601a      	str	r2, [r3, #0]
 800623c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800623e:	f107 0320 	add.w	r3, r7, #32
 8006242:	2200      	movs	r2, #0
 8006244:	601a      	str	r2, [r3, #0]
 8006246:	605a      	str	r2, [r3, #4]
 8006248:	609a      	str	r2, [r3, #8]
 800624a:	60da      	str	r2, [r3, #12]
 800624c:	611a      	str	r2, [r3, #16]
 800624e:	615a      	str	r2, [r3, #20]
 8006250:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8006252:	463b      	mov	r3, r7
 8006254:	2220      	movs	r2, #32
 8006256:	2100      	movs	r1, #0
 8006258:	4618      	mov	r0, r3
 800625a:	f00e f963 	bl	8014524 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800625e:	4b42      	ldr	r3, [pc, #264]	; (8006368 <MX_TIM1_Init+0x148>)
 8006260:	4a42      	ldr	r2, [pc, #264]	; (800636c <MX_TIM1_Init+0x14c>)
 8006262:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8006264:	4b40      	ldr	r3, [pc, #256]	; (8006368 <MX_TIM1_Init+0x148>)
 8006266:	2200      	movs	r2, #0
 8006268:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800626a:	4b3f      	ldr	r3, [pc, #252]	; (8006368 <MX_TIM1_Init+0x148>)
 800626c:	2200      	movs	r2, #0
 800626e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8006270:	4b3d      	ldr	r3, [pc, #244]	; (8006368 <MX_TIM1_Init+0x148>)
 8006272:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8006276:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006278:	4b3b      	ldr	r3, [pc, #236]	; (8006368 <MX_TIM1_Init+0x148>)
 800627a:	2200      	movs	r2, #0
 800627c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800627e:	4b3a      	ldr	r3, [pc, #232]	; (8006368 <MX_TIM1_Init+0x148>)
 8006280:	2200      	movs	r2, #0
 8006282:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006284:	4b38      	ldr	r3, [pc, #224]	; (8006368 <MX_TIM1_Init+0x148>)
 8006286:	2200      	movs	r2, #0
 8006288:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800628a:	4837      	ldr	r0, [pc, #220]	; (8006368 <MX_TIM1_Init+0x148>)
 800628c:	f008 fdb1 	bl	800edf2 <HAL_TIM_PWM_Init>
 8006290:	4603      	mov	r3, r0
 8006292:	2b00      	cmp	r3, #0
 8006294:	d001      	beq.n	800629a <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8006296:	f000 fc51 	bl	8006b3c <Error_Handler>
  }
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800629a:	2303      	movs	r3, #3
 800629c:	647b      	str	r3, [r7, #68]	; 0x44
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800629e:	2300      	movs	r3, #0
 80062a0:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80062a2:	2301      	movs	r3, #1
 80062a4:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80062a6:	2300      	movs	r3, #0
 80062a8:	653b      	str	r3, [r7, #80]	; 0x50
  sConfig.IC1Filter = 0;
 80062aa:	2300      	movs	r3, #0
 80062ac:	657b      	str	r3, [r7, #84]	; 0x54
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80062ae:	2300      	movs	r3, #0
 80062b0:	65bb      	str	r3, [r7, #88]	; 0x58
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80062b2:	2301      	movs	r3, #1
 80062b4:	65fb      	str	r3, [r7, #92]	; 0x5c
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80062b6:	2300      	movs	r3, #0
 80062b8:	663b      	str	r3, [r7, #96]	; 0x60
  sConfig.IC2Filter = 0;
 80062ba:	2300      	movs	r3, #0
 80062bc:	667b      	str	r3, [r7, #100]	; 0x64
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 80062be:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80062c2:	4619      	mov	r1, r3
 80062c4:	4828      	ldr	r0, [pc, #160]	; (8006368 <MX_TIM1_Init+0x148>)
 80062c6:	f008 fdfd 	bl	800eec4 <HAL_TIM_Encoder_Init>
 80062ca:	4603      	mov	r3, r0
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	d001      	beq.n	80062d4 <MX_TIM1_Init+0xb4>
  {
    Error_Handler();
 80062d0:	f000 fc34 	bl	8006b3c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80062d4:	2300      	movs	r3, #0
 80062d6:	63fb      	str	r3, [r7, #60]	; 0x3c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80062d8:	2300      	movs	r3, #0
 80062da:	643b      	str	r3, [r7, #64]	; 0x40
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80062dc:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80062e0:	4619      	mov	r1, r3
 80062e2:	4821      	ldr	r0, [pc, #132]	; (8006368 <MX_TIM1_Init+0x148>)
 80062e4:	f009 fb24 	bl	800f930 <HAL_TIMEx_MasterConfigSynchronization>
 80062e8:	4603      	mov	r3, r0
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	d001      	beq.n	80062f2 <MX_TIM1_Init+0xd2>
  {
    Error_Handler();
 80062ee:	f000 fc25 	bl	8006b3c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80062f2:	2360      	movs	r3, #96	; 0x60
 80062f4:	623b      	str	r3, [r7, #32]
  sConfigOC.Pulse = 0;
 80062f6:	2300      	movs	r3, #0
 80062f8:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80062fa:	2300      	movs	r3, #0
 80062fc:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80062fe:	2300      	movs	r3, #0
 8006300:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8006302:	2300      	movs	r3, #0
 8006304:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8006306:	2300      	movs	r3, #0
 8006308:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800630a:	2300      	movs	r3, #0
 800630c:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800630e:	f107 0320 	add.w	r3, r7, #32
 8006312:	2208      	movs	r2, #8
 8006314:	4619      	mov	r1, r3
 8006316:	4814      	ldr	r0, [pc, #80]	; (8006368 <MX_TIM1_Init+0x148>)
 8006318:	f008 ffa6 	bl	800f268 <HAL_TIM_PWM_ConfigChannel>
 800631c:	4603      	mov	r3, r0
 800631e:	2b00      	cmp	r3, #0
 8006320:	d001      	beq.n	8006326 <MX_TIM1_Init+0x106>
  {
    Error_Handler();
 8006322:	f000 fc0b 	bl	8006b3c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8006326:	2300      	movs	r3, #0
 8006328:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800632a:	2300      	movs	r3, #0
 800632c:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800632e:	2300      	movs	r3, #0
 8006330:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8006332:	2300      	movs	r3, #0
 8006334:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8006336:	2300      	movs	r3, #0
 8006338:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800633a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800633e:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8006340:	2300      	movs	r3, #0
 8006342:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8006344:	463b      	mov	r3, r7
 8006346:	4619      	mov	r1, r3
 8006348:	4807      	ldr	r0, [pc, #28]	; (8006368 <MX_TIM1_Init+0x148>)
 800634a:	f009 fb6d 	bl	800fa28 <HAL_TIMEx_ConfigBreakDeadTime>
 800634e:	4603      	mov	r3, r0
 8006350:	2b00      	cmp	r3, #0
 8006352:	d001      	beq.n	8006358 <MX_TIM1_Init+0x138>
  {
    Error_Handler();
 8006354:	f000 fbf2 	bl	8006b3c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8006358:	4803      	ldr	r0, [pc, #12]	; (8006368 <MX_TIM1_Init+0x148>)
 800635a:	f000 ffdf 	bl	800731c <HAL_TIM_MspPostInit>

}
 800635e:	bf00      	nop
 8006360:	3768      	adds	r7, #104	; 0x68
 8006362:	46bd      	mov	sp, r7
 8006364:	bd80      	pop	{r7, pc}
 8006366:	bf00      	nop
 8006368:	2004a8bc 	.word	0x2004a8bc
 800636c:	40010000 	.word	0x40010000

08006370 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8006370:	b580      	push	{r7, lr}
 8006372:	b08a      	sub	sp, #40	; 0x28
 8006374:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8006376:	f107 0320 	add.w	r3, r7, #32
 800637a:	2200      	movs	r2, #0
 800637c:	601a      	str	r2, [r3, #0]
 800637e:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8006380:	1d3b      	adds	r3, r7, #4
 8006382:	2200      	movs	r2, #0
 8006384:	601a      	str	r2, [r3, #0]
 8006386:	605a      	str	r2, [r3, #4]
 8006388:	609a      	str	r2, [r3, #8]
 800638a:	60da      	str	r2, [r3, #12]
 800638c:	611a      	str	r2, [r3, #16]
 800638e:	615a      	str	r2, [r3, #20]
 8006390:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8006392:	4b27      	ldr	r3, [pc, #156]	; (8006430 <MX_TIM3_Init+0xc0>)
 8006394:	4a27      	ldr	r2, [pc, #156]	; (8006434 <MX_TIM3_Init+0xc4>)
 8006396:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 1;
 8006398:	4b25      	ldr	r3, [pc, #148]	; (8006430 <MX_TIM3_Init+0xc0>)
 800639a:	2201      	movs	r2, #1
 800639c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800639e:	4b24      	ldr	r3, [pc, #144]	; (8006430 <MX_TIM3_Init+0xc0>)
 80063a0:	2200      	movs	r2, #0
 80063a2:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 4499;
 80063a4:	4b22      	ldr	r3, [pc, #136]	; (8006430 <MX_TIM3_Init+0xc0>)
 80063a6:	f241 1293 	movw	r2, #4499	; 0x1193
 80063aa:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80063ac:	4b20      	ldr	r3, [pc, #128]	; (8006430 <MX_TIM3_Init+0xc0>)
 80063ae:	2200      	movs	r2, #0
 80063b0:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80063b2:	4b1f      	ldr	r3, [pc, #124]	; (8006430 <MX_TIM3_Init+0xc0>)
 80063b4:	2200      	movs	r2, #0
 80063b6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80063b8:	481d      	ldr	r0, [pc, #116]	; (8006430 <MX_TIM3_Init+0xc0>)
 80063ba:	f008 fd1a 	bl	800edf2 <HAL_TIM_PWM_Init>
 80063be:	4603      	mov	r3, r0
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	d001      	beq.n	80063c8 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 80063c4:	f000 fbba 	bl	8006b3c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80063c8:	2300      	movs	r3, #0
 80063ca:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80063cc:	2300      	movs	r3, #0
 80063ce:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80063d0:	f107 0320 	add.w	r3, r7, #32
 80063d4:	4619      	mov	r1, r3
 80063d6:	4816      	ldr	r0, [pc, #88]	; (8006430 <MX_TIM3_Init+0xc0>)
 80063d8:	f009 faaa 	bl	800f930 <HAL_TIMEx_MasterConfigSynchronization>
 80063dc:	4603      	mov	r3, r0
 80063de:	2b00      	cmp	r3, #0
 80063e0:	d001      	beq.n	80063e6 <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 80063e2:	f000 fbab 	bl	8006b3c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80063e6:	2360      	movs	r3, #96	; 0x60
 80063e8:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80063ea:	2300      	movs	r3, #0
 80063ec:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80063ee:	2300      	movs	r3, #0
 80063f0:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80063f2:	2300      	movs	r3, #0
 80063f4:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80063f6:	1d3b      	adds	r3, r7, #4
 80063f8:	2200      	movs	r2, #0
 80063fa:	4619      	mov	r1, r3
 80063fc:	480c      	ldr	r0, [pc, #48]	; (8006430 <MX_TIM3_Init+0xc0>)
 80063fe:	f008 ff33 	bl	800f268 <HAL_TIM_PWM_ConfigChannel>
 8006402:	4603      	mov	r3, r0
 8006404:	2b00      	cmp	r3, #0
 8006406:	d001      	beq.n	800640c <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 8006408:	f000 fb98 	bl	8006b3c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800640c:	1d3b      	adds	r3, r7, #4
 800640e:	2204      	movs	r2, #4
 8006410:	4619      	mov	r1, r3
 8006412:	4807      	ldr	r0, [pc, #28]	; (8006430 <MX_TIM3_Init+0xc0>)
 8006414:	f008 ff28 	bl	800f268 <HAL_TIM_PWM_ConfigChannel>
 8006418:	4603      	mov	r3, r0
 800641a:	2b00      	cmp	r3, #0
 800641c:	d001      	beq.n	8006422 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 800641e:	f000 fb8d 	bl	8006b3c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8006422:	4803      	ldr	r0, [pc, #12]	; (8006430 <MX_TIM3_Init+0xc0>)
 8006424:	f000 ff7a 	bl	800731c <HAL_TIM_MspPostInit>

}
 8006428:	bf00      	nop
 800642a:	3728      	adds	r7, #40	; 0x28
 800642c:	46bd      	mov	sp, r7
 800642e:	bd80      	pop	{r7, pc}
 8006430:	2004a754 	.word	0x2004a754
 8006434:	40000400 	.word	0x40000400

08006438 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8006438:	b580      	push	{r7, lr}
 800643a:	b08a      	sub	sp, #40	; 0x28
 800643c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800643e:	f107 0320 	add.w	r3, r7, #32
 8006442:	2200      	movs	r2, #0
 8006444:	601a      	str	r2, [r3, #0]
 8006446:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8006448:	1d3b      	adds	r3, r7, #4
 800644a:	2200      	movs	r2, #0
 800644c:	601a      	str	r2, [r3, #0]
 800644e:	605a      	str	r2, [r3, #4]
 8006450:	609a      	str	r2, [r3, #8]
 8006452:	60da      	str	r2, [r3, #12]
 8006454:	611a      	str	r2, [r3, #16]
 8006456:	615a      	str	r2, [r3, #20]
 8006458:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800645a:	4b27      	ldr	r3, [pc, #156]	; (80064f8 <MX_TIM4_Init+0xc0>)
 800645c:	4a27      	ldr	r2, [pc, #156]	; (80064fc <MX_TIM4_Init+0xc4>)
 800645e:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8006460:	4b25      	ldr	r3, [pc, #148]	; (80064f8 <MX_TIM4_Init+0xc0>)
 8006462:	2200      	movs	r2, #0
 8006464:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006466:	4b24      	ldr	r3, [pc, #144]	; (80064f8 <MX_TIM4_Init+0xc0>)
 8006468:	2200      	movs	r2, #0
 800646a:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 1800;
 800646c:	4b22      	ldr	r3, [pc, #136]	; (80064f8 <MX_TIM4_Init+0xc0>)
 800646e:	f44f 62e1 	mov.w	r2, #1800	; 0x708
 8006472:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006474:	4b20      	ldr	r3, [pc, #128]	; (80064f8 <MX_TIM4_Init+0xc0>)
 8006476:	2200      	movs	r2, #0
 8006478:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800647a:	4b1f      	ldr	r3, [pc, #124]	; (80064f8 <MX_TIM4_Init+0xc0>)
 800647c:	2200      	movs	r2, #0
 800647e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8006480:	481d      	ldr	r0, [pc, #116]	; (80064f8 <MX_TIM4_Init+0xc0>)
 8006482:	f008 fcb6 	bl	800edf2 <HAL_TIM_PWM_Init>
 8006486:	4603      	mov	r3, r0
 8006488:	2b00      	cmp	r3, #0
 800648a:	d001      	beq.n	8006490 <MX_TIM4_Init+0x58>
  {
    Error_Handler();
 800648c:	f000 fb56 	bl	8006b3c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006490:	2300      	movs	r3, #0
 8006492:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006494:	2300      	movs	r3, #0
 8006496:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8006498:	f107 0320 	add.w	r3, r7, #32
 800649c:	4619      	mov	r1, r3
 800649e:	4816      	ldr	r0, [pc, #88]	; (80064f8 <MX_TIM4_Init+0xc0>)
 80064a0:	f009 fa46 	bl	800f930 <HAL_TIMEx_MasterConfigSynchronization>
 80064a4:	4603      	mov	r3, r0
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d001      	beq.n	80064ae <MX_TIM4_Init+0x76>
  {
    Error_Handler();
 80064aa:	f000 fb47 	bl	8006b3c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80064ae:	2360      	movs	r3, #96	; 0x60
 80064b0:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80064b2:	2300      	movs	r3, #0
 80064b4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80064b6:	2300      	movs	r3, #0
 80064b8:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80064ba:	2300      	movs	r3, #0
 80064bc:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80064be:	1d3b      	adds	r3, r7, #4
 80064c0:	2208      	movs	r2, #8
 80064c2:	4619      	mov	r1, r3
 80064c4:	480c      	ldr	r0, [pc, #48]	; (80064f8 <MX_TIM4_Init+0xc0>)
 80064c6:	f008 fecf 	bl	800f268 <HAL_TIM_PWM_ConfigChannel>
 80064ca:	4603      	mov	r3, r0
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	d001      	beq.n	80064d4 <MX_TIM4_Init+0x9c>
  {
    Error_Handler();
 80064d0:	f000 fb34 	bl	8006b3c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80064d4:	1d3b      	adds	r3, r7, #4
 80064d6:	220c      	movs	r2, #12
 80064d8:	4619      	mov	r1, r3
 80064da:	4807      	ldr	r0, [pc, #28]	; (80064f8 <MX_TIM4_Init+0xc0>)
 80064dc:	f008 fec4 	bl	800f268 <HAL_TIM_PWM_ConfigChannel>
 80064e0:	4603      	mov	r3, r0
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d001      	beq.n	80064ea <MX_TIM4_Init+0xb2>
  {
    Error_Handler();
 80064e6:	f000 fb29 	bl	8006b3c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 80064ea:	4803      	ldr	r0, [pc, #12]	; (80064f8 <MX_TIM4_Init+0xc0>)
 80064ec:	f000 ff16 	bl	800731c <HAL_TIM_MspPostInit>

}
 80064f0:	bf00      	nop
 80064f2:	3728      	adds	r7, #40	; 0x28
 80064f4:	46bd      	mov	sp, r7
 80064f6:	bd80      	pop	{r7, pc}
 80064f8:	2004a5e0 	.word	0x2004a5e0
 80064fc:	40000800 	.word	0x40000800

08006500 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8006500:	b580      	push	{r7, lr}
 8006502:	b082      	sub	sp, #8
 8006504:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8006506:	463b      	mov	r3, r7
 8006508:	2200      	movs	r2, #0
 800650a:	601a      	str	r2, [r3, #0]
 800650c:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 800650e:	4b15      	ldr	r3, [pc, #84]	; (8006564 <MX_TIM6_Init+0x64>)
 8006510:	4a15      	ldr	r2, [pc, #84]	; (8006568 <MX_TIM6_Init+0x68>)
 8006512:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 89;
 8006514:	4b13      	ldr	r3, [pc, #76]	; (8006564 <MX_TIM6_Init+0x64>)
 8006516:	2259      	movs	r2, #89	; 0x59
 8006518:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800651a:	4b12      	ldr	r3, [pc, #72]	; (8006564 <MX_TIM6_Init+0x64>)
 800651c:	2200      	movs	r2, #0
 800651e:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 999;
 8006520:	4b10      	ldr	r3, [pc, #64]	; (8006564 <MX_TIM6_Init+0x64>)
 8006522:	f240 32e7 	movw	r2, #999	; 0x3e7
 8006526:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8006528:	4b0e      	ldr	r3, [pc, #56]	; (8006564 <MX_TIM6_Init+0x64>)
 800652a:	2280      	movs	r2, #128	; 0x80
 800652c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800652e:	480d      	ldr	r0, [pc, #52]	; (8006564 <MX_TIM6_Init+0x64>)
 8006530:	f008 fc10 	bl	800ed54 <HAL_TIM_Base_Init>
 8006534:	4603      	mov	r3, r0
 8006536:	2b00      	cmp	r3, #0
 8006538:	d001      	beq.n	800653e <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 800653a:	f000 faff 	bl	8006b3c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800653e:	2300      	movs	r3, #0
 8006540:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006542:	2300      	movs	r3, #0
 8006544:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8006546:	463b      	mov	r3, r7
 8006548:	4619      	mov	r1, r3
 800654a:	4806      	ldr	r0, [pc, #24]	; (8006564 <MX_TIM6_Init+0x64>)
 800654c:	f009 f9f0 	bl	800f930 <HAL_TIMEx_MasterConfigSynchronization>
 8006550:	4603      	mov	r3, r0
 8006552:	2b00      	cmp	r3, #0
 8006554:	d001      	beq.n	800655a <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8006556:	f000 faf1 	bl	8006b3c <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 800655a:	bf00      	nop
 800655c:	3708      	adds	r7, #8
 800655e:	46bd      	mov	sp, r7
 8006560:	bd80      	pop	{r7, pc}
 8006562:	bf00      	nop
 8006564:	2004a87c 	.word	0x2004a87c
 8006568:	40001000 	.word	0x40001000

0800656c <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 800656c:	b580      	push	{r7, lr}
 800656e:	b082      	sub	sp, #8
 8006570:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8006572:	463b      	mov	r3, r7
 8006574:	2200      	movs	r2, #0
 8006576:	601a      	str	r2, [r3, #0]
 8006578:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 800657a:	4b14      	ldr	r3, [pc, #80]	; (80065cc <MX_TIM7_Init+0x60>)
 800657c:	4a14      	ldr	r2, [pc, #80]	; (80065d0 <MX_TIM7_Init+0x64>)
 800657e:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 179;
 8006580:	4b12      	ldr	r3, [pc, #72]	; (80065cc <MX_TIM7_Init+0x60>)
 8006582:	22b3      	movs	r2, #179	; 0xb3
 8006584:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006586:	4b11      	ldr	r3, [pc, #68]	; (80065cc <MX_TIM7_Init+0x60>)
 8006588:	2200      	movs	r2, #0
 800658a:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 49;
 800658c:	4b0f      	ldr	r3, [pc, #60]	; (80065cc <MX_TIM7_Init+0x60>)
 800658e:	2231      	movs	r2, #49	; 0x31
 8006590:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8006592:	4b0e      	ldr	r3, [pc, #56]	; (80065cc <MX_TIM7_Init+0x60>)
 8006594:	2280      	movs	r2, #128	; 0x80
 8006596:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8006598:	480c      	ldr	r0, [pc, #48]	; (80065cc <MX_TIM7_Init+0x60>)
 800659a:	f008 fbdb 	bl	800ed54 <HAL_TIM_Base_Init>
 800659e:	4603      	mov	r3, r0
 80065a0:	2b00      	cmp	r3, #0
 80065a2:	d001      	beq.n	80065a8 <MX_TIM7_Init+0x3c>
  {
    Error_Handler();
 80065a4:	f000 faca 	bl	8006b3c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80065a8:	2300      	movs	r3, #0
 80065aa:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80065ac:	2300      	movs	r3, #0
 80065ae:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80065b0:	463b      	mov	r3, r7
 80065b2:	4619      	mov	r1, r3
 80065b4:	4805      	ldr	r0, [pc, #20]	; (80065cc <MX_TIM7_Init+0x60>)
 80065b6:	f009 f9bb 	bl	800f930 <HAL_TIMEx_MasterConfigSynchronization>
 80065ba:	4603      	mov	r3, r0
 80065bc:	2b00      	cmp	r3, #0
 80065be:	d001      	beq.n	80065c4 <MX_TIM7_Init+0x58>
  {
    Error_Handler();
 80065c0:	f000 fabc 	bl	8006b3c <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 80065c4:	bf00      	nop
 80065c6:	3708      	adds	r7, #8
 80065c8:	46bd      	mov	sp, r7
 80065ca:	bd80      	pop	{r7, pc}
 80065cc:	2004aa20 	.word	0x2004aa20
 80065d0:	40001400 	.word	0x40001400

080065d4 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 80065d4:	b580      	push	{r7, lr}
 80065d6:	b08c      	sub	sp, #48	; 0x30
 80065d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80065da:	f107 030c 	add.w	r3, r7, #12
 80065de:	2224      	movs	r2, #36	; 0x24
 80065e0:	2100      	movs	r1, #0
 80065e2:	4618      	mov	r0, r3
 80065e4:	f00d ff9e 	bl	8014524 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80065e8:	1d3b      	adds	r3, r7, #4
 80065ea:	2200      	movs	r2, #0
 80065ec:	601a      	str	r2, [r3, #0]
 80065ee:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 80065f0:	4b22      	ldr	r3, [pc, #136]	; (800667c <MX_TIM8_Init+0xa8>)
 80065f2:	4a23      	ldr	r2, [pc, #140]	; (8006680 <MX_TIM8_Init+0xac>)
 80065f4:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 80065f6:	4b21      	ldr	r3, [pc, #132]	; (800667c <MX_TIM8_Init+0xa8>)
 80065f8:	2200      	movs	r2, #0
 80065fa:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_DOWN;
 80065fc:	4b1f      	ldr	r3, [pc, #124]	; (800667c <MX_TIM8_Init+0xa8>)
 80065fe:	2210      	movs	r2, #16
 8006600:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 8006602:	4b1e      	ldr	r3, [pc, #120]	; (800667c <MX_TIM8_Init+0xa8>)
 8006604:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8006608:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800660a:	4b1c      	ldr	r3, [pc, #112]	; (800667c <MX_TIM8_Init+0xa8>)
 800660c:	2200      	movs	r2, #0
 800660e:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8006610:	4b1a      	ldr	r3, [pc, #104]	; (800667c <MX_TIM8_Init+0xa8>)
 8006612:	2200      	movs	r2, #0
 8006614:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006616:	4b19      	ldr	r3, [pc, #100]	; (800667c <MX_TIM8_Init+0xa8>)
 8006618:	2200      	movs	r2, #0
 800661a:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800661c:	2303      	movs	r3, #3
 800661e:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8006620:	2300      	movs	r3, #0
 8006622:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8006624:	2301      	movs	r3, #1
 8006626:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8006628:	2300      	movs	r3, #0
 800662a:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800662c:	2300      	movs	r3, #0
 800662e:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8006630:	2300      	movs	r3, #0
 8006632:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8006634:	2301      	movs	r3, #1
 8006636:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8006638:	2300      	movs	r3, #0
 800663a:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 800663c:	2300      	movs	r3, #0
 800663e:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 8006640:	f107 030c 	add.w	r3, r7, #12
 8006644:	4619      	mov	r1, r3
 8006646:	480d      	ldr	r0, [pc, #52]	; (800667c <MX_TIM8_Init+0xa8>)
 8006648:	f008 fc3c 	bl	800eec4 <HAL_TIM_Encoder_Init>
 800664c:	4603      	mov	r3, r0
 800664e:	2b00      	cmp	r3, #0
 8006650:	d001      	beq.n	8006656 <MX_TIM8_Init+0x82>
  {
    Error_Handler();
 8006652:	f000 fa73 	bl	8006b3c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006656:	2300      	movs	r3, #0
 8006658:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800665a:	2300      	movs	r3, #0
 800665c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800665e:	1d3b      	adds	r3, r7, #4
 8006660:	4619      	mov	r1, r3
 8006662:	4806      	ldr	r0, [pc, #24]	; (800667c <MX_TIM8_Init+0xa8>)
 8006664:	f009 f964 	bl	800f930 <HAL_TIMEx_MasterConfigSynchronization>
 8006668:	4603      	mov	r3, r0
 800666a:	2b00      	cmp	r3, #0
 800666c:	d001      	beq.n	8006672 <MX_TIM8_Init+0x9e>
  {
    Error_Handler();
 800666e:	f000 fa65 	bl	8006b3c <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8006672:	bf00      	nop
 8006674:	3730      	adds	r7, #48	; 0x30
 8006676:	46bd      	mov	sp, r7
 8006678:	bd80      	pop	{r7, pc}
 800667a:	bf00      	nop
 800667c:	2004a5a0 	.word	0x2004a5a0
 8006680:	40010400 	.word	0x40010400

08006684 <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 8006684:	b580      	push	{r7, lr}
 8006686:	b088      	sub	sp, #32
 8006688:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM10_Init 0 */

  /* USER CODE END TIM10_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 800668a:	1d3b      	adds	r3, r7, #4
 800668c:	2200      	movs	r2, #0
 800668e:	601a      	str	r2, [r3, #0]
 8006690:	605a      	str	r2, [r3, #4]
 8006692:	609a      	str	r2, [r3, #8]
 8006694:	60da      	str	r2, [r3, #12]
 8006696:	611a      	str	r2, [r3, #16]
 8006698:	615a      	str	r2, [r3, #20]
 800669a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 800669c:	4b1e      	ldr	r3, [pc, #120]	; (8006718 <MX_TIM10_Init+0x94>)
 800669e:	4a1f      	ldr	r2, [pc, #124]	; (800671c <MX_TIM10_Init+0x98>)
 80066a0:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 1;
 80066a2:	4b1d      	ldr	r3, [pc, #116]	; (8006718 <MX_TIM10_Init+0x94>)
 80066a4:	2201      	movs	r2, #1
 80066a6:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 80066a8:	4b1b      	ldr	r3, [pc, #108]	; (8006718 <MX_TIM10_Init+0x94>)
 80066aa:	2200      	movs	r2, #0
 80066ac:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 8999;
 80066ae:	4b1a      	ldr	r3, [pc, #104]	; (8006718 <MX_TIM10_Init+0x94>)
 80066b0:	f242 3227 	movw	r2, #8999	; 0x2327
 80066b4:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80066b6:	4b18      	ldr	r3, [pc, #96]	; (8006718 <MX_TIM10_Init+0x94>)
 80066b8:	2200      	movs	r2, #0
 80066ba:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80066bc:	4b16      	ldr	r3, [pc, #88]	; (8006718 <MX_TIM10_Init+0x94>)
 80066be:	2200      	movs	r2, #0
 80066c0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 80066c2:	4815      	ldr	r0, [pc, #84]	; (8006718 <MX_TIM10_Init+0x94>)
 80066c4:	f008 fb46 	bl	800ed54 <HAL_TIM_Base_Init>
 80066c8:	4603      	mov	r3, r0
 80066ca:	2b00      	cmp	r3, #0
 80066cc:	d001      	beq.n	80066d2 <MX_TIM10_Init+0x4e>
  {
    Error_Handler();
 80066ce:	f000 fa35 	bl	8006b3c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim10) != HAL_OK)
 80066d2:	4811      	ldr	r0, [pc, #68]	; (8006718 <MX_TIM10_Init+0x94>)
 80066d4:	f008 fb8d 	bl	800edf2 <HAL_TIM_PWM_Init>
 80066d8:	4603      	mov	r3, r0
 80066da:	2b00      	cmp	r3, #0
 80066dc:	d001      	beq.n	80066e2 <MX_TIM10_Init+0x5e>
  {
    Error_Handler();
 80066de:	f000 fa2d 	bl	8006b3c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80066e2:	2360      	movs	r3, #96	; 0x60
 80066e4:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80066e6:	2300      	movs	r3, #0
 80066e8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80066ea:	2300      	movs	r3, #0
 80066ec:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80066ee:	2300      	movs	r3, #0
 80066f0:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim10, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80066f2:	1d3b      	adds	r3, r7, #4
 80066f4:	2200      	movs	r2, #0
 80066f6:	4619      	mov	r1, r3
 80066f8:	4807      	ldr	r0, [pc, #28]	; (8006718 <MX_TIM10_Init+0x94>)
 80066fa:	f008 fdb5 	bl	800f268 <HAL_TIM_PWM_ConfigChannel>
 80066fe:	4603      	mov	r3, r0
 8006700:	2b00      	cmp	r3, #0
 8006702:	d001      	beq.n	8006708 <MX_TIM10_Init+0x84>
  {
    Error_Handler();
 8006704:	f000 fa1a 	bl	8006b3c <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */
  HAL_TIM_MspPostInit(&htim10);
 8006708:	4803      	ldr	r0, [pc, #12]	; (8006718 <MX_TIM10_Init+0x94>)
 800670a:	f000 fe07 	bl	800731c <HAL_TIM_MspPostInit>

}
 800670e:	bf00      	nop
 8006710:	3720      	adds	r7, #32
 8006712:	46bd      	mov	sp, r7
 8006714:	bd80      	pop	{r7, pc}
 8006716:	bf00      	nop
 8006718:	2004a6bc 	.word	0x2004a6bc
 800671c:	40014400 	.word	0x40014400

08006720 <MX_TIM11_Init>:
  * @brief TIM11 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM11_Init(void)
{
 8006720:	b580      	push	{r7, lr}
 8006722:	b088      	sub	sp, #32
 8006724:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM11_Init 0 */

  /* USER CODE END TIM11_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8006726:	1d3b      	adds	r3, r7, #4
 8006728:	2200      	movs	r2, #0
 800672a:	601a      	str	r2, [r3, #0]
 800672c:	605a      	str	r2, [r3, #4]
 800672e:	609a      	str	r2, [r3, #8]
 8006730:	60da      	str	r2, [r3, #12]
 8006732:	611a      	str	r2, [r3, #16]
 8006734:	615a      	str	r2, [r3, #20]
 8006736:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 8006738:	4b1e      	ldr	r3, [pc, #120]	; (80067b4 <MX_TIM11_Init+0x94>)
 800673a:	4a1f      	ldr	r2, [pc, #124]	; (80067b8 <MX_TIM11_Init+0x98>)
 800673c:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 1;
 800673e:	4b1d      	ldr	r3, [pc, #116]	; (80067b4 <MX_TIM11_Init+0x94>)
 8006740:	2201      	movs	r2, #1
 8006742:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006744:	4b1b      	ldr	r3, [pc, #108]	; (80067b4 <MX_TIM11_Init+0x94>)
 8006746:	2200      	movs	r2, #0
 8006748:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 8999;
 800674a:	4b1a      	ldr	r3, [pc, #104]	; (80067b4 <MX_TIM11_Init+0x94>)
 800674c:	f242 3227 	movw	r2, #8999	; 0x2327
 8006750:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006752:	4b18      	ldr	r3, [pc, #96]	; (80067b4 <MX_TIM11_Init+0x94>)
 8006754:	2200      	movs	r2, #0
 8006756:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006758:	4b16      	ldr	r3, [pc, #88]	; (80067b4 <MX_TIM11_Init+0x94>)
 800675a:	2200      	movs	r2, #0
 800675c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 800675e:	4815      	ldr	r0, [pc, #84]	; (80067b4 <MX_TIM11_Init+0x94>)
 8006760:	f008 faf8 	bl	800ed54 <HAL_TIM_Base_Init>
 8006764:	4603      	mov	r3, r0
 8006766:	2b00      	cmp	r3, #0
 8006768:	d001      	beq.n	800676e <MX_TIM11_Init+0x4e>
  {
    Error_Handler();
 800676a:	f000 f9e7 	bl	8006b3c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim11) != HAL_OK)
 800676e:	4811      	ldr	r0, [pc, #68]	; (80067b4 <MX_TIM11_Init+0x94>)
 8006770:	f008 fb3f 	bl	800edf2 <HAL_TIM_PWM_Init>
 8006774:	4603      	mov	r3, r0
 8006776:	2b00      	cmp	r3, #0
 8006778:	d001      	beq.n	800677e <MX_TIM11_Init+0x5e>
  {
    Error_Handler();
 800677a:	f000 f9df 	bl	8006b3c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800677e:	2360      	movs	r3, #96	; 0x60
 8006780:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8006782:	2300      	movs	r3, #0
 8006784:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8006786:	2300      	movs	r3, #0
 8006788:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800678a:	2300      	movs	r3, #0
 800678c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim11, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800678e:	1d3b      	adds	r3, r7, #4
 8006790:	2200      	movs	r2, #0
 8006792:	4619      	mov	r1, r3
 8006794:	4807      	ldr	r0, [pc, #28]	; (80067b4 <MX_TIM11_Init+0x94>)
 8006796:	f008 fd67 	bl	800f268 <HAL_TIM_PWM_ConfigChannel>
 800679a:	4603      	mov	r3, r0
 800679c:	2b00      	cmp	r3, #0
 800679e:	d001      	beq.n	80067a4 <MX_TIM11_Init+0x84>
  {
    Error_Handler();
 80067a0:	f000 f9cc 	bl	8006b3c <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */
  HAL_TIM_MspPostInit(&htim11);
 80067a4:	4803      	ldr	r0, [pc, #12]	; (80067b4 <MX_TIM11_Init+0x94>)
 80067a6:	f000 fdb9 	bl	800731c <HAL_TIM_MspPostInit>

}
 80067aa:	bf00      	nop
 80067ac:	3720      	adds	r7, #32
 80067ae:	46bd      	mov	sp, r7
 80067b0:	bd80      	pop	{r7, pc}
 80067b2:	bf00      	nop
 80067b4:	2004a7dc 	.word	0x2004a7dc
 80067b8:	40014800 	.word	0x40014800

080067bc <MX_TIM13_Init>:
  * @brief TIM13 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM13_Init(void)
{
 80067bc:	b580      	push	{r7, lr}
 80067be:	af00      	add	r7, sp, #0
  /* USER CODE END TIM13_Init 0 */

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  htim13.Instance = TIM13;
 80067c0:	4b0e      	ldr	r3, [pc, #56]	; (80067fc <MX_TIM13_Init+0x40>)
 80067c2:	4a0f      	ldr	r2, [pc, #60]	; (8006800 <MX_TIM13_Init+0x44>)
 80067c4:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 89;
 80067c6:	4b0d      	ldr	r3, [pc, #52]	; (80067fc <MX_TIM13_Init+0x40>)
 80067c8:	2259      	movs	r2, #89	; 0x59
 80067ca:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 80067cc:	4b0b      	ldr	r3, [pc, #44]	; (80067fc <MX_TIM13_Init+0x40>)
 80067ce:	2200      	movs	r2, #0
 80067d0:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 9999;
 80067d2:	4b0a      	ldr	r3, [pc, #40]	; (80067fc <MX_TIM13_Init+0x40>)
 80067d4:	f242 720f 	movw	r2, #9999	; 0x270f
 80067d8:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80067da:	4b08      	ldr	r3, [pc, #32]	; (80067fc <MX_TIM13_Init+0x40>)
 80067dc:	2200      	movs	r2, #0
 80067de:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80067e0:	4b06      	ldr	r3, [pc, #24]	; (80067fc <MX_TIM13_Init+0x40>)
 80067e2:	2280      	movs	r2, #128	; 0x80
 80067e4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 80067e6:	4805      	ldr	r0, [pc, #20]	; (80067fc <MX_TIM13_Init+0x40>)
 80067e8:	f008 fab4 	bl	800ed54 <HAL_TIM_Base_Init>
 80067ec:	4603      	mov	r3, r0
 80067ee:	2b00      	cmp	r3, #0
 80067f0:	d001      	beq.n	80067f6 <MX_TIM13_Init+0x3a>
  {
    Error_Handler();
 80067f2:	f000 f9a3 	bl	8006b3c <Error_Handler>
  }
  /* USER CODE BEGIN TIM13_Init 2 */

  /* USER CODE END TIM13_Init 2 */

}
 80067f6:	bf00      	nop
 80067f8:	bd80      	pop	{r7, pc}
 80067fa:	bf00      	nop
 80067fc:	2004a79c 	.word	0x2004a79c
 8006800:	40001c00 	.word	0x40001c00

08006804 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8006804:	b580      	push	{r7, lr}
 8006806:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8006808:	4b11      	ldr	r3, [pc, #68]	; (8006850 <MX_USART2_UART_Init+0x4c>)
 800680a:	4a12      	ldr	r2, [pc, #72]	; (8006854 <MX_USART2_UART_Init+0x50>)
 800680c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800680e:	4b10      	ldr	r3, [pc, #64]	; (8006850 <MX_USART2_UART_Init+0x4c>)
 8006810:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8006814:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8006816:	4b0e      	ldr	r3, [pc, #56]	; (8006850 <MX_USART2_UART_Init+0x4c>)
 8006818:	2200      	movs	r2, #0
 800681a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800681c:	4b0c      	ldr	r3, [pc, #48]	; (8006850 <MX_USART2_UART_Init+0x4c>)
 800681e:	2200      	movs	r2, #0
 8006820:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8006822:	4b0b      	ldr	r3, [pc, #44]	; (8006850 <MX_USART2_UART_Init+0x4c>)
 8006824:	2200      	movs	r2, #0
 8006826:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8006828:	4b09      	ldr	r3, [pc, #36]	; (8006850 <MX_USART2_UART_Init+0x4c>)
 800682a:	220c      	movs	r2, #12
 800682c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800682e:	4b08      	ldr	r3, [pc, #32]	; (8006850 <MX_USART2_UART_Init+0x4c>)
 8006830:	2200      	movs	r2, #0
 8006832:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8006834:	4b06      	ldr	r3, [pc, #24]	; (8006850 <MX_USART2_UART_Init+0x4c>)
 8006836:	2200      	movs	r2, #0
 8006838:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800683a:	4805      	ldr	r0, [pc, #20]	; (8006850 <MX_USART2_UART_Init+0x4c>)
 800683c:	f009 f95a 	bl	800faf4 <HAL_UART_Init>
 8006840:	4603      	mov	r3, r0
 8006842:	2b00      	cmp	r3, #0
 8006844:	d001      	beq.n	800684a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8006846:	f000 f979 	bl	8006b3c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800684a:	bf00      	nop
 800684c:	bd80      	pop	{r7, pc}
 800684e:	bf00      	nop
 8006850:	2004a980 	.word	0x2004a980
 8006854:	40004400 	.word	0x40004400

08006858 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8006858:	b580      	push	{r7, lr}
 800685a:	b082      	sub	sp, #8
 800685c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800685e:	2300      	movs	r3, #0
 8006860:	607b      	str	r3, [r7, #4]
 8006862:	4b14      	ldr	r3, [pc, #80]	; (80068b4 <MX_DMA_Init+0x5c>)
 8006864:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006866:	4a13      	ldr	r2, [pc, #76]	; (80068b4 <MX_DMA_Init+0x5c>)
 8006868:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800686c:	6313      	str	r3, [r2, #48]	; 0x30
 800686e:	4b11      	ldr	r3, [pc, #68]	; (80068b4 <MX_DMA_Init+0x5c>)
 8006870:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006872:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006876:	607b      	str	r3, [r7, #4]
 8006878:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 800687a:	2200      	movs	r2, #0
 800687c:	2100      	movs	r1, #0
 800687e:	203a      	movs	r0, #58	; 0x3a
 8006880:	f003 fe33 	bl	800a4ea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8006884:	203a      	movs	r0, #58	; 0x3a
 8006886:	f003 fe4c 	bl	800a522 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 800688a:	2200      	movs	r2, #0
 800688c:	2100      	movs	r1, #0
 800688e:	203b      	movs	r0, #59	; 0x3b
 8006890:	f003 fe2b 	bl	800a4ea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8006894:	203b      	movs	r0, #59	; 0x3b
 8006896:	f003 fe44 	bl	800a522 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 0, 0);
 800689a:	2200      	movs	r2, #0
 800689c:	2100      	movs	r1, #0
 800689e:	2045      	movs	r0, #69	; 0x45
 80068a0:	f003 fe23 	bl	800a4ea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 80068a4:	2045      	movs	r0, #69	; 0x45
 80068a6:	f003 fe3c 	bl	800a522 <HAL_NVIC_EnableIRQ>

}
 80068aa:	bf00      	nop
 80068ac:	3708      	adds	r7, #8
 80068ae:	46bd      	mov	sp, r7
 80068b0:	bd80      	pop	{r7, pc}
 80068b2:	bf00      	nop
 80068b4:	40023800 	.word	0x40023800

080068b8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80068b8:	b580      	push	{r7, lr}
 80068ba:	b08c      	sub	sp, #48	; 0x30
 80068bc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80068be:	f107 031c 	add.w	r3, r7, #28
 80068c2:	2200      	movs	r2, #0
 80068c4:	601a      	str	r2, [r3, #0]
 80068c6:	605a      	str	r2, [r3, #4]
 80068c8:	609a      	str	r2, [r3, #8]
 80068ca:	60da      	str	r2, [r3, #12]
 80068cc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80068ce:	2300      	movs	r3, #0
 80068d0:	61bb      	str	r3, [r7, #24]
 80068d2:	4b94      	ldr	r3, [pc, #592]	; (8006b24 <MX_GPIO_Init+0x26c>)
 80068d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80068d6:	4a93      	ldr	r2, [pc, #588]	; (8006b24 <MX_GPIO_Init+0x26c>)
 80068d8:	f043 0310 	orr.w	r3, r3, #16
 80068dc:	6313      	str	r3, [r2, #48]	; 0x30
 80068de:	4b91      	ldr	r3, [pc, #580]	; (8006b24 <MX_GPIO_Init+0x26c>)
 80068e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80068e2:	f003 0310 	and.w	r3, r3, #16
 80068e6:	61bb      	str	r3, [r7, #24]
 80068e8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80068ea:	2300      	movs	r3, #0
 80068ec:	617b      	str	r3, [r7, #20]
 80068ee:	4b8d      	ldr	r3, [pc, #564]	; (8006b24 <MX_GPIO_Init+0x26c>)
 80068f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80068f2:	4a8c      	ldr	r2, [pc, #560]	; (8006b24 <MX_GPIO_Init+0x26c>)
 80068f4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80068f8:	6313      	str	r3, [r2, #48]	; 0x30
 80068fa:	4b8a      	ldr	r3, [pc, #552]	; (8006b24 <MX_GPIO_Init+0x26c>)
 80068fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80068fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006902:	617b      	str	r3, [r7, #20]
 8006904:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8006906:	2300      	movs	r3, #0
 8006908:	613b      	str	r3, [r7, #16]
 800690a:	4b86      	ldr	r3, [pc, #536]	; (8006b24 <MX_GPIO_Init+0x26c>)
 800690c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800690e:	4a85      	ldr	r2, [pc, #532]	; (8006b24 <MX_GPIO_Init+0x26c>)
 8006910:	f043 0304 	orr.w	r3, r3, #4
 8006914:	6313      	str	r3, [r2, #48]	; 0x30
 8006916:	4b83      	ldr	r3, [pc, #524]	; (8006b24 <MX_GPIO_Init+0x26c>)
 8006918:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800691a:	f003 0304 	and.w	r3, r3, #4
 800691e:	613b      	str	r3, [r7, #16]
 8006920:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8006922:	2300      	movs	r3, #0
 8006924:	60fb      	str	r3, [r7, #12]
 8006926:	4b7f      	ldr	r3, [pc, #508]	; (8006b24 <MX_GPIO_Init+0x26c>)
 8006928:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800692a:	4a7e      	ldr	r2, [pc, #504]	; (8006b24 <MX_GPIO_Init+0x26c>)
 800692c:	f043 0301 	orr.w	r3, r3, #1
 8006930:	6313      	str	r3, [r2, #48]	; 0x30
 8006932:	4b7c      	ldr	r3, [pc, #496]	; (8006b24 <MX_GPIO_Init+0x26c>)
 8006934:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006936:	f003 0301 	and.w	r3, r3, #1
 800693a:	60fb      	str	r3, [r7, #12]
 800693c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800693e:	2300      	movs	r3, #0
 8006940:	60bb      	str	r3, [r7, #8]
 8006942:	4b78      	ldr	r3, [pc, #480]	; (8006b24 <MX_GPIO_Init+0x26c>)
 8006944:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006946:	4a77      	ldr	r2, [pc, #476]	; (8006b24 <MX_GPIO_Init+0x26c>)
 8006948:	f043 0302 	orr.w	r3, r3, #2
 800694c:	6313      	str	r3, [r2, #48]	; 0x30
 800694e:	4b75      	ldr	r3, [pc, #468]	; (8006b24 <MX_GPIO_Init+0x26c>)
 8006950:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006952:	f003 0302 	and.w	r3, r3, #2
 8006956:	60bb      	str	r3, [r7, #8]
 8006958:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800695a:	2300      	movs	r3, #0
 800695c:	607b      	str	r3, [r7, #4]
 800695e:	4b71      	ldr	r3, [pc, #452]	; (8006b24 <MX_GPIO_Init+0x26c>)
 8006960:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006962:	4a70      	ldr	r2, [pc, #448]	; (8006b24 <MX_GPIO_Init+0x26c>)
 8006964:	f043 0308 	orr.w	r3, r3, #8
 8006968:	6313      	str	r3, [r2, #48]	; 0x30
 800696a:	4b6e      	ldr	r3, [pc, #440]	; (8006b24 <MX_GPIO_Init+0x26c>)
 800696c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800696e:	f003 0308 	and.w	r3, r3, #8
 8006972:	607b      	str	r3, [r7, #4]
 8006974:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_14, GPIO_PIN_RESET);
 8006976:	2200      	movs	r2, #0
 8006978:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800697c:	486a      	ldr	r0, [pc, #424]	; (8006b28 <MX_GPIO_Init+0x270>)
 800697e:	f004 fb49 	bl	800b014 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 8006982:	2200      	movs	r2, #0
 8006984:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8006988:	4868      	ldr	r0, [pc, #416]	; (8006b2c <MX_GPIO_Init+0x274>)
 800698a:	f004 fb43 	bl	800b014 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_9|GPIO_PIN_10, GPIO_PIN_RESET);
 800698e:	2200      	movs	r2, #0
 8006990:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8006994:	4866      	ldr	r0, [pc, #408]	; (8006b30 <MX_GPIO_Init+0x278>)
 8006996:	f004 fb3d 	bl	800b014 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 800699a:	2200      	movs	r2, #0
 800699c:	f44f 51f8 	mov.w	r1, #7936	; 0x1f00
 80069a0:	4864      	ldr	r0, [pc, #400]	; (8006b34 <MX_GPIO_Init+0x27c>)
 80069a2:	f004 fb37 	bl	800b014 <HAL_GPIO_WritePin>
                          |GPIO_PIN_12, GPIO_PIN_RESET);

  /*Configure GPIO pin : PE2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 80069a6:	2304      	movs	r3, #4
 80069a8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80069aa:	2300      	movs	r3, #0
 80069ac:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80069ae:	2300      	movs	r3, #0
 80069b0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80069b2:	f107 031c 	add.w	r3, r7, #28
 80069b6:	4619      	mov	r1, r3
 80069b8:	485b      	ldr	r0, [pc, #364]	; (8006b28 <MX_GPIO_Init+0x270>)
 80069ba:	f004 f969 	bl	800ac90 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 PC2 PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 80069be:	230f      	movs	r3, #15
 80069c0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80069c2:	2303      	movs	r3, #3
 80069c4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80069c6:	2300      	movs	r3, #0
 80069c8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80069ca:	f107 031c 	add.w	r3, r7, #28
 80069ce:	4619      	mov	r1, r3
 80069d0:	4859      	ldr	r0, [pc, #356]	; (8006b38 <MX_GPIO_Init+0x280>)
 80069d2:	f004 f95d 	bl	800ac90 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA5 PA6 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80069d6:	23e1      	movs	r3, #225	; 0xe1
 80069d8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80069da:	2303      	movs	r3, #3
 80069dc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80069de:	2300      	movs	r3, #0
 80069e0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80069e2:	f107 031c 	add.w	r3, r7, #28
 80069e6:	4619      	mov	r1, r3
 80069e8:	4852      	ldr	r0, [pc, #328]	; (8006b34 <MX_GPIO_Init+0x27c>)
 80069ea:	f004 f951 	bl	800ac90 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80069ee:	2303      	movs	r3, #3
 80069f0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80069f2:	2303      	movs	r3, #3
 80069f4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80069f6:	2300      	movs	r3, #0
 80069f8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80069fa:	f107 031c 	add.w	r3, r7, #28
 80069fe:	4619      	mov	r1, r3
 8006a00:	484a      	ldr	r0, [pc, #296]	; (8006b2c <MX_GPIO_Init+0x274>)
 8006a02:	f004 f945 	bl	800ac90 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8006a06:	2304      	movs	r3, #4
 8006a08:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8006a0a:	2300      	movs	r3, #0
 8006a0c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8006a0e:	2301      	movs	r3, #1
 8006a10:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006a12:	f107 031c 	add.w	r3, r7, #28
 8006a16:	4619      	mov	r1, r3
 8006a18:	4844      	ldr	r0, [pc, #272]	; (8006b2c <MX_GPIO_Init+0x274>)
 8006a1a:	f004 f939 	bl	800ac90 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE7 PE8 PE10 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_10;
 8006a1e:	f44f 63b0 	mov.w	r3, #1408	; 0x580
 8006a22:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8006a24:	2300      	movs	r3, #0
 8006a26:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8006a28:	2301      	movs	r3, #1
 8006a2a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8006a2c:	f107 031c 	add.w	r3, r7, #28
 8006a30:	4619      	mov	r1, r3
 8006a32:	483d      	ldr	r0, [pc, #244]	; (8006b28 <MX_GPIO_Init+0x270>)
 8006a34:	f004 f92c 	bl	800ac90 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 8006a38:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8006a3c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006a3e:	2301      	movs	r3, #1
 8006a40:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006a42:	2300      	movs	r3, #0
 8006a44:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006a46:	2300      	movs	r3, #0
 8006a48:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8006a4a:	f107 031c 	add.w	r3, r7, #28
 8006a4e:	4619      	mov	r1, r3
 8006a50:	4835      	ldr	r0, [pc, #212]	; (8006b28 <MX_GPIO_Init+0x270>)
 8006a52:	f004 f91d 	bl	800ac90 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8006a56:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006a5a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006a5c:	2301      	movs	r3, #1
 8006a5e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006a60:	2300      	movs	r3, #0
 8006a62:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006a64:	2300      	movs	r3, #0
 8006a66:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006a68:	f107 031c 	add.w	r3, r7, #28
 8006a6c:	4619      	mov	r1, r3
 8006a6e:	482f      	ldr	r0, [pc, #188]	; (8006b2c <MX_GPIO_Init+0x274>)
 8006a70:	f004 f90e 	bl	800ac90 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8006a74:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006a78:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8006a7a:	2300      	movs	r3, #0
 8006a7c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006a7e:	2300      	movs	r3, #0
 8006a80:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8006a82:	f107 031c 	add.w	r3, r7, #28
 8006a86:	4619      	mov	r1, r3
 8006a88:	4829      	ldr	r0, [pc, #164]	; (8006b30 <MX_GPIO_Init+0x278>)
 8006a8a:	f004 f901 	bl	800ac90 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8006a8e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006a92:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006a94:	2301      	movs	r3, #1
 8006a96:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006a98:	2300      	movs	r3, #0
 8006a9a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006a9c:	2300      	movs	r3, #0
 8006a9e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8006aa0:	f107 031c 	add.w	r3, r7, #28
 8006aa4:	4619      	mov	r1, r3
 8006aa6:	4822      	ldr	r0, [pc, #136]	; (8006b30 <MX_GPIO_Init+0x278>)
 8006aa8:	f004 f8f2 	bl	800ac90 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8006aac:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006ab0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006ab2:	2301      	movs	r3, #1
 8006ab4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8006ab6:	2301      	movs	r3, #1
 8006ab8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006aba:	2300      	movs	r3, #0
 8006abc:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8006abe:	f107 031c 	add.w	r3, r7, #28
 8006ac2:	4619      	mov	r1, r3
 8006ac4:	481a      	ldr	r0, [pc, #104]	; (8006b30 <MX_GPIO_Init+0x278>)
 8006ac6:	f004 f8e3 	bl	800ac90 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA9 PA10 PA11
                           PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8006aca:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 8006ace:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006ad0:	2301      	movs	r3, #1
 8006ad2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006ad4:	2300      	movs	r3, #0
 8006ad6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006ad8:	2300      	movs	r3, #0
 8006ada:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006adc:	f107 031c 	add.w	r3, r7, #28
 8006ae0:	4619      	mov	r1, r3
 8006ae2:	4814      	ldr	r0, [pc, #80]	; (8006b34 <MX_GPIO_Init+0x27c>)
 8006ae4:	f004 f8d4 	bl	800ac90 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8006ae8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006aec:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8006aee:	2300      	movs	r3, #0
 8006af0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006af2:	2300      	movs	r3, #0
 8006af4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006af6:	f107 031c 	add.w	r3, r7, #28
 8006afa:	4619      	mov	r1, r3
 8006afc:	480d      	ldr	r0, [pc, #52]	; (8006b34 <MX_GPIO_Init+0x27c>)
 8006afe:	f004 f8c7 	bl	800ac90 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD0 PD1 PD3 PD4
                           PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_3|GPIO_PIN_4
 8006b02:	239b      	movs	r3, #155	; 0x9b
 8006b04:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8006b06:	2300      	movs	r3, #0
 8006b08:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8006b0a:	2301      	movs	r3, #1
 8006b0c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8006b0e:	f107 031c 	add.w	r3, r7, #28
 8006b12:	4619      	mov	r1, r3
 8006b14:	4806      	ldr	r0, [pc, #24]	; (8006b30 <MX_GPIO_Init+0x278>)
 8006b16:	f004 f8bb 	bl	800ac90 <HAL_GPIO_Init>

}
 8006b1a:	bf00      	nop
 8006b1c:	3730      	adds	r7, #48	; 0x30
 8006b1e:	46bd      	mov	sp, r7
 8006b20:	bd80      	pop	{r7, pc}
 8006b22:	bf00      	nop
 8006b24:	40023800 	.word	0x40023800
 8006b28:	40021000 	.word	0x40021000
 8006b2c:	40020400 	.word	0x40020400
 8006b30:	40020c00 	.word	0x40020c00
 8006b34:	40020000 	.word	0x40020000
 8006b38:	40020800 	.word	0x40020800

08006b3c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8006b3c:	b480      	push	{r7}
 8006b3e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8006b40:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8006b42:	e7fe      	b.n	8006b42 <Error_Handler+0x6>

08006b44 <path_following_initialize>:
  /* End of Outputs for SubSystem: '<Root>/path_following' */
}

/* Model initialize function */
void path_following_initialize(void)
{
 8006b44:	b480      	push	{r7}
 8006b46:	af00      	add	r7, sp, #0
  /* (no initialization code required) */
}
 8006b48:	bf00      	nop
 8006b4a:	46bd      	mov	sp, r7
 8006b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b50:	4770      	bx	lr
	...

08006b54 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8006b54:	b480      	push	{r7}
 8006b56:	b083      	sub	sp, #12
 8006b58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006b5a:	2300      	movs	r3, #0
 8006b5c:	607b      	str	r3, [r7, #4]
 8006b5e:	4b10      	ldr	r3, [pc, #64]	; (8006ba0 <HAL_MspInit+0x4c>)
 8006b60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006b62:	4a0f      	ldr	r2, [pc, #60]	; (8006ba0 <HAL_MspInit+0x4c>)
 8006b64:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006b68:	6453      	str	r3, [r2, #68]	; 0x44
 8006b6a:	4b0d      	ldr	r3, [pc, #52]	; (8006ba0 <HAL_MspInit+0x4c>)
 8006b6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006b6e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006b72:	607b      	str	r3, [r7, #4]
 8006b74:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8006b76:	2300      	movs	r3, #0
 8006b78:	603b      	str	r3, [r7, #0]
 8006b7a:	4b09      	ldr	r3, [pc, #36]	; (8006ba0 <HAL_MspInit+0x4c>)
 8006b7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b7e:	4a08      	ldr	r2, [pc, #32]	; (8006ba0 <HAL_MspInit+0x4c>)
 8006b80:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006b84:	6413      	str	r3, [r2, #64]	; 0x40
 8006b86:	4b06      	ldr	r3, [pc, #24]	; (8006ba0 <HAL_MspInit+0x4c>)
 8006b88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b8a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006b8e:	603b      	str	r3, [r7, #0]
 8006b90:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8006b92:	bf00      	nop
 8006b94:	370c      	adds	r7, #12
 8006b96:	46bd      	mov	sp, r7
 8006b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b9c:	4770      	bx	lr
 8006b9e:	bf00      	nop
 8006ba0:	40023800 	.word	0x40023800

08006ba4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8006ba4:	b580      	push	{r7, lr}
 8006ba6:	b08c      	sub	sp, #48	; 0x30
 8006ba8:	af00      	add	r7, sp, #0
 8006baa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006bac:	f107 031c 	add.w	r3, r7, #28
 8006bb0:	2200      	movs	r2, #0
 8006bb2:	601a      	str	r2, [r3, #0]
 8006bb4:	605a      	str	r2, [r3, #4]
 8006bb6:	609a      	str	r2, [r3, #8]
 8006bb8:	60da      	str	r2, [r3, #12]
 8006bba:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC2)
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	4a4a      	ldr	r2, [pc, #296]	; (8006cec <HAL_ADC_MspInit+0x148>)
 8006bc2:	4293      	cmp	r3, r2
 8006bc4:	f040 808e 	bne.w	8006ce4 <HAL_ADC_MspInit+0x140>
  {
  /* USER CODE BEGIN ADC2_MspInit 0 */

  /* USER CODE END ADC2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC2_CLK_ENABLE();
 8006bc8:	2300      	movs	r3, #0
 8006bca:	61bb      	str	r3, [r7, #24]
 8006bcc:	4b48      	ldr	r3, [pc, #288]	; (8006cf0 <HAL_ADC_MspInit+0x14c>)
 8006bce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006bd0:	4a47      	ldr	r2, [pc, #284]	; (8006cf0 <HAL_ADC_MspInit+0x14c>)
 8006bd2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006bd6:	6453      	str	r3, [r2, #68]	; 0x44
 8006bd8:	4b45      	ldr	r3, [pc, #276]	; (8006cf0 <HAL_ADC_MspInit+0x14c>)
 8006bda:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006bdc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006be0:	61bb      	str	r3, [r7, #24]
 8006be2:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8006be4:	2300      	movs	r3, #0
 8006be6:	617b      	str	r3, [r7, #20]
 8006be8:	4b41      	ldr	r3, [pc, #260]	; (8006cf0 <HAL_ADC_MspInit+0x14c>)
 8006bea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006bec:	4a40      	ldr	r2, [pc, #256]	; (8006cf0 <HAL_ADC_MspInit+0x14c>)
 8006bee:	f043 0304 	orr.w	r3, r3, #4
 8006bf2:	6313      	str	r3, [r2, #48]	; 0x30
 8006bf4:	4b3e      	ldr	r3, [pc, #248]	; (8006cf0 <HAL_ADC_MspInit+0x14c>)
 8006bf6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006bf8:	f003 0304 	and.w	r3, r3, #4
 8006bfc:	617b      	str	r3, [r7, #20]
 8006bfe:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006c00:	2300      	movs	r3, #0
 8006c02:	613b      	str	r3, [r7, #16]
 8006c04:	4b3a      	ldr	r3, [pc, #232]	; (8006cf0 <HAL_ADC_MspInit+0x14c>)
 8006c06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c08:	4a39      	ldr	r2, [pc, #228]	; (8006cf0 <HAL_ADC_MspInit+0x14c>)
 8006c0a:	f043 0301 	orr.w	r3, r3, #1
 8006c0e:	6313      	str	r3, [r2, #48]	; 0x30
 8006c10:	4b37      	ldr	r3, [pc, #220]	; (8006cf0 <HAL_ADC_MspInit+0x14c>)
 8006c12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c14:	f003 0301 	and.w	r3, r3, #1
 8006c18:	613b      	str	r3, [r7, #16]
 8006c1a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006c1c:	2300      	movs	r3, #0
 8006c1e:	60fb      	str	r3, [r7, #12]
 8006c20:	4b33      	ldr	r3, [pc, #204]	; (8006cf0 <HAL_ADC_MspInit+0x14c>)
 8006c22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c24:	4a32      	ldr	r2, [pc, #200]	; (8006cf0 <HAL_ADC_MspInit+0x14c>)
 8006c26:	f043 0302 	orr.w	r3, r3, #2
 8006c2a:	6313      	str	r3, [r2, #48]	; 0x30
 8006c2c:	4b30      	ldr	r3, [pc, #192]	; (8006cf0 <HAL_ADC_MspInit+0x14c>)
 8006c2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c30:	f003 0302 	and.w	r3, r3, #2
 8006c34:	60fb      	str	r3, [r7, #12]
 8006c36:	68fb      	ldr	r3, [r7, #12]
    PA6     ------> ADC2_IN6
    PA7     ------> ADC2_IN7
    PB0     ------> ADC2_IN8
    PB1     ------> ADC2_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8006c38:	230f      	movs	r3, #15
 8006c3a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8006c3c:	2303      	movs	r3, #3
 8006c3e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006c40:	2300      	movs	r3, #0
 8006c42:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006c44:	f107 031c 	add.w	r3, r7, #28
 8006c48:	4619      	mov	r1, r3
 8006c4a:	482a      	ldr	r0, [pc, #168]	; (8006cf4 <HAL_ADC_MspInit+0x150>)
 8006c4c:	f004 f820 	bl	800ac90 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8006c50:	23ff      	movs	r3, #255	; 0xff
 8006c52:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8006c54:	2303      	movs	r3, #3
 8006c56:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006c58:	2300      	movs	r3, #0
 8006c5a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006c5c:	f107 031c 	add.w	r3, r7, #28
 8006c60:	4619      	mov	r1, r3
 8006c62:	4825      	ldr	r0, [pc, #148]	; (8006cf8 <HAL_ADC_MspInit+0x154>)
 8006c64:	f004 f814 	bl	800ac90 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8006c68:	2303      	movs	r3, #3
 8006c6a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8006c6c:	2303      	movs	r3, #3
 8006c6e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006c70:	2300      	movs	r3, #0
 8006c72:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006c74:	f107 031c 	add.w	r3, r7, #28
 8006c78:	4619      	mov	r1, r3
 8006c7a:	4820      	ldr	r0, [pc, #128]	; (8006cfc <HAL_ADC_MspInit+0x158>)
 8006c7c:	f004 f808 	bl	800ac90 <HAL_GPIO_Init>

    /* ADC2 DMA Init */
    /* ADC2 Init */
    hdma_adc2.Instance = DMA2_Stream2;
 8006c80:	4b1f      	ldr	r3, [pc, #124]	; (8006d00 <HAL_ADC_MspInit+0x15c>)
 8006c82:	4a20      	ldr	r2, [pc, #128]	; (8006d04 <HAL_ADC_MspInit+0x160>)
 8006c84:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Channel = DMA_CHANNEL_1;
 8006c86:	4b1e      	ldr	r3, [pc, #120]	; (8006d00 <HAL_ADC_MspInit+0x15c>)
 8006c88:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8006c8c:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8006c8e:	4b1c      	ldr	r3, [pc, #112]	; (8006d00 <HAL_ADC_MspInit+0x15c>)
 8006c90:	2200      	movs	r2, #0
 8006c92:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 8006c94:	4b1a      	ldr	r3, [pc, #104]	; (8006d00 <HAL_ADC_MspInit+0x15c>)
 8006c96:	2200      	movs	r2, #0
 8006c98:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 8006c9a:	4b19      	ldr	r3, [pc, #100]	; (8006d00 <HAL_ADC_MspInit+0x15c>)
 8006c9c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8006ca0:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8006ca2:	4b17      	ldr	r3, [pc, #92]	; (8006d00 <HAL_ADC_MspInit+0x15c>)
 8006ca4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006ca8:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8006caa:	4b15      	ldr	r3, [pc, #84]	; (8006d00 <HAL_ADC_MspInit+0x15c>)
 8006cac:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8006cb0:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 8006cb2:	4b13      	ldr	r3, [pc, #76]	; (8006d00 <HAL_ADC_MspInit+0x15c>)
 8006cb4:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006cb8:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_MEDIUM;
 8006cba:	4b11      	ldr	r3, [pc, #68]	; (8006d00 <HAL_ADC_MspInit+0x15c>)
 8006cbc:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8006cc0:	621a      	str	r2, [r3, #32]
    hdma_adc2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8006cc2:	4b0f      	ldr	r3, [pc, #60]	; (8006d00 <HAL_ADC_MspInit+0x15c>)
 8006cc4:	2200      	movs	r2, #0
 8006cc6:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 8006cc8:	480d      	ldr	r0, [pc, #52]	; (8006d00 <HAL_ADC_MspInit+0x15c>)
 8006cca:	f003 fc45 	bl	800a558 <HAL_DMA_Init>
 8006cce:	4603      	mov	r3, r0
 8006cd0:	2b00      	cmp	r3, #0
 8006cd2:	d001      	beq.n	8006cd8 <HAL_ADC_MspInit+0x134>
    {
      Error_Handler();
 8006cd4:	f7ff ff32 	bl	8006b3c <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	4a09      	ldr	r2, [pc, #36]	; (8006d00 <HAL_ADC_MspInit+0x15c>)
 8006cdc:	639a      	str	r2, [r3, #56]	; 0x38
 8006cde:	4a08      	ldr	r2, [pc, #32]	; (8006d00 <HAL_ADC_MspInit+0x15c>)
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8006ce4:	bf00      	nop
 8006ce6:	3730      	adds	r7, #48	; 0x30
 8006ce8:	46bd      	mov	sp, r7
 8006cea:	bd80      	pop	{r7, pc}
 8006cec:	40012100 	.word	0x40012100
 8006cf0:	40023800 	.word	0x40023800
 8006cf4:	40020800 	.word	0x40020800
 8006cf8:	40020000 	.word	0x40020000
 8006cfc:	40020400 	.word	0x40020400
 8006d00:	2004a9c0 	.word	0x2004a9c0
 8006d04:	40026440 	.word	0x40026440

08006d08 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8006d08:	b580      	push	{r7, lr}
 8006d0a:	b08c      	sub	sp, #48	; 0x30
 8006d0c:	af00      	add	r7, sp, #0
 8006d0e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006d10:	f107 031c 	add.w	r3, r7, #28
 8006d14:	2200      	movs	r2, #0
 8006d16:	601a      	str	r2, [r3, #0]
 8006d18:	605a      	str	r2, [r3, #4]
 8006d1a:	609a      	str	r2, [r3, #8]
 8006d1c:	60da      	str	r2, [r3, #12]
 8006d1e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	4a32      	ldr	r2, [pc, #200]	; (8006df0 <HAL_I2C_MspInit+0xe8>)
 8006d26:	4293      	cmp	r3, r2
 8006d28:	d12c      	bne.n	8006d84 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006d2a:	2300      	movs	r3, #0
 8006d2c:	61bb      	str	r3, [r7, #24]
 8006d2e:	4b31      	ldr	r3, [pc, #196]	; (8006df4 <HAL_I2C_MspInit+0xec>)
 8006d30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d32:	4a30      	ldr	r2, [pc, #192]	; (8006df4 <HAL_I2C_MspInit+0xec>)
 8006d34:	f043 0302 	orr.w	r3, r3, #2
 8006d38:	6313      	str	r3, [r2, #48]	; 0x30
 8006d3a:	4b2e      	ldr	r3, [pc, #184]	; (8006df4 <HAL_I2C_MspInit+0xec>)
 8006d3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d3e:	f003 0302 	and.w	r3, r3, #2
 8006d42:	61bb      	str	r3, [r7, #24]
 8006d44:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8006d46:	23c0      	movs	r3, #192	; 0xc0
 8006d48:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8006d4a:	2312      	movs	r3, #18
 8006d4c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8006d4e:	2301      	movs	r3, #1
 8006d50:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006d52:	2303      	movs	r3, #3
 8006d54:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8006d56:	2304      	movs	r3, #4
 8006d58:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006d5a:	f107 031c 	add.w	r3, r7, #28
 8006d5e:	4619      	mov	r1, r3
 8006d60:	4825      	ldr	r0, [pc, #148]	; (8006df8 <HAL_I2C_MspInit+0xf0>)
 8006d62:	f003 ff95 	bl	800ac90 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8006d66:	2300      	movs	r3, #0
 8006d68:	617b      	str	r3, [r7, #20]
 8006d6a:	4b22      	ldr	r3, [pc, #136]	; (8006df4 <HAL_I2C_MspInit+0xec>)
 8006d6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d6e:	4a21      	ldr	r2, [pc, #132]	; (8006df4 <HAL_I2C_MspInit+0xec>)
 8006d70:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8006d74:	6413      	str	r3, [r2, #64]	; 0x40
 8006d76:	4b1f      	ldr	r3, [pc, #124]	; (8006df4 <HAL_I2C_MspInit+0xec>)
 8006d78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d7a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006d7e:	617b      	str	r3, [r7, #20]
 8006d80:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8006d82:	e031      	b.n	8006de8 <HAL_I2C_MspInit+0xe0>
  else if(hi2c->Instance==I2C2)
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	4a1c      	ldr	r2, [pc, #112]	; (8006dfc <HAL_I2C_MspInit+0xf4>)
 8006d8a:	4293      	cmp	r3, r2
 8006d8c:	d12c      	bne.n	8006de8 <HAL_I2C_MspInit+0xe0>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006d8e:	2300      	movs	r3, #0
 8006d90:	613b      	str	r3, [r7, #16]
 8006d92:	4b18      	ldr	r3, [pc, #96]	; (8006df4 <HAL_I2C_MspInit+0xec>)
 8006d94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d96:	4a17      	ldr	r2, [pc, #92]	; (8006df4 <HAL_I2C_MspInit+0xec>)
 8006d98:	f043 0302 	orr.w	r3, r3, #2
 8006d9c:	6313      	str	r3, [r2, #48]	; 0x30
 8006d9e:	4b15      	ldr	r3, [pc, #84]	; (8006df4 <HAL_I2C_MspInit+0xec>)
 8006da0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006da2:	f003 0302 	and.w	r3, r3, #2
 8006da6:	613b      	str	r3, [r7, #16]
 8006da8:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8006daa:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8006dae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8006db0:	2312      	movs	r3, #18
 8006db2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8006db4:	2301      	movs	r3, #1
 8006db6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006db8:	2303      	movs	r3, #3
 8006dba:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8006dbc:	2304      	movs	r3, #4
 8006dbe:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006dc0:	f107 031c 	add.w	r3, r7, #28
 8006dc4:	4619      	mov	r1, r3
 8006dc6:	480c      	ldr	r0, [pc, #48]	; (8006df8 <HAL_I2C_MspInit+0xf0>)
 8006dc8:	f003 ff62 	bl	800ac90 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8006dcc:	2300      	movs	r3, #0
 8006dce:	60fb      	str	r3, [r7, #12]
 8006dd0:	4b08      	ldr	r3, [pc, #32]	; (8006df4 <HAL_I2C_MspInit+0xec>)
 8006dd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006dd4:	4a07      	ldr	r2, [pc, #28]	; (8006df4 <HAL_I2C_MspInit+0xec>)
 8006dd6:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8006dda:	6413      	str	r3, [r2, #64]	; 0x40
 8006ddc:	4b05      	ldr	r3, [pc, #20]	; (8006df4 <HAL_I2C_MspInit+0xec>)
 8006dde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006de0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006de4:	60fb      	str	r3, [r7, #12]
 8006de6:	68fb      	ldr	r3, [r7, #12]
}
 8006de8:	bf00      	nop
 8006dea:	3730      	adds	r7, #48	; 0x30
 8006dec:	46bd      	mov	sp, r7
 8006dee:	bd80      	pop	{r7, pc}
 8006df0:	40005400 	.word	0x40005400
 8006df4:	40023800 	.word	0x40023800
 8006df8:	40020400 	.word	0x40020400
 8006dfc:	40005800 	.word	0x40005800

08006e00 <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8006e00:	b580      	push	{r7, lr}
 8006e02:	b08a      	sub	sp, #40	; 0x28
 8006e04:	af00      	add	r7, sp, #0
 8006e06:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006e08:	f107 0314 	add.w	r3, r7, #20
 8006e0c:	2200      	movs	r2, #0
 8006e0e:	601a      	str	r2, [r3, #0]
 8006e10:	605a      	str	r2, [r3, #4]
 8006e12:	609a      	str	r2, [r3, #8]
 8006e14:	60da      	str	r2, [r3, #12]
 8006e16:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDIO)
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	4a69      	ldr	r2, [pc, #420]	; (8006fc4 <HAL_SD_MspInit+0x1c4>)
 8006e1e:	4293      	cmp	r3, r2
 8006e20:	f040 80cb 	bne.w	8006fba <HAL_SD_MspInit+0x1ba>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 8006e24:	2300      	movs	r3, #0
 8006e26:	613b      	str	r3, [r7, #16]
 8006e28:	4b67      	ldr	r3, [pc, #412]	; (8006fc8 <HAL_SD_MspInit+0x1c8>)
 8006e2a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006e2c:	4a66      	ldr	r2, [pc, #408]	; (8006fc8 <HAL_SD_MspInit+0x1c8>)
 8006e2e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8006e32:	6453      	str	r3, [r2, #68]	; 0x44
 8006e34:	4b64      	ldr	r3, [pc, #400]	; (8006fc8 <HAL_SD_MspInit+0x1c8>)
 8006e36:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006e38:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006e3c:	613b      	str	r3, [r7, #16]
 8006e3e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8006e40:	2300      	movs	r3, #0
 8006e42:	60fb      	str	r3, [r7, #12]
 8006e44:	4b60      	ldr	r3, [pc, #384]	; (8006fc8 <HAL_SD_MspInit+0x1c8>)
 8006e46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006e48:	4a5f      	ldr	r2, [pc, #380]	; (8006fc8 <HAL_SD_MspInit+0x1c8>)
 8006e4a:	f043 0304 	orr.w	r3, r3, #4
 8006e4e:	6313      	str	r3, [r2, #48]	; 0x30
 8006e50:	4b5d      	ldr	r3, [pc, #372]	; (8006fc8 <HAL_SD_MspInit+0x1c8>)
 8006e52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006e54:	f003 0304 	and.w	r3, r3, #4
 8006e58:	60fb      	str	r3, [r7, #12]
 8006e5a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8006e5c:	2300      	movs	r3, #0
 8006e5e:	60bb      	str	r3, [r7, #8]
 8006e60:	4b59      	ldr	r3, [pc, #356]	; (8006fc8 <HAL_SD_MspInit+0x1c8>)
 8006e62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006e64:	4a58      	ldr	r2, [pc, #352]	; (8006fc8 <HAL_SD_MspInit+0x1c8>)
 8006e66:	f043 0308 	orr.w	r3, r3, #8
 8006e6a:	6313      	str	r3, [r2, #48]	; 0x30
 8006e6c:	4b56      	ldr	r3, [pc, #344]	; (8006fc8 <HAL_SD_MspInit+0x1c8>)
 8006e6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006e70:	f003 0308 	and.w	r3, r3, #8
 8006e74:	60bb      	str	r3, [r7, #8]
 8006e76:	68bb      	ldr	r3, [r7, #8]
    PC10     ------> SDIO_D2
    PC11     ------> SDIO_D3
    PC12     ------> SDIO_CK
    PD2     ------> SDIO_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8006e78:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 8006e7c:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006e7e:	2302      	movs	r3, #2
 8006e80:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006e82:	2300      	movs	r3, #0
 8006e84:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006e86:	2303      	movs	r3, #3
 8006e88:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8006e8a:	230c      	movs	r3, #12
 8006e8c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006e8e:	f107 0314 	add.w	r3, r7, #20
 8006e92:	4619      	mov	r1, r3
 8006e94:	484d      	ldr	r0, [pc, #308]	; (8006fcc <HAL_SD_MspInit+0x1cc>)
 8006e96:	f003 fefb 	bl	800ac90 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8006e9a:	2304      	movs	r3, #4
 8006e9c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006e9e:	2302      	movs	r3, #2
 8006ea0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006ea2:	2300      	movs	r3, #0
 8006ea4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006ea6:	2303      	movs	r3, #3
 8006ea8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8006eaa:	230c      	movs	r3, #12
 8006eac:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8006eae:	f107 0314 	add.w	r3, r7, #20
 8006eb2:	4619      	mov	r1, r3
 8006eb4:	4846      	ldr	r0, [pc, #280]	; (8006fd0 <HAL_SD_MspInit+0x1d0>)
 8006eb6:	f003 feeb 	bl	800ac90 <HAL_GPIO_Init>

    /* SDIO DMA Init */
    /* SDIO_RX Init */
    hdma_sdio_rx.Instance = DMA2_Stream3;
 8006eba:	4b46      	ldr	r3, [pc, #280]	; (8006fd4 <HAL_SD_MspInit+0x1d4>)
 8006ebc:	4a46      	ldr	r2, [pc, #280]	; (8006fd8 <HAL_SD_MspInit+0x1d8>)
 8006ebe:	601a      	str	r2, [r3, #0]
    hdma_sdio_rx.Init.Channel = DMA_CHANNEL_4;
 8006ec0:	4b44      	ldr	r3, [pc, #272]	; (8006fd4 <HAL_SD_MspInit+0x1d4>)
 8006ec2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8006ec6:	605a      	str	r2, [r3, #4]
    hdma_sdio_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8006ec8:	4b42      	ldr	r3, [pc, #264]	; (8006fd4 <HAL_SD_MspInit+0x1d4>)
 8006eca:	2200      	movs	r2, #0
 8006ecc:	609a      	str	r2, [r3, #8]
    hdma_sdio_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8006ece:	4b41      	ldr	r3, [pc, #260]	; (8006fd4 <HAL_SD_MspInit+0x1d4>)
 8006ed0:	2200      	movs	r2, #0
 8006ed2:	60da      	str	r2, [r3, #12]
    hdma_sdio_rx.Init.MemInc = DMA_MINC_ENABLE;
 8006ed4:	4b3f      	ldr	r3, [pc, #252]	; (8006fd4 <HAL_SD_MspInit+0x1d4>)
 8006ed6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8006eda:	611a      	str	r2, [r3, #16]
    hdma_sdio_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8006edc:	4b3d      	ldr	r3, [pc, #244]	; (8006fd4 <HAL_SD_MspInit+0x1d4>)
 8006ede:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8006ee2:	615a      	str	r2, [r3, #20]
    hdma_sdio_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8006ee4:	4b3b      	ldr	r3, [pc, #236]	; (8006fd4 <HAL_SD_MspInit+0x1d4>)
 8006ee6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8006eea:	619a      	str	r2, [r3, #24]
    hdma_sdio_rx.Init.Mode = DMA_PFCTRL;
 8006eec:	4b39      	ldr	r3, [pc, #228]	; (8006fd4 <HAL_SD_MspInit+0x1d4>)
 8006eee:	2220      	movs	r2, #32
 8006ef0:	61da      	str	r2, [r3, #28]
    hdma_sdio_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8006ef2:	4b38      	ldr	r3, [pc, #224]	; (8006fd4 <HAL_SD_MspInit+0x1d4>)
 8006ef4:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8006ef8:	621a      	str	r2, [r3, #32]
    hdma_sdio_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8006efa:	4b36      	ldr	r3, [pc, #216]	; (8006fd4 <HAL_SD_MspInit+0x1d4>)
 8006efc:	2204      	movs	r2, #4
 8006efe:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8006f00:	4b34      	ldr	r3, [pc, #208]	; (8006fd4 <HAL_SD_MspInit+0x1d4>)
 8006f02:	2203      	movs	r2, #3
 8006f04:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_rx.Init.MemBurst = DMA_MBURST_INC4;
 8006f06:	4b33      	ldr	r3, [pc, #204]	; (8006fd4 <HAL_SD_MspInit+0x1d4>)
 8006f08:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8006f0c:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 8006f0e:	4b31      	ldr	r3, [pc, #196]	; (8006fd4 <HAL_SD_MspInit+0x1d4>)
 8006f10:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8006f14:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_rx) != HAL_OK)
 8006f16:	482f      	ldr	r0, [pc, #188]	; (8006fd4 <HAL_SD_MspInit+0x1d4>)
 8006f18:	f003 fb1e 	bl	800a558 <HAL_DMA_Init>
 8006f1c:	4603      	mov	r3, r0
 8006f1e:	2b00      	cmp	r3, #0
 8006f20:	d001      	beq.n	8006f26 <HAL_SD_MspInit+0x126>
    {
      Error_Handler();
 8006f22:	f7ff fe0b 	bl	8006b3c <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmarx,hdma_sdio_rx);
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	4a2a      	ldr	r2, [pc, #168]	; (8006fd4 <HAL_SD_MspInit+0x1d4>)
 8006f2a:	641a      	str	r2, [r3, #64]	; 0x40
 8006f2c:	4a29      	ldr	r2, [pc, #164]	; (8006fd4 <HAL_SD_MspInit+0x1d4>)
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO_TX Init */
    hdma_sdio_tx.Instance = DMA2_Stream6;
 8006f32:	4b2a      	ldr	r3, [pc, #168]	; (8006fdc <HAL_SD_MspInit+0x1dc>)
 8006f34:	4a2a      	ldr	r2, [pc, #168]	; (8006fe0 <HAL_SD_MspInit+0x1e0>)
 8006f36:	601a      	str	r2, [r3, #0]
    hdma_sdio_tx.Init.Channel = DMA_CHANNEL_4;
 8006f38:	4b28      	ldr	r3, [pc, #160]	; (8006fdc <HAL_SD_MspInit+0x1dc>)
 8006f3a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8006f3e:	605a      	str	r2, [r3, #4]
    hdma_sdio_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8006f40:	4b26      	ldr	r3, [pc, #152]	; (8006fdc <HAL_SD_MspInit+0x1dc>)
 8006f42:	2240      	movs	r2, #64	; 0x40
 8006f44:	609a      	str	r2, [r3, #8]
    hdma_sdio_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8006f46:	4b25      	ldr	r3, [pc, #148]	; (8006fdc <HAL_SD_MspInit+0x1dc>)
 8006f48:	2200      	movs	r2, #0
 8006f4a:	60da      	str	r2, [r3, #12]
    hdma_sdio_tx.Init.MemInc = DMA_MINC_ENABLE;
 8006f4c:	4b23      	ldr	r3, [pc, #140]	; (8006fdc <HAL_SD_MspInit+0x1dc>)
 8006f4e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8006f52:	611a      	str	r2, [r3, #16]
    hdma_sdio_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8006f54:	4b21      	ldr	r3, [pc, #132]	; (8006fdc <HAL_SD_MspInit+0x1dc>)
 8006f56:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8006f5a:	615a      	str	r2, [r3, #20]
    hdma_sdio_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8006f5c:	4b1f      	ldr	r3, [pc, #124]	; (8006fdc <HAL_SD_MspInit+0x1dc>)
 8006f5e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8006f62:	619a      	str	r2, [r3, #24]
    hdma_sdio_tx.Init.Mode = DMA_PFCTRL;
 8006f64:	4b1d      	ldr	r3, [pc, #116]	; (8006fdc <HAL_SD_MspInit+0x1dc>)
 8006f66:	2220      	movs	r2, #32
 8006f68:	61da      	str	r2, [r3, #28]
    hdma_sdio_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8006f6a:	4b1c      	ldr	r3, [pc, #112]	; (8006fdc <HAL_SD_MspInit+0x1dc>)
 8006f6c:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8006f70:	621a      	str	r2, [r3, #32]
    hdma_sdio_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8006f72:	4b1a      	ldr	r3, [pc, #104]	; (8006fdc <HAL_SD_MspInit+0x1dc>)
 8006f74:	2204      	movs	r2, #4
 8006f76:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8006f78:	4b18      	ldr	r3, [pc, #96]	; (8006fdc <HAL_SD_MspInit+0x1dc>)
 8006f7a:	2203      	movs	r2, #3
 8006f7c:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_tx.Init.MemBurst = DMA_MBURST_INC4;
 8006f7e:	4b17      	ldr	r3, [pc, #92]	; (8006fdc <HAL_SD_MspInit+0x1dc>)
 8006f80:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8006f84:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 8006f86:	4b15      	ldr	r3, [pc, #84]	; (8006fdc <HAL_SD_MspInit+0x1dc>)
 8006f88:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8006f8c:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_tx) != HAL_OK)
 8006f8e:	4813      	ldr	r0, [pc, #76]	; (8006fdc <HAL_SD_MspInit+0x1dc>)
 8006f90:	f003 fae2 	bl	800a558 <HAL_DMA_Init>
 8006f94:	4603      	mov	r3, r0
 8006f96:	2b00      	cmp	r3, #0
 8006f98:	d001      	beq.n	8006f9e <HAL_SD_MspInit+0x19e>
    {
      Error_Handler();
 8006f9a:	f7ff fdcf 	bl	8006b3c <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmatx,hdma_sdio_tx);
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	4a0e      	ldr	r2, [pc, #56]	; (8006fdc <HAL_SD_MspInit+0x1dc>)
 8006fa2:	63da      	str	r2, [r3, #60]	; 0x3c
 8006fa4:	4a0d      	ldr	r2, [pc, #52]	; (8006fdc <HAL_SD_MspInit+0x1dc>)
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO interrupt Init */
    HAL_NVIC_SetPriority(SDIO_IRQn, 0, 0);
 8006faa:	2200      	movs	r2, #0
 8006fac:	2100      	movs	r1, #0
 8006fae:	2031      	movs	r0, #49	; 0x31
 8006fb0:	f003 fa9b 	bl	800a4ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDIO_IRQn);
 8006fb4:	2031      	movs	r0, #49	; 0x31
 8006fb6:	f003 fab4 	bl	800a522 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }

}
 8006fba:	bf00      	nop
 8006fbc:	3728      	adds	r7, #40	; 0x28
 8006fbe:	46bd      	mov	sp, r7
 8006fc0:	bd80      	pop	{r7, pc}
 8006fc2:	bf00      	nop
 8006fc4:	40012c00 	.word	0x40012c00
 8006fc8:	40023800 	.word	0x40023800
 8006fcc:	40020800 	.word	0x40020800
 8006fd0:	40020c00 	.word	0x40020c00
 8006fd4:	2004a4e8 	.word	0x2004a4e8
 8006fd8:	40026458 	.word	0x40026458
 8006fdc:	2004a81c 	.word	0x2004a81c
 8006fe0:	400264a0 	.word	0x400264a0

08006fe4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8006fe4:	b580      	push	{r7, lr}
 8006fe6:	b08a      	sub	sp, #40	; 0x28
 8006fe8:	af00      	add	r7, sp, #0
 8006fea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006fec:	f107 0314 	add.w	r3, r7, #20
 8006ff0:	2200      	movs	r2, #0
 8006ff2:	601a      	str	r2, [r3, #0]
 8006ff4:	605a      	str	r2, [r3, #4]
 8006ff6:	609a      	str	r2, [r3, #8]
 8006ff8:	60da      	str	r2, [r3, #12]
 8006ffa:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	4a19      	ldr	r2, [pc, #100]	; (8007068 <HAL_SPI_MspInit+0x84>)
 8007002:	4293      	cmp	r3, r2
 8007004:	d12c      	bne.n	8007060 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8007006:	2300      	movs	r3, #0
 8007008:	613b      	str	r3, [r7, #16]
 800700a:	4b18      	ldr	r3, [pc, #96]	; (800706c <HAL_SPI_MspInit+0x88>)
 800700c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800700e:	4a17      	ldr	r2, [pc, #92]	; (800706c <HAL_SPI_MspInit+0x88>)
 8007010:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8007014:	6413      	str	r3, [r2, #64]	; 0x40
 8007016:	4b15      	ldr	r3, [pc, #84]	; (800706c <HAL_SPI_MspInit+0x88>)
 8007018:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800701a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800701e:	613b      	str	r3, [r7, #16]
 8007020:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007022:	2300      	movs	r3, #0
 8007024:	60fb      	str	r3, [r7, #12]
 8007026:	4b11      	ldr	r3, [pc, #68]	; (800706c <HAL_SPI_MspInit+0x88>)
 8007028:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800702a:	4a10      	ldr	r2, [pc, #64]	; (800706c <HAL_SPI_MspInit+0x88>)
 800702c:	f043 0302 	orr.w	r3, r3, #2
 8007030:	6313      	str	r3, [r2, #48]	; 0x30
 8007032:	4b0e      	ldr	r3, [pc, #56]	; (800706c <HAL_SPI_MspInit+0x88>)
 8007034:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007036:	f003 0302 	and.w	r3, r3, #2
 800703a:	60fb      	str	r3, [r7, #12]
 800703c:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 800703e:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8007042:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007044:	2302      	movs	r3, #2
 8007046:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007048:	2300      	movs	r3, #0
 800704a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800704c:	2303      	movs	r3, #3
 800704e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8007050:	2305      	movs	r3, #5
 8007052:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007054:	f107 0314 	add.w	r3, r7, #20
 8007058:	4619      	mov	r1, r3
 800705a:	4805      	ldr	r0, [pc, #20]	; (8007070 <HAL_SPI_MspInit+0x8c>)
 800705c:	f003 fe18 	bl	800ac90 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8007060:	bf00      	nop
 8007062:	3728      	adds	r7, #40	; 0x28
 8007064:	46bd      	mov	sp, r7
 8007066:	bd80      	pop	{r7, pc}
 8007068:	40003800 	.word	0x40003800
 800706c:	40023800 	.word	0x40023800
 8007070:	40020400 	.word	0x40020400

08007074 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8007074:	b580      	push	{r7, lr}
 8007076:	b08c      	sub	sp, #48	; 0x30
 8007078:	af00      	add	r7, sp, #0
 800707a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800707c:	f107 031c 	add.w	r3, r7, #28
 8007080:	2200      	movs	r2, #0
 8007082:	601a      	str	r2, [r3, #0]
 8007084:	605a      	str	r2, [r3, #4]
 8007086:	609a      	str	r2, [r3, #8]
 8007088:	60da      	str	r2, [r3, #12]
 800708a:	611a      	str	r2, [r3, #16]
  if(htim_pwm->Instance==TIM1)
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	4a2d      	ldr	r2, [pc, #180]	; (8007148 <HAL_TIM_PWM_MspInit+0xd4>)
 8007092:	4293      	cmp	r3, r2
 8007094:	d12d      	bne.n	80070f2 <HAL_TIM_PWM_MspInit+0x7e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8007096:	2300      	movs	r3, #0
 8007098:	61bb      	str	r3, [r7, #24]
 800709a:	4b2c      	ldr	r3, [pc, #176]	; (800714c <HAL_TIM_PWM_MspInit+0xd8>)
 800709c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800709e:	4a2b      	ldr	r2, [pc, #172]	; (800714c <HAL_TIM_PWM_MspInit+0xd8>)
 80070a0:	f043 0301 	orr.w	r3, r3, #1
 80070a4:	6453      	str	r3, [r2, #68]	; 0x44
 80070a6:	4b29      	ldr	r3, [pc, #164]	; (800714c <HAL_TIM_PWM_MspInit+0xd8>)
 80070a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80070aa:	f003 0301 	and.w	r3, r3, #1
 80070ae:	61bb      	str	r3, [r7, #24]
 80070b0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80070b2:	2300      	movs	r3, #0
 80070b4:	617b      	str	r3, [r7, #20]
 80070b6:	4b25      	ldr	r3, [pc, #148]	; (800714c <HAL_TIM_PWM_MspInit+0xd8>)
 80070b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80070ba:	4a24      	ldr	r2, [pc, #144]	; (800714c <HAL_TIM_PWM_MspInit+0xd8>)
 80070bc:	f043 0310 	orr.w	r3, r3, #16
 80070c0:	6313      	str	r3, [r2, #48]	; 0x30
 80070c2:	4b22      	ldr	r3, [pc, #136]	; (800714c <HAL_TIM_PWM_MspInit+0xd8>)
 80070c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80070c6:	f003 0310 	and.w	r3, r3, #16
 80070ca:	617b      	str	r3, [r7, #20]
 80070cc:	697b      	ldr	r3, [r7, #20]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11;
 80070ce:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 80070d2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80070d4:	2302      	movs	r3, #2
 80070d6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80070d8:	2300      	movs	r3, #0
 80070da:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80070dc:	2300      	movs	r3, #0
 80070de:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80070e0:	2301      	movs	r3, #1
 80070e2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80070e4:	f107 031c 	add.w	r3, r7, #28
 80070e8:	4619      	mov	r1, r3
 80070ea:	4819      	ldr	r0, [pc, #100]	; (8007150 <HAL_TIM_PWM_MspInit+0xdc>)
 80070ec:	f003 fdd0 	bl	800ac90 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 80070f0:	e026      	b.n	8007140 <HAL_TIM_PWM_MspInit+0xcc>
  else if(htim_pwm->Instance==TIM3)
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	4a17      	ldr	r2, [pc, #92]	; (8007154 <HAL_TIM_PWM_MspInit+0xe0>)
 80070f8:	4293      	cmp	r3, r2
 80070fa:	d10e      	bne.n	800711a <HAL_TIM_PWM_MspInit+0xa6>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80070fc:	2300      	movs	r3, #0
 80070fe:	613b      	str	r3, [r7, #16]
 8007100:	4b12      	ldr	r3, [pc, #72]	; (800714c <HAL_TIM_PWM_MspInit+0xd8>)
 8007102:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007104:	4a11      	ldr	r2, [pc, #68]	; (800714c <HAL_TIM_PWM_MspInit+0xd8>)
 8007106:	f043 0302 	orr.w	r3, r3, #2
 800710a:	6413      	str	r3, [r2, #64]	; 0x40
 800710c:	4b0f      	ldr	r3, [pc, #60]	; (800714c <HAL_TIM_PWM_MspInit+0xd8>)
 800710e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007110:	f003 0302 	and.w	r3, r3, #2
 8007114:	613b      	str	r3, [r7, #16]
 8007116:	693b      	ldr	r3, [r7, #16]
}
 8007118:	e012      	b.n	8007140 <HAL_TIM_PWM_MspInit+0xcc>
  else if(htim_pwm->Instance==TIM4)
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	4a0e      	ldr	r2, [pc, #56]	; (8007158 <HAL_TIM_PWM_MspInit+0xe4>)
 8007120:	4293      	cmp	r3, r2
 8007122:	d10d      	bne.n	8007140 <HAL_TIM_PWM_MspInit+0xcc>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8007124:	2300      	movs	r3, #0
 8007126:	60fb      	str	r3, [r7, #12]
 8007128:	4b08      	ldr	r3, [pc, #32]	; (800714c <HAL_TIM_PWM_MspInit+0xd8>)
 800712a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800712c:	4a07      	ldr	r2, [pc, #28]	; (800714c <HAL_TIM_PWM_MspInit+0xd8>)
 800712e:	f043 0304 	orr.w	r3, r3, #4
 8007132:	6413      	str	r3, [r2, #64]	; 0x40
 8007134:	4b05      	ldr	r3, [pc, #20]	; (800714c <HAL_TIM_PWM_MspInit+0xd8>)
 8007136:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007138:	f003 0304 	and.w	r3, r3, #4
 800713c:	60fb      	str	r3, [r7, #12]
 800713e:	68fb      	ldr	r3, [r7, #12]
}
 8007140:	bf00      	nop
 8007142:	3730      	adds	r7, #48	; 0x30
 8007144:	46bd      	mov	sp, r7
 8007146:	bd80      	pop	{r7, pc}
 8007148:	40010000 	.word	0x40010000
 800714c:	40023800 	.word	0x40023800
 8007150:	40021000 	.word	0x40021000
 8007154:	40000400 	.word	0x40000400
 8007158:	40000800 	.word	0x40000800

0800715c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800715c:	b580      	push	{r7, lr}
 800715e:	b088      	sub	sp, #32
 8007160:	af00      	add	r7, sp, #0
 8007162:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	4a3e      	ldr	r2, [pc, #248]	; (8007264 <HAL_TIM_Base_MspInit+0x108>)
 800716a:	4293      	cmp	r3, r2
 800716c:	d116      	bne.n	800719c <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 800716e:	2300      	movs	r3, #0
 8007170:	61fb      	str	r3, [r7, #28]
 8007172:	4b3d      	ldr	r3, [pc, #244]	; (8007268 <HAL_TIM_Base_MspInit+0x10c>)
 8007174:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007176:	4a3c      	ldr	r2, [pc, #240]	; (8007268 <HAL_TIM_Base_MspInit+0x10c>)
 8007178:	f043 0310 	orr.w	r3, r3, #16
 800717c:	6413      	str	r3, [r2, #64]	; 0x40
 800717e:	4b3a      	ldr	r3, [pc, #232]	; (8007268 <HAL_TIM_Base_MspInit+0x10c>)
 8007180:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007182:	f003 0310 	and.w	r3, r3, #16
 8007186:	61fb      	str	r3, [r7, #28]
 8007188:	69fb      	ldr	r3, [r7, #28]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 800718a:	2200      	movs	r2, #0
 800718c:	2101      	movs	r1, #1
 800718e:	2036      	movs	r0, #54	; 0x36
 8007190:	f003 f9ab 	bl	800a4ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8007194:	2036      	movs	r0, #54	; 0x36
 8007196:	f003 f9c4 	bl	800a522 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM13_MspInit 1 */

  /* USER CODE END TIM13_MspInit 1 */
  }

}
 800719a:	e05e      	b.n	800725a <HAL_TIM_Base_MspInit+0xfe>
  else if(htim_base->Instance==TIM7)
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	4a32      	ldr	r2, [pc, #200]	; (800726c <HAL_TIM_Base_MspInit+0x110>)
 80071a2:	4293      	cmp	r3, r2
 80071a4:	d116      	bne.n	80071d4 <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM7_CLK_ENABLE();
 80071a6:	2300      	movs	r3, #0
 80071a8:	61bb      	str	r3, [r7, #24]
 80071aa:	4b2f      	ldr	r3, [pc, #188]	; (8007268 <HAL_TIM_Base_MspInit+0x10c>)
 80071ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80071ae:	4a2e      	ldr	r2, [pc, #184]	; (8007268 <HAL_TIM_Base_MspInit+0x10c>)
 80071b0:	f043 0320 	orr.w	r3, r3, #32
 80071b4:	6413      	str	r3, [r2, #64]	; 0x40
 80071b6:	4b2c      	ldr	r3, [pc, #176]	; (8007268 <HAL_TIM_Base_MspInit+0x10c>)
 80071b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80071ba:	f003 0320 	and.w	r3, r3, #32
 80071be:	61bb      	str	r3, [r7, #24]
 80071c0:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 80071c2:	2200      	movs	r2, #0
 80071c4:	2100      	movs	r1, #0
 80071c6:	2037      	movs	r0, #55	; 0x37
 80071c8:	f003 f98f 	bl	800a4ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 80071cc:	2037      	movs	r0, #55	; 0x37
 80071ce:	f003 f9a8 	bl	800a522 <HAL_NVIC_EnableIRQ>
}
 80071d2:	e042      	b.n	800725a <HAL_TIM_Base_MspInit+0xfe>
  else if(htim_base->Instance==TIM10)
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	4a25      	ldr	r2, [pc, #148]	; (8007270 <HAL_TIM_Base_MspInit+0x114>)
 80071da:	4293      	cmp	r3, r2
 80071dc:	d10e      	bne.n	80071fc <HAL_TIM_Base_MspInit+0xa0>
    __HAL_RCC_TIM10_CLK_ENABLE();
 80071de:	2300      	movs	r3, #0
 80071e0:	617b      	str	r3, [r7, #20]
 80071e2:	4b21      	ldr	r3, [pc, #132]	; (8007268 <HAL_TIM_Base_MspInit+0x10c>)
 80071e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80071e6:	4a20      	ldr	r2, [pc, #128]	; (8007268 <HAL_TIM_Base_MspInit+0x10c>)
 80071e8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80071ec:	6453      	str	r3, [r2, #68]	; 0x44
 80071ee:	4b1e      	ldr	r3, [pc, #120]	; (8007268 <HAL_TIM_Base_MspInit+0x10c>)
 80071f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80071f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80071f6:	617b      	str	r3, [r7, #20]
 80071f8:	697b      	ldr	r3, [r7, #20]
}
 80071fa:	e02e      	b.n	800725a <HAL_TIM_Base_MspInit+0xfe>
  else if(htim_base->Instance==TIM11)
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	4a1c      	ldr	r2, [pc, #112]	; (8007274 <HAL_TIM_Base_MspInit+0x118>)
 8007202:	4293      	cmp	r3, r2
 8007204:	d10e      	bne.n	8007224 <HAL_TIM_Base_MspInit+0xc8>
    __HAL_RCC_TIM11_CLK_ENABLE();
 8007206:	2300      	movs	r3, #0
 8007208:	613b      	str	r3, [r7, #16]
 800720a:	4b17      	ldr	r3, [pc, #92]	; (8007268 <HAL_TIM_Base_MspInit+0x10c>)
 800720c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800720e:	4a16      	ldr	r2, [pc, #88]	; (8007268 <HAL_TIM_Base_MspInit+0x10c>)
 8007210:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007214:	6453      	str	r3, [r2, #68]	; 0x44
 8007216:	4b14      	ldr	r3, [pc, #80]	; (8007268 <HAL_TIM_Base_MspInit+0x10c>)
 8007218:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800721a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800721e:	613b      	str	r3, [r7, #16]
 8007220:	693b      	ldr	r3, [r7, #16]
}
 8007222:	e01a      	b.n	800725a <HAL_TIM_Base_MspInit+0xfe>
  else if(htim_base->Instance==TIM13)
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	4a13      	ldr	r2, [pc, #76]	; (8007278 <HAL_TIM_Base_MspInit+0x11c>)
 800722a:	4293      	cmp	r3, r2
 800722c:	d115      	bne.n	800725a <HAL_TIM_Base_MspInit+0xfe>
    __HAL_RCC_TIM13_CLK_ENABLE();
 800722e:	2300      	movs	r3, #0
 8007230:	60fb      	str	r3, [r7, #12]
 8007232:	4b0d      	ldr	r3, [pc, #52]	; (8007268 <HAL_TIM_Base_MspInit+0x10c>)
 8007234:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007236:	4a0c      	ldr	r2, [pc, #48]	; (8007268 <HAL_TIM_Base_MspInit+0x10c>)
 8007238:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800723c:	6413      	str	r3, [r2, #64]	; 0x40
 800723e:	4b0a      	ldr	r3, [pc, #40]	; (8007268 <HAL_TIM_Base_MspInit+0x10c>)
 8007240:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007242:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007246:	60fb      	str	r3, [r7, #12]
 8007248:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 0, 0);
 800724a:	2200      	movs	r2, #0
 800724c:	2100      	movs	r1, #0
 800724e:	202c      	movs	r0, #44	; 0x2c
 8007250:	f003 f94b 	bl	800a4ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 8007254:	202c      	movs	r0, #44	; 0x2c
 8007256:	f003 f964 	bl	800a522 <HAL_NVIC_EnableIRQ>
}
 800725a:	bf00      	nop
 800725c:	3720      	adds	r7, #32
 800725e:	46bd      	mov	sp, r7
 8007260:	bd80      	pop	{r7, pc}
 8007262:	bf00      	nop
 8007264:	40001000 	.word	0x40001000
 8007268:	40023800 	.word	0x40023800
 800726c:	40001400 	.word	0x40001400
 8007270:	40014400 	.word	0x40014400
 8007274:	40014800 	.word	0x40014800
 8007278:	40001c00 	.word	0x40001c00

0800727c <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 800727c:	b580      	push	{r7, lr}
 800727e:	b08a      	sub	sp, #40	; 0x28
 8007280:	af00      	add	r7, sp, #0
 8007282:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007284:	f107 0314 	add.w	r3, r7, #20
 8007288:	2200      	movs	r2, #0
 800728a:	601a      	str	r2, [r3, #0]
 800728c:	605a      	str	r2, [r3, #4]
 800728e:	609a      	str	r2, [r3, #8]
 8007290:	60da      	str	r2, [r3, #12]
 8007292:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM8)
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	4a1d      	ldr	r2, [pc, #116]	; (8007310 <HAL_TIM_Encoder_MspInit+0x94>)
 800729a:	4293      	cmp	r3, r2
 800729c:	d133      	bne.n	8007306 <HAL_TIM_Encoder_MspInit+0x8a>
  {
  /* USER CODE BEGIN TIM8_MspInit 0 */

  /* USER CODE END TIM8_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM8_CLK_ENABLE();
 800729e:	2300      	movs	r3, #0
 80072a0:	613b      	str	r3, [r7, #16]
 80072a2:	4b1c      	ldr	r3, [pc, #112]	; (8007314 <HAL_TIM_Encoder_MspInit+0x98>)
 80072a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80072a6:	4a1b      	ldr	r2, [pc, #108]	; (8007314 <HAL_TIM_Encoder_MspInit+0x98>)
 80072a8:	f043 0302 	orr.w	r3, r3, #2
 80072ac:	6453      	str	r3, [r2, #68]	; 0x44
 80072ae:	4b19      	ldr	r3, [pc, #100]	; (8007314 <HAL_TIM_Encoder_MspInit+0x98>)
 80072b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80072b2:	f003 0302 	and.w	r3, r3, #2
 80072b6:	613b      	str	r3, [r7, #16]
 80072b8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80072ba:	2300      	movs	r3, #0
 80072bc:	60fb      	str	r3, [r7, #12]
 80072be:	4b15      	ldr	r3, [pc, #84]	; (8007314 <HAL_TIM_Encoder_MspInit+0x98>)
 80072c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80072c2:	4a14      	ldr	r2, [pc, #80]	; (8007314 <HAL_TIM_Encoder_MspInit+0x98>)
 80072c4:	f043 0304 	orr.w	r3, r3, #4
 80072c8:	6313      	str	r3, [r2, #48]	; 0x30
 80072ca:	4b12      	ldr	r3, [pc, #72]	; (8007314 <HAL_TIM_Encoder_MspInit+0x98>)
 80072cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80072ce:	f003 0304 	and.w	r3, r3, #4
 80072d2:	60fb      	str	r3, [r7, #12]
 80072d4:	68fb      	ldr	r3, [r7, #12]
    /**TIM8 GPIO Configuration
    PC6     ------> TIM8_CH1
    PC7     ------> TIM8_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80072d6:	23c0      	movs	r3, #192	; 0xc0
 80072d8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80072da:	2302      	movs	r3, #2
 80072dc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80072de:	2300      	movs	r3, #0
 80072e0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80072e2:	2300      	movs	r3, #0
 80072e4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 80072e6:	2303      	movs	r3, #3
 80072e8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80072ea:	f107 0314 	add.w	r3, r7, #20
 80072ee:	4619      	mov	r1, r3
 80072f0:	4809      	ldr	r0, [pc, #36]	; (8007318 <HAL_TIM_Encoder_MspInit+0x9c>)
 80072f2:	f003 fccd 	bl	800ac90 <HAL_GPIO_Init>

    /* TIM8 interrupt Init */
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 0, 0);
 80072f6:	2200      	movs	r2, #0
 80072f8:	2100      	movs	r1, #0
 80072fa:	202c      	movs	r0, #44	; 0x2c
 80072fc:	f003 f8f5 	bl	800a4ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 8007300:	202c      	movs	r0, #44	; 0x2c
 8007302:	f003 f90e 	bl	800a522 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8007306:	bf00      	nop
 8007308:	3728      	adds	r7, #40	; 0x28
 800730a:	46bd      	mov	sp, r7
 800730c:	bd80      	pop	{r7, pc}
 800730e:	bf00      	nop
 8007310:	40010400 	.word	0x40010400
 8007314:	40023800 	.word	0x40023800
 8007318:	40020800 	.word	0x40020800

0800731c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800731c:	b580      	push	{r7, lr}
 800731e:	b08c      	sub	sp, #48	; 0x30
 8007320:	af00      	add	r7, sp, #0
 8007322:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007324:	f107 031c 	add.w	r3, r7, #28
 8007328:	2200      	movs	r2, #0
 800732a:	601a      	str	r2, [r3, #0]
 800732c:	605a      	str	r2, [r3, #4]
 800732e:	609a      	str	r2, [r3, #8]
 8007330:	60da      	str	r2, [r3, #12]
 8007332:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	4a5c      	ldr	r2, [pc, #368]	; (80074ac <HAL_TIM_MspPostInit+0x190>)
 800733a:	4293      	cmp	r3, r2
 800733c:	d11f      	bne.n	800737e <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800733e:	2300      	movs	r3, #0
 8007340:	61bb      	str	r3, [r7, #24]
 8007342:	4b5b      	ldr	r3, [pc, #364]	; (80074b0 <HAL_TIM_MspPostInit+0x194>)
 8007344:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007346:	4a5a      	ldr	r2, [pc, #360]	; (80074b0 <HAL_TIM_MspPostInit+0x194>)
 8007348:	f043 0310 	orr.w	r3, r3, #16
 800734c:	6313      	str	r3, [r2, #48]	; 0x30
 800734e:	4b58      	ldr	r3, [pc, #352]	; (80074b0 <HAL_TIM_MspPostInit+0x194>)
 8007350:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007352:	f003 0310 	and.w	r3, r3, #16
 8007356:	61bb      	str	r3, [r7, #24]
 8007358:	69bb      	ldr	r3, [r7, #24]
    /**TIM1 GPIO Configuration
    PE13     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 800735a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800735e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007360:	2302      	movs	r3, #2
 8007362:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007364:	2300      	movs	r3, #0
 8007366:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007368:	2300      	movs	r3, #0
 800736a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800736c:	2301      	movs	r3, #1
 800736e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8007370:	f107 031c 	add.w	r3, r7, #28
 8007374:	4619      	mov	r1, r3
 8007376:	484f      	ldr	r0, [pc, #316]	; (80074b4 <HAL_TIM_MspPostInit+0x198>)
 8007378:	f003 fc8a 	bl	800ac90 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM11_MspPostInit 1 */

  /* USER CODE END TIM11_MspPostInit 1 */
  }

}
 800737c:	e091      	b.n	80074a2 <HAL_TIM_MspPostInit+0x186>
  else if(htim->Instance==TIM3)
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	681b      	ldr	r3, [r3, #0]
 8007382:	4a4d      	ldr	r2, [pc, #308]	; (80074b8 <HAL_TIM_MspPostInit+0x19c>)
 8007384:	4293      	cmp	r3, r2
 8007386:	d11e      	bne.n	80073c6 <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007388:	2300      	movs	r3, #0
 800738a:	617b      	str	r3, [r7, #20]
 800738c:	4b48      	ldr	r3, [pc, #288]	; (80074b0 <HAL_TIM_MspPostInit+0x194>)
 800738e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007390:	4a47      	ldr	r2, [pc, #284]	; (80074b0 <HAL_TIM_MspPostInit+0x194>)
 8007392:	f043 0302 	orr.w	r3, r3, #2
 8007396:	6313      	str	r3, [r2, #48]	; 0x30
 8007398:	4b45      	ldr	r3, [pc, #276]	; (80074b0 <HAL_TIM_MspPostInit+0x194>)
 800739a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800739c:	f003 0302 	and.w	r3, r3, #2
 80073a0:	617b      	str	r3, [r7, #20]
 80073a2:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80073a4:	2330      	movs	r3, #48	; 0x30
 80073a6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80073a8:	2302      	movs	r3, #2
 80073aa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80073ac:	2300      	movs	r3, #0
 80073ae:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80073b0:	2300      	movs	r3, #0
 80073b2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80073b4:	2302      	movs	r3, #2
 80073b6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80073b8:	f107 031c 	add.w	r3, r7, #28
 80073bc:	4619      	mov	r1, r3
 80073be:	483f      	ldr	r0, [pc, #252]	; (80074bc <HAL_TIM_MspPostInit+0x1a0>)
 80073c0:	f003 fc66 	bl	800ac90 <HAL_GPIO_Init>
}
 80073c4:	e06d      	b.n	80074a2 <HAL_TIM_MspPostInit+0x186>
  else if(htim->Instance==TIM4)
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	4a3d      	ldr	r2, [pc, #244]	; (80074c0 <HAL_TIM_MspPostInit+0x1a4>)
 80073cc:	4293      	cmp	r3, r2
 80073ce:	d11f      	bne.n	8007410 <HAL_TIM_MspPostInit+0xf4>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80073d0:	2300      	movs	r3, #0
 80073d2:	613b      	str	r3, [r7, #16]
 80073d4:	4b36      	ldr	r3, [pc, #216]	; (80074b0 <HAL_TIM_MspPostInit+0x194>)
 80073d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80073d8:	4a35      	ldr	r2, [pc, #212]	; (80074b0 <HAL_TIM_MspPostInit+0x194>)
 80073da:	f043 0308 	orr.w	r3, r3, #8
 80073de:	6313      	str	r3, [r2, #48]	; 0x30
 80073e0:	4b33      	ldr	r3, [pc, #204]	; (80074b0 <HAL_TIM_MspPostInit+0x194>)
 80073e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80073e4:	f003 0308 	and.w	r3, r3, #8
 80073e8:	613b      	str	r3, [r7, #16]
 80073ea:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 80073ec:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 80073f0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80073f2:	2302      	movs	r3, #2
 80073f4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80073f6:	2300      	movs	r3, #0
 80073f8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80073fa:	2300      	movs	r3, #0
 80073fc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80073fe:	2302      	movs	r3, #2
 8007400:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8007402:	f107 031c 	add.w	r3, r7, #28
 8007406:	4619      	mov	r1, r3
 8007408:	482e      	ldr	r0, [pc, #184]	; (80074c4 <HAL_TIM_MspPostInit+0x1a8>)
 800740a:	f003 fc41 	bl	800ac90 <HAL_GPIO_Init>
}
 800740e:	e048      	b.n	80074a2 <HAL_TIM_MspPostInit+0x186>
  else if(htim->Instance==TIM10)
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	4a2c      	ldr	r2, [pc, #176]	; (80074c8 <HAL_TIM_MspPostInit+0x1ac>)
 8007416:	4293      	cmp	r3, r2
 8007418:	d11f      	bne.n	800745a <HAL_TIM_MspPostInit+0x13e>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800741a:	2300      	movs	r3, #0
 800741c:	60fb      	str	r3, [r7, #12]
 800741e:	4b24      	ldr	r3, [pc, #144]	; (80074b0 <HAL_TIM_MspPostInit+0x194>)
 8007420:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007422:	4a23      	ldr	r2, [pc, #140]	; (80074b0 <HAL_TIM_MspPostInit+0x194>)
 8007424:	f043 0302 	orr.w	r3, r3, #2
 8007428:	6313      	str	r3, [r2, #48]	; 0x30
 800742a:	4b21      	ldr	r3, [pc, #132]	; (80074b0 <HAL_TIM_MspPostInit+0x194>)
 800742c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800742e:	f003 0302 	and.w	r3, r3, #2
 8007432:	60fb      	str	r3, [r7, #12]
 8007434:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8007436:	f44f 7380 	mov.w	r3, #256	; 0x100
 800743a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800743c:	2302      	movs	r3, #2
 800743e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007440:	2300      	movs	r3, #0
 8007442:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007444:	2300      	movs	r3, #0
 8007446:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM10;
 8007448:	2303      	movs	r3, #3
 800744a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800744c:	f107 031c 	add.w	r3, r7, #28
 8007450:	4619      	mov	r1, r3
 8007452:	481a      	ldr	r0, [pc, #104]	; (80074bc <HAL_TIM_MspPostInit+0x1a0>)
 8007454:	f003 fc1c 	bl	800ac90 <HAL_GPIO_Init>
}
 8007458:	e023      	b.n	80074a2 <HAL_TIM_MspPostInit+0x186>
  else if(htim->Instance==TIM11)
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	4a1b      	ldr	r2, [pc, #108]	; (80074cc <HAL_TIM_MspPostInit+0x1b0>)
 8007460:	4293      	cmp	r3, r2
 8007462:	d11e      	bne.n	80074a2 <HAL_TIM_MspPostInit+0x186>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007464:	2300      	movs	r3, #0
 8007466:	60bb      	str	r3, [r7, #8]
 8007468:	4b11      	ldr	r3, [pc, #68]	; (80074b0 <HAL_TIM_MspPostInit+0x194>)
 800746a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800746c:	4a10      	ldr	r2, [pc, #64]	; (80074b0 <HAL_TIM_MspPostInit+0x194>)
 800746e:	f043 0302 	orr.w	r3, r3, #2
 8007472:	6313      	str	r3, [r2, #48]	; 0x30
 8007474:	4b0e      	ldr	r3, [pc, #56]	; (80074b0 <HAL_TIM_MspPostInit+0x194>)
 8007476:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007478:	f003 0302 	and.w	r3, r3, #2
 800747c:	60bb      	str	r3, [r7, #8]
 800747e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8007480:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007484:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007486:	2302      	movs	r3, #2
 8007488:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800748a:	2300      	movs	r3, #0
 800748c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800748e:	2300      	movs	r3, #0
 8007490:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM11;
 8007492:	2303      	movs	r3, #3
 8007494:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007496:	f107 031c 	add.w	r3, r7, #28
 800749a:	4619      	mov	r1, r3
 800749c:	4807      	ldr	r0, [pc, #28]	; (80074bc <HAL_TIM_MspPostInit+0x1a0>)
 800749e:	f003 fbf7 	bl	800ac90 <HAL_GPIO_Init>
}
 80074a2:	bf00      	nop
 80074a4:	3730      	adds	r7, #48	; 0x30
 80074a6:	46bd      	mov	sp, r7
 80074a8:	bd80      	pop	{r7, pc}
 80074aa:	bf00      	nop
 80074ac:	40010000 	.word	0x40010000
 80074b0:	40023800 	.word	0x40023800
 80074b4:	40021000 	.word	0x40021000
 80074b8:	40000400 	.word	0x40000400
 80074bc:	40020400 	.word	0x40020400
 80074c0:	40000800 	.word	0x40000800
 80074c4:	40020c00 	.word	0x40020c00
 80074c8:	40014400 	.word	0x40014400
 80074cc:	40014800 	.word	0x40014800

080074d0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80074d0:	b580      	push	{r7, lr}
 80074d2:	b08a      	sub	sp, #40	; 0x28
 80074d4:	af00      	add	r7, sp, #0
 80074d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80074d8:	f107 0314 	add.w	r3, r7, #20
 80074dc:	2200      	movs	r2, #0
 80074de:	601a      	str	r2, [r3, #0]
 80074e0:	605a      	str	r2, [r3, #4]
 80074e2:	609a      	str	r2, [r3, #8]
 80074e4:	60da      	str	r2, [r3, #12]
 80074e6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	4a19      	ldr	r2, [pc, #100]	; (8007554 <HAL_UART_MspInit+0x84>)
 80074ee:	4293      	cmp	r3, r2
 80074f0:	d12b      	bne.n	800754a <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80074f2:	2300      	movs	r3, #0
 80074f4:	613b      	str	r3, [r7, #16]
 80074f6:	4b18      	ldr	r3, [pc, #96]	; (8007558 <HAL_UART_MspInit+0x88>)
 80074f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80074fa:	4a17      	ldr	r2, [pc, #92]	; (8007558 <HAL_UART_MspInit+0x88>)
 80074fc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007500:	6413      	str	r3, [r2, #64]	; 0x40
 8007502:	4b15      	ldr	r3, [pc, #84]	; (8007558 <HAL_UART_MspInit+0x88>)
 8007504:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007506:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800750a:	613b      	str	r3, [r7, #16]
 800750c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800750e:	2300      	movs	r3, #0
 8007510:	60fb      	str	r3, [r7, #12]
 8007512:	4b11      	ldr	r3, [pc, #68]	; (8007558 <HAL_UART_MspInit+0x88>)
 8007514:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007516:	4a10      	ldr	r2, [pc, #64]	; (8007558 <HAL_UART_MspInit+0x88>)
 8007518:	f043 0308 	orr.w	r3, r3, #8
 800751c:	6313      	str	r3, [r2, #48]	; 0x30
 800751e:	4b0e      	ldr	r3, [pc, #56]	; (8007558 <HAL_UART_MspInit+0x88>)
 8007520:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007522:	f003 0308 	and.w	r3, r3, #8
 8007526:	60fb      	str	r3, [r7, #12]
 8007528:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 800752a:	2360      	movs	r3, #96	; 0x60
 800752c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800752e:	2302      	movs	r3, #2
 8007530:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007532:	2300      	movs	r3, #0
 8007534:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007536:	2303      	movs	r3, #3
 8007538:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800753a:	2307      	movs	r3, #7
 800753c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800753e:	f107 0314 	add.w	r3, r7, #20
 8007542:	4619      	mov	r1, r3
 8007544:	4805      	ldr	r0, [pc, #20]	; (800755c <HAL_UART_MspInit+0x8c>)
 8007546:	f003 fba3 	bl	800ac90 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800754a:	bf00      	nop
 800754c:	3728      	adds	r7, #40	; 0x28
 800754e:	46bd      	mov	sp, r7
 8007550:	bd80      	pop	{r7, pc}
 8007552:	bf00      	nop
 8007554:	40004400 	.word	0x40004400
 8007558:	40023800 	.word	0x40023800
 800755c:	40020c00 	.word	0x40020c00

08007560 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8007560:	b480      	push	{r7}
 8007562:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8007564:	e7fe      	b.n	8007564 <NMI_Handler+0x4>

08007566 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8007566:	b480      	push	{r7}
 8007568:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800756a:	e7fe      	b.n	800756a <HardFault_Handler+0x4>

0800756c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800756c:	b480      	push	{r7}
 800756e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8007570:	e7fe      	b.n	8007570 <MemManage_Handler+0x4>

08007572 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8007572:	b480      	push	{r7}
 8007574:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8007576:	e7fe      	b.n	8007576 <BusFault_Handler+0x4>

08007578 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8007578:	b480      	push	{r7}
 800757a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800757c:	e7fe      	b.n	800757c <UsageFault_Handler+0x4>

0800757e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800757e:	b480      	push	{r7}
 8007580:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8007582:	bf00      	nop
 8007584:	46bd      	mov	sp, r7
 8007586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800758a:	4770      	bx	lr

0800758c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800758c:	b480      	push	{r7}
 800758e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8007590:	bf00      	nop
 8007592:	46bd      	mov	sp, r7
 8007594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007598:	4770      	bx	lr

0800759a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800759a:	b480      	push	{r7}
 800759c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800759e:	bf00      	nop
 80075a0:	46bd      	mov	sp, r7
 80075a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075a6:	4770      	bx	lr

080075a8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80075a8:	b580      	push	{r7, lr}
 80075aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80075ac:	f002 fa7c 	bl	8009aa8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80075b0:	bf00      	nop
 80075b2:	bd80      	pop	{r7, pc}

080075b4 <TIM8_UP_TIM13_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
  */
void TIM8_UP_TIM13_IRQHandler(void)
{
 80075b4:	b580      	push	{r7, lr}
 80075b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 80075b8:	4803      	ldr	r0, [pc, #12]	; (80075c8 <TIM8_UP_TIM13_IRQHandler+0x14>)
 80075ba:	f007 fd4c 	bl	800f056 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim13);
 80075be:	4803      	ldr	r0, [pc, #12]	; (80075cc <TIM8_UP_TIM13_IRQHandler+0x18>)
 80075c0:	f007 fd49 	bl	800f056 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 1 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
}
 80075c4:	bf00      	nop
 80075c6:	bd80      	pop	{r7, pc}
 80075c8:	2004a5a0 	.word	0x2004a5a0
 80075cc:	2004a79c 	.word	0x2004a79c

080075d0 <SDIO_IRQHandler>:

/**
  * @brief This function handles SDIO global interrupt.
  */
void SDIO_IRQHandler(void)
{
 80075d0:	b580      	push	{r7, lr}
 80075d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDIO_IRQn 0 */

  /* USER CODE END SDIO_IRQn 0 */
  HAL_SD_IRQHandler(&hsd);
 80075d4:	4802      	ldr	r0, [pc, #8]	; (80075e0 <SDIO_IRQHandler+0x10>)
 80075d6:	f005 fde5 	bl	800d1a4 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDIO_IRQn 1 */

  /* USER CODE END SDIO_IRQn 1 */
}
 80075da:	bf00      	nop
 80075dc:	bd80      	pop	{r7, pc}
 80075de:	bf00      	nop
 80075e0:	2004a8fc 	.word	0x2004a8fc

080075e4 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80075e4:	b580      	push	{r7, lr}
 80075e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80075e8:	4802      	ldr	r0, [pc, #8]	; (80075f4 <TIM6_DAC_IRQHandler+0x10>)
 80075ea:	f007 fd34 	bl	800f056 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80075ee:	bf00      	nop
 80075f0:	bd80      	pop	{r7, pc}
 80075f2:	bf00      	nop
 80075f4:	2004a87c 	.word	0x2004a87c

080075f8 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 80075f8:	b580      	push	{r7, lr}
 80075fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 80075fc:	4802      	ldr	r0, [pc, #8]	; (8007608 <TIM7_IRQHandler+0x10>)
 80075fe:	f007 fd2a 	bl	800f056 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8007602:	bf00      	nop
 8007604:	bd80      	pop	{r7, pc}
 8007606:	bf00      	nop
 8007608:	2004aa20 	.word	0x2004aa20

0800760c <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 800760c:	b580      	push	{r7, lr}
 800760e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 8007610:	4802      	ldr	r0, [pc, #8]	; (800761c <DMA2_Stream2_IRQHandler+0x10>)
 8007612:	f003 f8c9 	bl	800a7a8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8007616:	bf00      	nop
 8007618:	bd80      	pop	{r7, pc}
 800761a:	bf00      	nop
 800761c:	2004a9c0 	.word	0x2004a9c0

08007620 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8007620:	b580      	push	{r7, lr}
 8007622:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_rx);
 8007624:	4802      	ldr	r0, [pc, #8]	; (8007630 <DMA2_Stream3_IRQHandler+0x10>)
 8007626:	f003 f8bf 	bl	800a7a8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 800762a:	bf00      	nop
 800762c:	bd80      	pop	{r7, pc}
 800762e:	bf00      	nop
 8007630:	2004a4e8 	.word	0x2004a4e8

08007634 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 8007634:	b580      	push	{r7, lr}
 8007636:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_tx);
 8007638:	4802      	ldr	r0, [pc, #8]	; (8007644 <DMA2_Stream6_IRQHandler+0x10>)
 800763a:	f003 f8b5 	bl	800a7a8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 800763e:	bf00      	nop
 8007640:	bd80      	pop	{r7, pc}
 8007642:	bf00      	nop
 8007644:	2004a81c 	.word	0x2004a81c

08007648 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8007648:	b580      	push	{r7, lr}
 800764a:	b086      	sub	sp, #24
 800764c:	af00      	add	r7, sp, #0
 800764e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8007650:	4a14      	ldr	r2, [pc, #80]	; (80076a4 <_sbrk+0x5c>)
 8007652:	4b15      	ldr	r3, [pc, #84]	; (80076a8 <_sbrk+0x60>)
 8007654:	1ad3      	subs	r3, r2, r3
 8007656:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8007658:	697b      	ldr	r3, [r7, #20]
 800765a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800765c:	4b13      	ldr	r3, [pc, #76]	; (80076ac <_sbrk+0x64>)
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	2b00      	cmp	r3, #0
 8007662:	d102      	bne.n	800766a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8007664:	4b11      	ldr	r3, [pc, #68]	; (80076ac <_sbrk+0x64>)
 8007666:	4a12      	ldr	r2, [pc, #72]	; (80076b0 <_sbrk+0x68>)
 8007668:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800766a:	4b10      	ldr	r3, [pc, #64]	; (80076ac <_sbrk+0x64>)
 800766c:	681a      	ldr	r2, [r3, #0]
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	4413      	add	r3, r2
 8007672:	693a      	ldr	r2, [r7, #16]
 8007674:	429a      	cmp	r2, r3
 8007676:	d207      	bcs.n	8007688 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8007678:	f00c ff2a 	bl	80144d0 <__errno>
 800767c:	4602      	mov	r2, r0
 800767e:	230c      	movs	r3, #12
 8007680:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8007682:	f04f 33ff 	mov.w	r3, #4294967295
 8007686:	e009      	b.n	800769c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8007688:	4b08      	ldr	r3, [pc, #32]	; (80076ac <_sbrk+0x64>)
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800768e:	4b07      	ldr	r3, [pc, #28]	; (80076ac <_sbrk+0x64>)
 8007690:	681a      	ldr	r2, [r3, #0]
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	4413      	add	r3, r2
 8007696:	4a05      	ldr	r2, [pc, #20]	; (80076ac <_sbrk+0x64>)
 8007698:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800769a:	68fb      	ldr	r3, [r7, #12]
}
 800769c:	4618      	mov	r0, r3
 800769e:	3718      	adds	r7, #24
 80076a0:	46bd      	mov	sp, r7
 80076a2:	bd80      	pop	{r7, pc}
 80076a4:	20050000 	.word	0x20050000
 80076a8:	00000800 	.word	0x00000800
 80076ac:	20000234 	.word	0x20000234
 80076b0:	2004cb70 	.word	0x2004cb70

080076b4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80076b4:	b480      	push	{r7}
 80076b6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80076b8:	4b08      	ldr	r3, [pc, #32]	; (80076dc <SystemInit+0x28>)
 80076ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80076be:	4a07      	ldr	r2, [pc, #28]	; (80076dc <SystemInit+0x28>)
 80076c0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80076c4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80076c8:	4b04      	ldr	r3, [pc, #16]	; (80076dc <SystemInit+0x28>)
 80076ca:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80076ce:	609a      	str	r2, [r3, #8]
#endif
}
 80076d0:	bf00      	nop
 80076d2:	46bd      	mov	sp, r7
 80076d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076d8:	4770      	bx	lr
 80076da:	bf00      	nop
 80076dc:	e000ed00 	.word	0xe000ed00

080076e0 <cppInit>:
		}
	}
}

void cppInit(void)
{
 80076e0:	b598      	push	{r3, r4, r7, lr}
 80076e2:	af00      	add	r7, sp, #0
	lcd_init();
 80076e4:	f7f9 fc98 	bl	8001018 <lcd_init>

	//---------- Buttery Check ----------//
	power_sensor.init();
 80076e8:	483b      	ldr	r0, [pc, #236]	; (80077d8 <cppInit+0xf8>)
 80076ea:	f7fd fd27 	bl	800513c <_ZN11PowerSensor4initEv>
	HAL_Delay(100);
 80076ee:	2064      	movs	r0, #100	; 0x64
 80076f0:	f002 f9fa 	bl	8009ae8 <HAL_Delay>
	power_sensor.updateValues();
 80076f4:	4838      	ldr	r0, [pc, #224]	; (80077d8 <cppInit+0xf8>)
 80076f6:	f7fd fd2f 	bl	8005158 <_ZN11PowerSensor12updateValuesEv>

	lcd_clear();
 80076fa:	f7f9 fcd1 	bl	80010a0 <lcd_clear>
	lcd_locate(0,0);
 80076fe:	2100      	movs	r1, #0
 8007700:	2000      	movs	r0, #0
 8007702:	f7f9 fcdd 	bl	80010c0 <lcd_locate>
	lcd_printf("Voltage");
 8007706:	4835      	ldr	r0, [pc, #212]	; (80077dc <cppInit+0xfc>)
 8007708:	f7f9 fd04 	bl	8001114 <lcd_printf>
	lcd_locate(0,1);
 800770c:	2101      	movs	r1, #1
 800770e:	2000      	movs	r0, #0
 8007710:	f7f9 fcd6 	bl	80010c0 <lcd_locate>
	lcd_printf("%f", power_sensor.getButteryVoltage());
 8007714:	4830      	ldr	r0, [pc, #192]	; (80077d8 <cppInit+0xf8>)
 8007716:	f7fd fd49 	bl	80051ac <_ZN11PowerSensor17getButteryVoltageEv>
 800771a:	ee10 3a10 	vmov	r3, s0
 800771e:	4618      	mov	r0, r3
 8007720:	f7f8 ff2a 	bl	8000578 <__aeabi_f2d>
 8007724:	4603      	mov	r3, r0
 8007726:	460c      	mov	r4, r1
 8007728:	461a      	mov	r2, r3
 800772a:	4623      	mov	r3, r4
 800772c:	482c      	ldr	r0, [pc, #176]	; (80077e0 <cppInit+0x100>)
 800772e:	f7f9 fcf1 	bl	8001114 <lcd_printf>
	HAL_Delay(800);
 8007732:	f44f 7048 	mov.w	r0, #800	; 0x320
 8007736:	f002 f9d7 	bl	8009ae8 <HAL_Delay>

	//if(power_sensor.butteryCheck() == true) batteryLowMode(); //if battery low, informed

	// -----------initialize-------//
	if(logger.sdCardInit() == true){ //sd mount successfull
 800773a:	482a      	ldr	r0, [pc, #168]	; (80077e4 <cppInit+0x104>)
 800773c:	f7fd f866 	bl	800480c <_ZN6Logger10sdCardInitEv>
 8007740:	4603      	mov	r3, r0
 8007742:	2b00      	cmp	r3, #0
 8007744:	d007      	beq.n	8007756 <cppInit+0x76>
		led.fullColor('G');
 8007746:	2147      	movs	r1, #71	; 0x47
 8007748:	4827      	ldr	r0, [pc, #156]	; (80077e8 <cppInit+0x108>)
 800774a:	f7fa fcd3 	bl	80020f4 <_ZN3LED9fullColorEc>
		HAL_Delay(100);
 800774e:	2064      	movs	r0, #100	; 0x64
 8007750:	f002 f9ca 	bl	8009ae8 <HAL_Delay>
 8007754:	e006      	b.n	8007764 <cppInit+0x84>
	}
	else{ //sd mount fali
		led.fullColor('R');
 8007756:	2152      	movs	r1, #82	; 0x52
 8007758:	4823      	ldr	r0, [pc, #140]	; (80077e8 <cppInit+0x108>)
 800775a:	f7fa fccb 	bl	80020f4 <_ZN3LED9fullColorEc>
		HAL_Delay(100);
 800775e:	2064      	movs	r0, #100	; 0x64
 8007760:	f002 f9c2 	bl	8009ae8 <HAL_Delay>
	}

	line_sensor.ADCStart();
 8007764:	4821      	ldr	r0, [pc, #132]	; (80077ec <cppInit+0x10c>)
 8007766:	f7fa fe21 	bl	80023ac <_ZN10LineSensor8ADCStartEv>
	motor.init();
 800776a:	4821      	ldr	r0, [pc, #132]	; (80077f0 <cppInit+0x110>)
 800776c:	f7fd fa8c 	bl	8004c88 <_ZN5Motor4initEv>
	encoder.init();
 8007770:	4820      	ldr	r0, [pc, #128]	; (80077f4 <cppInit+0x114>)
 8007772:	f7f9 fe5b 	bl	800142c <_ZN7Encoder4initEv>
	imu.init();
 8007776:	4820      	ldr	r0, [pc, #128]	; (80077f8 <cppInit+0x118>)
 8007778:	f7fa fa7c 	bl	8001c74 <_ZN3IMU4initEv>
	line_trace.init();
 800777c:	481f      	ldr	r0, [pc, #124]	; (80077fc <cppInit+0x11c>)
 800777e:	f7fc f915 	bl	80039ac <_ZN9LineTrace4initEv>

	line_sensor.calibration();
 8007782:	481a      	ldr	r0, [pc, #104]	; (80077ec <cppInit+0x10c>)
 8007784:	f7fa ff08 	bl	8002598 <_ZN10LineSensor11calibrationEv>
	HAL_Delay(1000);
 8007788:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800778c:	f002 f9ac 	bl	8009ae8 <HAL_Delay>

	led.fullColor('M');
 8007790:	214d      	movs	r1, #77	; 0x4d
 8007792:	4815      	ldr	r0, [pc, #84]	; (80077e8 <cppInit+0x108>)
 8007794:	f7fa fcae 	bl	80020f4 <_ZN3LED9fullColorEc>
	imu.calibration();
 8007798:	4817      	ldr	r0, [pc, #92]	; (80077f8 <cppInit+0x118>)
 800779a:	f7fa fb33 	bl	8001e04 <_ZN3IMU11calibrationEv>
	//line_trace.setGain(0.0005, 0.000003, 0);
	//line_trace.setGain(0.0005, 0.000002, 0);

	//velocity_ctrl.setVelocityGain(1.8295, 16.1174, 0.025243); //2s
	//velocity_ctrl.setVelocityGain(1.0154, 6.5511, 0.0010088); //3s dorone
	velocity_ctrl.setVelocityGain(1.2, 10.6, 0.0); //3s hand tune
 800779e:	ed9f 1a18 	vldr	s2, [pc, #96]	; 8007800 <cppInit+0x120>
 80077a2:	eddf 0a18 	vldr	s1, [pc, #96]	; 8007804 <cppInit+0x124>
 80077a6:	ed9f 0a18 	vldr	s0, [pc, #96]	; 8007808 <cppInit+0x128>
 80077aa:	4818      	ldr	r0, [pc, #96]	; (800780c <cppInit+0x12c>)
 80077ac:	f7fe f9dc 	bl	8005b68 <_ZN12VelocityCtrl15setVelocityGainEfff>

	velocity_ctrl.setOmegaGain(0.060, 0.86816, 0.000); //2s
 80077b0:	ed9f 1a13 	vldr	s2, [pc, #76]	; 8007800 <cppInit+0x120>
 80077b4:	eddf 0a16 	vldr	s1, [pc, #88]	; 8007810 <cppInit+0x130>
 80077b8:	ed9f 0a16 	vldr	s0, [pc, #88]	; 8007814 <cppInit+0x134>
 80077bc:	4813      	ldr	r0, [pc, #76]	; (800780c <cppInit+0x12c>)
 80077be:	f7fe f9ec 	bl	8005b9a <_ZN12VelocityCtrl12setOmegaGainEfff>


	//encoder.clearDistance();
	odometry.clearPotition();
 80077c2:	4815      	ldr	r0, [pc, #84]	; (8007818 <cppInit+0x138>)
 80077c4:	f7fd fbc4 	bl	8004f50 <_ZN8Odometry13clearPotitionEv>

	path_following.init();
 80077c8:	4814      	ldr	r0, [pc, #80]	; (800781c <cppInit+0x13c>)
 80077ca:	f7fd fc5b 	bl	8005084 <_ZN13PathFollowing4initEv>

	esc.init();
 80077ce:	4814      	ldr	r0, [pc, #80]	; (8007820 <cppInit+0x140>)
 80077d0:	f7f9 fd0c 	bl	80011ec <_ZN3ESC4initEv>

}
 80077d4:	bf00      	nop
 80077d6:	bd98      	pop	{r3, r4, r7, pc}
 80077d8:	2000054c 	.word	0x2000054c
 80077dc:	08018b1c 	.word	0x08018b1c
 80077e0:	08018b24 	.word	0x08018b24
 80077e4:	2000056c 	.word	0x2000056c
 80077e8:	20000548 	.word	0x20000548
 80077ec:	20000238 	.word	0x20000238
 80077f0:	20000544 	.word	0x20000544
 80077f4:	200237f8 	.word	0x200237f8
 80077f8:	20000558 	.word	0x20000558
 80077fc:	2002389c 	.word	0x2002389c
 8007800:	00000000 	.word	0x00000000
 8007804:	4129999a 	.word	0x4129999a
 8007808:	3f99999a 	.word	0x3f99999a
 800780c:	2002381c 	.word	0x2002381c
 8007810:	3f5e3fbc 	.word	0x3f5e3fbc
 8007814:	3d75c28f 	.word	0x3d75c28f
 8007818:	20023858 	.word	0x20023858
 800781c:	200309e8 	.word	0x200309e8
 8007820:	20023898 	.word	0x20023898

08007824 <cppFlip1ms>:

void cppFlip1ms(void)
{
 8007824:	b580      	push	{r7, lr}
 8007826:	af00      	add	r7, sp, #0
	line_sensor.updateSensorValues();
 8007828:	480e      	ldr	r0, [pc, #56]	; (8007864 <cppFlip1ms+0x40>)
 800782a:	f7fa fe1d 	bl	8002468 <_ZN10LineSensor18updateSensorValuesEv>
	imu.updateValues();
 800782e:	480e      	ldr	r0, [pc, #56]	; (8007868 <cppFlip1ms+0x44>)
 8007830:	f7fa fa46 	bl	8001cc0 <_ZN3IMU12updateValuesEv>
	encoder.update();
 8007834:	480d      	ldr	r0, [pc, #52]	; (800786c <cppFlip1ms+0x48>)
 8007836:	f7f9 fe1b 	bl	8001470 <_ZN7Encoder6updateEv>
	line_trace.flip();
 800783a:	480d      	ldr	r0, [pc, #52]	; (8007870 <cppFlip1ms+0x4c>)
 800783c:	f7fc fb5c 	bl	8003ef8 <_ZN9LineTrace4flipEv>
	velocity_ctrl.flip();
 8007840:	480c      	ldr	r0, [pc, #48]	; (8007874 <cppFlip1ms+0x50>)
 8007842:	f7fe f9c3 	bl	8005bcc <_ZN12VelocityCtrl4flipEv>
	odometry.flip();
 8007846:	480c      	ldr	r0, [pc, #48]	; (8007878 <cppFlip1ms+0x54>)
 8007848:	f7fd fb66 	bl	8004f18 <_ZN8Odometry4flipEv>
	side_sensor.updateStatus();
 800784c:	480b      	ldr	r0, [pc, #44]	; (800787c <cppFlip1ms+0x58>)
 800784e:	f7fd fd29 	bl	80052a4 <_ZN10SideSensor12updateStatusEv>

	motor.motorCtrl();
 8007852:	480b      	ldr	r0, [pc, #44]	; (8007880 <cppFlip1ms+0x5c>)
 8007854:	f7fd fa2a 	bl	8004cac <_ZN5Motor9motorCtrlEv>
*/
	//mon_cnt = twice_cnt;
	/*
	*/

	encoder.clear();
 8007858:	4804      	ldr	r0, [pc, #16]	; (800786c <cppFlip1ms+0x48>)
 800785a:	f7f9 fe95 	bl	8001588 <_ZN7Encoder5clearEv>

	//Buttery Check
	//power_sensor.updateValues();
	//if(power_sensor.butteryCheck() == true) led.fullColor('R');

}
 800785e:	bf00      	nop
 8007860:	bd80      	pop	{r7, pc}
 8007862:	bf00      	nop
 8007864:	20000238 	.word	0x20000238
 8007868:	20000558 	.word	0x20000558
 800786c:	200237f8 	.word	0x200237f8
 8007870:	2002389c 	.word	0x2002389c
 8007874:	2002381c 	.word	0x2002381c
 8007878:	20023858 	.word	0x20023858
 800787c:	20000530 	.word	0x20000530
 8007880:	20000544 	.word	0x20000544

08007884 <cppFlip100ns>:

void cppFlip100ns(void)
{
 8007884:	b580      	push	{r7, lr}
 8007886:	af00      	add	r7, sp, #0
	line_sensor.storeSensorValues();
 8007888:	4802      	ldr	r0, [pc, #8]	; (8007894 <cppFlip100ns+0x10>)
 800788a:	f7fa fd9f 	bl	80023cc <_ZN10LineSensor17storeSensorValuesEv>
}
 800788e:	bf00      	nop
 8007890:	bd80      	pop	{r7, pc}
 8007892:	bf00      	nop
 8007894:	20000238 	.word	0x20000238

08007898 <cppFlip10ms>:

void cppFlip10ms(void)
{
 8007898:	b480      	push	{r7}
 800789a:	af00      	add	r7, sp, #0
		path_following.flip();
	}
	velocity_ctrl.setVelocity(path_following.getV(), path_following.getW());
	*/

}
 800789c:	bf00      	nop
 800789e:	46bd      	mov	sp, r7
 80078a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078a4:	4770      	bx	lr
	...

080078a8 <cppLoop>:
{
	//side_sensor.updateStatus(gpio_pin);
}

void cppLoop(void)
{
 80078a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80078aa:	b085      	sub	sp, #20
 80078ac:	af02      	add	r7, sp, #8
	static int16_t selector;
	static int16_t selector_acc, selector_acc2;
	static int16_t selector_vel, selector_vel2;

	static float adj_kp = line_trace.getKp();
 80078ae:	4baf      	ldr	r3, [pc, #700]	; (8007b6c <cppLoop+0x2c4>)
 80078b0:	781b      	ldrb	r3, [r3, #0]
 80078b2:	f3bf 8f5b 	dmb	ish
 80078b6:	b2db      	uxtb	r3, r3
 80078b8:	f003 0301 	and.w	r3, r3, #1
 80078bc:	2b00      	cmp	r3, #0
 80078be:	bf0c      	ite	eq
 80078c0:	2301      	moveq	r3, #1
 80078c2:	2300      	movne	r3, #0
 80078c4:	b2db      	uxtb	r3, r3
 80078c6:	2b00      	cmp	r3, #0
 80078c8:	d015      	beq.n	80078f6 <cppLoop+0x4e>
 80078ca:	48a8      	ldr	r0, [pc, #672]	; (8007b6c <cppLoop+0x2c4>)
 80078cc:	f00c fdf1 	bl	80144b2 <__cxa_guard_acquire>
 80078d0:	4603      	mov	r3, r0
 80078d2:	2b00      	cmp	r3, #0
 80078d4:	bf14      	ite	ne
 80078d6:	2301      	movne	r3, #1
 80078d8:	2300      	moveq	r3, #0
 80078da:	b2db      	uxtb	r3, r3
 80078dc:	2b00      	cmp	r3, #0
 80078de:	d00a      	beq.n	80078f6 <cppLoop+0x4e>
 80078e0:	48a3      	ldr	r0, [pc, #652]	; (8007b70 <cppLoop+0x2c8>)
 80078e2:	f7fc f96a 	bl	8003bba <_ZN9LineTrace5getKpEv>
 80078e6:	eef0 7a40 	vmov.f32	s15, s0
 80078ea:	4ba2      	ldr	r3, [pc, #648]	; (8007b74 <cppLoop+0x2cc>)
 80078ec:	edc3 7a00 	vstr	s15, [r3]
 80078f0:	489e      	ldr	r0, [pc, #632]	; (8007b6c <cppLoop+0x2c4>)
 80078f2:	f00c fdea 	bl	80144ca <__cxa_guard_release>
	static float adj_ki= line_trace.getKi();
 80078f6:	4ba0      	ldr	r3, [pc, #640]	; (8007b78 <cppLoop+0x2d0>)
 80078f8:	781b      	ldrb	r3, [r3, #0]
 80078fa:	f3bf 8f5b 	dmb	ish
 80078fe:	b2db      	uxtb	r3, r3
 8007900:	f003 0301 	and.w	r3, r3, #1
 8007904:	2b00      	cmp	r3, #0
 8007906:	bf0c      	ite	eq
 8007908:	2301      	moveq	r3, #1
 800790a:	2300      	movne	r3, #0
 800790c:	b2db      	uxtb	r3, r3
 800790e:	2b00      	cmp	r3, #0
 8007910:	d015      	beq.n	800793e <cppLoop+0x96>
 8007912:	4899      	ldr	r0, [pc, #612]	; (8007b78 <cppLoop+0x2d0>)
 8007914:	f00c fdcd 	bl	80144b2 <__cxa_guard_acquire>
 8007918:	4603      	mov	r3, r0
 800791a:	2b00      	cmp	r3, #0
 800791c:	bf14      	ite	ne
 800791e:	2301      	movne	r3, #1
 8007920:	2300      	moveq	r3, #0
 8007922:	b2db      	uxtb	r3, r3
 8007924:	2b00      	cmp	r3, #0
 8007926:	d00a      	beq.n	800793e <cppLoop+0x96>
 8007928:	4891      	ldr	r0, [pc, #580]	; (8007b70 <cppLoop+0x2c8>)
 800792a:	f7fc f955 	bl	8003bd8 <_ZN9LineTrace5getKiEv>
 800792e:	eef0 7a40 	vmov.f32	s15, s0
 8007932:	4b92      	ldr	r3, [pc, #584]	; (8007b7c <cppLoop+0x2d4>)
 8007934:	edc3 7a00 	vstr	s15, [r3]
 8007938:	488f      	ldr	r0, [pc, #572]	; (8007b78 <cppLoop+0x2d0>)
 800793a:	f00c fdc6 	bl	80144ca <__cxa_guard_release>
	static float adj_kd = line_trace.getKd();
 800793e:	4b90      	ldr	r3, [pc, #576]	; (8007b80 <cppLoop+0x2d8>)
 8007940:	781b      	ldrb	r3, [r3, #0]
 8007942:	f3bf 8f5b 	dmb	ish
 8007946:	b2db      	uxtb	r3, r3
 8007948:	f003 0301 	and.w	r3, r3, #1
 800794c:	2b00      	cmp	r3, #0
 800794e:	bf0c      	ite	eq
 8007950:	2301      	moveq	r3, #1
 8007952:	2300      	movne	r3, #0
 8007954:	b2db      	uxtb	r3, r3
 8007956:	2b00      	cmp	r3, #0
 8007958:	d015      	beq.n	8007986 <cppLoop+0xde>
 800795a:	4889      	ldr	r0, [pc, #548]	; (8007b80 <cppLoop+0x2d8>)
 800795c:	f00c fda9 	bl	80144b2 <__cxa_guard_acquire>
 8007960:	4603      	mov	r3, r0
 8007962:	2b00      	cmp	r3, #0
 8007964:	bf14      	ite	ne
 8007966:	2301      	movne	r3, #1
 8007968:	2300      	moveq	r3, #0
 800796a:	b2db      	uxtb	r3, r3
 800796c:	2b00      	cmp	r3, #0
 800796e:	d00a      	beq.n	8007986 <cppLoop+0xde>
 8007970:	487f      	ldr	r0, [pc, #508]	; (8007b70 <cppLoop+0x2c8>)
 8007972:	f7fc f940 	bl	8003bf6 <_ZN9LineTrace5getKdEv>
 8007976:	eef0 7a40 	vmov.f32	s15, s0
 800797a:	4b82      	ldr	r3, [pc, #520]	; (8007b84 <cppLoop+0x2dc>)
 800797c:	edc3 7a00 	vstr	s15, [r3]
 8007980:	487f      	ldr	r0, [pc, #508]	; (8007b80 <cppLoop+0x2d8>)
 8007982:	f00c fda2 	bl	80144ca <__cxa_guard_release>

	static float adj_kp_slow = line_trace.getKpSlow();
 8007986:	4b80      	ldr	r3, [pc, #512]	; (8007b88 <cppLoop+0x2e0>)
 8007988:	781b      	ldrb	r3, [r3, #0]
 800798a:	f3bf 8f5b 	dmb	ish
 800798e:	b2db      	uxtb	r3, r3
 8007990:	f003 0301 	and.w	r3, r3, #1
 8007994:	2b00      	cmp	r3, #0
 8007996:	bf0c      	ite	eq
 8007998:	2301      	moveq	r3, #1
 800799a:	2300      	movne	r3, #0
 800799c:	b2db      	uxtb	r3, r3
 800799e:	2b00      	cmp	r3, #0
 80079a0:	d015      	beq.n	80079ce <cppLoop+0x126>
 80079a2:	4879      	ldr	r0, [pc, #484]	; (8007b88 <cppLoop+0x2e0>)
 80079a4:	f00c fd85 	bl	80144b2 <__cxa_guard_acquire>
 80079a8:	4603      	mov	r3, r0
 80079aa:	2b00      	cmp	r3, #0
 80079ac:	bf14      	ite	ne
 80079ae:	2301      	movne	r3, #1
 80079b0:	2300      	moveq	r3, #0
 80079b2:	b2db      	uxtb	r3, r3
 80079b4:	2b00      	cmp	r3, #0
 80079b6:	d00a      	beq.n	80079ce <cppLoop+0x126>
 80079b8:	486d      	ldr	r0, [pc, #436]	; (8007b70 <cppLoop+0x2c8>)
 80079ba:	f7fc f944 	bl	8003c46 <_ZN9LineTrace9getKpSlowEv>
 80079be:	eef0 7a40 	vmov.f32	s15, s0
 80079c2:	4b72      	ldr	r3, [pc, #456]	; (8007b8c <cppLoop+0x2e4>)
 80079c4:	edc3 7a00 	vstr	s15, [r3]
 80079c8:	486f      	ldr	r0, [pc, #444]	; (8007b88 <cppLoop+0x2e0>)
 80079ca:	f00c fd7e 	bl	80144ca <__cxa_guard_release>
	static float adj_ki_slow = line_trace.getKiSlow();
 80079ce:	4b70      	ldr	r3, [pc, #448]	; (8007b90 <cppLoop+0x2e8>)
 80079d0:	781b      	ldrb	r3, [r3, #0]
 80079d2:	f3bf 8f5b 	dmb	ish
 80079d6:	b2db      	uxtb	r3, r3
 80079d8:	f003 0301 	and.w	r3, r3, #1
 80079dc:	2b00      	cmp	r3, #0
 80079de:	bf0c      	ite	eq
 80079e0:	2301      	moveq	r3, #1
 80079e2:	2300      	movne	r3, #0
 80079e4:	b2db      	uxtb	r3, r3
 80079e6:	2b00      	cmp	r3, #0
 80079e8:	d015      	beq.n	8007a16 <cppLoop+0x16e>
 80079ea:	4869      	ldr	r0, [pc, #420]	; (8007b90 <cppLoop+0x2e8>)
 80079ec:	f00c fd61 	bl	80144b2 <__cxa_guard_acquire>
 80079f0:	4603      	mov	r3, r0
 80079f2:	2b00      	cmp	r3, #0
 80079f4:	bf14      	ite	ne
 80079f6:	2301      	movne	r3, #1
 80079f8:	2300      	moveq	r3, #0
 80079fa:	b2db      	uxtb	r3, r3
 80079fc:	2b00      	cmp	r3, #0
 80079fe:	d00a      	beq.n	8007a16 <cppLoop+0x16e>
 8007a00:	485b      	ldr	r0, [pc, #364]	; (8007b70 <cppLoop+0x2c8>)
 8007a02:	f7fc f92f 	bl	8003c64 <_ZN9LineTrace9getKiSlowEv>
 8007a06:	eef0 7a40 	vmov.f32	s15, s0
 8007a0a:	4b62      	ldr	r3, [pc, #392]	; (8007b94 <cppLoop+0x2ec>)
 8007a0c:	edc3 7a00 	vstr	s15, [r3]
 8007a10:	485f      	ldr	r0, [pc, #380]	; (8007b90 <cppLoop+0x2e8>)
 8007a12:	f00c fd5a 	bl	80144ca <__cxa_guard_release>
	static float adj_kd_slow = line_trace.getKdSlow();
 8007a16:	4b60      	ldr	r3, [pc, #384]	; (8007b98 <cppLoop+0x2f0>)
 8007a18:	781b      	ldrb	r3, [r3, #0]
 8007a1a:	f3bf 8f5b 	dmb	ish
 8007a1e:	b2db      	uxtb	r3, r3
 8007a20:	f003 0301 	and.w	r3, r3, #1
 8007a24:	2b00      	cmp	r3, #0
 8007a26:	bf0c      	ite	eq
 8007a28:	2301      	moveq	r3, #1
 8007a2a:	2300      	movne	r3, #0
 8007a2c:	b2db      	uxtb	r3, r3
 8007a2e:	2b00      	cmp	r3, #0
 8007a30:	d015      	beq.n	8007a5e <cppLoop+0x1b6>
 8007a32:	4859      	ldr	r0, [pc, #356]	; (8007b98 <cppLoop+0x2f0>)
 8007a34:	f00c fd3d 	bl	80144b2 <__cxa_guard_acquire>
 8007a38:	4603      	mov	r3, r0
 8007a3a:	2b00      	cmp	r3, #0
 8007a3c:	bf14      	ite	ne
 8007a3e:	2301      	movne	r3, #1
 8007a40:	2300      	moveq	r3, #0
 8007a42:	b2db      	uxtb	r3, r3
 8007a44:	2b00      	cmp	r3, #0
 8007a46:	d00a      	beq.n	8007a5e <cppLoop+0x1b6>
 8007a48:	4849      	ldr	r0, [pc, #292]	; (8007b70 <cppLoop+0x2c8>)
 8007a4a:	f7fc f91a 	bl	8003c82 <_ZN9LineTrace9getKdSlowEv>
 8007a4e:	eef0 7a40 	vmov.f32	s15, s0
 8007a52:	4b52      	ldr	r3, [pc, #328]	; (8007b9c <cppLoop+0x2f4>)
 8007a54:	edc3 7a00 	vstr	s15, [r3]
 8007a58:	484f      	ldr	r0, [pc, #316]	; (8007b98 <cppLoop+0x2f0>)
 8007a5a:	f00c fd36 	bl	80144ca <__cxa_guard_release>

	static float adj_velocity = line_trace.getTargetVelocity();
 8007a5e:	4b50      	ldr	r3, [pc, #320]	; (8007ba0 <cppLoop+0x2f8>)
 8007a60:	781b      	ldrb	r3, [r3, #0]
 8007a62:	f3bf 8f5b 	dmb	ish
 8007a66:	b2db      	uxtb	r3, r3
 8007a68:	f003 0301 	and.w	r3, r3, #1
 8007a6c:	2b00      	cmp	r3, #0
 8007a6e:	bf0c      	ite	eq
 8007a70:	2301      	moveq	r3, #1
 8007a72:	2300      	movne	r3, #0
 8007a74:	b2db      	uxtb	r3, r3
 8007a76:	2b00      	cmp	r3, #0
 8007a78:	d015      	beq.n	8007aa6 <cppLoop+0x1fe>
 8007a7a:	4849      	ldr	r0, [pc, #292]	; (8007ba0 <cppLoop+0x2f8>)
 8007a7c:	f00c fd19 	bl	80144b2 <__cxa_guard_acquire>
 8007a80:	4603      	mov	r3, r0
 8007a82:	2b00      	cmp	r3, #0
 8007a84:	bf14      	ite	ne
 8007a86:	2301      	movne	r3, #1
 8007a88:	2300      	moveq	r3, #0
 8007a8a:	b2db      	uxtb	r3, r3
 8007a8c:	2b00      	cmp	r3, #0
 8007a8e:	d00a      	beq.n	8007aa6 <cppLoop+0x1fe>
 8007a90:	4837      	ldr	r0, [pc, #220]	; (8007b70 <cppLoop+0x2c8>)
 8007a92:	f7fc f964 	bl	8003d5e <_ZN9LineTrace17getTargetVelocityEv>
 8007a96:	eef0 7a40 	vmov.f32	s15, s0
 8007a9a:	4b42      	ldr	r3, [pc, #264]	; (8007ba4 <cppLoop+0x2fc>)
 8007a9c:	edc3 7a00 	vstr	s15, [r3]
 8007aa0:	483f      	ldr	r0, [pc, #252]	; (8007ba0 <cppLoop+0x2f8>)
 8007aa2:	f00c fd12 	bl	80144ca <__cxa_guard_release>
	static float adj_max_velocity = line_trace.getMaxVelocity();
 8007aa6:	4b40      	ldr	r3, [pc, #256]	; (8007ba8 <cppLoop+0x300>)
 8007aa8:	781b      	ldrb	r3, [r3, #0]
 8007aaa:	f3bf 8f5b 	dmb	ish
 8007aae:	b2db      	uxtb	r3, r3
 8007ab0:	f003 0301 	and.w	r3, r3, #1
 8007ab4:	2b00      	cmp	r3, #0
 8007ab6:	bf0c      	ite	eq
 8007ab8:	2301      	moveq	r3, #1
 8007aba:	2300      	movne	r3, #0
 8007abc:	b2db      	uxtb	r3, r3
 8007abe:	2b00      	cmp	r3, #0
 8007ac0:	d015      	beq.n	8007aee <cppLoop+0x246>
 8007ac2:	4839      	ldr	r0, [pc, #228]	; (8007ba8 <cppLoop+0x300>)
 8007ac4:	f00c fcf5 	bl	80144b2 <__cxa_guard_acquire>
 8007ac8:	4603      	mov	r3, r0
 8007aca:	2b00      	cmp	r3, #0
 8007acc:	bf14      	ite	ne
 8007ace:	2301      	movne	r3, #1
 8007ad0:	2300      	moveq	r3, #0
 8007ad2:	b2db      	uxtb	r3, r3
 8007ad4:	2b00      	cmp	r3, #0
 8007ad6:	d00a      	beq.n	8007aee <cppLoop+0x246>
 8007ad8:	4825      	ldr	r0, [pc, #148]	; (8007b70 <cppLoop+0x2c8>)
 8007ada:	f7fc f950 	bl	8003d7e <_ZN9LineTrace14getMaxVelocityEv>
 8007ade:	eef0 7a40 	vmov.f32	s15, s0
 8007ae2:	4b32      	ldr	r3, [pc, #200]	; (8007bac <cppLoop+0x304>)
 8007ae4:	edc3 7a00 	vstr	s15, [r3]
 8007ae8:	482f      	ldr	r0, [pc, #188]	; (8007ba8 <cppLoop+0x300>)
 8007aea:	f00c fcee 	bl	80144ca <__cxa_guard_release>
	static float adj_max_velocity2 = line_trace.getMaxVelocity2();
 8007aee:	4b30      	ldr	r3, [pc, #192]	; (8007bb0 <cppLoop+0x308>)
 8007af0:	781b      	ldrb	r3, [r3, #0]
 8007af2:	f3bf 8f5b 	dmb	ish
 8007af6:	b2db      	uxtb	r3, r3
 8007af8:	f003 0301 	and.w	r3, r3, #1
 8007afc:	2b00      	cmp	r3, #0
 8007afe:	bf0c      	ite	eq
 8007b00:	2301      	moveq	r3, #1
 8007b02:	2300      	movne	r3, #0
 8007b04:	b2db      	uxtb	r3, r3
 8007b06:	2b00      	cmp	r3, #0
 8007b08:	d015      	beq.n	8007b36 <cppLoop+0x28e>
 8007b0a:	4829      	ldr	r0, [pc, #164]	; (8007bb0 <cppLoop+0x308>)
 8007b0c:	f00c fcd1 	bl	80144b2 <__cxa_guard_acquire>
 8007b10:	4603      	mov	r3, r0
 8007b12:	2b00      	cmp	r3, #0
 8007b14:	bf14      	ite	ne
 8007b16:	2301      	movne	r3, #1
 8007b18:	2300      	moveq	r3, #0
 8007b1a:	b2db      	uxtb	r3, r3
 8007b1c:	2b00      	cmp	r3, #0
 8007b1e:	d00a      	beq.n	8007b36 <cppLoop+0x28e>
 8007b20:	4813      	ldr	r0, [pc, #76]	; (8007b70 <cppLoop+0x2c8>)
 8007b22:	f7fc f93c 	bl	8003d9e <_ZN9LineTrace15getMaxVelocity2Ev>
 8007b26:	eef0 7a40 	vmov.f32	s15, s0
 8007b2a:	4b22      	ldr	r3, [pc, #136]	; (8007bb4 <cppLoop+0x30c>)
 8007b2c:	edc3 7a00 	vstr	s15, [r3]
 8007b30:	481f      	ldr	r0, [pc, #124]	; (8007bb0 <cppLoop+0x308>)
 8007b32:	f00c fcca 	bl	80144ca <__cxa_guard_release>
	static float adj_min_velocity = line_trace.getMinVelocity();
 8007b36:	4b20      	ldr	r3, [pc, #128]	; (8007bb8 <cppLoop+0x310>)
 8007b38:	781b      	ldrb	r3, [r3, #0]
 8007b3a:	f3bf 8f5b 	dmb	ish
 8007b3e:	b2db      	uxtb	r3, r3
 8007b40:	f003 0301 	and.w	r3, r3, #1
 8007b44:	2b00      	cmp	r3, #0
 8007b46:	bf0c      	ite	eq
 8007b48:	2301      	moveq	r3, #1
 8007b4a:	2300      	movne	r3, #0
 8007b4c:	b2db      	uxtb	r3, r3
 8007b4e:	2b00      	cmp	r3, #0
 8007b50:	d03f      	beq.n	8007bd2 <cppLoop+0x32a>
 8007b52:	4819      	ldr	r0, [pc, #100]	; (8007bb8 <cppLoop+0x310>)
 8007b54:	f00c fcad 	bl	80144b2 <__cxa_guard_acquire>
 8007b58:	4603      	mov	r3, r0
 8007b5a:	2b00      	cmp	r3, #0
 8007b5c:	bf14      	ite	ne
 8007b5e:	2301      	movne	r3, #1
 8007b60:	2300      	moveq	r3, #0
 8007b62:	b2db      	uxtb	r3, r3
 8007b64:	2b00      	cmp	r3, #0
 8007b66:	d034      	beq.n	8007bd2 <cppLoop+0x32a>
 8007b68:	e028      	b.n	8007bbc <cppLoop+0x314>
 8007b6a:	bf00      	nop
 8007b6c:	20048120 	.word	0x20048120
 8007b70:	2002389c 	.word	0x2002389c
 8007b74:	2004811c 	.word	0x2004811c
 8007b78:	20048128 	.word	0x20048128
 8007b7c:	20048124 	.word	0x20048124
 8007b80:	20048130 	.word	0x20048130
 8007b84:	2004812c 	.word	0x2004812c
 8007b88:	20048138 	.word	0x20048138
 8007b8c:	20048134 	.word	0x20048134
 8007b90:	20048140 	.word	0x20048140
 8007b94:	2004813c 	.word	0x2004813c
 8007b98:	20048148 	.word	0x20048148
 8007b9c:	20048144 	.word	0x20048144
 8007ba0:	20048150 	.word	0x20048150
 8007ba4:	2004814c 	.word	0x2004814c
 8007ba8:	20048158 	.word	0x20048158
 8007bac:	20048154 	.word	0x20048154
 8007bb0:	20048160 	.word	0x20048160
 8007bb4:	2004815c 	.word	0x2004815c
 8007bb8:	20048168 	.word	0x20048168
 8007bbc:	48b6      	ldr	r0, [pc, #728]	; (8007e98 <cppLoop+0x5f0>)
 8007bbe:	f7fc f8fe 	bl	8003dbe <_ZN9LineTrace14getMinVelocityEv>
 8007bc2:	eef0 7a40 	vmov.f32	s15, s0
 8007bc6:	4bb5      	ldr	r3, [pc, #724]	; (8007e9c <cppLoop+0x5f4>)
 8007bc8:	edc3 7a00 	vstr	s15, [r3]
 8007bcc:	48b4      	ldr	r0, [pc, #720]	; (8007ea0 <cppLoop+0x5f8>)
 8007bce:	f00c fc7c 	bl	80144ca <__cxa_guard_release>
	static float adj_min_velocity2 = line_trace.getMinVelocity2();
 8007bd2:	4bb4      	ldr	r3, [pc, #720]	; (8007ea4 <cppLoop+0x5fc>)
 8007bd4:	781b      	ldrb	r3, [r3, #0]
 8007bd6:	f3bf 8f5b 	dmb	ish
 8007bda:	b2db      	uxtb	r3, r3
 8007bdc:	f003 0301 	and.w	r3, r3, #1
 8007be0:	2b00      	cmp	r3, #0
 8007be2:	bf0c      	ite	eq
 8007be4:	2301      	moveq	r3, #1
 8007be6:	2300      	movne	r3, #0
 8007be8:	b2db      	uxtb	r3, r3
 8007bea:	2b00      	cmp	r3, #0
 8007bec:	d015      	beq.n	8007c1a <cppLoop+0x372>
 8007bee:	48ad      	ldr	r0, [pc, #692]	; (8007ea4 <cppLoop+0x5fc>)
 8007bf0:	f00c fc5f 	bl	80144b2 <__cxa_guard_acquire>
 8007bf4:	4603      	mov	r3, r0
 8007bf6:	2b00      	cmp	r3, #0
 8007bf8:	bf14      	ite	ne
 8007bfa:	2301      	movne	r3, #1
 8007bfc:	2300      	moveq	r3, #0
 8007bfe:	b2db      	uxtb	r3, r3
 8007c00:	2b00      	cmp	r3, #0
 8007c02:	d00a      	beq.n	8007c1a <cppLoop+0x372>
 8007c04:	48a4      	ldr	r0, [pc, #656]	; (8007e98 <cppLoop+0x5f0>)
 8007c06:	f7fc f8ea 	bl	8003dde <_ZN9LineTrace15getMinVelocity2Ev>
 8007c0a:	eef0 7a40 	vmov.f32	s15, s0
 8007c0e:	4ba6      	ldr	r3, [pc, #664]	; (8007ea8 <cppLoop+0x600>)
 8007c10:	edc3 7a00 	vstr	s15, [r3]
 8007c14:	48a3      	ldr	r0, [pc, #652]	; (8007ea4 <cppLoop+0x5fc>)
 8007c16:	f00c fc58 	bl	80144ca <__cxa_guard_release>

	static float adj_acc = line_trace.getMaxAcc();
 8007c1a:	4ba4      	ldr	r3, [pc, #656]	; (8007eac <cppLoop+0x604>)
 8007c1c:	781b      	ldrb	r3, [r3, #0]
 8007c1e:	f3bf 8f5b 	dmb	ish
 8007c22:	b2db      	uxtb	r3, r3
 8007c24:	f003 0301 	and.w	r3, r3, #1
 8007c28:	2b00      	cmp	r3, #0
 8007c2a:	bf0c      	ite	eq
 8007c2c:	2301      	moveq	r3, #1
 8007c2e:	2300      	movne	r3, #0
 8007c30:	b2db      	uxtb	r3, r3
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	d015      	beq.n	8007c62 <cppLoop+0x3ba>
 8007c36:	489d      	ldr	r0, [pc, #628]	; (8007eac <cppLoop+0x604>)
 8007c38:	f00c fc3b 	bl	80144b2 <__cxa_guard_acquire>
 8007c3c:	4603      	mov	r3, r0
 8007c3e:	2b00      	cmp	r3, #0
 8007c40:	bf14      	ite	ne
 8007c42:	2301      	movne	r3, #1
 8007c44:	2300      	moveq	r3, #0
 8007c46:	b2db      	uxtb	r3, r3
 8007c48:	2b00      	cmp	r3, #0
 8007c4a:	d00a      	beq.n	8007c62 <cppLoop+0x3ba>
 8007c4c:	4892      	ldr	r0, [pc, #584]	; (8007e98 <cppLoop+0x5f0>)
 8007c4e:	f7fc f90a 	bl	8003e66 <_ZN9LineTrace9getMaxAccEv>
 8007c52:	eef0 7a40 	vmov.f32	s15, s0
 8007c56:	4b96      	ldr	r3, [pc, #600]	; (8007eb0 <cppLoop+0x608>)
 8007c58:	edc3 7a00 	vstr	s15, [r3]
 8007c5c:	4893      	ldr	r0, [pc, #588]	; (8007eac <cppLoop+0x604>)
 8007c5e:	f00c fc34 	bl	80144ca <__cxa_guard_release>
	static float adj_dec = line_trace.getMaxDec();
 8007c62:	4b94      	ldr	r3, [pc, #592]	; (8007eb4 <cppLoop+0x60c>)
 8007c64:	781b      	ldrb	r3, [r3, #0]
 8007c66:	f3bf 8f5b 	dmb	ish
 8007c6a:	b2db      	uxtb	r3, r3
 8007c6c:	f003 0301 	and.w	r3, r3, #1
 8007c70:	2b00      	cmp	r3, #0
 8007c72:	bf0c      	ite	eq
 8007c74:	2301      	moveq	r3, #1
 8007c76:	2300      	movne	r3, #0
 8007c78:	b2db      	uxtb	r3, r3
 8007c7a:	2b00      	cmp	r3, #0
 8007c7c:	d015      	beq.n	8007caa <cppLoop+0x402>
 8007c7e:	488d      	ldr	r0, [pc, #564]	; (8007eb4 <cppLoop+0x60c>)
 8007c80:	f00c fc17 	bl	80144b2 <__cxa_guard_acquire>
 8007c84:	4603      	mov	r3, r0
 8007c86:	2b00      	cmp	r3, #0
 8007c88:	bf14      	ite	ne
 8007c8a:	2301      	movne	r3, #1
 8007c8c:	2300      	moveq	r3, #0
 8007c8e:	b2db      	uxtb	r3, r3
 8007c90:	2b00      	cmp	r3, #0
 8007c92:	d00a      	beq.n	8007caa <cppLoop+0x402>
 8007c94:	4880      	ldr	r0, [pc, #512]	; (8007e98 <cppLoop+0x5f0>)
 8007c96:	f7fc f91c 	bl	8003ed2 <_ZN9LineTrace9getMaxDecEv>
 8007c9a:	eef0 7a40 	vmov.f32	s15, s0
 8007c9e:	4b86      	ldr	r3, [pc, #536]	; (8007eb8 <cppLoop+0x610>)
 8007ca0:	edc3 7a00 	vstr	s15, [r3]
 8007ca4:	4883      	ldr	r0, [pc, #524]	; (8007eb4 <cppLoop+0x60c>)
 8007ca6:	f00c fc10 	bl	80144ca <__cxa_guard_release>
	static float adj_acc2 = line_trace.getMaxAcc2();
 8007caa:	4b84      	ldr	r3, [pc, #528]	; (8007ebc <cppLoop+0x614>)
 8007cac:	781b      	ldrb	r3, [r3, #0]
 8007cae:	f3bf 8f5b 	dmb	ish
 8007cb2:	b2db      	uxtb	r3, r3
 8007cb4:	f003 0301 	and.w	r3, r3, #1
 8007cb8:	2b00      	cmp	r3, #0
 8007cba:	bf0c      	ite	eq
 8007cbc:	2301      	moveq	r3, #1
 8007cbe:	2300      	movne	r3, #0
 8007cc0:	b2db      	uxtb	r3, r3
 8007cc2:	2b00      	cmp	r3, #0
 8007cc4:	d015      	beq.n	8007cf2 <cppLoop+0x44a>
 8007cc6:	487d      	ldr	r0, [pc, #500]	; (8007ebc <cppLoop+0x614>)
 8007cc8:	f00c fbf3 	bl	80144b2 <__cxa_guard_acquire>
 8007ccc:	4603      	mov	r3, r0
 8007cce:	2b00      	cmp	r3, #0
 8007cd0:	bf14      	ite	ne
 8007cd2:	2301      	movne	r3, #1
 8007cd4:	2300      	moveq	r3, #0
 8007cd6:	b2db      	uxtb	r3, r3
 8007cd8:	2b00      	cmp	r3, #0
 8007cda:	d00a      	beq.n	8007cf2 <cppLoop+0x44a>
 8007cdc:	486e      	ldr	r0, [pc, #440]	; (8007e98 <cppLoop+0x5f0>)
 8007cde:	f7fc f8e6 	bl	8003eae <_ZN9LineTrace10getMaxAcc2Ev>
 8007ce2:	eef0 7a40 	vmov.f32	s15, s0
 8007ce6:	4b76      	ldr	r3, [pc, #472]	; (8007ec0 <cppLoop+0x618>)
 8007ce8:	edc3 7a00 	vstr	s15, [r3]
 8007cec:	4873      	ldr	r0, [pc, #460]	; (8007ebc <cppLoop+0x614>)
 8007cee:	f00c fbec 	bl	80144ca <__cxa_guard_release>
	static float adj_dec2 = line_trace.getMaxDec2();
 8007cf2:	4b74      	ldr	r3, [pc, #464]	; (8007ec4 <cppLoop+0x61c>)
 8007cf4:	781b      	ldrb	r3, [r3, #0]
 8007cf6:	f3bf 8f5b 	dmb	ish
 8007cfa:	b2db      	uxtb	r3, r3
 8007cfc:	f003 0301 	and.w	r3, r3, #1
 8007d00:	2b00      	cmp	r3, #0
 8007d02:	bf0c      	ite	eq
 8007d04:	2301      	moveq	r3, #1
 8007d06:	2300      	movne	r3, #0
 8007d08:	b2db      	uxtb	r3, r3
 8007d0a:	2b00      	cmp	r3, #0
 8007d0c:	d015      	beq.n	8007d3a <cppLoop+0x492>
 8007d0e:	486d      	ldr	r0, [pc, #436]	; (8007ec4 <cppLoop+0x61c>)
 8007d10:	f00c fbcf 	bl	80144b2 <__cxa_guard_acquire>
 8007d14:	4603      	mov	r3, r0
 8007d16:	2b00      	cmp	r3, #0
 8007d18:	bf14      	ite	ne
 8007d1a:	2301      	movne	r3, #1
 8007d1c:	2300      	moveq	r3, #0
 8007d1e:	b2db      	uxtb	r3, r3
 8007d20:	2b00      	cmp	r3, #0
 8007d22:	d00a      	beq.n	8007d3a <cppLoop+0x492>
 8007d24:	485c      	ldr	r0, [pc, #368]	; (8007e98 <cppLoop+0x5f0>)
 8007d26:	f7fc f8b0 	bl	8003e8a <_ZN9LineTrace10getMaxDec2Ev>
 8007d2a:	eef0 7a40 	vmov.f32	s15, s0
 8007d2e:	4b66      	ldr	r3, [pc, #408]	; (8007ec8 <cppLoop+0x620>)
 8007d30:	edc3 7a00 	vstr	s15, [r3]
 8007d34:	4863      	ldr	r0, [pc, #396]	; (8007ec4 <cppLoop+0x61c>)
 8007d36:	f00c fbc8 	bl	80144ca <__cxa_guard_release>

	switch(rotary_switch.getValue()){
 8007d3a:	4864      	ldr	r0, [pc, #400]	; (8007ecc <cppLoop+0x624>)
 8007d3c:	f7fd fa46 	bl	80051cc <_ZN12RotarySwitch8getValueEv>
 8007d40:	4603      	mov	r3, r0
 8007d42:	2b0f      	cmp	r3, #15
 8007d44:	f201 8586 	bhi.w	8009854 <cppLoop+0x1fac>
 8007d48:	a201      	add	r2, pc, #4	; (adr r2, 8007d50 <cppLoop+0x4a8>)
 8007d4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d4e:	bf00      	nop
 8007d50:	08007d91 	.word	0x08007d91
 8007d54:	08008115 	.word	0x08008115
 8007d58:	08008231 	.word	0x08008231
 8007d5c:	08008383 	.word	0x08008383
 8007d60:	08008477 	.word	0x08008477
 8007d64:	08008719 	.word	0x08008719
 8007d68:	08008881 	.word	0x08008881
 8007d6c:	08008b05 	.word	0x08008b05
 8007d70:	08008d4f 	.word	0x08008d4f
 8007d74:	08008fdf 	.word	0x08008fdf
 8007d78:	0800909b 	.word	0x0800909b
 8007d7c:	08009191 	.word	0x08009191
 8007d80:	08009217 	.word	0x08009217
 8007d84:	080092dd 	.word	0x080092dd
 8007d88:	080093a3 	.word	0x080093a3
 8007d8c:	080094e5 	.word	0x080094e5
	case 0:
		led.fullColor('W');
 8007d90:	2157      	movs	r1, #87	; 0x57
 8007d92:	484f      	ldr	r0, [pc, #316]	; (8007ed0 <cppLoop+0x628>)
 8007d94:	f7fa f9ae 	bl	80020f4 <_ZN3LED9fullColorEc>

		lcd_clear();
 8007d98:	f7f9 f982 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8007d9c:	2100      	movs	r1, #0
 8007d9e:	2000      	movs	r0, #0
 8007da0:	f7f9 f98e 	bl	80010c0 <lcd_locate>
		lcd_printf("Slow%4.2lf", abs(line_trace.getKpSlow()*10000));
 8007da4:	483c      	ldr	r0, [pc, #240]	; (8007e98 <cppLoop+0x5f0>)
 8007da6:	f7fb ff4e 	bl	8003c46 <_ZN9LineTrace9getKpSlowEv>
 8007daa:	eeb0 7a40 	vmov.f32	s14, s0
 8007dae:	eddf 7a49 	vldr	s15, [pc, #292]	; 8007ed4 <cppLoop+0x62c>
 8007db2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007db6:	eeb0 0a67 	vmov.f32	s0, s15
 8007dba:	f7fa fd5d 	bl	8002878 <_ZSt3absf>
 8007dbe:	ee10 3a10 	vmov	r3, s0
 8007dc2:	4618      	mov	r0, r3
 8007dc4:	f7f8 fbd8 	bl	8000578 <__aeabi_f2d>
 8007dc8:	4603      	mov	r3, r0
 8007dca:	460c      	mov	r4, r1
 8007dcc:	461a      	mov	r2, r3
 8007dce:	4623      	mov	r3, r4
 8007dd0:	4841      	ldr	r0, [pc, #260]	; (8007ed8 <cppLoop+0x630>)
 8007dd2:	f7f9 f99f 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8007dd6:	2101      	movs	r1, #1
 8007dd8:	2000      	movs	r0, #0
 8007dda:	f7f9 f971 	bl	80010c0 <lcd_locate>
		lcd_printf("%4.2lf%4.2lf", abs(line_trace.getKiSlow()*1000), abs(line_trace.getKdSlow()*100000));
 8007dde:	482e      	ldr	r0, [pc, #184]	; (8007e98 <cppLoop+0x5f0>)
 8007de0:	f7fb ff40 	bl	8003c64 <_ZN9LineTrace9getKiSlowEv>
 8007de4:	eeb0 7a40 	vmov.f32	s14, s0
 8007de8:	eddf 7a3c 	vldr	s15, [pc, #240]	; 8007edc <cppLoop+0x634>
 8007dec:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007df0:	eeb0 0a67 	vmov.f32	s0, s15
 8007df4:	f7fa fd40 	bl	8002878 <_ZSt3absf>
 8007df8:	ee10 3a10 	vmov	r3, s0
 8007dfc:	4618      	mov	r0, r3
 8007dfe:	f7f8 fbbb 	bl	8000578 <__aeabi_f2d>
 8007e02:	4605      	mov	r5, r0
 8007e04:	460e      	mov	r6, r1
 8007e06:	4824      	ldr	r0, [pc, #144]	; (8007e98 <cppLoop+0x5f0>)
 8007e08:	f7fb ff3b 	bl	8003c82 <_ZN9LineTrace9getKdSlowEv>
 8007e0c:	eeb0 7a40 	vmov.f32	s14, s0
 8007e10:	eddf 7a33 	vldr	s15, [pc, #204]	; 8007ee0 <cppLoop+0x638>
 8007e14:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007e18:	eeb0 0a67 	vmov.f32	s0, s15
 8007e1c:	f7fa fd2c 	bl	8002878 <_ZSt3absf>
 8007e20:	ee10 3a10 	vmov	r3, s0
 8007e24:	4618      	mov	r0, r3
 8007e26:	f7f8 fba7 	bl	8000578 <__aeabi_f2d>
 8007e2a:	4603      	mov	r3, r0
 8007e2c:	460c      	mov	r4, r1
 8007e2e:	e9cd 3400 	strd	r3, r4, [sp]
 8007e32:	462a      	mov	r2, r5
 8007e34:	4633      	mov	r3, r6
 8007e36:	482b      	ldr	r0, [pc, #172]	; (8007ee4 <cppLoop+0x63c>)
 8007e38:	f7f9 f96c 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_U){
 8007e3c:	482a      	ldr	r0, [pc, #168]	; (8007ee8 <cppLoop+0x640>)
 8007e3e:	f7fa f8f5 	bl	800202c <_ZN8JoyStick8getValueEv>
 8007e42:	4603      	mov	r3, r0
 8007e44:	2b08      	cmp	r3, #8
 8007e46:	bf0c      	ite	eq
 8007e48:	2301      	moveq	r3, #1
 8007e4a:	2300      	movne	r3, #0
 8007e4c:	b2db      	uxtb	r3, r3
 8007e4e:	2b00      	cmp	r3, #0
 8007e50:	d04e      	beq.n	8007ef0 <cppLoop+0x648>
			led.LR(-1, 1);
 8007e52:	2201      	movs	r2, #1
 8007e54:	f04f 31ff 	mov.w	r1, #4294967295
 8007e58:	481d      	ldr	r0, [pc, #116]	; (8007ed0 <cppLoop+0x628>)
 8007e5a:	f7fa fa07 	bl	800226c <_ZN3LED2LREaa>
			HAL_Delay(300);
 8007e5e:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8007e62:	f001 fe41 	bl	8009ae8 <HAL_Delay>

			selector++;
 8007e66:	4b21      	ldr	r3, [pc, #132]	; (8007eec <cppLoop+0x644>)
 8007e68:	f9b3 3000 	ldrsh.w	r3, [r3]
 8007e6c:	b29b      	uxth	r3, r3
 8007e6e:	3301      	adds	r3, #1
 8007e70:	b29b      	uxth	r3, r3
 8007e72:	b21a      	sxth	r2, r3
 8007e74:	4b1d      	ldr	r3, [pc, #116]	; (8007eec <cppLoop+0x644>)
 8007e76:	801a      	strh	r2, [r3, #0]
			if(selector >= 3) selector = 0;
 8007e78:	4b1c      	ldr	r3, [pc, #112]	; (8007eec <cppLoop+0x644>)
 8007e7a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8007e7e:	2b02      	cmp	r3, #2
 8007e80:	dd02      	ble.n	8007e88 <cppLoop+0x5e0>
 8007e82:	4b1a      	ldr	r3, [pc, #104]	; (8007eec <cppLoop+0x644>)
 8007e84:	2200      	movs	r2, #0
 8007e86:	801a      	strh	r2, [r3, #0]

			led.LR(-1, 0);
 8007e88:	2200      	movs	r2, #0
 8007e8a:	f04f 31ff 	mov.w	r1, #4294967295
 8007e8e:	4810      	ldr	r0, [pc, #64]	; (8007ed0 <cppLoop+0x628>)
 8007e90:	f7fa f9ec 	bl	800226c <_ZN3LED2LREaa>
			sd_write_array_float("PARAMS", "KD_SLOW.TXT", 1, &adj_kd_slow, OVER_WRITE);
			line_trace.setGainSlow(adj_kp_slow, adj_ki_slow, adj_kd_slow);

			led.LR(-1, 0);
		}
		break;
 8007e94:	f001 bce0 	b.w	8009858 <cppLoop+0x1fb0>
 8007e98:	2002389c 	.word	0x2002389c
 8007e9c:	20048164 	.word	0x20048164
 8007ea0:	20048168 	.word	0x20048168
 8007ea4:	20048170 	.word	0x20048170
 8007ea8:	2004816c 	.word	0x2004816c
 8007eac:	20048178 	.word	0x20048178
 8007eb0:	20048174 	.word	0x20048174
 8007eb4:	20048180 	.word	0x20048180
 8007eb8:	2004817c 	.word	0x2004817c
 8007ebc:	20048188 	.word	0x20048188
 8007ec0:	20048184 	.word	0x20048184
 8007ec4:	20048190 	.word	0x20048190
 8007ec8:	2004818c 	.word	0x2004818c
 8007ecc:	20000540 	.word	0x20000540
 8007ed0:	20000548 	.word	0x20000548
 8007ed4:	461c4000 	.word	0x461c4000
 8007ed8:	08018b28 	.word	0x08018b28
 8007edc:	447a0000 	.word	0x447a0000
 8007ee0:	47c35000 	.word	0x47c35000
 8007ee4:	08018b34 	.word	0x08018b34
 8007ee8:	2000053c 	.word	0x2000053c
 8007eec:	20048110 	.word	0x20048110
		else if(joy_stick.getValue() == JOY_R){
 8007ef0:	48bd      	ldr	r0, [pc, #756]	; (80081e8 <cppLoop+0x940>)
 8007ef2:	f7fa f89b 	bl	800202c <_ZN8JoyStick8getValueEv>
 8007ef6:	4603      	mov	r3, r0
 8007ef8:	2b10      	cmp	r3, #16
 8007efa:	bf0c      	ite	eq
 8007efc:	2301      	moveq	r3, #1
 8007efe:	2300      	movne	r3, #0
 8007f00:	b2db      	uxtb	r3, r3
 8007f02:	2b00      	cmp	r3, #0
 8007f04:	d059      	beq.n	8007fba <cppLoop+0x712>
			led.LR(-1, 1);
 8007f06:	2201      	movs	r2, #1
 8007f08:	f04f 31ff 	mov.w	r1, #4294967295
 8007f0c:	48b7      	ldr	r0, [pc, #732]	; (80081ec <cppLoop+0x944>)
 8007f0e:	f7fa f9ad 	bl	800226c <_ZN3LED2LREaa>
			HAL_Delay(100);
 8007f12:	2064      	movs	r0, #100	; 0x64
 8007f14:	f001 fde8 	bl	8009ae8 <HAL_Delay>
			if(selector == 0){
 8007f18:	4bb5      	ldr	r3, [pc, #724]	; (80081f0 <cppLoop+0x948>)
 8007f1a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8007f1e:	2b00      	cmp	r3, #0
 8007f20:	d113      	bne.n	8007f4a <cppLoop+0x6a2>
				adj_kp_slow = adj_kp_slow + 0.000001;
 8007f22:	4bb4      	ldr	r3, [pc, #720]	; (80081f4 <cppLoop+0x94c>)
 8007f24:	681b      	ldr	r3, [r3, #0]
 8007f26:	4618      	mov	r0, r3
 8007f28:	f7f8 fb26 	bl	8000578 <__aeabi_f2d>
 8007f2c:	a3a8      	add	r3, pc, #672	; (adr r3, 80081d0 <cppLoop+0x928>)
 8007f2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f32:	f7f8 f9c3 	bl	80002bc <__adddf3>
 8007f36:	4603      	mov	r3, r0
 8007f38:	460c      	mov	r4, r1
 8007f3a:	4618      	mov	r0, r3
 8007f3c:	4621      	mov	r1, r4
 8007f3e:	f7f8 fe6b 	bl	8000c18 <__aeabi_d2f>
 8007f42:	4602      	mov	r2, r0
 8007f44:	4bab      	ldr	r3, [pc, #684]	; (80081f4 <cppLoop+0x94c>)
 8007f46:	601a      	str	r2, [r3, #0]
 8007f48:	e02b      	b.n	8007fa2 <cppLoop+0x6fa>
			else if(selector == 1){
 8007f4a:	4ba9      	ldr	r3, [pc, #676]	; (80081f0 <cppLoop+0x948>)
 8007f4c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8007f50:	2b01      	cmp	r3, #1
 8007f52:	d113      	bne.n	8007f7c <cppLoop+0x6d4>
				adj_ki_slow = adj_ki_slow + 0.00001;
 8007f54:	4ba8      	ldr	r3, [pc, #672]	; (80081f8 <cppLoop+0x950>)
 8007f56:	681b      	ldr	r3, [r3, #0]
 8007f58:	4618      	mov	r0, r3
 8007f5a:	f7f8 fb0d 	bl	8000578 <__aeabi_f2d>
 8007f5e:	a39e      	add	r3, pc, #632	; (adr r3, 80081d8 <cppLoop+0x930>)
 8007f60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f64:	f7f8 f9aa 	bl	80002bc <__adddf3>
 8007f68:	4603      	mov	r3, r0
 8007f6a:	460c      	mov	r4, r1
 8007f6c:	4618      	mov	r0, r3
 8007f6e:	4621      	mov	r1, r4
 8007f70:	f7f8 fe52 	bl	8000c18 <__aeabi_d2f>
 8007f74:	4602      	mov	r2, r0
 8007f76:	4ba0      	ldr	r3, [pc, #640]	; (80081f8 <cppLoop+0x950>)
 8007f78:	601a      	str	r2, [r3, #0]
 8007f7a:	e012      	b.n	8007fa2 <cppLoop+0x6fa>
				adj_kd_slow = adj_kd_slow + 0.0000001;
 8007f7c:	4b9f      	ldr	r3, [pc, #636]	; (80081fc <cppLoop+0x954>)
 8007f7e:	681b      	ldr	r3, [r3, #0]
 8007f80:	4618      	mov	r0, r3
 8007f82:	f7f8 faf9 	bl	8000578 <__aeabi_f2d>
 8007f86:	a396      	add	r3, pc, #600	; (adr r3, 80081e0 <cppLoop+0x938>)
 8007f88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f8c:	f7f8 f996 	bl	80002bc <__adddf3>
 8007f90:	4603      	mov	r3, r0
 8007f92:	460c      	mov	r4, r1
 8007f94:	4618      	mov	r0, r3
 8007f96:	4621      	mov	r1, r4
 8007f98:	f7f8 fe3e 	bl	8000c18 <__aeabi_d2f>
 8007f9c:	4602      	mov	r2, r0
 8007f9e:	4b97      	ldr	r3, [pc, #604]	; (80081fc <cppLoop+0x954>)
 8007fa0:	601a      	str	r2, [r3, #0]
			led.fullColor('R');
 8007fa2:	2152      	movs	r1, #82	; 0x52
 8007fa4:	4891      	ldr	r0, [pc, #580]	; (80081ec <cppLoop+0x944>)
 8007fa6:	f7fa f8a5 	bl	80020f4 <_ZN3LED9fullColorEc>
			led.LR(-1, 0);
 8007faa:	2200      	movs	r2, #0
 8007fac:	f04f 31ff 	mov.w	r1, #4294967295
 8007fb0:	488e      	ldr	r0, [pc, #568]	; (80081ec <cppLoop+0x944>)
 8007fb2:	f7fa f95b 	bl	800226c <_ZN3LED2LREaa>
		break;
 8007fb6:	f001 bc4f 	b.w	8009858 <cppLoop+0x1fb0>
		else if(joy_stick.getValue() == JOY_L){
 8007fba:	488b      	ldr	r0, [pc, #556]	; (80081e8 <cppLoop+0x940>)
 8007fbc:	f7fa f836 	bl	800202c <_ZN8JoyStick8getValueEv>
 8007fc0:	4603      	mov	r3, r0
 8007fc2:	2b01      	cmp	r3, #1
 8007fc4:	bf0c      	ite	eq
 8007fc6:	2301      	moveq	r3, #1
 8007fc8:	2300      	movne	r3, #0
 8007fca:	b2db      	uxtb	r3, r3
 8007fcc:	2b00      	cmp	r3, #0
 8007fce:	d059      	beq.n	8008084 <cppLoop+0x7dc>
			led.LR(-1, 1);
 8007fd0:	2201      	movs	r2, #1
 8007fd2:	f04f 31ff 	mov.w	r1, #4294967295
 8007fd6:	4885      	ldr	r0, [pc, #532]	; (80081ec <cppLoop+0x944>)
 8007fd8:	f7fa f948 	bl	800226c <_ZN3LED2LREaa>
			HAL_Delay(100);
 8007fdc:	2064      	movs	r0, #100	; 0x64
 8007fde:	f001 fd83 	bl	8009ae8 <HAL_Delay>
			if(selector == 0){
 8007fe2:	4b83      	ldr	r3, [pc, #524]	; (80081f0 <cppLoop+0x948>)
 8007fe4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8007fe8:	2b00      	cmp	r3, #0
 8007fea:	d113      	bne.n	8008014 <cppLoop+0x76c>
				adj_kp_slow = adj_kp_slow - 0.000001;
 8007fec:	4b81      	ldr	r3, [pc, #516]	; (80081f4 <cppLoop+0x94c>)
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	4618      	mov	r0, r3
 8007ff2:	f7f8 fac1 	bl	8000578 <__aeabi_f2d>
 8007ff6:	a376      	add	r3, pc, #472	; (adr r3, 80081d0 <cppLoop+0x928>)
 8007ff8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ffc:	f7f8 f95c 	bl	80002b8 <__aeabi_dsub>
 8008000:	4603      	mov	r3, r0
 8008002:	460c      	mov	r4, r1
 8008004:	4618      	mov	r0, r3
 8008006:	4621      	mov	r1, r4
 8008008:	f7f8 fe06 	bl	8000c18 <__aeabi_d2f>
 800800c:	4602      	mov	r2, r0
 800800e:	4b79      	ldr	r3, [pc, #484]	; (80081f4 <cppLoop+0x94c>)
 8008010:	601a      	str	r2, [r3, #0]
 8008012:	e02b      	b.n	800806c <cppLoop+0x7c4>
			else if(selector == 1){
 8008014:	4b76      	ldr	r3, [pc, #472]	; (80081f0 <cppLoop+0x948>)
 8008016:	f9b3 3000 	ldrsh.w	r3, [r3]
 800801a:	2b01      	cmp	r3, #1
 800801c:	d113      	bne.n	8008046 <cppLoop+0x79e>
				adj_ki_slow = adj_ki_slow - 0.00001;
 800801e:	4b76      	ldr	r3, [pc, #472]	; (80081f8 <cppLoop+0x950>)
 8008020:	681b      	ldr	r3, [r3, #0]
 8008022:	4618      	mov	r0, r3
 8008024:	f7f8 faa8 	bl	8000578 <__aeabi_f2d>
 8008028:	a36b      	add	r3, pc, #428	; (adr r3, 80081d8 <cppLoop+0x930>)
 800802a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800802e:	f7f8 f943 	bl	80002b8 <__aeabi_dsub>
 8008032:	4603      	mov	r3, r0
 8008034:	460c      	mov	r4, r1
 8008036:	4618      	mov	r0, r3
 8008038:	4621      	mov	r1, r4
 800803a:	f7f8 fded 	bl	8000c18 <__aeabi_d2f>
 800803e:	4602      	mov	r2, r0
 8008040:	4b6d      	ldr	r3, [pc, #436]	; (80081f8 <cppLoop+0x950>)
 8008042:	601a      	str	r2, [r3, #0]
 8008044:	e012      	b.n	800806c <cppLoop+0x7c4>
				adj_kd_slow = adj_kd_slow - 0.0000001;
 8008046:	4b6d      	ldr	r3, [pc, #436]	; (80081fc <cppLoop+0x954>)
 8008048:	681b      	ldr	r3, [r3, #0]
 800804a:	4618      	mov	r0, r3
 800804c:	f7f8 fa94 	bl	8000578 <__aeabi_f2d>
 8008050:	a363      	add	r3, pc, #396	; (adr r3, 80081e0 <cppLoop+0x938>)
 8008052:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008056:	f7f8 f92f 	bl	80002b8 <__aeabi_dsub>
 800805a:	4603      	mov	r3, r0
 800805c:	460c      	mov	r4, r1
 800805e:	4618      	mov	r0, r3
 8008060:	4621      	mov	r1, r4
 8008062:	f7f8 fdd9 	bl	8000c18 <__aeabi_d2f>
 8008066:	4602      	mov	r2, r0
 8008068:	4b64      	ldr	r3, [pc, #400]	; (80081fc <cppLoop+0x954>)
 800806a:	601a      	str	r2, [r3, #0]
			led.fullColor('R');
 800806c:	2152      	movs	r1, #82	; 0x52
 800806e:	485f      	ldr	r0, [pc, #380]	; (80081ec <cppLoop+0x944>)
 8008070:	f7fa f840 	bl	80020f4 <_ZN3LED9fullColorEc>
			led.LR(-1, 0);
 8008074:	2200      	movs	r2, #0
 8008076:	f04f 31ff 	mov.w	r1, #4294967295
 800807a:	485c      	ldr	r0, [pc, #368]	; (80081ec <cppLoop+0x944>)
 800807c:	f7fa f8f6 	bl	800226c <_ZN3LED2LREaa>
		break;
 8008080:	f001 bbea 	b.w	8009858 <cppLoop+0x1fb0>
		else if(joy_stick.getValue() == JOY_C){
 8008084:	4858      	ldr	r0, [pc, #352]	; (80081e8 <cppLoop+0x940>)
 8008086:	f7f9 ffd1 	bl	800202c <_ZN8JoyStick8getValueEv>
 800808a:	4603      	mov	r3, r0
 800808c:	2b02      	cmp	r3, #2
 800808e:	bf0c      	ite	eq
 8008090:	2301      	moveq	r3, #1
 8008092:	2300      	movne	r3, #0
 8008094:	b2db      	uxtb	r3, r3
 8008096:	2b00      	cmp	r3, #0
 8008098:	f001 83de 	beq.w	8009858 <cppLoop+0x1fb0>
			led.LR(-1, 1);
 800809c:	2201      	movs	r2, #1
 800809e:	f04f 31ff 	mov.w	r1, #4294967295
 80080a2:	4852      	ldr	r0, [pc, #328]	; (80081ec <cppLoop+0x944>)
 80080a4:	f7fa f8e2 	bl	800226c <_ZN3LED2LREaa>
			HAL_Delay(300);
 80080a8:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80080ac:	f001 fd1c 	bl	8009ae8 <HAL_Delay>
			sd_write_array_float("PARAMS", "KP_SLOW.TXT", 1, &adj_kp_slow, OVER_WRITE);
 80080b0:	2300      	movs	r3, #0
 80080b2:	9300      	str	r3, [sp, #0]
 80080b4:	4b4f      	ldr	r3, [pc, #316]	; (80081f4 <cppLoop+0x94c>)
 80080b6:	2201      	movs	r2, #1
 80080b8:	4951      	ldr	r1, [pc, #324]	; (8008200 <cppLoop+0x958>)
 80080ba:	4852      	ldr	r0, [pc, #328]	; (8008204 <cppLoop+0x95c>)
 80080bc:	f7f9 fba0 	bl	8001800 <sd_write_array_float>
			sd_write_array_float("PARAMS", "KI_SLOW.TXT", 1, &adj_ki_slow, OVER_WRITE);
 80080c0:	2300      	movs	r3, #0
 80080c2:	9300      	str	r3, [sp, #0]
 80080c4:	4b4c      	ldr	r3, [pc, #304]	; (80081f8 <cppLoop+0x950>)
 80080c6:	2201      	movs	r2, #1
 80080c8:	494f      	ldr	r1, [pc, #316]	; (8008208 <cppLoop+0x960>)
 80080ca:	484e      	ldr	r0, [pc, #312]	; (8008204 <cppLoop+0x95c>)
 80080cc:	f7f9 fb98 	bl	8001800 <sd_write_array_float>
			sd_write_array_float("PARAMS", "KD_SLOW.TXT", 1, &adj_kd_slow, OVER_WRITE);
 80080d0:	2300      	movs	r3, #0
 80080d2:	9300      	str	r3, [sp, #0]
 80080d4:	4b49      	ldr	r3, [pc, #292]	; (80081fc <cppLoop+0x954>)
 80080d6:	2201      	movs	r2, #1
 80080d8:	494c      	ldr	r1, [pc, #304]	; (800820c <cppLoop+0x964>)
 80080da:	484a      	ldr	r0, [pc, #296]	; (8008204 <cppLoop+0x95c>)
 80080dc:	f7f9 fb90 	bl	8001800 <sd_write_array_float>
			line_trace.setGainSlow(adj_kp_slow, adj_ki_slow, adj_kd_slow);
 80080e0:	4b44      	ldr	r3, [pc, #272]	; (80081f4 <cppLoop+0x94c>)
 80080e2:	edd3 7a00 	vldr	s15, [r3]
 80080e6:	4b44      	ldr	r3, [pc, #272]	; (80081f8 <cppLoop+0x950>)
 80080e8:	ed93 7a00 	vldr	s14, [r3]
 80080ec:	4b43      	ldr	r3, [pc, #268]	; (80081fc <cppLoop+0x954>)
 80080ee:	edd3 6a00 	vldr	s13, [r3]
 80080f2:	eeb0 1a66 	vmov.f32	s2, s13
 80080f6:	eef0 0a47 	vmov.f32	s1, s14
 80080fa:	eeb0 0a67 	vmov.f32	s0, s15
 80080fe:	4844      	ldr	r0, [pc, #272]	; (8008210 <cppLoop+0x968>)
 8008100:	f7fb fd88 	bl	8003c14 <_ZN9LineTrace11setGainSlowEfff>
			led.LR(-1, 0);
 8008104:	2200      	movs	r2, #0
 8008106:	f04f 31ff 	mov.w	r1, #4294967295
 800810a:	4838      	ldr	r0, [pc, #224]	; (80081ec <cppLoop+0x944>)
 800810c:	f7fa f8ae 	bl	800226c <_ZN3LED2LREaa>
		break;
 8008110:	f001 bba2 	b.w	8009858 <cppLoop+0x1fb0>

	case 1:
		led.fullColor('C');
 8008114:	2143      	movs	r1, #67	; 0x43
 8008116:	4835      	ldr	r0, [pc, #212]	; (80081ec <cppLoop+0x944>)
 8008118:	f7f9 ffec 	bl	80020f4 <_ZN3LED9fullColorEc>

		lcd_clear();
 800811c:	f7f8 ffc0 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8008120:	2100      	movs	r1, #0
 8008122:	2000      	movs	r0, #0
 8008124:	f7f8 ffcc 	bl	80010c0 <lcd_locate>
		lcd_printf("FirstRun");
 8008128:	483a      	ldr	r0, [pc, #232]	; (8008214 <cppLoop+0x96c>)
 800812a:	f7f8 fff3 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 800812e:	2101      	movs	r1, #1
 8008130:	2000      	movs	r0, #0
 8008132:	f7f8 ffc5 	bl	80010c0 <lcd_locate>
		lcd_printf("Start%3.1f", adj_velocity);
 8008136:	4b38      	ldr	r3, [pc, #224]	; (8008218 <cppLoop+0x970>)
 8008138:	681b      	ldr	r3, [r3, #0]
 800813a:	4618      	mov	r0, r3
 800813c:	f7f8 fa1c 	bl	8000578 <__aeabi_f2d>
 8008140:	4603      	mov	r3, r0
 8008142:	460c      	mov	r4, r1
 8008144:	461a      	mov	r2, r3
 8008146:	4623      	mov	r3, r4
 8008148:	4834      	ldr	r0, [pc, #208]	; (800821c <cppLoop+0x974>)
 800814a:	f7f8 ffe3 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 800814e:	4826      	ldr	r0, [pc, #152]	; (80081e8 <cppLoop+0x940>)
 8008150:	f7f9 ff6c 	bl	800202c <_ZN8JoyStick8getValueEv>
 8008154:	4603      	mov	r3, r0
 8008156:	2b02      	cmp	r3, #2
 8008158:	bf0c      	ite	eq
 800815a:	2301      	moveq	r3, #1
 800815c:	2300      	movne	r3, #0
 800815e:	b2db      	uxtb	r3, r3
 8008160:	2b00      	cmp	r3, #0
 8008162:	f001 837b 	beq.w	800985c <cppLoop+0x1fb4>
			HAL_Delay(500);
 8008166:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800816a:	f001 fcbd 	bl	8009ae8 <HAL_Delay>

			line_trace.setTargetVelocity(adj_velocity);
 800816e:	4b2a      	ldr	r3, [pc, #168]	; (8008218 <cppLoop+0x970>)
 8008170:	edd3 7a00 	vldr	s15, [r3]
 8008174:	eeb0 0a67 	vmov.f32	s0, s15
 8008178:	4825      	ldr	r0, [pc, #148]	; (8008210 <cppLoop+0x968>)
 800817a:	f7fb fda0 	bl	8003cbe <_ZN9LineTrace17setTargetVelocityEf>
			led.LR(1, -1);
 800817e:	f04f 32ff 	mov.w	r2, #4294967295
 8008182:	2101      	movs	r1, #1
 8008184:	4819      	ldr	r0, [pc, #100]	; (80081ec <cppLoop+0x944>)
 8008186:	f7fa f871 	bl	800226c <_ZN3LED2LREaa>
			//HAL_Delay(3000);
			//esc.on(BLCD_POWER, BLCD_POWER, BLDC_POWER, BLDC_POWER);
			//HAL_Delay(1000);

			// Record start
			HAL_Delay(1000);
 800818a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800818e:	f001 fcab 	bl	8009ae8 <HAL_Delay>
			//logger.start();

			// Run
			line_trace.setMode(FIRST_RUNNING);
 8008192:	2100      	movs	r1, #0
 8008194:	481e      	ldr	r0, [pc, #120]	; (8008210 <cppLoop+0x968>)
 8008196:	f7fb ffd5 	bl	8004144 <_ZN9LineTrace7setModeEs>

			logger.start();
 800819a:	4821      	ldr	r0, [pc, #132]	; (8008220 <cppLoop+0x978>)
 800819c:	f7fc fd32 	bl	8004c04 <_ZN6Logger5startEv>

			line_trace.running();
 80081a0:	481b      	ldr	r0, [pc, #108]	; (8008210 <cppLoop+0x968>)
 80081a2:	f7fc f813 	bl	80041cc <_ZN9LineTrace7runningEv>

			logger.stop();
 80081a6:	481e      	ldr	r0, [pc, #120]	; (8008220 <cppLoop+0x978>)
 80081a8:	f7fc fd4b 	bl	8004c42 <_ZN6Logger4stopEv>
			logger.saveLogs("STATELOG", "TARVEL.txt");
 80081ac:	4a1d      	ldr	r2, [pc, #116]	; (8008224 <cppLoop+0x97c>)
 80081ae:	491e      	ldr	r1, [pc, #120]	; (8008228 <cppLoop+0x980>)
 80081b0:	481b      	ldr	r0, [pc, #108]	; (8008220 <cppLoop+0x978>)
 80081b2:	f7fc fc22 	bl	80049fa <_ZN6Logger8saveLogsEPKcS1_>
			logger.saveLogs2("STATELOG", "CURVEL.txt");
 80081b6:	4a1d      	ldr	r2, [pc, #116]	; (800822c <cppLoop+0x984>)
 80081b8:	491b      	ldr	r1, [pc, #108]	; (8008228 <cppLoop+0x980>)
 80081ba:	4819      	ldr	r0, [pc, #100]	; (8008220 <cppLoop+0x978>)
 80081bc:	f7fc fc31 	bl	8004a22 <_ZN6Logger9saveLogs2EPKcS1_>
			// Record stop and save
			//logger.stop();
			//logger.saveLogsInt("STATELOG", "LPERIOD.txt");
			//logger.saveLogs2Int("STATELOG", "RPERIOD.txt");

			led.LR(0, -1);
 80081c0:	f04f 32ff 	mov.w	r2, #4294967295
 80081c4:	2100      	movs	r1, #0
 80081c6:	4809      	ldr	r0, [pc, #36]	; (80081ec <cppLoop+0x944>)
 80081c8:	f7fa f850 	bl	800226c <_ZN3LED2LREaa>
		}

		break;
 80081cc:	f001 bb46 	b.w	800985c <cppLoop+0x1fb4>
 80081d0:	a0b5ed8d 	.word	0xa0b5ed8d
 80081d4:	3eb0c6f7 	.word	0x3eb0c6f7
 80081d8:	88e368f1 	.word	0x88e368f1
 80081dc:	3ee4f8b5 	.word	0x3ee4f8b5
 80081e0:	9abcaf48 	.word	0x9abcaf48
 80081e4:	3e7ad7f2 	.word	0x3e7ad7f2
 80081e8:	2000053c 	.word	0x2000053c
 80081ec:	20000548 	.word	0x20000548
 80081f0:	20048110 	.word	0x20048110
 80081f4:	20048134 	.word	0x20048134
 80081f8:	2004813c 	.word	0x2004813c
 80081fc:	20048144 	.word	0x20048144
 8008200:	08018b44 	.word	0x08018b44
 8008204:	08018b50 	.word	0x08018b50
 8008208:	08018b58 	.word	0x08018b58
 800820c:	08018b64 	.word	0x08018b64
 8008210:	2002389c 	.word	0x2002389c
 8008214:	08018b70 	.word	0x08018b70
 8008218:	2004814c 	.word	0x2004814c
 800821c:	08018b7c 	.word	0x08018b7c
 8008220:	2000056c 	.word	0x2000056c
 8008224:	08018b88 	.word	0x08018b88
 8008228:	08018b94 	.word	0x08018b94
 800822c:	08018ba0 	.word	0x08018ba0

	case 2:
		led.fullColor('B');
 8008230:	2142      	movs	r1, #66	; 0x42
 8008232:	48c1      	ldr	r0, [pc, #772]	; (8008538 <cppLoop+0xc90>)
 8008234:	f7f9 ff5e 	bl	80020f4 <_ZN3LED9fullColorEc>

		lcd_clear();
 8008238:	f7f8 ff32 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 800823c:	2100      	movs	r1, #0
 800823e:	2000      	movs	r0, #0
 8008240:	f7f8 ff3e 	bl	80010c0 <lcd_locate>
		lcd_printf("FirstRun");
 8008244:	48bd      	ldr	r0, [pc, #756]	; (800853c <cppLoop+0xc94>)
 8008246:	f7f8 ff65 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 800824a:	2101      	movs	r1, #1
 800824c:	2000      	movs	r0, #0
 800824e:	f7f8 ff37 	bl	80010c0 <lcd_locate>
		lcd_printf("%Vel: %3.1f", adj_velocity);
 8008252:	4bbb      	ldr	r3, [pc, #748]	; (8008540 <cppLoop+0xc98>)
 8008254:	681b      	ldr	r3, [r3, #0]
 8008256:	4618      	mov	r0, r3
 8008258:	f7f8 f98e 	bl	8000578 <__aeabi_f2d>
 800825c:	4603      	mov	r3, r0
 800825e:	460c      	mov	r4, r1
 8008260:	461a      	mov	r2, r3
 8008262:	4623      	mov	r3, r4
 8008264:	48b7      	ldr	r0, [pc, #732]	; (8008544 <cppLoop+0xc9c>)
 8008266:	f7f8 ff55 	bl	8001114 <lcd_printf>


		if(joy_stick.getValue() == JOY_R){
 800826a:	48b7      	ldr	r0, [pc, #732]	; (8008548 <cppLoop+0xca0>)
 800826c:	f7f9 fede 	bl	800202c <_ZN8JoyStick8getValueEv>
 8008270:	4603      	mov	r3, r0
 8008272:	2b10      	cmp	r3, #16
 8008274:	bf0c      	ite	eq
 8008276:	2301      	moveq	r3, #1
 8008278:	2300      	movne	r3, #0
 800827a:	b2db      	uxtb	r3, r3
 800827c:	2b00      	cmp	r3, #0
 800827e:	d023      	beq.n	80082c8 <cppLoop+0xa20>
			led.LR(-1, 1);
 8008280:	2201      	movs	r2, #1
 8008282:	f04f 31ff 	mov.w	r1, #4294967295
 8008286:	48ac      	ldr	r0, [pc, #688]	; (8008538 <cppLoop+0xc90>)
 8008288:	f7f9 fff0 	bl	800226c <_ZN3LED2LREaa>
			HAL_Delay(100);
 800828c:	2064      	movs	r0, #100	; 0x64
 800828e:	f001 fc2b 	bl	8009ae8 <HAL_Delay>

			adj_velocity = adj_velocity + 0.1;
 8008292:	4bab      	ldr	r3, [pc, #684]	; (8008540 <cppLoop+0xc98>)
 8008294:	681b      	ldr	r3, [r3, #0]
 8008296:	4618      	mov	r0, r3
 8008298:	f7f8 f96e 	bl	8000578 <__aeabi_f2d>
 800829c:	a3a4      	add	r3, pc, #656	; (adr r3, 8008530 <cppLoop+0xc88>)
 800829e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082a2:	f7f8 f80b 	bl	80002bc <__adddf3>
 80082a6:	4603      	mov	r3, r0
 80082a8:	460c      	mov	r4, r1
 80082aa:	4618      	mov	r0, r3
 80082ac:	4621      	mov	r1, r4
 80082ae:	f7f8 fcb3 	bl	8000c18 <__aeabi_d2f>
 80082b2:	4602      	mov	r2, r0
 80082b4:	4ba2      	ldr	r3, [pc, #648]	; (8008540 <cppLoop+0xc98>)
 80082b6:	601a      	str	r2, [r3, #0]

			led.LR(-1, 0);
 80082b8:	2200      	movs	r2, #0
 80082ba:	f04f 31ff 	mov.w	r1, #4294967295
 80082be:	489e      	ldr	r0, [pc, #632]	; (8008538 <cppLoop+0xc90>)
 80082c0:	f7f9 ffd4 	bl	800226c <_ZN3LED2LREaa>
			sd_write_array_float("PARAMS", "TARVEL1.TXT", 1, &adj_velocity, OVER_WRITE);
			line_trace.setTargetVelocity(adj_velocity);

			led.LR(-1, 0);
		}
		break;
 80082c4:	f001 bacc 	b.w	8009860 <cppLoop+0x1fb8>
		else if(joy_stick.getValue() == JOY_L){
 80082c8:	489f      	ldr	r0, [pc, #636]	; (8008548 <cppLoop+0xca0>)
 80082ca:	f7f9 feaf 	bl	800202c <_ZN8JoyStick8getValueEv>
 80082ce:	4603      	mov	r3, r0
 80082d0:	2b01      	cmp	r3, #1
 80082d2:	bf0c      	ite	eq
 80082d4:	2301      	moveq	r3, #1
 80082d6:	2300      	movne	r3, #0
 80082d8:	b2db      	uxtb	r3, r3
 80082da:	2b00      	cmp	r3, #0
 80082dc:	d023      	beq.n	8008326 <cppLoop+0xa7e>
			led.LR(-1, 1);
 80082de:	2201      	movs	r2, #1
 80082e0:	f04f 31ff 	mov.w	r1, #4294967295
 80082e4:	4894      	ldr	r0, [pc, #592]	; (8008538 <cppLoop+0xc90>)
 80082e6:	f7f9 ffc1 	bl	800226c <_ZN3LED2LREaa>
			HAL_Delay(100);
 80082ea:	2064      	movs	r0, #100	; 0x64
 80082ec:	f001 fbfc 	bl	8009ae8 <HAL_Delay>
			adj_velocity = adj_velocity - 0.1;
 80082f0:	4b93      	ldr	r3, [pc, #588]	; (8008540 <cppLoop+0xc98>)
 80082f2:	681b      	ldr	r3, [r3, #0]
 80082f4:	4618      	mov	r0, r3
 80082f6:	f7f8 f93f 	bl	8000578 <__aeabi_f2d>
 80082fa:	a38d      	add	r3, pc, #564	; (adr r3, 8008530 <cppLoop+0xc88>)
 80082fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008300:	f7f7 ffda 	bl	80002b8 <__aeabi_dsub>
 8008304:	4603      	mov	r3, r0
 8008306:	460c      	mov	r4, r1
 8008308:	4618      	mov	r0, r3
 800830a:	4621      	mov	r1, r4
 800830c:	f7f8 fc84 	bl	8000c18 <__aeabi_d2f>
 8008310:	4602      	mov	r2, r0
 8008312:	4b8b      	ldr	r3, [pc, #556]	; (8008540 <cppLoop+0xc98>)
 8008314:	601a      	str	r2, [r3, #0]
			led.LR(-1, 0);
 8008316:	2200      	movs	r2, #0
 8008318:	f04f 31ff 	mov.w	r1, #4294967295
 800831c:	4886      	ldr	r0, [pc, #536]	; (8008538 <cppLoop+0xc90>)
 800831e:	f7f9 ffa5 	bl	800226c <_ZN3LED2LREaa>
		break;
 8008322:	f001 ba9d 	b.w	8009860 <cppLoop+0x1fb8>
		else if(joy_stick.getValue() == JOY_C){
 8008326:	4888      	ldr	r0, [pc, #544]	; (8008548 <cppLoop+0xca0>)
 8008328:	f7f9 fe80 	bl	800202c <_ZN8JoyStick8getValueEv>
 800832c:	4603      	mov	r3, r0
 800832e:	2b02      	cmp	r3, #2
 8008330:	bf0c      	ite	eq
 8008332:	2301      	moveq	r3, #1
 8008334:	2300      	movne	r3, #0
 8008336:	b2db      	uxtb	r3, r3
 8008338:	2b00      	cmp	r3, #0
 800833a:	f001 8291 	beq.w	8009860 <cppLoop+0x1fb8>
			led.LR(-1, 1);
 800833e:	2201      	movs	r2, #1
 8008340:	f04f 31ff 	mov.w	r1, #4294967295
 8008344:	487c      	ldr	r0, [pc, #496]	; (8008538 <cppLoop+0xc90>)
 8008346:	f7f9 ff91 	bl	800226c <_ZN3LED2LREaa>
			HAL_Delay(300);
 800834a:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800834e:	f001 fbcb 	bl	8009ae8 <HAL_Delay>
			sd_write_array_float("PARAMS", "TARVEL1.TXT", 1, &adj_velocity, OVER_WRITE);
 8008352:	2300      	movs	r3, #0
 8008354:	9300      	str	r3, [sp, #0]
 8008356:	4b7a      	ldr	r3, [pc, #488]	; (8008540 <cppLoop+0xc98>)
 8008358:	2201      	movs	r2, #1
 800835a:	497c      	ldr	r1, [pc, #496]	; (800854c <cppLoop+0xca4>)
 800835c:	487c      	ldr	r0, [pc, #496]	; (8008550 <cppLoop+0xca8>)
 800835e:	f7f9 fa4f 	bl	8001800 <sd_write_array_float>
			line_trace.setTargetVelocity(adj_velocity);
 8008362:	4b77      	ldr	r3, [pc, #476]	; (8008540 <cppLoop+0xc98>)
 8008364:	edd3 7a00 	vldr	s15, [r3]
 8008368:	eeb0 0a67 	vmov.f32	s0, s15
 800836c:	4879      	ldr	r0, [pc, #484]	; (8008554 <cppLoop+0xcac>)
 800836e:	f7fb fca6 	bl	8003cbe <_ZN9LineTrace17setTargetVelocityEf>
			led.LR(-1, 0);
 8008372:	2200      	movs	r2, #0
 8008374:	f04f 31ff 	mov.w	r1, #4294967295
 8008378:	486f      	ldr	r0, [pc, #444]	; (8008538 <cppLoop+0xc90>)
 800837a:	f7f9 ff77 	bl	800226c <_ZN3LED2LREaa>
		break;
 800837e:	f001 ba6f 	b.w	8009860 <cppLoop+0x1fb8>

	case 3:
		led.fullColor('Y');
 8008382:	2159      	movs	r1, #89	; 0x59
 8008384:	486c      	ldr	r0, [pc, #432]	; (8008538 <cppLoop+0xc90>)
 8008386:	f7f9 feb5 	bl	80020f4 <_ZN3LED9fullColorEc>

		lcd_clear();
 800838a:	f7f8 fe89 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 800838e:	2100      	movs	r1, #0
 8008390:	2000      	movs	r0, #0
 8008392:	f7f8 fe95 	bl	80010c0 <lcd_locate>
		lcd_printf("2:   %3.1f", adj_max_velocity);
 8008396:	4b70      	ldr	r3, [pc, #448]	; (8008558 <cppLoop+0xcb0>)
 8008398:	681b      	ldr	r3, [r3, #0]
 800839a:	4618      	mov	r0, r3
 800839c:	f7f8 f8ec 	bl	8000578 <__aeabi_f2d>
 80083a0:	4603      	mov	r3, r0
 80083a2:	460c      	mov	r4, r1
 80083a4:	461a      	mov	r2, r3
 80083a6:	4623      	mov	r3, r4
 80083a8:	486c      	ldr	r0, [pc, #432]	; (800855c <cppLoop+0xcb4>)
 80083aa:	f7f8 feb3 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 80083ae:	2101      	movs	r1, #1
 80083b0:	2000      	movs	r0, #0
 80083b2:	f7f8 fe85 	bl	80010c0 <lcd_locate>
		lcd_printf("Start%3.1f", adj_min_velocity);
 80083b6:	4b6a      	ldr	r3, [pc, #424]	; (8008560 <cppLoop+0xcb8>)
 80083b8:	681b      	ldr	r3, [r3, #0]
 80083ba:	4618      	mov	r0, r3
 80083bc:	f7f8 f8dc 	bl	8000578 <__aeabi_f2d>
 80083c0:	4603      	mov	r3, r0
 80083c2:	460c      	mov	r4, r1
 80083c4:	461a      	mov	r2, r3
 80083c6:	4623      	mov	r3, r4
 80083c8:	4866      	ldr	r0, [pc, #408]	; (8008564 <cppLoop+0xcbc>)
 80083ca:	f7f8 fea3 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 80083ce:	485e      	ldr	r0, [pc, #376]	; (8008548 <cppLoop+0xca0>)
 80083d0:	f7f9 fe2c 	bl	800202c <_ZN8JoyStick8getValueEv>
 80083d4:	4603      	mov	r3, r0
 80083d6:	2b02      	cmp	r3, #2
 80083d8:	bf0c      	ite	eq
 80083da:	2301      	moveq	r3, #1
 80083dc:	2300      	movne	r3, #0
 80083de:	b2db      	uxtb	r3, r3
 80083e0:	2b00      	cmp	r3, #0
 80083e2:	f001 823f 	beq.w	8009864 <cppLoop+0x1fbc>
			HAL_Delay(500);
 80083e6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80083ea:	f001 fb7d 	bl	8009ae8 <HAL_Delay>

			led.LR(1, -1);
 80083ee:	f04f 32ff 	mov.w	r2, #4294967295
 80083f2:	2101      	movs	r1, #1
 80083f4:	4850      	ldr	r0, [pc, #320]	; (8008538 <cppLoop+0xc90>)
 80083f6:	f7f9 ff39 	bl	800226c <_ZN3LED2LREaa>
			line_trace.setMode(SECOND_RUNNING);
 80083fa:	2101      	movs	r1, #1
 80083fc:	4855      	ldr	r0, [pc, #340]	; (8008554 <cppLoop+0xcac>)
 80083fe:	f7fb fea1 	bl	8004144 <_ZN9LineTrace7setModeEs>
			line_trace.setTargetVelocity(adj_min_velocity);
 8008402:	4b57      	ldr	r3, [pc, #348]	; (8008560 <cppLoop+0xcb8>)
 8008404:	edd3 7a00 	vldr	s15, [r3]
 8008408:	eeb0 0a67 	vmov.f32	s0, s15
 800840c:	4851      	ldr	r0, [pc, #324]	; (8008554 <cppLoop+0xcac>)
 800840e:	f7fb fc56 	bl	8003cbe <_ZN9LineTrace17setTargetVelocityEf>
			line_trace.setMaxVelocity(adj_max_velocity);
 8008412:	4b51      	ldr	r3, [pc, #324]	; (8008558 <cppLoop+0xcb0>)
 8008414:	edd3 7a00 	vldr	s15, [r3]
 8008418:	eeb0 0a67 	vmov.f32	s0, s15
 800841c:	484d      	ldr	r0, [pc, #308]	; (8008554 <cppLoop+0xcac>)
 800841e:	f7fb fc5e 	bl	8003cde <_ZN9LineTrace14setMaxVelocityEf>
			line_trace.setMinVelocity(adj_min_velocity);
 8008422:	4b4f      	ldr	r3, [pc, #316]	; (8008560 <cppLoop+0xcb8>)
 8008424:	edd3 7a00 	vldr	s15, [r3]
 8008428:	eeb0 0a67 	vmov.f32	s0, s15
 800842c:	4849      	ldr	r0, [pc, #292]	; (8008554 <cppLoop+0xcac>)
 800842e:	f7fb fc76 	bl	8003d1e <_ZN9LineTrace14setMinVelocityEf>
			line_trace.createVelocityTabele();
 8008432:	4848      	ldr	r0, [pc, #288]	; (8008554 <cppLoop+0xcac>)
 8008434:	f7fb fff6 	bl	8004424 <_ZN9LineTrace20createVelocityTabeleEv>

			HAL_Delay(1000);
 8008438:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800843c:	f001 fb54 	bl	8009ae8 <HAL_Delay>

			logger.start();
 8008440:	4849      	ldr	r0, [pc, #292]	; (8008568 <cppLoop+0xcc0>)
 8008442:	f7fc fbdf 	bl	8004c04 <_ZN6Logger5startEv>

			line_trace.running();
 8008446:	4843      	ldr	r0, [pc, #268]	; (8008554 <cppLoop+0xcac>)
 8008448:	f7fb fec0 	bl	80041cc <_ZN9LineTrace7runningEv>

			logger.stop();
 800844c:	4846      	ldr	r0, [pc, #280]	; (8008568 <cppLoop+0xcc0>)
 800844e:	f7fc fbf8 	bl	8004c42 <_ZN6Logger4stopEv>
			logger.saveLogs("STATELOG", "TARVEL.txt");
 8008452:	4a46      	ldr	r2, [pc, #280]	; (800856c <cppLoop+0xcc4>)
 8008454:	4946      	ldr	r1, [pc, #280]	; (8008570 <cppLoop+0xcc8>)
 8008456:	4844      	ldr	r0, [pc, #272]	; (8008568 <cppLoop+0xcc0>)
 8008458:	f7fc facf 	bl	80049fa <_ZN6Logger8saveLogsEPKcS1_>
			logger.saveLogs2("STATELOG", "CURVEL.txt");
 800845c:	4a45      	ldr	r2, [pc, #276]	; (8008574 <cppLoop+0xccc>)
 800845e:	4944      	ldr	r1, [pc, #272]	; (8008570 <cppLoop+0xcc8>)
 8008460:	4841      	ldr	r0, [pc, #260]	; (8008568 <cppLoop+0xcc0>)
 8008462:	f7fc fade 	bl	8004a22 <_ZN6Logger9saveLogs2EPKcS1_>

			led.LR(0, -1);
 8008466:	f04f 32ff 	mov.w	r2, #4294967295
 800846a:	2100      	movs	r1, #0
 800846c:	4832      	ldr	r0, [pc, #200]	; (8008538 <cppLoop+0xc90>)
 800846e:	f7f9 fefd 	bl	800226c <_ZN3LED2LREaa>
		}

		break;
 8008472:	f001 b9f7 	b.w	8009864 <cppLoop+0x1fbc>

	case 4:
		led.fullColor('G');
 8008476:	2147      	movs	r1, #71	; 0x47
 8008478:	482f      	ldr	r0, [pc, #188]	; (8008538 <cppLoop+0xc90>)
 800847a:	f7f9 fe3b 	bl	80020f4 <_ZN3LED9fullColorEc>

		lcd_clear();
 800847e:	f7f8 fe0f 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8008482:	2100      	movs	r1, #0
 8008484:	2000      	movs	r0, #0
 8008486:	f7f8 fe1b 	bl	80010c0 <lcd_locate>
		lcd_printf("2:   %3.1f", line_trace.getMaxVelocity());
 800848a:	4832      	ldr	r0, [pc, #200]	; (8008554 <cppLoop+0xcac>)
 800848c:	f7fb fc77 	bl	8003d7e <_ZN9LineTrace14getMaxVelocityEv>
 8008490:	ee10 3a10 	vmov	r3, s0
 8008494:	4618      	mov	r0, r3
 8008496:	f7f8 f86f 	bl	8000578 <__aeabi_f2d>
 800849a:	4603      	mov	r3, r0
 800849c:	460c      	mov	r4, r1
 800849e:	461a      	mov	r2, r3
 80084a0:	4623      	mov	r3, r4
 80084a2:	482e      	ldr	r0, [pc, #184]	; (800855c <cppLoop+0xcb4>)
 80084a4:	f7f8 fe36 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 80084a8:	2101      	movs	r1, #1
 80084aa:	2000      	movs	r0, #0
 80084ac:	f7f8 fe08 	bl	80010c0 <lcd_locate>
		lcd_printf("%Vel: %3.1f", line_trace.getMinVelocity());
 80084b0:	4828      	ldr	r0, [pc, #160]	; (8008554 <cppLoop+0xcac>)
 80084b2:	f7fb fc84 	bl	8003dbe <_ZN9LineTrace14getMinVelocityEv>
 80084b6:	ee10 3a10 	vmov	r3, s0
 80084ba:	4618      	mov	r0, r3
 80084bc:	f7f8 f85c 	bl	8000578 <__aeabi_f2d>
 80084c0:	4603      	mov	r3, r0
 80084c2:	460c      	mov	r4, r1
 80084c4:	461a      	mov	r2, r3
 80084c6:	4623      	mov	r3, r4
 80084c8:	481e      	ldr	r0, [pc, #120]	; (8008544 <cppLoop+0xc9c>)
 80084ca:	f7f8 fe23 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_U){
 80084ce:	481e      	ldr	r0, [pc, #120]	; (8008548 <cppLoop+0xca0>)
 80084d0:	f7f9 fdac 	bl	800202c <_ZN8JoyStick8getValueEv>
 80084d4:	4603      	mov	r3, r0
 80084d6:	2b08      	cmp	r3, #8
 80084d8:	bf0c      	ite	eq
 80084da:	2301      	moveq	r3, #1
 80084dc:	2300      	movne	r3, #0
 80084de:	b2db      	uxtb	r3, r3
 80084e0:	2b00      	cmp	r3, #0
 80084e2:	d04b      	beq.n	800857c <cppLoop+0xcd4>
			led.LR(-1, 1);
 80084e4:	2201      	movs	r2, #1
 80084e6:	f04f 31ff 	mov.w	r1, #4294967295
 80084ea:	4813      	ldr	r0, [pc, #76]	; (8008538 <cppLoop+0xc90>)
 80084ec:	f7f9 febe 	bl	800226c <_ZN3LED2LREaa>
			HAL_Delay(300);
 80084f0:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80084f4:	f001 faf8 	bl	8009ae8 <HAL_Delay>

			selector_vel++;
 80084f8:	4b1f      	ldr	r3, [pc, #124]	; (8008578 <cppLoop+0xcd0>)
 80084fa:	f9b3 3000 	ldrsh.w	r3, [r3]
 80084fe:	b29b      	uxth	r3, r3
 8008500:	3301      	adds	r3, #1
 8008502:	b29b      	uxth	r3, r3
 8008504:	b21a      	sxth	r2, r3
 8008506:	4b1c      	ldr	r3, [pc, #112]	; (8008578 <cppLoop+0xcd0>)
 8008508:	801a      	strh	r2, [r3, #0]
			if(selector_vel >= 2) selector_vel = 0;
 800850a:	4b1b      	ldr	r3, [pc, #108]	; (8008578 <cppLoop+0xcd0>)
 800850c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008510:	2b01      	cmp	r3, #1
 8008512:	dd02      	ble.n	800851a <cppLoop+0xc72>
 8008514:	4b18      	ldr	r3, [pc, #96]	; (8008578 <cppLoop+0xcd0>)
 8008516:	2200      	movs	r2, #0
 8008518:	801a      	strh	r2, [r3, #0]

			led.LR(-1, 0);
 800851a:	2200      	movs	r2, #0
 800851c:	f04f 31ff 	mov.w	r1, #4294967295
 8008520:	4805      	ldr	r0, [pc, #20]	; (8008538 <cppLoop+0xc90>)
 8008522:	f7f9 fea3 	bl	800226c <_ZN3LED2LREaa>
			line_trace.setMaxVelocity(adj_max_velocity);
			line_trace.setMinVelocity(adj_min_velocity);

			led.LR(-1, 0);
		}
		break;
 8008526:	f001 b99f 	b.w	8009868 <cppLoop+0x1fc0>
 800852a:	bf00      	nop
 800852c:	f3af 8000 	nop.w
 8008530:	9999999a 	.word	0x9999999a
 8008534:	3fb99999 	.word	0x3fb99999
 8008538:	20000548 	.word	0x20000548
 800853c:	08018b70 	.word	0x08018b70
 8008540:	2004814c 	.word	0x2004814c
 8008544:	08018bac 	.word	0x08018bac
 8008548:	2000053c 	.word	0x2000053c
 800854c:	08018bb8 	.word	0x08018bb8
 8008550:	08018b50 	.word	0x08018b50
 8008554:	2002389c 	.word	0x2002389c
 8008558:	20048154 	.word	0x20048154
 800855c:	08018bc4 	.word	0x08018bc4
 8008560:	20048164 	.word	0x20048164
 8008564:	08018b7c 	.word	0x08018b7c
 8008568:	2000056c 	.word	0x2000056c
 800856c:	08018b88 	.word	0x08018b88
 8008570:	08018b94 	.word	0x08018b94
 8008574:	08018ba0 	.word	0x08018ba0
 8008578:	20048116 	.word	0x20048116
		else if(joy_stick.getValue() == JOY_R){
 800857c:	48ac      	ldr	r0, [pc, #688]	; (8008830 <cppLoop+0xf88>)
 800857e:	f7f9 fd55 	bl	800202c <_ZN8JoyStick8getValueEv>
 8008582:	4603      	mov	r3, r0
 8008584:	2b10      	cmp	r3, #16
 8008586:	bf0c      	ite	eq
 8008588:	2301      	moveq	r3, #1
 800858a:	2300      	movne	r3, #0
 800858c:	b2db      	uxtb	r3, r3
 800858e:	2b00      	cmp	r3, #0
 8008590:	d03c      	beq.n	800860c <cppLoop+0xd64>
			led.LR(-1, 1);
 8008592:	2201      	movs	r2, #1
 8008594:	f04f 31ff 	mov.w	r1, #4294967295
 8008598:	48a6      	ldr	r0, [pc, #664]	; (8008834 <cppLoop+0xf8c>)
 800859a:	f7f9 fe67 	bl	800226c <_ZN3LED2LREaa>
			HAL_Delay(100);
 800859e:	2064      	movs	r0, #100	; 0x64
 80085a0:	f001 faa2 	bl	8009ae8 <HAL_Delay>
			if(selector_vel == 0)
 80085a4:	4ba4      	ldr	r3, [pc, #656]	; (8008838 <cppLoop+0xf90>)
 80085a6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80085aa:	2b00      	cmp	r3, #0
 80085ac:	d113      	bne.n	80085d6 <cppLoop+0xd2e>
				adj_max_velocity = adj_max_velocity + 0.1;
 80085ae:	4ba3      	ldr	r3, [pc, #652]	; (800883c <cppLoop+0xf94>)
 80085b0:	681b      	ldr	r3, [r3, #0]
 80085b2:	4618      	mov	r0, r3
 80085b4:	f7f7 ffe0 	bl	8000578 <__aeabi_f2d>
 80085b8:	a39b      	add	r3, pc, #620	; (adr r3, 8008828 <cppLoop+0xf80>)
 80085ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085be:	f7f7 fe7d 	bl	80002bc <__adddf3>
 80085c2:	4603      	mov	r3, r0
 80085c4:	460c      	mov	r4, r1
 80085c6:	4618      	mov	r0, r3
 80085c8:	4621      	mov	r1, r4
 80085ca:	f7f8 fb25 	bl	8000c18 <__aeabi_d2f>
 80085ce:	4602      	mov	r2, r0
 80085d0:	4b9a      	ldr	r3, [pc, #616]	; (800883c <cppLoop+0xf94>)
 80085d2:	601a      	str	r2, [r3, #0]
 80085d4:	e012      	b.n	80085fc <cppLoop+0xd54>
				adj_min_velocity = adj_min_velocity + 0.1;
 80085d6:	4b9a      	ldr	r3, [pc, #616]	; (8008840 <cppLoop+0xf98>)
 80085d8:	681b      	ldr	r3, [r3, #0]
 80085da:	4618      	mov	r0, r3
 80085dc:	f7f7 ffcc 	bl	8000578 <__aeabi_f2d>
 80085e0:	a391      	add	r3, pc, #580	; (adr r3, 8008828 <cppLoop+0xf80>)
 80085e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085e6:	f7f7 fe69 	bl	80002bc <__adddf3>
 80085ea:	4603      	mov	r3, r0
 80085ec:	460c      	mov	r4, r1
 80085ee:	4618      	mov	r0, r3
 80085f0:	4621      	mov	r1, r4
 80085f2:	f7f8 fb11 	bl	8000c18 <__aeabi_d2f>
 80085f6:	4602      	mov	r2, r0
 80085f8:	4b91      	ldr	r3, [pc, #580]	; (8008840 <cppLoop+0xf98>)
 80085fa:	601a      	str	r2, [r3, #0]
			led.LR(-1, 0);
 80085fc:	2200      	movs	r2, #0
 80085fe:	f04f 31ff 	mov.w	r1, #4294967295
 8008602:	488c      	ldr	r0, [pc, #560]	; (8008834 <cppLoop+0xf8c>)
 8008604:	f7f9 fe32 	bl	800226c <_ZN3LED2LREaa>
		break;
 8008608:	f001 b92e 	b.w	8009868 <cppLoop+0x1fc0>
		else if(joy_stick.getValue() == JOY_L){
 800860c:	4888      	ldr	r0, [pc, #544]	; (8008830 <cppLoop+0xf88>)
 800860e:	f7f9 fd0d 	bl	800202c <_ZN8JoyStick8getValueEv>
 8008612:	4603      	mov	r3, r0
 8008614:	2b01      	cmp	r3, #1
 8008616:	bf0c      	ite	eq
 8008618:	2301      	moveq	r3, #1
 800861a:	2300      	movne	r3, #0
 800861c:	b2db      	uxtb	r3, r3
 800861e:	2b00      	cmp	r3, #0
 8008620:	d03c      	beq.n	800869c <cppLoop+0xdf4>
			led.LR(-1, 1);
 8008622:	2201      	movs	r2, #1
 8008624:	f04f 31ff 	mov.w	r1, #4294967295
 8008628:	4882      	ldr	r0, [pc, #520]	; (8008834 <cppLoop+0xf8c>)
 800862a:	f7f9 fe1f 	bl	800226c <_ZN3LED2LREaa>
			HAL_Delay(100);
 800862e:	2064      	movs	r0, #100	; 0x64
 8008630:	f001 fa5a 	bl	8009ae8 <HAL_Delay>
			if(selector_vel == 0)
 8008634:	4b80      	ldr	r3, [pc, #512]	; (8008838 <cppLoop+0xf90>)
 8008636:	f9b3 3000 	ldrsh.w	r3, [r3]
 800863a:	2b00      	cmp	r3, #0
 800863c:	d113      	bne.n	8008666 <cppLoop+0xdbe>
				adj_max_velocity = adj_max_velocity - 0.1;
 800863e:	4b7f      	ldr	r3, [pc, #508]	; (800883c <cppLoop+0xf94>)
 8008640:	681b      	ldr	r3, [r3, #0]
 8008642:	4618      	mov	r0, r3
 8008644:	f7f7 ff98 	bl	8000578 <__aeabi_f2d>
 8008648:	a377      	add	r3, pc, #476	; (adr r3, 8008828 <cppLoop+0xf80>)
 800864a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800864e:	f7f7 fe33 	bl	80002b8 <__aeabi_dsub>
 8008652:	4603      	mov	r3, r0
 8008654:	460c      	mov	r4, r1
 8008656:	4618      	mov	r0, r3
 8008658:	4621      	mov	r1, r4
 800865a:	f7f8 fadd 	bl	8000c18 <__aeabi_d2f>
 800865e:	4602      	mov	r2, r0
 8008660:	4b76      	ldr	r3, [pc, #472]	; (800883c <cppLoop+0xf94>)
 8008662:	601a      	str	r2, [r3, #0]
 8008664:	e012      	b.n	800868c <cppLoop+0xde4>
				adj_min_velocity = adj_min_velocity - 0.1;
 8008666:	4b76      	ldr	r3, [pc, #472]	; (8008840 <cppLoop+0xf98>)
 8008668:	681b      	ldr	r3, [r3, #0]
 800866a:	4618      	mov	r0, r3
 800866c:	f7f7 ff84 	bl	8000578 <__aeabi_f2d>
 8008670:	a36d      	add	r3, pc, #436	; (adr r3, 8008828 <cppLoop+0xf80>)
 8008672:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008676:	f7f7 fe1f 	bl	80002b8 <__aeabi_dsub>
 800867a:	4603      	mov	r3, r0
 800867c:	460c      	mov	r4, r1
 800867e:	4618      	mov	r0, r3
 8008680:	4621      	mov	r1, r4
 8008682:	f7f8 fac9 	bl	8000c18 <__aeabi_d2f>
 8008686:	4602      	mov	r2, r0
 8008688:	4b6d      	ldr	r3, [pc, #436]	; (8008840 <cppLoop+0xf98>)
 800868a:	601a      	str	r2, [r3, #0]
			led.LR(-1, 0);
 800868c:	2200      	movs	r2, #0
 800868e:	f04f 31ff 	mov.w	r1, #4294967295
 8008692:	4868      	ldr	r0, [pc, #416]	; (8008834 <cppLoop+0xf8c>)
 8008694:	f7f9 fdea 	bl	800226c <_ZN3LED2LREaa>
		break;
 8008698:	f001 b8e6 	b.w	8009868 <cppLoop+0x1fc0>
		else if(joy_stick.getValue() == JOY_C){
 800869c:	4864      	ldr	r0, [pc, #400]	; (8008830 <cppLoop+0xf88>)
 800869e:	f7f9 fcc5 	bl	800202c <_ZN8JoyStick8getValueEv>
 80086a2:	4603      	mov	r3, r0
 80086a4:	2b02      	cmp	r3, #2
 80086a6:	bf0c      	ite	eq
 80086a8:	2301      	moveq	r3, #1
 80086aa:	2300      	movne	r3, #0
 80086ac:	b2db      	uxtb	r3, r3
 80086ae:	2b00      	cmp	r3, #0
 80086b0:	f001 80da 	beq.w	8009868 <cppLoop+0x1fc0>
			led.LR(-1, 1);
 80086b4:	2201      	movs	r2, #1
 80086b6:	f04f 31ff 	mov.w	r1, #4294967295
 80086ba:	485e      	ldr	r0, [pc, #376]	; (8008834 <cppLoop+0xf8c>)
 80086bc:	f7f9 fdd6 	bl	800226c <_ZN3LED2LREaa>
			HAL_Delay(300);
 80086c0:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80086c4:	f001 fa10 	bl	8009ae8 <HAL_Delay>
			sd_write_array_float("PARAMS", "TARVEL2.TXT", 1, &adj_max_velocity, OVER_WRITE);
 80086c8:	2300      	movs	r3, #0
 80086ca:	9300      	str	r3, [sp, #0]
 80086cc:	4b5b      	ldr	r3, [pc, #364]	; (800883c <cppLoop+0xf94>)
 80086ce:	2201      	movs	r2, #1
 80086d0:	495c      	ldr	r1, [pc, #368]	; (8008844 <cppLoop+0xf9c>)
 80086d2:	485d      	ldr	r0, [pc, #372]	; (8008848 <cppLoop+0xfa0>)
 80086d4:	f7f9 f894 	bl	8001800 <sd_write_array_float>
			sd_write_array_float("PARAMS", "MINVEL.TXT", 1, &adj_min_velocity, OVER_WRITE);
 80086d8:	2300      	movs	r3, #0
 80086da:	9300      	str	r3, [sp, #0]
 80086dc:	4b58      	ldr	r3, [pc, #352]	; (8008840 <cppLoop+0xf98>)
 80086de:	2201      	movs	r2, #1
 80086e0:	495a      	ldr	r1, [pc, #360]	; (800884c <cppLoop+0xfa4>)
 80086e2:	4859      	ldr	r0, [pc, #356]	; (8008848 <cppLoop+0xfa0>)
 80086e4:	f7f9 f88c 	bl	8001800 <sd_write_array_float>
			line_trace.setMaxVelocity(adj_max_velocity);
 80086e8:	4b54      	ldr	r3, [pc, #336]	; (800883c <cppLoop+0xf94>)
 80086ea:	edd3 7a00 	vldr	s15, [r3]
 80086ee:	eeb0 0a67 	vmov.f32	s0, s15
 80086f2:	4857      	ldr	r0, [pc, #348]	; (8008850 <cppLoop+0xfa8>)
 80086f4:	f7fb faf3 	bl	8003cde <_ZN9LineTrace14setMaxVelocityEf>
			line_trace.setMinVelocity(adj_min_velocity);
 80086f8:	4b51      	ldr	r3, [pc, #324]	; (8008840 <cppLoop+0xf98>)
 80086fa:	edd3 7a00 	vldr	s15, [r3]
 80086fe:	eeb0 0a67 	vmov.f32	s0, s15
 8008702:	4853      	ldr	r0, [pc, #332]	; (8008850 <cppLoop+0xfa8>)
 8008704:	f7fb fb0b 	bl	8003d1e <_ZN9LineTrace14setMinVelocityEf>
			led.LR(-1, 0);
 8008708:	2200      	movs	r2, #0
 800870a:	f04f 31ff 	mov.w	r1, #4294967295
 800870e:	4849      	ldr	r0, [pc, #292]	; (8008834 <cppLoop+0xf8c>)
 8008710:	f7f9 fdac 	bl	800226c <_ZN3LED2LREaa>
		break;
 8008714:	f001 b8a8 	b.w	8009868 <cppLoop+0x1fc0>

	case 5:
		led.fullColor('M');
 8008718:	214d      	movs	r1, #77	; 0x4d
 800871a:	4846      	ldr	r0, [pc, #280]	; (8008834 <cppLoop+0xf8c>)
 800871c:	f7f9 fcea 	bl	80020f4 <_ZN3LED9fullColorEc>

		lcd_clear();
 8008720:	f7f8 fcbe 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8008724:	2100      	movs	r1, #0
 8008726:	2000      	movs	r0, #0
 8008728:	f7f8 fcca 	bl	80010c0 <lcd_locate>
		lcd_printf("3:   %3.1f", adj_max_velocity2);
 800872c:	4b49      	ldr	r3, [pc, #292]	; (8008854 <cppLoop+0xfac>)
 800872e:	681b      	ldr	r3, [r3, #0]
 8008730:	4618      	mov	r0, r3
 8008732:	f7f7 ff21 	bl	8000578 <__aeabi_f2d>
 8008736:	4603      	mov	r3, r0
 8008738:	460c      	mov	r4, r1
 800873a:	461a      	mov	r2, r3
 800873c:	4623      	mov	r3, r4
 800873e:	4846      	ldr	r0, [pc, #280]	; (8008858 <cppLoop+0xfb0>)
 8008740:	f7f8 fce8 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8008744:	2101      	movs	r1, #1
 8008746:	2000      	movs	r0, #0
 8008748:	f7f8 fcba 	bl	80010c0 <lcd_locate>
		lcd_printf("Start%3.1f", adj_min_velocity2);
 800874c:	4b43      	ldr	r3, [pc, #268]	; (800885c <cppLoop+0xfb4>)
 800874e:	681b      	ldr	r3, [r3, #0]
 8008750:	4618      	mov	r0, r3
 8008752:	f7f7 ff11 	bl	8000578 <__aeabi_f2d>
 8008756:	4603      	mov	r3, r0
 8008758:	460c      	mov	r4, r1
 800875a:	461a      	mov	r2, r3
 800875c:	4623      	mov	r3, r4
 800875e:	4840      	ldr	r0, [pc, #256]	; (8008860 <cppLoop+0xfb8>)
 8008760:	f7f8 fcd8 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 8008764:	4832      	ldr	r0, [pc, #200]	; (8008830 <cppLoop+0xf88>)
 8008766:	f7f9 fc61 	bl	800202c <_ZN8JoyStick8getValueEv>
 800876a:	4603      	mov	r3, r0
 800876c:	2b02      	cmp	r3, #2
 800876e:	bf0c      	ite	eq
 8008770:	2301      	moveq	r3, #1
 8008772:	2300      	movne	r3, #0
 8008774:	b2db      	uxtb	r3, r3
 8008776:	2b00      	cmp	r3, #0
 8008778:	f001 8078 	beq.w	800986c <cppLoop+0x1fc4>
			HAL_Delay(500);
 800877c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8008780:	f001 f9b2 	bl	8009ae8 <HAL_Delay>

			led.LR(1, -1);
 8008784:	f04f 32ff 	mov.w	r2, #4294967295
 8008788:	2101      	movs	r1, #1
 800878a:	482a      	ldr	r0, [pc, #168]	; (8008834 <cppLoop+0xf8c>)
 800878c:	f7f9 fd6e 	bl	800226c <_ZN3LED2LREaa>
			line_trace.setGain(adj_kp, adj_ki, adj_kd);
 8008790:	4b34      	ldr	r3, [pc, #208]	; (8008864 <cppLoop+0xfbc>)
 8008792:	edd3 7a00 	vldr	s15, [r3]
 8008796:	4b34      	ldr	r3, [pc, #208]	; (8008868 <cppLoop+0xfc0>)
 8008798:	ed93 7a00 	vldr	s14, [r3]
 800879c:	4b33      	ldr	r3, [pc, #204]	; (800886c <cppLoop+0xfc4>)
 800879e:	edd3 6a00 	vldr	s13, [r3]
 80087a2:	eeb0 1a66 	vmov.f32	s2, s13
 80087a6:	eef0 0a47 	vmov.f32	s1, s14
 80087aa:	eeb0 0a67 	vmov.f32	s0, s15
 80087ae:	4828      	ldr	r0, [pc, #160]	; (8008850 <cppLoop+0xfa8>)
 80087b0:	f7fb f9ea 	bl	8003b88 <_ZN9LineTrace7setGainEfff>
			line_trace.setMode(THIRD_RUNNING);
 80087b4:	2102      	movs	r1, #2
 80087b6:	4826      	ldr	r0, [pc, #152]	; (8008850 <cppLoop+0xfa8>)
 80087b8:	f7fb fcc4 	bl	8004144 <_ZN9LineTrace7setModeEs>
			line_trace.setTargetVelocity(adj_min_velocity2);
 80087bc:	4b27      	ldr	r3, [pc, #156]	; (800885c <cppLoop+0xfb4>)
 80087be:	edd3 7a00 	vldr	s15, [r3]
 80087c2:	eeb0 0a67 	vmov.f32	s0, s15
 80087c6:	4822      	ldr	r0, [pc, #136]	; (8008850 <cppLoop+0xfa8>)
 80087c8:	f7fb fa79 	bl	8003cbe <_ZN9LineTrace17setTargetVelocityEf>
			line_trace.setMaxVelocity2(adj_max_velocity2);
 80087cc:	4b21      	ldr	r3, [pc, #132]	; (8008854 <cppLoop+0xfac>)
 80087ce:	edd3 7a00 	vldr	s15, [r3]
 80087d2:	eeb0 0a67 	vmov.f32	s0, s15
 80087d6:	481e      	ldr	r0, [pc, #120]	; (8008850 <cppLoop+0xfa8>)
 80087d8:	f7fb fa91 	bl	8003cfe <_ZN9LineTrace15setMaxVelocity2Ef>
			line_trace.setMinVelocity2(adj_min_velocity2);
 80087dc:	4b1f      	ldr	r3, [pc, #124]	; (800885c <cppLoop+0xfb4>)
 80087de:	edd3 7a00 	vldr	s15, [r3]
 80087e2:	eeb0 0a67 	vmov.f32	s0, s15
 80087e6:	481a      	ldr	r0, [pc, #104]	; (8008850 <cppLoop+0xfa8>)
 80087e8:	f7fb faa9 	bl	8003d3e <_ZN9LineTrace15setMinVelocity2Ef>
			line_trace.createVelocityTabele();
 80087ec:	4818      	ldr	r0, [pc, #96]	; (8008850 <cppLoop+0xfa8>)
 80087ee:	f7fb fe19 	bl	8004424 <_ZN9LineTrace20createVelocityTabeleEv>

			logger.start();
 80087f2:	481f      	ldr	r0, [pc, #124]	; (8008870 <cppLoop+0xfc8>)
 80087f4:	f7fc fa06 	bl	8004c04 <_ZN6Logger5startEv>

			line_trace.running();
 80087f8:	4815      	ldr	r0, [pc, #84]	; (8008850 <cppLoop+0xfa8>)
 80087fa:	f7fb fce7 	bl	80041cc <_ZN9LineTrace7runningEv>

			logger.stop();
 80087fe:	481c      	ldr	r0, [pc, #112]	; (8008870 <cppLoop+0xfc8>)
 8008800:	f7fc fa1f 	bl	8004c42 <_ZN6Logger4stopEv>
			logger.saveLogs("STATELOG", "TARVEL.txt");
 8008804:	4a1b      	ldr	r2, [pc, #108]	; (8008874 <cppLoop+0xfcc>)
 8008806:	491c      	ldr	r1, [pc, #112]	; (8008878 <cppLoop+0xfd0>)
 8008808:	4819      	ldr	r0, [pc, #100]	; (8008870 <cppLoop+0xfc8>)
 800880a:	f7fc f8f6 	bl	80049fa <_ZN6Logger8saveLogsEPKcS1_>
			logger.saveLogs2("STATELOG", "CURVEL.txt");
 800880e:	4a1b      	ldr	r2, [pc, #108]	; (800887c <cppLoop+0xfd4>)
 8008810:	4919      	ldr	r1, [pc, #100]	; (8008878 <cppLoop+0xfd0>)
 8008812:	4817      	ldr	r0, [pc, #92]	; (8008870 <cppLoop+0xfc8>)
 8008814:	f7fc f905 	bl	8004a22 <_ZN6Logger9saveLogs2EPKcS1_>

			led.LR(0, -1);
 8008818:	f04f 32ff 	mov.w	r2, #4294967295
 800881c:	2100      	movs	r1, #0
 800881e:	4805      	ldr	r0, [pc, #20]	; (8008834 <cppLoop+0xf8c>)
 8008820:	f7f9 fd24 	bl	800226c <_ZN3LED2LREaa>
		}

		break;
 8008824:	f001 b822 	b.w	800986c <cppLoop+0x1fc4>
 8008828:	9999999a 	.word	0x9999999a
 800882c:	3fb99999 	.word	0x3fb99999
 8008830:	2000053c 	.word	0x2000053c
 8008834:	20000548 	.word	0x20000548
 8008838:	20048116 	.word	0x20048116
 800883c:	20048154 	.word	0x20048154
 8008840:	20048164 	.word	0x20048164
 8008844:	08018bd0 	.word	0x08018bd0
 8008848:	08018b50 	.word	0x08018b50
 800884c:	08018bdc 	.word	0x08018bdc
 8008850:	2002389c 	.word	0x2002389c
 8008854:	2004815c 	.word	0x2004815c
 8008858:	08018be8 	.word	0x08018be8
 800885c:	2004816c 	.word	0x2004816c
 8008860:	08018b7c 	.word	0x08018b7c
 8008864:	2004811c 	.word	0x2004811c
 8008868:	20048124 	.word	0x20048124
 800886c:	2004812c 	.word	0x2004812c
 8008870:	2000056c 	.word	0x2000056c
 8008874:	08018b88 	.word	0x08018b88
 8008878:	08018b94 	.word	0x08018b94
 800887c:	08018ba0 	.word	0x08018ba0

	case 6:
		led.fullColor('R');
 8008880:	2152      	movs	r1, #82	; 0x52
 8008882:	4895      	ldr	r0, [pc, #596]	; (8008ad8 <cppLoop+0x1230>)
 8008884:	f7f9 fc36 	bl	80020f4 <_ZN3LED9fullColorEc>

		lcd_clear();
 8008888:	f7f8 fc0a 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 800888c:	2100      	movs	r1, #0
 800888e:	2000      	movs	r0, #0
 8008890:	f7f8 fc16 	bl	80010c0 <lcd_locate>
		lcd_printf("3:   %3.1f", line_trace.getMaxVelocity2());
 8008894:	4891      	ldr	r0, [pc, #580]	; (8008adc <cppLoop+0x1234>)
 8008896:	f7fb fa82 	bl	8003d9e <_ZN9LineTrace15getMaxVelocity2Ev>
 800889a:	ee10 3a10 	vmov	r3, s0
 800889e:	4618      	mov	r0, r3
 80088a0:	f7f7 fe6a 	bl	8000578 <__aeabi_f2d>
 80088a4:	4603      	mov	r3, r0
 80088a6:	460c      	mov	r4, r1
 80088a8:	461a      	mov	r2, r3
 80088aa:	4623      	mov	r3, r4
 80088ac:	488c      	ldr	r0, [pc, #560]	; (8008ae0 <cppLoop+0x1238>)
 80088ae:	f7f8 fc31 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 80088b2:	2101      	movs	r1, #1
 80088b4:	2000      	movs	r0, #0
 80088b6:	f7f8 fc03 	bl	80010c0 <lcd_locate>
		lcd_printf("%Vel: %3.1f", line_trace.getMinVelocity2());
 80088ba:	4888      	ldr	r0, [pc, #544]	; (8008adc <cppLoop+0x1234>)
 80088bc:	f7fb fa8f 	bl	8003dde <_ZN9LineTrace15getMinVelocity2Ev>
 80088c0:	ee10 3a10 	vmov	r3, s0
 80088c4:	4618      	mov	r0, r3
 80088c6:	f7f7 fe57 	bl	8000578 <__aeabi_f2d>
 80088ca:	4603      	mov	r3, r0
 80088cc:	460c      	mov	r4, r1
 80088ce:	461a      	mov	r2, r3
 80088d0:	4623      	mov	r3, r4
 80088d2:	4884      	ldr	r0, [pc, #528]	; (8008ae4 <cppLoop+0x123c>)
 80088d4:	f7f8 fc1e 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_U){
 80088d8:	4883      	ldr	r0, [pc, #524]	; (8008ae8 <cppLoop+0x1240>)
 80088da:	f7f9 fba7 	bl	800202c <_ZN8JoyStick8getValueEv>
 80088de:	4603      	mov	r3, r0
 80088e0:	2b08      	cmp	r3, #8
 80088e2:	bf0c      	ite	eq
 80088e4:	2301      	moveq	r3, #1
 80088e6:	2300      	movne	r3, #0
 80088e8:	b2db      	uxtb	r3, r3
 80088ea:	2b00      	cmp	r3, #0
 80088ec:	d022      	beq.n	8008934 <cppLoop+0x108c>
			led.LR(-1, 1);
 80088ee:	2201      	movs	r2, #1
 80088f0:	f04f 31ff 	mov.w	r1, #4294967295
 80088f4:	4878      	ldr	r0, [pc, #480]	; (8008ad8 <cppLoop+0x1230>)
 80088f6:	f7f9 fcb9 	bl	800226c <_ZN3LED2LREaa>
			HAL_Delay(300);
 80088fa:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80088fe:	f001 f8f3 	bl	8009ae8 <HAL_Delay>

			selector_vel2++;
 8008902:	4b7a      	ldr	r3, [pc, #488]	; (8008aec <cppLoop+0x1244>)
 8008904:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008908:	b29b      	uxth	r3, r3
 800890a:	3301      	adds	r3, #1
 800890c:	b29b      	uxth	r3, r3
 800890e:	b21a      	sxth	r2, r3
 8008910:	4b76      	ldr	r3, [pc, #472]	; (8008aec <cppLoop+0x1244>)
 8008912:	801a      	strh	r2, [r3, #0]
			if(selector_vel2 >= 2) selector_vel2 = 0;
 8008914:	4b75      	ldr	r3, [pc, #468]	; (8008aec <cppLoop+0x1244>)
 8008916:	f9b3 3000 	ldrsh.w	r3, [r3]
 800891a:	2b01      	cmp	r3, #1
 800891c:	dd02      	ble.n	8008924 <cppLoop+0x107c>
 800891e:	4b73      	ldr	r3, [pc, #460]	; (8008aec <cppLoop+0x1244>)
 8008920:	2200      	movs	r2, #0
 8008922:	801a      	strh	r2, [r3, #0]

			led.LR(-1, 0);
 8008924:	2200      	movs	r2, #0
 8008926:	f04f 31ff 	mov.w	r1, #4294967295
 800892a:	486b      	ldr	r0, [pc, #428]	; (8008ad8 <cppLoop+0x1230>)
 800892c:	f7f9 fc9e 	bl	800226c <_ZN3LED2LREaa>
			line_trace.setMinVelocity2(adj_min_velocity2);

			led.LR(-1, 0);
		}

		break;
 8008930:	f000 bf9e 	b.w	8009870 <cppLoop+0x1fc8>
		else if(joy_stick.getValue() == JOY_R){
 8008934:	486c      	ldr	r0, [pc, #432]	; (8008ae8 <cppLoop+0x1240>)
 8008936:	f7f9 fb79 	bl	800202c <_ZN8JoyStick8getValueEv>
 800893a:	4603      	mov	r3, r0
 800893c:	2b10      	cmp	r3, #16
 800893e:	bf0c      	ite	eq
 8008940:	2301      	moveq	r3, #1
 8008942:	2300      	movne	r3, #0
 8008944:	b2db      	uxtb	r3, r3
 8008946:	2b00      	cmp	r3, #0
 8008948:	d03c      	beq.n	80089c4 <cppLoop+0x111c>
			led.LR(-1, 1);
 800894a:	2201      	movs	r2, #1
 800894c:	f04f 31ff 	mov.w	r1, #4294967295
 8008950:	4861      	ldr	r0, [pc, #388]	; (8008ad8 <cppLoop+0x1230>)
 8008952:	f7f9 fc8b 	bl	800226c <_ZN3LED2LREaa>
			HAL_Delay(100);
 8008956:	2064      	movs	r0, #100	; 0x64
 8008958:	f001 f8c6 	bl	8009ae8 <HAL_Delay>
			if(selector_vel2 == 0)
 800895c:	4b63      	ldr	r3, [pc, #396]	; (8008aec <cppLoop+0x1244>)
 800895e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008962:	2b00      	cmp	r3, #0
 8008964:	d113      	bne.n	800898e <cppLoop+0x10e6>
				adj_max_velocity2 = adj_max_velocity2 + 0.1;
 8008966:	4b62      	ldr	r3, [pc, #392]	; (8008af0 <cppLoop+0x1248>)
 8008968:	681b      	ldr	r3, [r3, #0]
 800896a:	4618      	mov	r0, r3
 800896c:	f7f7 fe04 	bl	8000578 <__aeabi_f2d>
 8008970:	a357      	add	r3, pc, #348	; (adr r3, 8008ad0 <cppLoop+0x1228>)
 8008972:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008976:	f7f7 fca1 	bl	80002bc <__adddf3>
 800897a:	4603      	mov	r3, r0
 800897c:	460c      	mov	r4, r1
 800897e:	4618      	mov	r0, r3
 8008980:	4621      	mov	r1, r4
 8008982:	f7f8 f949 	bl	8000c18 <__aeabi_d2f>
 8008986:	4602      	mov	r2, r0
 8008988:	4b59      	ldr	r3, [pc, #356]	; (8008af0 <cppLoop+0x1248>)
 800898a:	601a      	str	r2, [r3, #0]
 800898c:	e012      	b.n	80089b4 <cppLoop+0x110c>
				adj_min_velocity2 = adj_min_velocity2 + 0.1;
 800898e:	4b59      	ldr	r3, [pc, #356]	; (8008af4 <cppLoop+0x124c>)
 8008990:	681b      	ldr	r3, [r3, #0]
 8008992:	4618      	mov	r0, r3
 8008994:	f7f7 fdf0 	bl	8000578 <__aeabi_f2d>
 8008998:	a34d      	add	r3, pc, #308	; (adr r3, 8008ad0 <cppLoop+0x1228>)
 800899a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800899e:	f7f7 fc8d 	bl	80002bc <__adddf3>
 80089a2:	4603      	mov	r3, r0
 80089a4:	460c      	mov	r4, r1
 80089a6:	4618      	mov	r0, r3
 80089a8:	4621      	mov	r1, r4
 80089aa:	f7f8 f935 	bl	8000c18 <__aeabi_d2f>
 80089ae:	4602      	mov	r2, r0
 80089b0:	4b50      	ldr	r3, [pc, #320]	; (8008af4 <cppLoop+0x124c>)
 80089b2:	601a      	str	r2, [r3, #0]
			led.LR(-1, 0);
 80089b4:	2200      	movs	r2, #0
 80089b6:	f04f 31ff 	mov.w	r1, #4294967295
 80089ba:	4847      	ldr	r0, [pc, #284]	; (8008ad8 <cppLoop+0x1230>)
 80089bc:	f7f9 fc56 	bl	800226c <_ZN3LED2LREaa>
		break;
 80089c0:	f000 bf56 	b.w	8009870 <cppLoop+0x1fc8>
		else if(joy_stick.getValue() == JOY_L){
 80089c4:	4848      	ldr	r0, [pc, #288]	; (8008ae8 <cppLoop+0x1240>)
 80089c6:	f7f9 fb31 	bl	800202c <_ZN8JoyStick8getValueEv>
 80089ca:	4603      	mov	r3, r0
 80089cc:	2b01      	cmp	r3, #1
 80089ce:	bf0c      	ite	eq
 80089d0:	2301      	moveq	r3, #1
 80089d2:	2300      	movne	r3, #0
 80089d4:	b2db      	uxtb	r3, r3
 80089d6:	2b00      	cmp	r3, #0
 80089d8:	d03c      	beq.n	8008a54 <cppLoop+0x11ac>
			led.LR(-1, 1);
 80089da:	2201      	movs	r2, #1
 80089dc:	f04f 31ff 	mov.w	r1, #4294967295
 80089e0:	483d      	ldr	r0, [pc, #244]	; (8008ad8 <cppLoop+0x1230>)
 80089e2:	f7f9 fc43 	bl	800226c <_ZN3LED2LREaa>
			HAL_Delay(100);
 80089e6:	2064      	movs	r0, #100	; 0x64
 80089e8:	f001 f87e 	bl	8009ae8 <HAL_Delay>
			if(selector_vel2 == 0)
 80089ec:	4b3f      	ldr	r3, [pc, #252]	; (8008aec <cppLoop+0x1244>)
 80089ee:	f9b3 3000 	ldrsh.w	r3, [r3]
 80089f2:	2b00      	cmp	r3, #0
 80089f4:	d113      	bne.n	8008a1e <cppLoop+0x1176>
				adj_max_velocity2 = adj_max_velocity2 - 0.1;
 80089f6:	4b3e      	ldr	r3, [pc, #248]	; (8008af0 <cppLoop+0x1248>)
 80089f8:	681b      	ldr	r3, [r3, #0]
 80089fa:	4618      	mov	r0, r3
 80089fc:	f7f7 fdbc 	bl	8000578 <__aeabi_f2d>
 8008a00:	a333      	add	r3, pc, #204	; (adr r3, 8008ad0 <cppLoop+0x1228>)
 8008a02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a06:	f7f7 fc57 	bl	80002b8 <__aeabi_dsub>
 8008a0a:	4603      	mov	r3, r0
 8008a0c:	460c      	mov	r4, r1
 8008a0e:	4618      	mov	r0, r3
 8008a10:	4621      	mov	r1, r4
 8008a12:	f7f8 f901 	bl	8000c18 <__aeabi_d2f>
 8008a16:	4602      	mov	r2, r0
 8008a18:	4b35      	ldr	r3, [pc, #212]	; (8008af0 <cppLoop+0x1248>)
 8008a1a:	601a      	str	r2, [r3, #0]
 8008a1c:	e012      	b.n	8008a44 <cppLoop+0x119c>
				adj_min_velocity2 = adj_min_velocity2 - 0.1;
 8008a1e:	4b35      	ldr	r3, [pc, #212]	; (8008af4 <cppLoop+0x124c>)
 8008a20:	681b      	ldr	r3, [r3, #0]
 8008a22:	4618      	mov	r0, r3
 8008a24:	f7f7 fda8 	bl	8000578 <__aeabi_f2d>
 8008a28:	a329      	add	r3, pc, #164	; (adr r3, 8008ad0 <cppLoop+0x1228>)
 8008a2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a2e:	f7f7 fc43 	bl	80002b8 <__aeabi_dsub>
 8008a32:	4603      	mov	r3, r0
 8008a34:	460c      	mov	r4, r1
 8008a36:	4618      	mov	r0, r3
 8008a38:	4621      	mov	r1, r4
 8008a3a:	f7f8 f8ed 	bl	8000c18 <__aeabi_d2f>
 8008a3e:	4602      	mov	r2, r0
 8008a40:	4b2c      	ldr	r3, [pc, #176]	; (8008af4 <cppLoop+0x124c>)
 8008a42:	601a      	str	r2, [r3, #0]
			led.LR(-1, 0);
 8008a44:	2200      	movs	r2, #0
 8008a46:	f04f 31ff 	mov.w	r1, #4294967295
 8008a4a:	4823      	ldr	r0, [pc, #140]	; (8008ad8 <cppLoop+0x1230>)
 8008a4c:	f7f9 fc0e 	bl	800226c <_ZN3LED2LREaa>
		break;
 8008a50:	f000 bf0e 	b.w	8009870 <cppLoop+0x1fc8>
		else if(joy_stick.getValue() == JOY_C){
 8008a54:	4824      	ldr	r0, [pc, #144]	; (8008ae8 <cppLoop+0x1240>)
 8008a56:	f7f9 fae9 	bl	800202c <_ZN8JoyStick8getValueEv>
 8008a5a:	4603      	mov	r3, r0
 8008a5c:	2b02      	cmp	r3, #2
 8008a5e:	bf0c      	ite	eq
 8008a60:	2301      	moveq	r3, #1
 8008a62:	2300      	movne	r3, #0
 8008a64:	b2db      	uxtb	r3, r3
 8008a66:	2b00      	cmp	r3, #0
 8008a68:	f000 8702 	beq.w	8009870 <cppLoop+0x1fc8>
			led.LR(-1, 1);
 8008a6c:	2201      	movs	r2, #1
 8008a6e:	f04f 31ff 	mov.w	r1, #4294967295
 8008a72:	4819      	ldr	r0, [pc, #100]	; (8008ad8 <cppLoop+0x1230>)
 8008a74:	f7f9 fbfa 	bl	800226c <_ZN3LED2LREaa>
			HAL_Delay(300);
 8008a78:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8008a7c:	f001 f834 	bl	8009ae8 <HAL_Delay>
			sd_write_array_float("PARAMS", "TARVEL3.TXT", 1, &adj_max_velocity2, OVER_WRITE);
 8008a80:	2300      	movs	r3, #0
 8008a82:	9300      	str	r3, [sp, #0]
 8008a84:	4b1a      	ldr	r3, [pc, #104]	; (8008af0 <cppLoop+0x1248>)
 8008a86:	2201      	movs	r2, #1
 8008a88:	491b      	ldr	r1, [pc, #108]	; (8008af8 <cppLoop+0x1250>)
 8008a8a:	481c      	ldr	r0, [pc, #112]	; (8008afc <cppLoop+0x1254>)
 8008a8c:	f7f8 feb8 	bl	8001800 <sd_write_array_float>
			sd_write_array_float("PARAMS", "MINVEL2.TXT", 1, &adj_min_velocity2, OVER_WRITE);
 8008a90:	2300      	movs	r3, #0
 8008a92:	9300      	str	r3, [sp, #0]
 8008a94:	4b17      	ldr	r3, [pc, #92]	; (8008af4 <cppLoop+0x124c>)
 8008a96:	2201      	movs	r2, #1
 8008a98:	4919      	ldr	r1, [pc, #100]	; (8008b00 <cppLoop+0x1258>)
 8008a9a:	4818      	ldr	r0, [pc, #96]	; (8008afc <cppLoop+0x1254>)
 8008a9c:	f7f8 feb0 	bl	8001800 <sd_write_array_float>
			line_trace.setMaxVelocity2(adj_max_velocity2);
 8008aa0:	4b13      	ldr	r3, [pc, #76]	; (8008af0 <cppLoop+0x1248>)
 8008aa2:	edd3 7a00 	vldr	s15, [r3]
 8008aa6:	eeb0 0a67 	vmov.f32	s0, s15
 8008aaa:	480c      	ldr	r0, [pc, #48]	; (8008adc <cppLoop+0x1234>)
 8008aac:	f7fb f927 	bl	8003cfe <_ZN9LineTrace15setMaxVelocity2Ef>
			line_trace.setMinVelocity2(adj_min_velocity2);
 8008ab0:	4b10      	ldr	r3, [pc, #64]	; (8008af4 <cppLoop+0x124c>)
 8008ab2:	edd3 7a00 	vldr	s15, [r3]
 8008ab6:	eeb0 0a67 	vmov.f32	s0, s15
 8008aba:	4808      	ldr	r0, [pc, #32]	; (8008adc <cppLoop+0x1234>)
 8008abc:	f7fb f93f 	bl	8003d3e <_ZN9LineTrace15setMinVelocity2Ef>
			led.LR(-1, 0);
 8008ac0:	2200      	movs	r2, #0
 8008ac2:	f04f 31ff 	mov.w	r1, #4294967295
 8008ac6:	4804      	ldr	r0, [pc, #16]	; (8008ad8 <cppLoop+0x1230>)
 8008ac8:	f7f9 fbd0 	bl	800226c <_ZN3LED2LREaa>
		break;
 8008acc:	f000 bed0 	b.w	8009870 <cppLoop+0x1fc8>
 8008ad0:	9999999a 	.word	0x9999999a
 8008ad4:	3fb99999 	.word	0x3fb99999
 8008ad8:	20000548 	.word	0x20000548
 8008adc:	2002389c 	.word	0x2002389c
 8008ae0:	08018be8 	.word	0x08018be8
 8008ae4:	08018bac 	.word	0x08018bac
 8008ae8:	2000053c 	.word	0x2000053c
 8008aec:	20048118 	.word	0x20048118
 8008af0:	2004815c 	.word	0x2004815c
 8008af4:	2004816c 	.word	0x2004816c
 8008af8:	08018bf4 	.word	0x08018bf4
 8008afc:	08018b50 	.word	0x08018b50
 8008b00:	08018c00 	.word	0x08018c00

	case 7:
		led.fullColor('W');
 8008b04:	2157      	movs	r1, #87	; 0x57
 8008b06:	48c2      	ldr	r0, [pc, #776]	; (8008e10 <cppLoop+0x1568>)
 8008b08:	f7f9 faf4 	bl	80020f4 <_ZN3LED9fullColorEc>

		lcd_clear();
 8008b0c:	f7f8 fac8 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8008b10:	2100      	movs	r1, #0
 8008b12:	2000      	movs	r0, #0
 8008b14:	f7f8 fad4 	bl	80010c0 <lcd_locate>
		lcd_printf("ACC:%4.1f", line_trace.getMaxAcc());
 8008b18:	48be      	ldr	r0, [pc, #760]	; (8008e14 <cppLoop+0x156c>)
 8008b1a:	f7fb f9a4 	bl	8003e66 <_ZN9LineTrace9getMaxAccEv>
 8008b1e:	ee10 3a10 	vmov	r3, s0
 8008b22:	4618      	mov	r0, r3
 8008b24:	f7f7 fd28 	bl	8000578 <__aeabi_f2d>
 8008b28:	4603      	mov	r3, r0
 8008b2a:	460c      	mov	r4, r1
 8008b2c:	461a      	mov	r2, r3
 8008b2e:	4623      	mov	r3, r4
 8008b30:	48b9      	ldr	r0, [pc, #740]	; (8008e18 <cppLoop+0x1570>)
 8008b32:	f7f8 faef 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8008b36:	2101      	movs	r1, #1
 8008b38:	2000      	movs	r0, #0
 8008b3a:	f7f8 fac1 	bl	80010c0 <lcd_locate>
		lcd_printf("DEC:%4.1f", line_trace.getMaxDec());
 8008b3e:	48b5      	ldr	r0, [pc, #724]	; (8008e14 <cppLoop+0x156c>)
 8008b40:	f7fb f9c7 	bl	8003ed2 <_ZN9LineTrace9getMaxDecEv>
 8008b44:	ee10 3a10 	vmov	r3, s0
 8008b48:	4618      	mov	r0, r3
 8008b4a:	f7f7 fd15 	bl	8000578 <__aeabi_f2d>
 8008b4e:	4603      	mov	r3, r0
 8008b50:	460c      	mov	r4, r1
 8008b52:	461a      	mov	r2, r3
 8008b54:	4623      	mov	r3, r4
 8008b56:	48b1      	ldr	r0, [pc, #708]	; (8008e1c <cppLoop+0x1574>)
 8008b58:	f7f8 fadc 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_U){
 8008b5c:	48b0      	ldr	r0, [pc, #704]	; (8008e20 <cppLoop+0x1578>)
 8008b5e:	f7f9 fa65 	bl	800202c <_ZN8JoyStick8getValueEv>
 8008b62:	4603      	mov	r3, r0
 8008b64:	2b08      	cmp	r3, #8
 8008b66:	bf0c      	ite	eq
 8008b68:	2301      	moveq	r3, #1
 8008b6a:	2300      	movne	r3, #0
 8008b6c:	b2db      	uxtb	r3, r3
 8008b6e:	2b00      	cmp	r3, #0
 8008b70:	d022      	beq.n	8008bb8 <cppLoop+0x1310>
			led.LR(-1, 1);
 8008b72:	2201      	movs	r2, #1
 8008b74:	f04f 31ff 	mov.w	r1, #4294967295
 8008b78:	48a5      	ldr	r0, [pc, #660]	; (8008e10 <cppLoop+0x1568>)
 8008b7a:	f7f9 fb77 	bl	800226c <_ZN3LED2LREaa>
			HAL_Delay(300);
 8008b7e:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8008b82:	f000 ffb1 	bl	8009ae8 <HAL_Delay>

			selector_acc++;
 8008b86:	4ba7      	ldr	r3, [pc, #668]	; (8008e24 <cppLoop+0x157c>)
 8008b88:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008b8c:	b29b      	uxth	r3, r3
 8008b8e:	3301      	adds	r3, #1
 8008b90:	b29b      	uxth	r3, r3
 8008b92:	b21a      	sxth	r2, r3
 8008b94:	4ba3      	ldr	r3, [pc, #652]	; (8008e24 <cppLoop+0x157c>)
 8008b96:	801a      	strh	r2, [r3, #0]
			if(selector_acc >= 2) selector_acc = 0;
 8008b98:	4ba2      	ldr	r3, [pc, #648]	; (8008e24 <cppLoop+0x157c>)
 8008b9a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008b9e:	2b01      	cmp	r3, #1
 8008ba0:	dd02      	ble.n	8008ba8 <cppLoop+0x1300>
 8008ba2:	4ba0      	ldr	r3, [pc, #640]	; (8008e24 <cppLoop+0x157c>)
 8008ba4:	2200      	movs	r2, #0
 8008ba6:	801a      	strh	r2, [r3, #0]

			led.LR(-1, 0);
 8008ba8:	2200      	movs	r2, #0
 8008baa:	f04f 31ff 	mov.w	r1, #4294967295
 8008bae:	4898      	ldr	r0, [pc, #608]	; (8008e10 <cppLoop+0x1568>)
 8008bb0:	f7f9 fb5c 	bl	800226c <_ZN3LED2LREaa>
			sd_write_array_float("PARAMS", "DEC.TXT", 1, &adj_dec, OVER_WRITE);
			line_trace.setMaxAccDec(adj_acc, adj_dec);

			led.LR(-1, 0);
		}
		break;
 8008bb4:	f000 be5e 	b.w	8009874 <cppLoop+0x1fcc>
		else if(joy_stick.getValue() == JOY_R){
 8008bb8:	4899      	ldr	r0, [pc, #612]	; (8008e20 <cppLoop+0x1578>)
 8008bba:	f7f9 fa37 	bl	800202c <_ZN8JoyStick8getValueEv>
 8008bbe:	4603      	mov	r3, r0
 8008bc0:	2b10      	cmp	r3, #16
 8008bc2:	bf0c      	ite	eq
 8008bc4:	2301      	moveq	r3, #1
 8008bc6:	2300      	movne	r3, #0
 8008bc8:	b2db      	uxtb	r3, r3
 8008bca:	2b00      	cmp	r3, #0
 8008bcc:	d03c      	beq.n	8008c48 <cppLoop+0x13a0>
			led.LR(-1, 1);
 8008bce:	2201      	movs	r2, #1
 8008bd0:	f04f 31ff 	mov.w	r1, #4294967295
 8008bd4:	488e      	ldr	r0, [pc, #568]	; (8008e10 <cppLoop+0x1568>)
 8008bd6:	f7f9 fb49 	bl	800226c <_ZN3LED2LREaa>
			HAL_Delay(100);
 8008bda:	2064      	movs	r0, #100	; 0x64
 8008bdc:	f000 ff84 	bl	8009ae8 <HAL_Delay>
			if(selector_acc == 0){
 8008be0:	4b90      	ldr	r3, [pc, #576]	; (8008e24 <cppLoop+0x157c>)
 8008be2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008be6:	2b00      	cmp	r3, #0
 8008be8:	d113      	bne.n	8008c12 <cppLoop+0x136a>
				adj_acc = adj_acc + 0.1;
 8008bea:	4b8f      	ldr	r3, [pc, #572]	; (8008e28 <cppLoop+0x1580>)
 8008bec:	681b      	ldr	r3, [r3, #0]
 8008bee:	4618      	mov	r0, r3
 8008bf0:	f7f7 fcc2 	bl	8000578 <__aeabi_f2d>
 8008bf4:	a384      	add	r3, pc, #528	; (adr r3, 8008e08 <cppLoop+0x1560>)
 8008bf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008bfa:	f7f7 fb5f 	bl	80002bc <__adddf3>
 8008bfe:	4603      	mov	r3, r0
 8008c00:	460c      	mov	r4, r1
 8008c02:	4618      	mov	r0, r3
 8008c04:	4621      	mov	r1, r4
 8008c06:	f7f8 f807 	bl	8000c18 <__aeabi_d2f>
 8008c0a:	4602      	mov	r2, r0
 8008c0c:	4b86      	ldr	r3, [pc, #536]	; (8008e28 <cppLoop+0x1580>)
 8008c0e:	601a      	str	r2, [r3, #0]
 8008c10:	e012      	b.n	8008c38 <cppLoop+0x1390>
				adj_dec = adj_dec + 0.1;
 8008c12:	4b86      	ldr	r3, [pc, #536]	; (8008e2c <cppLoop+0x1584>)
 8008c14:	681b      	ldr	r3, [r3, #0]
 8008c16:	4618      	mov	r0, r3
 8008c18:	f7f7 fcae 	bl	8000578 <__aeabi_f2d>
 8008c1c:	a37a      	add	r3, pc, #488	; (adr r3, 8008e08 <cppLoop+0x1560>)
 8008c1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c22:	f7f7 fb4b 	bl	80002bc <__adddf3>
 8008c26:	4603      	mov	r3, r0
 8008c28:	460c      	mov	r4, r1
 8008c2a:	4618      	mov	r0, r3
 8008c2c:	4621      	mov	r1, r4
 8008c2e:	f7f7 fff3 	bl	8000c18 <__aeabi_d2f>
 8008c32:	4602      	mov	r2, r0
 8008c34:	4b7d      	ldr	r3, [pc, #500]	; (8008e2c <cppLoop+0x1584>)
 8008c36:	601a      	str	r2, [r3, #0]
			led.LR(-1, 0);
 8008c38:	2200      	movs	r2, #0
 8008c3a:	f04f 31ff 	mov.w	r1, #4294967295
 8008c3e:	4874      	ldr	r0, [pc, #464]	; (8008e10 <cppLoop+0x1568>)
 8008c40:	f7f9 fb14 	bl	800226c <_ZN3LED2LREaa>
		break;
 8008c44:	f000 be16 	b.w	8009874 <cppLoop+0x1fcc>
		else if(joy_stick.getValue() == JOY_L){
 8008c48:	4875      	ldr	r0, [pc, #468]	; (8008e20 <cppLoop+0x1578>)
 8008c4a:	f7f9 f9ef 	bl	800202c <_ZN8JoyStick8getValueEv>
 8008c4e:	4603      	mov	r3, r0
 8008c50:	2b01      	cmp	r3, #1
 8008c52:	bf0c      	ite	eq
 8008c54:	2301      	moveq	r3, #1
 8008c56:	2300      	movne	r3, #0
 8008c58:	b2db      	uxtb	r3, r3
 8008c5a:	2b00      	cmp	r3, #0
 8008c5c:	d03c      	beq.n	8008cd8 <cppLoop+0x1430>
			led.LR(-1, 1);
 8008c5e:	2201      	movs	r2, #1
 8008c60:	f04f 31ff 	mov.w	r1, #4294967295
 8008c64:	486a      	ldr	r0, [pc, #424]	; (8008e10 <cppLoop+0x1568>)
 8008c66:	f7f9 fb01 	bl	800226c <_ZN3LED2LREaa>
			HAL_Delay(100);
 8008c6a:	2064      	movs	r0, #100	; 0x64
 8008c6c:	f000 ff3c 	bl	8009ae8 <HAL_Delay>
			if(selector_acc == 0){
 8008c70:	4b6c      	ldr	r3, [pc, #432]	; (8008e24 <cppLoop+0x157c>)
 8008c72:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008c76:	2b00      	cmp	r3, #0
 8008c78:	d113      	bne.n	8008ca2 <cppLoop+0x13fa>
				adj_acc = adj_acc - 0.1;
 8008c7a:	4b6b      	ldr	r3, [pc, #428]	; (8008e28 <cppLoop+0x1580>)
 8008c7c:	681b      	ldr	r3, [r3, #0]
 8008c7e:	4618      	mov	r0, r3
 8008c80:	f7f7 fc7a 	bl	8000578 <__aeabi_f2d>
 8008c84:	a360      	add	r3, pc, #384	; (adr r3, 8008e08 <cppLoop+0x1560>)
 8008c86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c8a:	f7f7 fb15 	bl	80002b8 <__aeabi_dsub>
 8008c8e:	4603      	mov	r3, r0
 8008c90:	460c      	mov	r4, r1
 8008c92:	4618      	mov	r0, r3
 8008c94:	4621      	mov	r1, r4
 8008c96:	f7f7 ffbf 	bl	8000c18 <__aeabi_d2f>
 8008c9a:	4602      	mov	r2, r0
 8008c9c:	4b62      	ldr	r3, [pc, #392]	; (8008e28 <cppLoop+0x1580>)
 8008c9e:	601a      	str	r2, [r3, #0]
 8008ca0:	e012      	b.n	8008cc8 <cppLoop+0x1420>
				adj_dec = adj_dec - 0.1;
 8008ca2:	4b62      	ldr	r3, [pc, #392]	; (8008e2c <cppLoop+0x1584>)
 8008ca4:	681b      	ldr	r3, [r3, #0]
 8008ca6:	4618      	mov	r0, r3
 8008ca8:	f7f7 fc66 	bl	8000578 <__aeabi_f2d>
 8008cac:	a356      	add	r3, pc, #344	; (adr r3, 8008e08 <cppLoop+0x1560>)
 8008cae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008cb2:	f7f7 fb01 	bl	80002b8 <__aeabi_dsub>
 8008cb6:	4603      	mov	r3, r0
 8008cb8:	460c      	mov	r4, r1
 8008cba:	4618      	mov	r0, r3
 8008cbc:	4621      	mov	r1, r4
 8008cbe:	f7f7 ffab 	bl	8000c18 <__aeabi_d2f>
 8008cc2:	4602      	mov	r2, r0
 8008cc4:	4b59      	ldr	r3, [pc, #356]	; (8008e2c <cppLoop+0x1584>)
 8008cc6:	601a      	str	r2, [r3, #0]
			led.LR(-1, 0);
 8008cc8:	2200      	movs	r2, #0
 8008cca:	f04f 31ff 	mov.w	r1, #4294967295
 8008cce:	4850      	ldr	r0, [pc, #320]	; (8008e10 <cppLoop+0x1568>)
 8008cd0:	f7f9 facc 	bl	800226c <_ZN3LED2LREaa>
		break;
 8008cd4:	f000 bdce 	b.w	8009874 <cppLoop+0x1fcc>
		else if(joy_stick.getValue() == JOY_C){
 8008cd8:	4851      	ldr	r0, [pc, #324]	; (8008e20 <cppLoop+0x1578>)
 8008cda:	f7f9 f9a7 	bl	800202c <_ZN8JoyStick8getValueEv>
 8008cde:	4603      	mov	r3, r0
 8008ce0:	2b02      	cmp	r3, #2
 8008ce2:	bf0c      	ite	eq
 8008ce4:	2301      	moveq	r3, #1
 8008ce6:	2300      	movne	r3, #0
 8008ce8:	b2db      	uxtb	r3, r3
 8008cea:	2b00      	cmp	r3, #0
 8008cec:	f000 85c2 	beq.w	8009874 <cppLoop+0x1fcc>
			led.LR(-1, 1);
 8008cf0:	2201      	movs	r2, #1
 8008cf2:	f04f 31ff 	mov.w	r1, #4294967295
 8008cf6:	4846      	ldr	r0, [pc, #280]	; (8008e10 <cppLoop+0x1568>)
 8008cf8:	f7f9 fab8 	bl	800226c <_ZN3LED2LREaa>
			HAL_Delay(300);
 8008cfc:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8008d00:	f000 fef2 	bl	8009ae8 <HAL_Delay>
			sd_write_array_float("PARAMS", "ACC.TXT", 1, &adj_acc, OVER_WRITE);
 8008d04:	2300      	movs	r3, #0
 8008d06:	9300      	str	r3, [sp, #0]
 8008d08:	4b47      	ldr	r3, [pc, #284]	; (8008e28 <cppLoop+0x1580>)
 8008d0a:	2201      	movs	r2, #1
 8008d0c:	4948      	ldr	r1, [pc, #288]	; (8008e30 <cppLoop+0x1588>)
 8008d0e:	4849      	ldr	r0, [pc, #292]	; (8008e34 <cppLoop+0x158c>)
 8008d10:	f7f8 fd76 	bl	8001800 <sd_write_array_float>
			sd_write_array_float("PARAMS", "DEC.TXT", 1, &adj_dec, OVER_WRITE);
 8008d14:	2300      	movs	r3, #0
 8008d16:	9300      	str	r3, [sp, #0]
 8008d18:	4b44      	ldr	r3, [pc, #272]	; (8008e2c <cppLoop+0x1584>)
 8008d1a:	2201      	movs	r2, #1
 8008d1c:	4946      	ldr	r1, [pc, #280]	; (8008e38 <cppLoop+0x1590>)
 8008d1e:	4845      	ldr	r0, [pc, #276]	; (8008e34 <cppLoop+0x158c>)
 8008d20:	f7f8 fd6e 	bl	8001800 <sd_write_array_float>
			line_trace.setMaxAccDec(adj_acc, adj_dec);
 8008d24:	4b40      	ldr	r3, [pc, #256]	; (8008e28 <cppLoop+0x1580>)
 8008d26:	edd3 7a00 	vldr	s15, [r3]
 8008d2a:	4b40      	ldr	r3, [pc, #256]	; (8008e2c <cppLoop+0x1584>)
 8008d2c:	ed93 7a00 	vldr	s14, [r3]
 8008d30:	eef0 0a47 	vmov.f32	s1, s14
 8008d34:	eeb0 0a67 	vmov.f32	s0, s15
 8008d38:	4836      	ldr	r0, [pc, #216]	; (8008e14 <cppLoop+0x156c>)
 8008d3a:	f7fb f860 	bl	8003dfe <_ZN9LineTrace12setMaxAccDecEff>
			led.LR(-1, 0);
 8008d3e:	2200      	movs	r2, #0
 8008d40:	f04f 31ff 	mov.w	r1, #4294967295
 8008d44:	4832      	ldr	r0, [pc, #200]	; (8008e10 <cppLoop+0x1568>)
 8008d46:	f7f9 fa91 	bl	800226c <_ZN3LED2LREaa>
		break;
 8008d4a:	f000 bd93 	b.w	8009874 <cppLoop+0x1fcc>

	case 8:
		led.fullColor('W');
 8008d4e:	2157      	movs	r1, #87	; 0x57
 8008d50:	482f      	ldr	r0, [pc, #188]	; (8008e10 <cppLoop+0x1568>)
 8008d52:	f7f9 f9cf 	bl	80020f4 <_ZN3LED9fullColorEc>

		lcd_clear();
 8008d56:	f7f8 f9a3 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8008d5a:	2100      	movs	r1, #0
 8008d5c:	2000      	movs	r0, #0
 8008d5e:	f7f8 f9af 	bl	80010c0 <lcd_locate>
		lcd_printf("ACC2:%3.1f", line_trace.getMaxAcc2());
 8008d62:	482c      	ldr	r0, [pc, #176]	; (8008e14 <cppLoop+0x156c>)
 8008d64:	f7fb f8a3 	bl	8003eae <_ZN9LineTrace10getMaxAcc2Ev>
 8008d68:	ee10 3a10 	vmov	r3, s0
 8008d6c:	4618      	mov	r0, r3
 8008d6e:	f7f7 fc03 	bl	8000578 <__aeabi_f2d>
 8008d72:	4603      	mov	r3, r0
 8008d74:	460c      	mov	r4, r1
 8008d76:	461a      	mov	r2, r3
 8008d78:	4623      	mov	r3, r4
 8008d7a:	4830      	ldr	r0, [pc, #192]	; (8008e3c <cppLoop+0x1594>)
 8008d7c:	f7f8 f9ca 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8008d80:	2101      	movs	r1, #1
 8008d82:	2000      	movs	r0, #0
 8008d84:	f7f8 f99c 	bl	80010c0 <lcd_locate>
		lcd_printf("DEC2:%3.1f", line_trace.getMaxDec2());
 8008d88:	4822      	ldr	r0, [pc, #136]	; (8008e14 <cppLoop+0x156c>)
 8008d8a:	f7fb f87e 	bl	8003e8a <_ZN9LineTrace10getMaxDec2Ev>
 8008d8e:	ee10 3a10 	vmov	r3, s0
 8008d92:	4618      	mov	r0, r3
 8008d94:	f7f7 fbf0 	bl	8000578 <__aeabi_f2d>
 8008d98:	4603      	mov	r3, r0
 8008d9a:	460c      	mov	r4, r1
 8008d9c:	461a      	mov	r2, r3
 8008d9e:	4623      	mov	r3, r4
 8008da0:	4827      	ldr	r0, [pc, #156]	; (8008e40 <cppLoop+0x1598>)
 8008da2:	f7f8 f9b7 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_U){
 8008da6:	481e      	ldr	r0, [pc, #120]	; (8008e20 <cppLoop+0x1578>)
 8008da8:	f7f9 f940 	bl	800202c <_ZN8JoyStick8getValueEv>
 8008dac:	4603      	mov	r3, r0
 8008dae:	2b08      	cmp	r3, #8
 8008db0:	bf0c      	ite	eq
 8008db2:	2301      	moveq	r3, #1
 8008db4:	2300      	movne	r3, #0
 8008db6:	b2db      	uxtb	r3, r3
 8008db8:	2b00      	cmp	r3, #0
 8008dba:	d045      	beq.n	8008e48 <cppLoop+0x15a0>
			led.LR(-1, 1);
 8008dbc:	2201      	movs	r2, #1
 8008dbe:	f04f 31ff 	mov.w	r1, #4294967295
 8008dc2:	4813      	ldr	r0, [pc, #76]	; (8008e10 <cppLoop+0x1568>)
 8008dc4:	f7f9 fa52 	bl	800226c <_ZN3LED2LREaa>
			HAL_Delay(300);
 8008dc8:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8008dcc:	f000 fe8c 	bl	8009ae8 <HAL_Delay>

			selector_acc2++;
 8008dd0:	4b1c      	ldr	r3, [pc, #112]	; (8008e44 <cppLoop+0x159c>)
 8008dd2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008dd6:	b29b      	uxth	r3, r3
 8008dd8:	3301      	adds	r3, #1
 8008dda:	b29b      	uxth	r3, r3
 8008ddc:	b21a      	sxth	r2, r3
 8008dde:	4b19      	ldr	r3, [pc, #100]	; (8008e44 <cppLoop+0x159c>)
 8008de0:	801a      	strh	r2, [r3, #0]
			if(selector_acc2 >= 2) selector_acc2 = 0;
 8008de2:	4b18      	ldr	r3, [pc, #96]	; (8008e44 <cppLoop+0x159c>)
 8008de4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008de8:	2b01      	cmp	r3, #1
 8008dea:	dd02      	ble.n	8008df2 <cppLoop+0x154a>
 8008dec:	4b15      	ldr	r3, [pc, #84]	; (8008e44 <cppLoop+0x159c>)
 8008dee:	2200      	movs	r2, #0
 8008df0:	801a      	strh	r2, [r3, #0]

			led.LR(-1, 0);
 8008df2:	2200      	movs	r2, #0
 8008df4:	f04f 31ff 	mov.w	r1, #4294967295
 8008df8:	4805      	ldr	r0, [pc, #20]	; (8008e10 <cppLoop+0x1568>)
 8008dfa:	f7f9 fa37 	bl	800226c <_ZN3LED2LREaa>
			sd_write_array_float("PARAMS", "DEC2.TXT", 1, &adj_dec2, OVER_WRITE);
			line_trace.setMaxAccDec2(adj_acc2, adj_dec2);

			led.LR(-1, 0);
		}
		break;
 8008dfe:	f000 bd3b 	b.w	8009878 <cppLoop+0x1fd0>
 8008e02:	bf00      	nop
 8008e04:	f3af 8000 	nop.w
 8008e08:	9999999a 	.word	0x9999999a
 8008e0c:	3fb99999 	.word	0x3fb99999
 8008e10:	20000548 	.word	0x20000548
 8008e14:	2002389c 	.word	0x2002389c
 8008e18:	08018c0c 	.word	0x08018c0c
 8008e1c:	08018c18 	.word	0x08018c18
 8008e20:	2000053c 	.word	0x2000053c
 8008e24:	20048112 	.word	0x20048112
 8008e28:	20048174 	.word	0x20048174
 8008e2c:	2004817c 	.word	0x2004817c
 8008e30:	08018c24 	.word	0x08018c24
 8008e34:	08018b50 	.word	0x08018b50
 8008e38:	08018c2c 	.word	0x08018c2c
 8008e3c:	08018c34 	.word	0x08018c34
 8008e40:	08018c40 	.word	0x08018c40
 8008e44:	20048114 	.word	0x20048114
		else if(joy_stick.getValue() == JOY_R){
 8008e48:	48bf      	ldr	r0, [pc, #764]	; (8009148 <cppLoop+0x18a0>)
 8008e4a:	f7f9 f8ef 	bl	800202c <_ZN8JoyStick8getValueEv>
 8008e4e:	4603      	mov	r3, r0
 8008e50:	2b10      	cmp	r3, #16
 8008e52:	bf0c      	ite	eq
 8008e54:	2301      	moveq	r3, #1
 8008e56:	2300      	movne	r3, #0
 8008e58:	b2db      	uxtb	r3, r3
 8008e5a:	2b00      	cmp	r3, #0
 8008e5c:	d03c      	beq.n	8008ed8 <cppLoop+0x1630>
			led.LR(-1, 1);
 8008e5e:	2201      	movs	r2, #1
 8008e60:	f04f 31ff 	mov.w	r1, #4294967295
 8008e64:	48b9      	ldr	r0, [pc, #740]	; (800914c <cppLoop+0x18a4>)
 8008e66:	f7f9 fa01 	bl	800226c <_ZN3LED2LREaa>
			HAL_Delay(100);
 8008e6a:	2064      	movs	r0, #100	; 0x64
 8008e6c:	f000 fe3c 	bl	8009ae8 <HAL_Delay>
			if(selector_acc2 == 0){
 8008e70:	4bb7      	ldr	r3, [pc, #732]	; (8009150 <cppLoop+0x18a8>)
 8008e72:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008e76:	2b00      	cmp	r3, #0
 8008e78:	d113      	bne.n	8008ea2 <cppLoop+0x15fa>
				adj_acc2 = adj_acc2 + 0.1;
 8008e7a:	4bb6      	ldr	r3, [pc, #728]	; (8009154 <cppLoop+0x18ac>)
 8008e7c:	681b      	ldr	r3, [r3, #0]
 8008e7e:	4618      	mov	r0, r3
 8008e80:	f7f7 fb7a 	bl	8000578 <__aeabi_f2d>
 8008e84:	a3ae      	add	r3, pc, #696	; (adr r3, 8009140 <cppLoop+0x1898>)
 8008e86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e8a:	f7f7 fa17 	bl	80002bc <__adddf3>
 8008e8e:	4603      	mov	r3, r0
 8008e90:	460c      	mov	r4, r1
 8008e92:	4618      	mov	r0, r3
 8008e94:	4621      	mov	r1, r4
 8008e96:	f7f7 febf 	bl	8000c18 <__aeabi_d2f>
 8008e9a:	4602      	mov	r2, r0
 8008e9c:	4bad      	ldr	r3, [pc, #692]	; (8009154 <cppLoop+0x18ac>)
 8008e9e:	601a      	str	r2, [r3, #0]
 8008ea0:	e012      	b.n	8008ec8 <cppLoop+0x1620>
				adj_dec2 = adj_dec2 + 0.1;
 8008ea2:	4bad      	ldr	r3, [pc, #692]	; (8009158 <cppLoop+0x18b0>)
 8008ea4:	681b      	ldr	r3, [r3, #0]
 8008ea6:	4618      	mov	r0, r3
 8008ea8:	f7f7 fb66 	bl	8000578 <__aeabi_f2d>
 8008eac:	a3a4      	add	r3, pc, #656	; (adr r3, 8009140 <cppLoop+0x1898>)
 8008eae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008eb2:	f7f7 fa03 	bl	80002bc <__adddf3>
 8008eb6:	4603      	mov	r3, r0
 8008eb8:	460c      	mov	r4, r1
 8008eba:	4618      	mov	r0, r3
 8008ebc:	4621      	mov	r1, r4
 8008ebe:	f7f7 feab 	bl	8000c18 <__aeabi_d2f>
 8008ec2:	4602      	mov	r2, r0
 8008ec4:	4ba4      	ldr	r3, [pc, #656]	; (8009158 <cppLoop+0x18b0>)
 8008ec6:	601a      	str	r2, [r3, #0]
			led.LR(-1, 0);
 8008ec8:	2200      	movs	r2, #0
 8008eca:	f04f 31ff 	mov.w	r1, #4294967295
 8008ece:	489f      	ldr	r0, [pc, #636]	; (800914c <cppLoop+0x18a4>)
 8008ed0:	f7f9 f9cc 	bl	800226c <_ZN3LED2LREaa>
		break;
 8008ed4:	f000 bcd0 	b.w	8009878 <cppLoop+0x1fd0>
		else if(joy_stick.getValue() == JOY_L){
 8008ed8:	489b      	ldr	r0, [pc, #620]	; (8009148 <cppLoop+0x18a0>)
 8008eda:	f7f9 f8a7 	bl	800202c <_ZN8JoyStick8getValueEv>
 8008ede:	4603      	mov	r3, r0
 8008ee0:	2b01      	cmp	r3, #1
 8008ee2:	bf0c      	ite	eq
 8008ee4:	2301      	moveq	r3, #1
 8008ee6:	2300      	movne	r3, #0
 8008ee8:	b2db      	uxtb	r3, r3
 8008eea:	2b00      	cmp	r3, #0
 8008eec:	d03c      	beq.n	8008f68 <cppLoop+0x16c0>
			led.LR(-1, 1);
 8008eee:	2201      	movs	r2, #1
 8008ef0:	f04f 31ff 	mov.w	r1, #4294967295
 8008ef4:	4895      	ldr	r0, [pc, #596]	; (800914c <cppLoop+0x18a4>)
 8008ef6:	f7f9 f9b9 	bl	800226c <_ZN3LED2LREaa>
			HAL_Delay(100);
 8008efa:	2064      	movs	r0, #100	; 0x64
 8008efc:	f000 fdf4 	bl	8009ae8 <HAL_Delay>
			if(selector_acc2 == 0){
 8008f00:	4b93      	ldr	r3, [pc, #588]	; (8009150 <cppLoop+0x18a8>)
 8008f02:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008f06:	2b00      	cmp	r3, #0
 8008f08:	d113      	bne.n	8008f32 <cppLoop+0x168a>
				adj_acc2 = adj_acc2 - 0.1;
 8008f0a:	4b92      	ldr	r3, [pc, #584]	; (8009154 <cppLoop+0x18ac>)
 8008f0c:	681b      	ldr	r3, [r3, #0]
 8008f0e:	4618      	mov	r0, r3
 8008f10:	f7f7 fb32 	bl	8000578 <__aeabi_f2d>
 8008f14:	a38a      	add	r3, pc, #552	; (adr r3, 8009140 <cppLoop+0x1898>)
 8008f16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f1a:	f7f7 f9cd 	bl	80002b8 <__aeabi_dsub>
 8008f1e:	4603      	mov	r3, r0
 8008f20:	460c      	mov	r4, r1
 8008f22:	4618      	mov	r0, r3
 8008f24:	4621      	mov	r1, r4
 8008f26:	f7f7 fe77 	bl	8000c18 <__aeabi_d2f>
 8008f2a:	4602      	mov	r2, r0
 8008f2c:	4b89      	ldr	r3, [pc, #548]	; (8009154 <cppLoop+0x18ac>)
 8008f2e:	601a      	str	r2, [r3, #0]
 8008f30:	e012      	b.n	8008f58 <cppLoop+0x16b0>
				adj_dec2 = adj_dec2 - 0.1;
 8008f32:	4b89      	ldr	r3, [pc, #548]	; (8009158 <cppLoop+0x18b0>)
 8008f34:	681b      	ldr	r3, [r3, #0]
 8008f36:	4618      	mov	r0, r3
 8008f38:	f7f7 fb1e 	bl	8000578 <__aeabi_f2d>
 8008f3c:	a380      	add	r3, pc, #512	; (adr r3, 8009140 <cppLoop+0x1898>)
 8008f3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f42:	f7f7 f9b9 	bl	80002b8 <__aeabi_dsub>
 8008f46:	4603      	mov	r3, r0
 8008f48:	460c      	mov	r4, r1
 8008f4a:	4618      	mov	r0, r3
 8008f4c:	4621      	mov	r1, r4
 8008f4e:	f7f7 fe63 	bl	8000c18 <__aeabi_d2f>
 8008f52:	4602      	mov	r2, r0
 8008f54:	4b80      	ldr	r3, [pc, #512]	; (8009158 <cppLoop+0x18b0>)
 8008f56:	601a      	str	r2, [r3, #0]
			led.LR(-1, 0);
 8008f58:	2200      	movs	r2, #0
 8008f5a:	f04f 31ff 	mov.w	r1, #4294967295
 8008f5e:	487b      	ldr	r0, [pc, #492]	; (800914c <cppLoop+0x18a4>)
 8008f60:	f7f9 f984 	bl	800226c <_ZN3LED2LREaa>
		break;
 8008f64:	f000 bc88 	b.w	8009878 <cppLoop+0x1fd0>
		else if(joy_stick.getValue() == JOY_C){
 8008f68:	4877      	ldr	r0, [pc, #476]	; (8009148 <cppLoop+0x18a0>)
 8008f6a:	f7f9 f85f 	bl	800202c <_ZN8JoyStick8getValueEv>
 8008f6e:	4603      	mov	r3, r0
 8008f70:	2b02      	cmp	r3, #2
 8008f72:	bf0c      	ite	eq
 8008f74:	2301      	moveq	r3, #1
 8008f76:	2300      	movne	r3, #0
 8008f78:	b2db      	uxtb	r3, r3
 8008f7a:	2b00      	cmp	r3, #0
 8008f7c:	f000 847c 	beq.w	8009878 <cppLoop+0x1fd0>
			led.LR(-1, 1);
 8008f80:	2201      	movs	r2, #1
 8008f82:	f04f 31ff 	mov.w	r1, #4294967295
 8008f86:	4871      	ldr	r0, [pc, #452]	; (800914c <cppLoop+0x18a4>)
 8008f88:	f7f9 f970 	bl	800226c <_ZN3LED2LREaa>
			HAL_Delay(300);
 8008f8c:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8008f90:	f000 fdaa 	bl	8009ae8 <HAL_Delay>
			sd_write_array_float("PARAMS", "ACC2.TXT", 1, &adj_acc2, OVER_WRITE);
 8008f94:	2300      	movs	r3, #0
 8008f96:	9300      	str	r3, [sp, #0]
 8008f98:	4b6e      	ldr	r3, [pc, #440]	; (8009154 <cppLoop+0x18ac>)
 8008f9a:	2201      	movs	r2, #1
 8008f9c:	496f      	ldr	r1, [pc, #444]	; (800915c <cppLoop+0x18b4>)
 8008f9e:	4870      	ldr	r0, [pc, #448]	; (8009160 <cppLoop+0x18b8>)
 8008fa0:	f7f8 fc2e 	bl	8001800 <sd_write_array_float>
			sd_write_array_float("PARAMS", "DEC2.TXT", 1, &adj_dec2, OVER_WRITE);
 8008fa4:	2300      	movs	r3, #0
 8008fa6:	9300      	str	r3, [sp, #0]
 8008fa8:	4b6b      	ldr	r3, [pc, #428]	; (8009158 <cppLoop+0x18b0>)
 8008faa:	2201      	movs	r2, #1
 8008fac:	496d      	ldr	r1, [pc, #436]	; (8009164 <cppLoop+0x18bc>)
 8008fae:	486c      	ldr	r0, [pc, #432]	; (8009160 <cppLoop+0x18b8>)
 8008fb0:	f7f8 fc26 	bl	8001800 <sd_write_array_float>
			line_trace.setMaxAccDec2(adj_acc2, adj_dec2);
 8008fb4:	4b67      	ldr	r3, [pc, #412]	; (8009154 <cppLoop+0x18ac>)
 8008fb6:	edd3 7a00 	vldr	s15, [r3]
 8008fba:	4b67      	ldr	r3, [pc, #412]	; (8009158 <cppLoop+0x18b0>)
 8008fbc:	ed93 7a00 	vldr	s14, [r3]
 8008fc0:	eef0 0a47 	vmov.f32	s1, s14
 8008fc4:	eeb0 0a67 	vmov.f32	s0, s15
 8008fc8:	4867      	ldr	r0, [pc, #412]	; (8009168 <cppLoop+0x18c0>)
 8008fca:	f7fa ff32 	bl	8003e32 <_ZN9LineTrace13setMaxAccDec2Eff>
			led.LR(-1, 0);
 8008fce:	2200      	movs	r2, #0
 8008fd0:	f04f 31ff 	mov.w	r1, #4294967295
 8008fd4:	485d      	ldr	r0, [pc, #372]	; (800914c <cppLoop+0x18a4>)
 8008fd6:	f7f9 f949 	bl	800226c <_ZN3LED2LREaa>
		break;
 8008fda:	f000 bc4d 	b.w	8009878 <cppLoop+0x1fd0>

	case 9:
		led.fullColor('~');
 8008fde:	217e      	movs	r1, #126	; 0x7e
 8008fe0:	485a      	ldr	r0, [pc, #360]	; (800914c <cppLoop+0x18a4>)
 8008fe2:	f7f9 f887 	bl	80020f4 <_ZN3LED9fullColorEc>

		lcd_clear();
 8008fe6:	f7f8 f85b 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8008fea:	2100      	movs	r1, #0
 8008fec:	2000      	movs	r0, #0
 8008fee:	f7f8 f867 	bl	80010c0 <lcd_locate>
		lcd_printf("Teoshi");
 8008ff2:	485e      	ldr	r0, [pc, #376]	; (800916c <cppLoop+0x18c4>)
 8008ff4:	f7f8 f88e 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8008ff8:	2101      	movs	r1, #1
 8008ffa:	2000      	movs	r0, #0
 8008ffc:	f7f8 f860 	bl	80010c0 <lcd_locate>
		lcd_printf("Following");
 8009000:	485b      	ldr	r0, [pc, #364]	; (8009170 <cppLoop+0x18c8>)
 8009002:	f7f8 f887 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 8009006:	4850      	ldr	r0, [pc, #320]	; (8009148 <cppLoop+0x18a0>)
 8009008:	f7f9 f810 	bl	800202c <_ZN8JoyStick8getValueEv>
 800900c:	4603      	mov	r3, r0
 800900e:	2b02      	cmp	r3, #2
 8009010:	bf0c      	ite	eq
 8009012:	2301      	moveq	r3, #1
 8009014:	2300      	movne	r3, #0
 8009016:	b2db      	uxtb	r3, r3
 8009018:	2b00      	cmp	r3, #0
 800901a:	f000 842f 	beq.w	800987c <cppLoop+0x1fd4>
			led.LR(-1, 1);
 800901e:	2201      	movs	r2, #1
 8009020:	f04f 31ff 	mov.w	r1, #4294967295
 8009024:	4849      	ldr	r0, [pc, #292]	; (800914c <cppLoop+0x18a4>)
 8009026:	f7f9 f921 	bl	800226c <_ZN3LED2LREaa>
			HAL_Delay(500);
 800902a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800902e:	f000 fd5b 	bl	8009ae8 <HAL_Delay>

			line_trace.setNormalRatio(0.0);
 8009032:	ed9f 0a50 	vldr	s0, [pc, #320]	; 8009174 <cppLoop+0x18cc>
 8009036:	484c      	ldr	r0, [pc, #304]	; (8009168 <cppLoop+0x18c0>)
 8009038:	f7fa fe32 	bl	8003ca0 <_ZN9LineTrace14setNormalRatioEf>
			line_trace.start();
 800903c:	484a      	ldr	r0, [pc, #296]	; (8009168 <cppLoop+0x18c0>)
 800903e:	f7fb f893 	bl	8004168 <_ZN9LineTrace5startEv>
			HAL_Delay(500);
 8009042:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8009046:	f000 fd4f 	bl	8009ae8 <HAL_Delay>

			led.fullColor('R');
 800904a:	2152      	movs	r1, #82	; 0x52
 800904c:	483f      	ldr	r0, [pc, #252]	; (800914c <cppLoop+0x18a4>)
 800904e:	f7f9 f851 	bl	80020f4 <_ZN3LED9fullColorEc>
			encoder.clearDistance10mm();
 8009052:	4849      	ldr	r0, [pc, #292]	; (8009178 <cppLoop+0x18d0>)
 8009054:	f7f8 fb0a 	bl	800166c <_ZN7Encoder17clearDistance10mmEv>
			//encoder.clearDistance();

			HAL_Delay(10000);
 8009058:	f242 7010 	movw	r0, #10000	; 0x2710
 800905c:	f000 fd44 	bl	8009ae8 <HAL_Delay>

			line_trace.stop();
 8009060:	4841      	ldr	r0, [pc, #260]	; (8009168 <cppLoop+0x18c0>)
 8009062:	f7fb f95d 	bl	8004320 <_ZN9LineTrace4stopEv>
			//long total = encoder.getTotalCnt();

			//user_fopen("total_cnts", "cnts.txt");
			user_fopen("distance", "1m.txt");
 8009066:	4945      	ldr	r1, [pc, #276]	; (800917c <cppLoop+0x18d4>)
 8009068:	4845      	ldr	r0, [pc, #276]	; (8009180 <cppLoop+0x18d8>)
 800906a:	f7f8 fb55 	bl	8001718 <user_fopen>
			float d = encoder.getDistance();
 800906e:	4842      	ldr	r0, [pc, #264]	; (8009178 <cppLoop+0x18d0>)
 8009070:	f7f8 fac0 	bl	80015f4 <_ZN7Encoder11getDistanceEv>
 8009074:	eef0 7a40 	vmov.f32	s15, s0
 8009078:	edc7 7a01 	vstr	s15, [r7, #4]
			sd_write_float(1, &d, ADD_WRITE);
 800907c:	1d3b      	adds	r3, r7, #4
 800907e:	2201      	movs	r2, #1
 8009080:	4619      	mov	r1, r3
 8009082:	2001      	movs	r0, #1
 8009084:	f7f8 fb6a 	bl	800175c <sd_write_float>
			user_fclose();
 8009088:	f7f8 fb58 	bl	800173c <user_fclose>

			led.LR(-1, 0);
 800908c:	2200      	movs	r2, #0
 800908e:	f04f 31ff 	mov.w	r1, #4294967295
 8009092:	482e      	ldr	r0, [pc, #184]	; (800914c <cppLoop+0x18a4>)
 8009094:	f7f9 f8ea 	bl	800226c <_ZN3LED2LREaa>
		}
		break;
 8009098:	e3f0      	b.n	800987c <cppLoop+0x1fd4>

	case 10:
		led.fullColor('~');
 800909a:	217e      	movs	r1, #126	; 0x7e
 800909c:	482b      	ldr	r0, [pc, #172]	; (800914c <cppLoop+0x18a4>)
 800909e:	f7f9 f829 	bl	80020f4 <_ZN3LED9fullColorEc>

		lcd_clear();
 80090a2:	f7f7 fffd 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 80090a6:	2100      	movs	r1, #0
 80090a8:	2000      	movs	r0, #0
 80090aa:	f7f8 f809 	bl	80010c0 <lcd_locate>
		lcd_printf("Create  ");
 80090ae:	4835      	ldr	r0, [pc, #212]	; (8009184 <cppLoop+0x18dc>)
 80090b0:	f7f8 f830 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 80090b4:	2101      	movs	r1, #1
 80090b6:	2000      	movs	r0, #0
 80090b8:	f7f8 f802 	bl	80010c0 <lcd_locate>
		lcd_printf("VelTable");
 80090bc:	4832      	ldr	r0, [pc, #200]	; (8009188 <cppLoop+0x18e0>)
 80090be:	f7f8 f829 	bl	8001114 <lcd_printf>
		if(joy_stick.getValue() == JOY_C){
 80090c2:	4821      	ldr	r0, [pc, #132]	; (8009148 <cppLoop+0x18a0>)
 80090c4:	f7f8 ffb2 	bl	800202c <_ZN8JoyStick8getValueEv>
 80090c8:	4603      	mov	r3, r0
 80090ca:	2b02      	cmp	r3, #2
 80090cc:	bf0c      	ite	eq
 80090ce:	2301      	moveq	r3, #1
 80090d0:	2300      	movne	r3, #0
 80090d2:	b2db      	uxtb	r3, r3
 80090d4:	2b00      	cmp	r3, #0
 80090d6:	f000 83d3 	beq.w	8009880 <cppLoop+0x1fd8>
			HAL_Delay(500);
 80090da:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80090de:	f000 fd03 	bl	8009ae8 <HAL_Delay>
			led.LR(-1, 1);
 80090e2:	2201      	movs	r2, #1
 80090e4:	f04f 31ff 	mov.w	r1, #4294967295
 80090e8:	4818      	ldr	r0, [pc, #96]	; (800914c <cppLoop+0x18a4>)
 80090ea:	f7f9 f8bf 	bl	800226c <_ZN3LED2LREaa>

			line_trace.setMode(THIRD_RUNNING);
 80090ee:	2102      	movs	r1, #2
 80090f0:	481d      	ldr	r0, [pc, #116]	; (8009168 <cppLoop+0x18c0>)
 80090f2:	f7fb f827 	bl	8004144 <_ZN9LineTrace7setModeEs>
			line_trace.setTargetVelocity(adj_max_velocity2);
 80090f6:	4b25      	ldr	r3, [pc, #148]	; (800918c <cppLoop+0x18e4>)
 80090f8:	edd3 7a00 	vldr	s15, [r3]
 80090fc:	eeb0 0a67 	vmov.f32	s0, s15
 8009100:	4819      	ldr	r0, [pc, #100]	; (8009168 <cppLoop+0x18c0>)
 8009102:	f7fa fddc 	bl	8003cbe <_ZN9LineTrace17setTargetVelocityEf>
			line_trace.setMaxVelocity(adj_max_velocity2);
 8009106:	4b21      	ldr	r3, [pc, #132]	; (800918c <cppLoop+0x18e4>)
 8009108:	edd3 7a00 	vldr	s15, [r3]
 800910c:	eeb0 0a67 	vmov.f32	s0, s15
 8009110:	4815      	ldr	r0, [pc, #84]	; (8009168 <cppLoop+0x18c0>)
 8009112:	f7fa fde4 	bl	8003cde <_ZN9LineTrace14setMaxVelocityEf>
			line_trace.setMinVelocity(adj_max_velocity2);
 8009116:	4b1d      	ldr	r3, [pc, #116]	; (800918c <cppLoop+0x18e4>)
 8009118:	edd3 7a00 	vldr	s15, [r3]
 800911c:	eeb0 0a67 	vmov.f32	s0, s15
 8009120:	4811      	ldr	r0, [pc, #68]	; (8009168 <cppLoop+0x18c0>)
 8009122:	f7fa fdfc 	bl	8003d1e <_ZN9LineTrace14setMinVelocityEf>
			line_trace.createVelocityTabeleFromSD();
 8009126:	4810      	ldr	r0, [pc, #64]	; (8009168 <cppLoop+0x18c0>)
 8009128:	f7fb fa4a 	bl	80045c0 <_ZN9LineTrace26createVelocityTabeleFromSDEv>

			led.LR(-1, 0);
 800912c:	2200      	movs	r2, #0
 800912e:	f04f 31ff 	mov.w	r1, #4294967295
 8009132:	4806      	ldr	r0, [pc, #24]	; (800914c <cppLoop+0x18a4>)
 8009134:	f7f9 f89a 	bl	800226c <_ZN3LED2LREaa>
		}

		break;
 8009138:	e3a2      	b.n	8009880 <cppLoop+0x1fd8>
 800913a:	bf00      	nop
 800913c:	f3af 8000 	nop.w
 8009140:	9999999a 	.word	0x9999999a
 8009144:	3fb99999 	.word	0x3fb99999
 8009148:	2000053c 	.word	0x2000053c
 800914c:	20000548 	.word	0x20000548
 8009150:	20048114 	.word	0x20048114
 8009154:	20048184 	.word	0x20048184
 8009158:	2004818c 	.word	0x2004818c
 800915c:	08018c4c 	.word	0x08018c4c
 8009160:	08018b50 	.word	0x08018b50
 8009164:	08018c58 	.word	0x08018c58
 8009168:	2002389c 	.word	0x2002389c
 800916c:	08018c64 	.word	0x08018c64
 8009170:	08018c6c 	.word	0x08018c6c
 8009174:	00000000 	.word	0x00000000
 8009178:	200237f8 	.word	0x200237f8
 800917c:	08018c78 	.word	0x08018c78
 8009180:	08018c80 	.word	0x08018c80
 8009184:	08018c8c 	.word	0x08018c8c
 8009188:	08018c98 	.word	0x08018c98
 800918c:	2004815c 	.word	0x2004815c

	case 11:
		led.fullColor('~');
 8009190:	217e      	movs	r1, #126	; 0x7e
 8009192:	48bc      	ldr	r0, [pc, #752]	; (8009484 <cppLoop+0x1bdc>)
 8009194:	f7f8 ffae 	bl	80020f4 <_ZN3LED9fullColorEc>

lcd_clear();
 8009198:	f7f7 ff82 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 800919c:	2100      	movs	r1, #0
 800919e:	2000      	movs	r0, #0
 80091a0:	f7f7 ff8e 	bl	80010c0 <lcd_locate>
		lcd_printf("ESC");
 80091a4:	48b8      	ldr	r0, [pc, #736]	; (8009488 <cppLoop+0x1be0>)
 80091a6:	f7f7 ffb5 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 80091aa:	2101      	movs	r1, #1
 80091ac:	2000      	movs	r0, #0
 80091ae:	f7f7 ff87 	bl	80010c0 <lcd_locate>
		lcd_printf("TEST");
 80091b2:	48b6      	ldr	r0, [pc, #728]	; (800948c <cppLoop+0x1be4>)
 80091b4:	f7f7 ffae 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 80091b8:	48b5      	ldr	r0, [pc, #724]	; (8009490 <cppLoop+0x1be8>)
 80091ba:	f7f8 ff37 	bl	800202c <_ZN8JoyStick8getValueEv>
 80091be:	4603      	mov	r3, r0
 80091c0:	2b02      	cmp	r3, #2
 80091c2:	bf0c      	ite	eq
 80091c4:	2301      	moveq	r3, #1
 80091c6:	2300      	movne	r3, #0
 80091c8:	b2db      	uxtb	r3, r3
 80091ca:	2b00      	cmp	r3, #0
 80091cc:	f000 835a 	beq.w	8009884 <cppLoop+0x1fdc>
			HAL_Delay(1000);
 80091d0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80091d4:	f000 fc88 	bl	8009ae8 <HAL_Delay>
			led.LR(-1, 1);
 80091d8:	2201      	movs	r2, #1
 80091da:	f04f 31ff 	mov.w	r1, #4294967295
 80091de:	48a9      	ldr	r0, [pc, #676]	; (8009484 <cppLoop+0x1bdc>)
 80091e0:	f7f9 f844 	bl	800226c <_ZN3LED2LREaa>

			esc.on(BLDC_POWER, BLDC_POWER, BLDC_POWER, BLDC_POWER);
 80091e4:	eddf 1aab 	vldr	s3, [pc, #684]	; 8009494 <cppLoop+0x1bec>
 80091e8:	ed9f 1aaa 	vldr	s2, [pc, #680]	; 8009494 <cppLoop+0x1bec>
 80091ec:	eddf 0aa9 	vldr	s1, [pc, #676]	; 8009494 <cppLoop+0x1bec>
 80091f0:	ed9f 0aa8 	vldr	s0, [pc, #672]	; 8009494 <cppLoop+0x1bec>
 80091f4:	48a8      	ldr	r0, [pc, #672]	; (8009498 <cppLoop+0x1bf0>)
 80091f6:	f7f8 f82b 	bl	8001250 <_ZN3ESC2onEffff>
			HAL_Delay(3000);
 80091fa:	f640 30b8 	movw	r0, #3000	; 0xbb8
 80091fe:	f000 fc73 	bl	8009ae8 <HAL_Delay>
			esc.off();
 8009202:	48a5      	ldr	r0, [pc, #660]	; (8009498 <cppLoop+0x1bf0>)
 8009204:	f7f8 f8be 	bl	8001384 <_ZN3ESC3offEv>

			led.LR(-1, 0);
 8009208:	2200      	movs	r2, #0
 800920a:	f04f 31ff 	mov.w	r1, #4294967295
 800920e:	489d      	ldr	r0, [pc, #628]	; (8009484 <cppLoop+0x1bdc>)
 8009210:	f7f9 f82c 	bl	800226c <_ZN3LED2LREaa>

			led.LR(-1, 0);
		}
		*/

		break;
 8009214:	e336      	b.n	8009884 <cppLoop+0x1fdc>

	case 12:
		led.fullColor('~');
 8009216:	217e      	movs	r1, #126	; 0x7e
 8009218:	489a      	ldr	r0, [pc, #616]	; (8009484 <cppLoop+0x1bdc>)
 800921a:	f7f8 ff6b 	bl	80020f4 <_ZN3LED9fullColorEc>

		lcd_clear();
 800921e:	f7f7 ff3f 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8009222:	2100      	movs	r1, #0
 8009224:	2000      	movs	r0, #0
 8009226:	f7f7 ff4b 	bl	80010c0 <lcd_locate>
		lcd_printf("PID");
 800922a:	489c      	ldr	r0, [pc, #624]	; (800949c <cppLoop+0x1bf4>)
 800922c:	f7f7 ff72 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8009230:	2101      	movs	r1, #1
 8009232:	2000      	movs	r0, #0
 8009234:	f7f7 ff44 	bl	80010c0 <lcd_locate>
		lcd_printf("Response");
 8009238:	4899      	ldr	r0, [pc, #612]	; (80094a0 <cppLoop+0x1bf8>)
 800923a:	f7f7 ff6b 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 800923e:	4894      	ldr	r0, [pc, #592]	; (8009490 <cppLoop+0x1be8>)
 8009240:	f7f8 fef4 	bl	800202c <_ZN8JoyStick8getValueEv>
 8009244:	4603      	mov	r3, r0
 8009246:	2b02      	cmp	r3, #2
 8009248:	bf0c      	ite	eq
 800924a:	2301      	moveq	r3, #1
 800924c:	2300      	movne	r3, #0
 800924e:	b2db      	uxtb	r3, r3
 8009250:	2b00      	cmp	r3, #0
 8009252:	f000 8319 	beq.w	8009888 <cppLoop+0x1fe0>
			HAL_Delay(1500);
 8009256:	f240 50dc 	movw	r0, #1500	; 0x5dc
 800925a:	f000 fc45 	bl	8009ae8 <HAL_Delay>
			led.LR(-1, 1);
 800925e:	2201      	movs	r2, #1
 8009260:	f04f 31ff 	mov.w	r1, #4294967295
 8009264:	4887      	ldr	r0, [pc, #540]	; (8009484 <cppLoop+0x1bdc>)
 8009266:	f7f9 f801 	bl	800226c <_ZN3LED2LREaa>

			HAL_Delay(3000);
 800926a:	f640 30b8 	movw	r0, #3000	; 0xbb8
 800926e:	f000 fc3b 	bl	8009ae8 <HAL_Delay>
			esc.on(BLDC_POWER, BLDC_POWER, BLDC_POWER, BLDC_POWER);
 8009272:	eddf 1a88 	vldr	s3, [pc, #544]	; 8009494 <cppLoop+0x1bec>
 8009276:	ed9f 1a87 	vldr	s2, [pc, #540]	; 8009494 <cppLoop+0x1bec>
 800927a:	eddf 0a86 	vldr	s1, [pc, #536]	; 8009494 <cppLoop+0x1bec>
 800927e:	ed9f 0a85 	vldr	s0, [pc, #532]	; 8009494 <cppLoop+0x1bec>
 8009282:	4885      	ldr	r0, [pc, #532]	; (8009498 <cppLoop+0x1bf0>)
 8009284:	f7f7 ffe4 	bl	8001250 <_ZN3ESC2onEffff>
			HAL_Delay(1000);
 8009288:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800928c:	f000 fc2c 	bl	8009ae8 <HAL_Delay>

			logger.start();
 8009290:	4884      	ldr	r0, [pc, #528]	; (80094a4 <cppLoop+0x1bfc>)
 8009292:	f7fb fcb7 	bl	8004c04 <_ZN6Logger5startEv>
			velocity_ctrl.start();
 8009296:	4884      	ldr	r0, [pc, #528]	; (80094a8 <cppLoop+0x1c00>)
 8009298:	f7fc fcab 	bl	8005bf2 <_ZN12VelocityCtrl5startEv>
			velocity_ctrl.setVelocity(1, 0);
 800929c:	eddf 0a83 	vldr	s1, [pc, #524]	; 80094ac <cppLoop+0x1c04>
 80092a0:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 80092a4:	4880      	ldr	r0, [pc, #512]	; (80094a8 <cppLoop+0x1c00>)
 80092a6:	f7fc fc37 	bl	8005b18 <_ZN12VelocityCtrl11setVelocityEff>

			HAL_Delay(1000);
 80092aa:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80092ae:	f000 fc1b 	bl	8009ae8 <HAL_Delay>

			logger.stop();
 80092b2:	487c      	ldr	r0, [pc, #496]	; (80094a4 <cppLoop+0x1bfc>)
 80092b4:	f7fb fcc5 	bl	8004c42 <_ZN6Logger4stopEv>
			velocity_ctrl.stop();
 80092b8:	487b      	ldr	r0, [pc, #492]	; (80094a8 <cppLoop+0x1c00>)
 80092ba:	f7fc fcad 	bl	8005c18 <_ZN12VelocityCtrl4stopEv>
			esc.off();
 80092be:	4876      	ldr	r0, [pc, #472]	; (8009498 <cppLoop+0x1bf0>)
 80092c0:	f7f8 f860 	bl	8001384 <_ZN3ESC3offEv>

			logger.saveLogs("SYSIDENT", "PIDRES.txt");
 80092c4:	4a7a      	ldr	r2, [pc, #488]	; (80094b0 <cppLoop+0x1c08>)
 80092c6:	497b      	ldr	r1, [pc, #492]	; (80094b4 <cppLoop+0x1c0c>)
 80092c8:	4876      	ldr	r0, [pc, #472]	; (80094a4 <cppLoop+0x1bfc>)
 80092ca:	f7fb fb96 	bl	80049fa <_ZN6Logger8saveLogsEPKcS1_>

			led.LR(-1, 0);
 80092ce:	2200      	movs	r2, #0
 80092d0:	f04f 31ff 	mov.w	r1, #4294967295
 80092d4:	486b      	ldr	r0, [pc, #428]	; (8009484 <cppLoop+0x1bdc>)
 80092d6:	f7f8 ffc9 	bl	800226c <_ZN3LED2LREaa>
		}
		break;
 80092da:	e2d5      	b.n	8009888 <cppLoop+0x1fe0>

	case 13:

		led.fullColor('W');
 80092dc:	2157      	movs	r1, #87	; 0x57
 80092de:	4869      	ldr	r0, [pc, #420]	; (8009484 <cppLoop+0x1bdc>)
 80092e0:	f7f8 ff08 	bl	80020f4 <_ZN3LED9fullColorEc>

		lcd_clear();
 80092e4:	f7f7 fedc 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 80092e8:	2100      	movs	r1, #0
 80092ea:	2000      	movs	r0, #0
 80092ec:	f7f7 fee8 	bl	80010c0 <lcd_locate>
		lcd_printf("LogRun2    ");
 80092f0:	4871      	ldr	r0, [pc, #452]	; (80094b8 <cppLoop+0x1c10>)
 80092f2:	f7f7 ff0f 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 80092f6:	2101      	movs	r1, #1
 80092f8:	2000      	movs	r0, #0
 80092fa:	f7f7 fee1 	bl	80010c0 <lcd_locate>
		lcd_printf("Start%3.1f", adj_max_velocity2);
 80092fe:	4b6f      	ldr	r3, [pc, #444]	; (80094bc <cppLoop+0x1c14>)
 8009300:	681b      	ldr	r3, [r3, #0]
 8009302:	4618      	mov	r0, r3
 8009304:	f7f7 f938 	bl	8000578 <__aeabi_f2d>
 8009308:	4603      	mov	r3, r0
 800930a:	460c      	mov	r4, r1
 800930c:	461a      	mov	r2, r3
 800930e:	4623      	mov	r3, r4
 8009310:	486b      	ldr	r0, [pc, #428]	; (80094c0 <cppLoop+0x1c18>)
 8009312:	f7f7 feff 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 8009316:	485e      	ldr	r0, [pc, #376]	; (8009490 <cppLoop+0x1be8>)
 8009318:	f7f8 fe88 	bl	800202c <_ZN8JoyStick8getValueEv>
 800931c:	4603      	mov	r3, r0
 800931e:	2b02      	cmp	r3, #2
 8009320:	bf0c      	ite	eq
 8009322:	2301      	moveq	r3, #1
 8009324:	2300      	movne	r3, #0
 8009326:	b2db      	uxtb	r3, r3
 8009328:	2b00      	cmp	r3, #0
 800932a:	f000 82af 	beq.w	800988c <cppLoop+0x1fe4>
			HAL_Delay(500);
 800932e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8009332:	f000 fbd9 	bl	8009ae8 <HAL_Delay>

			led.LR(1, -1);
 8009336:	f04f 32ff 	mov.w	r2, #4294967295
 800933a:	2101      	movs	r1, #1
 800933c:	4851      	ldr	r0, [pc, #324]	; (8009484 <cppLoop+0x1bdc>)
 800933e:	f7f8 ff95 	bl	800226c <_ZN3LED2LREaa>
			line_trace.setMode(THIRD_RUNNING);
 8009342:	2102      	movs	r1, #2
 8009344:	485f      	ldr	r0, [pc, #380]	; (80094c4 <cppLoop+0x1c1c>)
 8009346:	f7fa fefd 	bl	8004144 <_ZN9LineTrace7setModeEs>
			line_trace.setTargetVelocity(adj_min_velocity2);
 800934a:	4b5f      	ldr	r3, [pc, #380]	; (80094c8 <cppLoop+0x1c20>)
 800934c:	edd3 7a00 	vldr	s15, [r3]
 8009350:	eeb0 0a67 	vmov.f32	s0, s15
 8009354:	485b      	ldr	r0, [pc, #364]	; (80094c4 <cppLoop+0x1c1c>)
 8009356:	f7fa fcb2 	bl	8003cbe <_ZN9LineTrace17setTargetVelocityEf>
			line_trace.setMaxVelocity(adj_max_velocity2);
 800935a:	4b58      	ldr	r3, [pc, #352]	; (80094bc <cppLoop+0x1c14>)
 800935c:	edd3 7a00 	vldr	s15, [r3]
 8009360:	eeb0 0a67 	vmov.f32	s0, s15
 8009364:	4857      	ldr	r0, [pc, #348]	; (80094c4 <cppLoop+0x1c1c>)
 8009366:	f7fa fcba 	bl	8003cde <_ZN9LineTrace14setMaxVelocityEf>
			line_trace.setMinVelocity(adj_max_velocity2);
 800936a:	4b54      	ldr	r3, [pc, #336]	; (80094bc <cppLoop+0x1c14>)
 800936c:	edd3 7a00 	vldr	s15, [r3]
 8009370:	eeb0 0a67 	vmov.f32	s0, s15
 8009374:	4853      	ldr	r0, [pc, #332]	; (80094c4 <cppLoop+0x1c1c>)
 8009376:	f7fa fcd2 	bl	8003d1e <_ZN9LineTrace14setMinVelocityEf>
			line_trace.createVelocityTabeleFromSD();
 800937a:	4852      	ldr	r0, [pc, #328]	; (80094c4 <cppLoop+0x1c1c>)
 800937c:	f7fb f920 	bl	80045c0 <_ZN9LineTrace26createVelocityTabeleFromSDEv>

			//HAL_Delay(3000);
			//esc.on(BLDC_POWER*1.2, BLDC_POWER, BLDC_POWER, BLDC_POWER);
			HAL_Delay(1000);
 8009380:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8009384:	f000 fbb0 	bl	8009ae8 <HAL_Delay>

			line_trace.running();
 8009388:	484e      	ldr	r0, [pc, #312]	; (80094c4 <cppLoop+0x1c1c>)
 800938a:	f7fa ff1f 	bl	80041cc <_ZN9LineTrace7runningEv>

			esc.off();
 800938e:	4842      	ldr	r0, [pc, #264]	; (8009498 <cppLoop+0x1bf0>)
 8009390:	f7f7 fff8 	bl	8001384 <_ZN3ESC3offEv>

			led.LR(0, -1);
 8009394:	f04f 32ff 	mov.w	r2, #4294967295
 8009398:	2100      	movs	r1, #0
 800939a:	483a      	ldr	r0, [pc, #232]	; (8009484 <cppLoop+0x1bdc>)
 800939c:	f7f8 ff66 	bl	800226c <_ZN3LED2LREaa>
			sys_ident.inOutputSave();

			led.LR(-1, 0);
		}
		*/
		break;
 80093a0:	e274      	b.n	800988c <cppLoop+0x1fe4>

	case 14:
		led.fullColor('W');
 80093a2:	2157      	movs	r1, #87	; 0x57
 80093a4:	4837      	ldr	r0, [pc, #220]	; (8009484 <cppLoop+0x1bdc>)
 80093a6:	f7f8 fea5 	bl	80020f4 <_ZN3LED9fullColorEc>

		lcd_clear();
 80093aa:	f7f7 fe79 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 80093ae:	2100      	movs	r1, #0
 80093b0:	2000      	movs	r0, #0
 80093b2:	f7f7 fe85 	bl	80010c0 <lcd_locate>
		lcd_printf("LogRun1    ");
 80093b6:	4845      	ldr	r0, [pc, #276]	; (80094cc <cppLoop+0x1c24>)
 80093b8:	f7f7 feac 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 80093bc:	2101      	movs	r1, #1
 80093be:	2000      	movs	r0, #0
 80093c0:	f7f7 fe7e 	bl	80010c0 <lcd_locate>
		lcd_printf("Start%3.1f", adj_max_velocity);
 80093c4:	4b42      	ldr	r3, [pc, #264]	; (80094d0 <cppLoop+0x1c28>)
 80093c6:	681b      	ldr	r3, [r3, #0]
 80093c8:	4618      	mov	r0, r3
 80093ca:	f7f7 f8d5 	bl	8000578 <__aeabi_f2d>
 80093ce:	4603      	mov	r3, r0
 80093d0:	460c      	mov	r4, r1
 80093d2:	461a      	mov	r2, r3
 80093d4:	4623      	mov	r3, r4
 80093d6:	483a      	ldr	r0, [pc, #232]	; (80094c0 <cppLoop+0x1c18>)
 80093d8:	f7f7 fe9c 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 80093dc:	482c      	ldr	r0, [pc, #176]	; (8009490 <cppLoop+0x1be8>)
 80093de:	f7f8 fe25 	bl	800202c <_ZN8JoyStick8getValueEv>
 80093e2:	4603      	mov	r3, r0
 80093e4:	2b02      	cmp	r3, #2
 80093e6:	bf0c      	ite	eq
 80093e8:	2301      	moveq	r3, #1
 80093ea:	2300      	movne	r3, #0
 80093ec:	b2db      	uxtb	r3, r3
 80093ee:	2b00      	cmp	r3, #0
 80093f0:	f000 824e 	beq.w	8009890 <cppLoop+0x1fe8>
			HAL_Delay(500);
 80093f4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80093f8:	f000 fb76 	bl	8009ae8 <HAL_Delay>

			led.LR(1, -1);
 80093fc:	f04f 32ff 	mov.w	r2, #4294967295
 8009400:	2101      	movs	r1, #1
 8009402:	4820      	ldr	r0, [pc, #128]	; (8009484 <cppLoop+0x1bdc>)
 8009404:	f7f8 ff32 	bl	800226c <_ZN3LED2LREaa>
			line_trace.setMode(SECOND_RUNNING);
 8009408:	2101      	movs	r1, #1
 800940a:	482e      	ldr	r0, [pc, #184]	; (80094c4 <cppLoop+0x1c1c>)
 800940c:	f7fa fe9a 	bl	8004144 <_ZN9LineTrace7setModeEs>
			line_trace.setTargetVelocity(adj_min_velocity);
 8009410:	4b30      	ldr	r3, [pc, #192]	; (80094d4 <cppLoop+0x1c2c>)
 8009412:	edd3 7a00 	vldr	s15, [r3]
 8009416:	eeb0 0a67 	vmov.f32	s0, s15
 800941a:	482a      	ldr	r0, [pc, #168]	; (80094c4 <cppLoop+0x1c1c>)
 800941c:	f7fa fc4f 	bl	8003cbe <_ZN9LineTrace17setTargetVelocityEf>
			line_trace.setMaxVelocity(adj_max_velocity);
 8009420:	4b2b      	ldr	r3, [pc, #172]	; (80094d0 <cppLoop+0x1c28>)
 8009422:	edd3 7a00 	vldr	s15, [r3]
 8009426:	eeb0 0a67 	vmov.f32	s0, s15
 800942a:	4826      	ldr	r0, [pc, #152]	; (80094c4 <cppLoop+0x1c1c>)
 800942c:	f7fa fc57 	bl	8003cde <_ZN9LineTrace14setMaxVelocityEf>
			line_trace.setMinVelocity(adj_min_velocity);
 8009430:	4b28      	ldr	r3, [pc, #160]	; (80094d4 <cppLoop+0x1c2c>)
 8009432:	edd3 7a00 	vldr	s15, [r3]
 8009436:	eeb0 0a67 	vmov.f32	s0, s15
 800943a:	4822      	ldr	r0, [pc, #136]	; (80094c4 <cppLoop+0x1c1c>)
 800943c:	f7fa fc6f 	bl	8003d1e <_ZN9LineTrace14setMinVelocityEf>
			line_trace.createVelocityTabeleFromSD();
 8009440:	4820      	ldr	r0, [pc, #128]	; (80094c4 <cppLoop+0x1c1c>)
 8009442:	f7fb f8bd 	bl	80045c0 <_ZN9LineTrace26createVelocityTabeleFromSDEv>

			HAL_Delay(1000);
 8009446:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800944a:	f000 fb4d 	bl	8009ae8 <HAL_Delay>

			logger.start();
 800944e:	4815      	ldr	r0, [pc, #84]	; (80094a4 <cppLoop+0x1bfc>)
 8009450:	f7fb fbd8 	bl	8004c04 <_ZN6Logger5startEv>

			line_trace.running();
 8009454:	481b      	ldr	r0, [pc, #108]	; (80094c4 <cppLoop+0x1c1c>)
 8009456:	f7fa feb9 	bl	80041cc <_ZN9LineTrace7runningEv>

			logger.stop();
 800945a:	4812      	ldr	r0, [pc, #72]	; (80094a4 <cppLoop+0x1bfc>)
 800945c:	f7fb fbf1 	bl	8004c42 <_ZN6Logger4stopEv>
			logger.saveLogs("STATELOG", "CURVEL.txt");
 8009460:	4a1d      	ldr	r2, [pc, #116]	; (80094d8 <cppLoop+0x1c30>)
 8009462:	491e      	ldr	r1, [pc, #120]	; (80094dc <cppLoop+0x1c34>)
 8009464:	480f      	ldr	r0, [pc, #60]	; (80094a4 <cppLoop+0x1bfc>)
 8009466:	f7fb fac8 	bl	80049fa <_ZN6Logger8saveLogsEPKcS1_>
			logger.saveLogs2("STATELOG", "TARVEL.txt");
 800946a:	4a1d      	ldr	r2, [pc, #116]	; (80094e0 <cppLoop+0x1c38>)
 800946c:	491b      	ldr	r1, [pc, #108]	; (80094dc <cppLoop+0x1c34>)
 800946e:	480d      	ldr	r0, [pc, #52]	; (80094a4 <cppLoop+0x1bfc>)
 8009470:	f7fb fad7 	bl	8004a22 <_ZN6Logger9saveLogs2EPKcS1_>
;

			led.LR(0, -1);
 8009474:	f04f 32ff 	mov.w	r2, #4294967295
 8009478:	2100      	movs	r1, #0
 800947a:	4802      	ldr	r0, [pc, #8]	; (8009484 <cppLoop+0x1bdc>)
 800947c:	f7f8 fef6 	bl	800226c <_ZN3LED2LREaa>
		}

		break;
 8009480:	e206      	b.n	8009890 <cppLoop+0x1fe8>
 8009482:	bf00      	nop
 8009484:	20000548 	.word	0x20000548
 8009488:	08018ca4 	.word	0x08018ca4
 800948c:	08018ca8 	.word	0x08018ca8
 8009490:	2000053c 	.word	0x2000053c
 8009494:	3ea3d70a 	.word	0x3ea3d70a
 8009498:	20023898 	.word	0x20023898
 800949c:	08018cb0 	.word	0x08018cb0
 80094a0:	08018cb4 	.word	0x08018cb4
 80094a4:	2000056c 	.word	0x2000056c
 80094a8:	2002381c 	.word	0x2002381c
 80094ac:	00000000 	.word	0x00000000
 80094b0:	08018cc0 	.word	0x08018cc0
 80094b4:	08018ccc 	.word	0x08018ccc
 80094b8:	08018cd8 	.word	0x08018cd8
 80094bc:	2004815c 	.word	0x2004815c
 80094c0:	08018b7c 	.word	0x08018b7c
 80094c4:	2002389c 	.word	0x2002389c
 80094c8:	2004816c 	.word	0x2004816c
 80094cc:	08018ce4 	.word	0x08018ce4
 80094d0:	20048154 	.word	0x20048154
 80094d4:	20048164 	.word	0x20048164
 80094d8:	08018ba0 	.word	0x08018ba0
 80094dc:	08018b94 	.word	0x08018b94
 80094e0:	08018b88 	.word	0x08018b88

	case 15:
		led.fullColor('W');
 80094e4:	2157      	movs	r1, #87	; 0x57
 80094e6:	48ac      	ldr	r0, [pc, #688]	; (8009798 <cppLoop+0x1ef0>)
 80094e8:	f7f8 fe04 	bl	80020f4 <_ZN3LED9fullColorEc>

		lcd_clear();
 80094ec:	f7f7 fdd8 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 80094f0:	2100      	movs	r1, #0
 80094f2:	2000      	movs	r0, #0
 80094f4:	f7f7 fde4 	bl	80010c0 <lcd_locate>
		lcd_printf("Fast%4.2lf", abs(line_trace.getKp()*10000));
 80094f8:	48a8      	ldr	r0, [pc, #672]	; (800979c <cppLoop+0x1ef4>)
 80094fa:	f7fa fb5e 	bl	8003bba <_ZN9LineTrace5getKpEv>
 80094fe:	eeb0 7a40 	vmov.f32	s14, s0
 8009502:	eddf 7aa7 	vldr	s15, [pc, #668]	; 80097a0 <cppLoop+0x1ef8>
 8009506:	ee67 7a27 	vmul.f32	s15, s14, s15
 800950a:	eeb0 0a67 	vmov.f32	s0, s15
 800950e:	f7f9 f9b3 	bl	8002878 <_ZSt3absf>
 8009512:	ee10 3a10 	vmov	r3, s0
 8009516:	4618      	mov	r0, r3
 8009518:	f7f7 f82e 	bl	8000578 <__aeabi_f2d>
 800951c:	4603      	mov	r3, r0
 800951e:	460c      	mov	r4, r1
 8009520:	461a      	mov	r2, r3
 8009522:	4623      	mov	r3, r4
 8009524:	489f      	ldr	r0, [pc, #636]	; (80097a4 <cppLoop+0x1efc>)
 8009526:	f7f7 fdf5 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 800952a:	2101      	movs	r1, #1
 800952c:	2000      	movs	r0, #0
 800952e:	f7f7 fdc7 	bl	80010c0 <lcd_locate>
		lcd_printf("%4.2lf%4.2lf", abs(line_trace.getKi()*1000), abs(line_trace.getKd()*100000));
 8009532:	489a      	ldr	r0, [pc, #616]	; (800979c <cppLoop+0x1ef4>)
 8009534:	f7fa fb50 	bl	8003bd8 <_ZN9LineTrace5getKiEv>
 8009538:	eeb0 7a40 	vmov.f32	s14, s0
 800953c:	eddf 7a9a 	vldr	s15, [pc, #616]	; 80097a8 <cppLoop+0x1f00>
 8009540:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009544:	eeb0 0a67 	vmov.f32	s0, s15
 8009548:	f7f9 f996 	bl	8002878 <_ZSt3absf>
 800954c:	ee10 3a10 	vmov	r3, s0
 8009550:	4618      	mov	r0, r3
 8009552:	f7f7 f811 	bl	8000578 <__aeabi_f2d>
 8009556:	4605      	mov	r5, r0
 8009558:	460e      	mov	r6, r1
 800955a:	4890      	ldr	r0, [pc, #576]	; (800979c <cppLoop+0x1ef4>)
 800955c:	f7fa fb4b 	bl	8003bf6 <_ZN9LineTrace5getKdEv>
 8009560:	eeb0 7a40 	vmov.f32	s14, s0
 8009564:	eddf 7a91 	vldr	s15, [pc, #580]	; 80097ac <cppLoop+0x1f04>
 8009568:	ee67 7a27 	vmul.f32	s15, s14, s15
 800956c:	eeb0 0a67 	vmov.f32	s0, s15
 8009570:	f7f9 f982 	bl	8002878 <_ZSt3absf>
 8009574:	ee10 3a10 	vmov	r3, s0
 8009578:	4618      	mov	r0, r3
 800957a:	f7f6 fffd 	bl	8000578 <__aeabi_f2d>
 800957e:	4603      	mov	r3, r0
 8009580:	460c      	mov	r4, r1
 8009582:	e9cd 3400 	strd	r3, r4, [sp]
 8009586:	462a      	mov	r2, r5
 8009588:	4633      	mov	r3, r6
 800958a:	4889      	ldr	r0, [pc, #548]	; (80097b0 <cppLoop+0x1f08>)
 800958c:	f7f7 fdc2 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_U){
 8009590:	4888      	ldr	r0, [pc, #544]	; (80097b4 <cppLoop+0x1f0c>)
 8009592:	f7f8 fd4b 	bl	800202c <_ZN8JoyStick8getValueEv>
 8009596:	4603      	mov	r3, r0
 8009598:	2b08      	cmp	r3, #8
 800959a:	bf0c      	ite	eq
 800959c:	2301      	moveq	r3, #1
 800959e:	2300      	movne	r3, #0
 80095a0:	b2db      	uxtb	r3, r3
 80095a2:	2b00      	cmp	r3, #0
 80095a4:	d021      	beq.n	80095ea <cppLoop+0x1d42>
			led.LR(-1, 1);
 80095a6:	2201      	movs	r2, #1
 80095a8:	f04f 31ff 	mov.w	r1, #4294967295
 80095ac:	487a      	ldr	r0, [pc, #488]	; (8009798 <cppLoop+0x1ef0>)
 80095ae:	f7f8 fe5d 	bl	800226c <_ZN3LED2LREaa>
			HAL_Delay(300);
 80095b2:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80095b6:	f000 fa97 	bl	8009ae8 <HAL_Delay>

			selector++;
 80095ba:	4b7f      	ldr	r3, [pc, #508]	; (80097b8 <cppLoop+0x1f10>)
 80095bc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80095c0:	b29b      	uxth	r3, r3
 80095c2:	3301      	adds	r3, #1
 80095c4:	b29b      	uxth	r3, r3
 80095c6:	b21a      	sxth	r2, r3
 80095c8:	4b7b      	ldr	r3, [pc, #492]	; (80097b8 <cppLoop+0x1f10>)
 80095ca:	801a      	strh	r2, [r3, #0]
			if(selector >= 3) selector = 0;
 80095cc:	4b7a      	ldr	r3, [pc, #488]	; (80097b8 <cppLoop+0x1f10>)
 80095ce:	f9b3 3000 	ldrsh.w	r3, [r3]
 80095d2:	2b02      	cmp	r3, #2
 80095d4:	dd02      	ble.n	80095dc <cppLoop+0x1d34>
 80095d6:	4b78      	ldr	r3, [pc, #480]	; (80097b8 <cppLoop+0x1f10>)
 80095d8:	2200      	movs	r2, #0
 80095da:	801a      	strh	r2, [r3, #0]

			led.LR(-1, 0);
 80095dc:	2200      	movs	r2, #0
 80095de:	f04f 31ff 	mov.w	r1, #4294967295
 80095e2:	486d      	ldr	r0, [pc, #436]	; (8009798 <cppLoop+0x1ef0>)
 80095e4:	f7f8 fe42 	bl	800226c <_ZN3LED2LREaa>
			sd_write_array_float("PARAMS", "KD.TXT", 1, &adj_kd, OVER_WRITE);
			line_trace.setGain(adj_kp, adj_ki, adj_kd);

			led.LR(-1, 0);
		}
		break;
 80095e8:	e154      	b.n	8009894 <cppLoop+0x1fec>
		else if(joy_stick.getValue() == JOY_R){
 80095ea:	4872      	ldr	r0, [pc, #456]	; (80097b4 <cppLoop+0x1f0c>)
 80095ec:	f7f8 fd1e 	bl	800202c <_ZN8JoyStick8getValueEv>
 80095f0:	4603      	mov	r3, r0
 80095f2:	2b10      	cmp	r3, #16
 80095f4:	bf0c      	ite	eq
 80095f6:	2301      	moveq	r3, #1
 80095f8:	2300      	movne	r3, #0
 80095fa:	b2db      	uxtb	r3, r3
 80095fc:	2b00      	cmp	r3, #0
 80095fe:	d058      	beq.n	80096b2 <cppLoop+0x1e0a>
			led.LR(-1, 1);
 8009600:	2201      	movs	r2, #1
 8009602:	f04f 31ff 	mov.w	r1, #4294967295
 8009606:	4864      	ldr	r0, [pc, #400]	; (8009798 <cppLoop+0x1ef0>)
 8009608:	f7f8 fe30 	bl	800226c <_ZN3LED2LREaa>
			HAL_Delay(100);
 800960c:	2064      	movs	r0, #100	; 0x64
 800960e:	f000 fa6b 	bl	8009ae8 <HAL_Delay>
			if(selector == 0){
 8009612:	4b69      	ldr	r3, [pc, #420]	; (80097b8 <cppLoop+0x1f10>)
 8009614:	f9b3 3000 	ldrsh.w	r3, [r3]
 8009618:	2b00      	cmp	r3, #0
 800961a:	d113      	bne.n	8009644 <cppLoop+0x1d9c>
				adj_kp = adj_kp + 0.000001;
 800961c:	4b67      	ldr	r3, [pc, #412]	; (80097bc <cppLoop+0x1f14>)
 800961e:	681b      	ldr	r3, [r3, #0]
 8009620:	4618      	mov	r0, r3
 8009622:	f7f6 ffa9 	bl	8000578 <__aeabi_f2d>
 8009626:	a356      	add	r3, pc, #344	; (adr r3, 8009780 <cppLoop+0x1ed8>)
 8009628:	e9d3 2300 	ldrd	r2, r3, [r3]
 800962c:	f7f6 fe46 	bl	80002bc <__adddf3>
 8009630:	4603      	mov	r3, r0
 8009632:	460c      	mov	r4, r1
 8009634:	4618      	mov	r0, r3
 8009636:	4621      	mov	r1, r4
 8009638:	f7f7 faee 	bl	8000c18 <__aeabi_d2f>
 800963c:	4602      	mov	r2, r0
 800963e:	4b5f      	ldr	r3, [pc, #380]	; (80097bc <cppLoop+0x1f14>)
 8009640:	601a      	str	r2, [r3, #0]
 8009642:	e02b      	b.n	800969c <cppLoop+0x1df4>
			else if(selector == 1){
 8009644:	4b5c      	ldr	r3, [pc, #368]	; (80097b8 <cppLoop+0x1f10>)
 8009646:	f9b3 3000 	ldrsh.w	r3, [r3]
 800964a:	2b01      	cmp	r3, #1
 800964c:	d113      	bne.n	8009676 <cppLoop+0x1dce>
				adj_ki = adj_ki + 0.00001;
 800964e:	4b5c      	ldr	r3, [pc, #368]	; (80097c0 <cppLoop+0x1f18>)
 8009650:	681b      	ldr	r3, [r3, #0]
 8009652:	4618      	mov	r0, r3
 8009654:	f7f6 ff90 	bl	8000578 <__aeabi_f2d>
 8009658:	a34b      	add	r3, pc, #300	; (adr r3, 8009788 <cppLoop+0x1ee0>)
 800965a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800965e:	f7f6 fe2d 	bl	80002bc <__adddf3>
 8009662:	4603      	mov	r3, r0
 8009664:	460c      	mov	r4, r1
 8009666:	4618      	mov	r0, r3
 8009668:	4621      	mov	r1, r4
 800966a:	f7f7 fad5 	bl	8000c18 <__aeabi_d2f>
 800966e:	4602      	mov	r2, r0
 8009670:	4b53      	ldr	r3, [pc, #332]	; (80097c0 <cppLoop+0x1f18>)
 8009672:	601a      	str	r2, [r3, #0]
 8009674:	e012      	b.n	800969c <cppLoop+0x1df4>
				adj_kd = adj_kd + 0.0000001;
 8009676:	4b53      	ldr	r3, [pc, #332]	; (80097c4 <cppLoop+0x1f1c>)
 8009678:	681b      	ldr	r3, [r3, #0]
 800967a:	4618      	mov	r0, r3
 800967c:	f7f6 ff7c 	bl	8000578 <__aeabi_f2d>
 8009680:	a343      	add	r3, pc, #268	; (adr r3, 8009790 <cppLoop+0x1ee8>)
 8009682:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009686:	f7f6 fe19 	bl	80002bc <__adddf3>
 800968a:	4603      	mov	r3, r0
 800968c:	460c      	mov	r4, r1
 800968e:	4618      	mov	r0, r3
 8009690:	4621      	mov	r1, r4
 8009692:	f7f7 fac1 	bl	8000c18 <__aeabi_d2f>
 8009696:	4602      	mov	r2, r0
 8009698:	4b4a      	ldr	r3, [pc, #296]	; (80097c4 <cppLoop+0x1f1c>)
 800969a:	601a      	str	r2, [r3, #0]
			led.fullColor('R');
 800969c:	2152      	movs	r1, #82	; 0x52
 800969e:	483e      	ldr	r0, [pc, #248]	; (8009798 <cppLoop+0x1ef0>)
 80096a0:	f7f8 fd28 	bl	80020f4 <_ZN3LED9fullColorEc>
			led.LR(-1, 0);
 80096a4:	2200      	movs	r2, #0
 80096a6:	f04f 31ff 	mov.w	r1, #4294967295
 80096aa:	483b      	ldr	r0, [pc, #236]	; (8009798 <cppLoop+0x1ef0>)
 80096ac:	f7f8 fdde 	bl	800226c <_ZN3LED2LREaa>
		break;
 80096b0:	e0f0      	b.n	8009894 <cppLoop+0x1fec>
		else if(joy_stick.getValue() == JOY_L){
 80096b2:	4840      	ldr	r0, [pc, #256]	; (80097b4 <cppLoop+0x1f0c>)
 80096b4:	f7f8 fcba 	bl	800202c <_ZN8JoyStick8getValueEv>
 80096b8:	4603      	mov	r3, r0
 80096ba:	2b01      	cmp	r3, #1
 80096bc:	bf0c      	ite	eq
 80096be:	2301      	moveq	r3, #1
 80096c0:	2300      	movne	r3, #0
 80096c2:	b2db      	uxtb	r3, r3
 80096c4:	2b00      	cmp	r3, #0
 80096c6:	d07f      	beq.n	80097c8 <cppLoop+0x1f20>
			led.LR(-1, 1);
 80096c8:	2201      	movs	r2, #1
 80096ca:	f04f 31ff 	mov.w	r1, #4294967295
 80096ce:	4832      	ldr	r0, [pc, #200]	; (8009798 <cppLoop+0x1ef0>)
 80096d0:	f7f8 fdcc 	bl	800226c <_ZN3LED2LREaa>
			HAL_Delay(100);
 80096d4:	2064      	movs	r0, #100	; 0x64
 80096d6:	f000 fa07 	bl	8009ae8 <HAL_Delay>
			if(selector == 0){
 80096da:	4b37      	ldr	r3, [pc, #220]	; (80097b8 <cppLoop+0x1f10>)
 80096dc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80096e0:	2b00      	cmp	r3, #0
 80096e2:	d113      	bne.n	800970c <cppLoop+0x1e64>
				adj_kp = adj_kp - 0.000001;
 80096e4:	4b35      	ldr	r3, [pc, #212]	; (80097bc <cppLoop+0x1f14>)
 80096e6:	681b      	ldr	r3, [r3, #0]
 80096e8:	4618      	mov	r0, r3
 80096ea:	f7f6 ff45 	bl	8000578 <__aeabi_f2d>
 80096ee:	a324      	add	r3, pc, #144	; (adr r3, 8009780 <cppLoop+0x1ed8>)
 80096f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096f4:	f7f6 fde0 	bl	80002b8 <__aeabi_dsub>
 80096f8:	4603      	mov	r3, r0
 80096fa:	460c      	mov	r4, r1
 80096fc:	4618      	mov	r0, r3
 80096fe:	4621      	mov	r1, r4
 8009700:	f7f7 fa8a 	bl	8000c18 <__aeabi_d2f>
 8009704:	4602      	mov	r2, r0
 8009706:	4b2d      	ldr	r3, [pc, #180]	; (80097bc <cppLoop+0x1f14>)
 8009708:	601a      	str	r2, [r3, #0]
 800970a:	e02b      	b.n	8009764 <cppLoop+0x1ebc>
			else if(selector == 1){
 800970c:	4b2a      	ldr	r3, [pc, #168]	; (80097b8 <cppLoop+0x1f10>)
 800970e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8009712:	2b01      	cmp	r3, #1
 8009714:	d113      	bne.n	800973e <cppLoop+0x1e96>
				adj_ki = adj_ki - 0.00001;
 8009716:	4b2a      	ldr	r3, [pc, #168]	; (80097c0 <cppLoop+0x1f18>)
 8009718:	681b      	ldr	r3, [r3, #0]
 800971a:	4618      	mov	r0, r3
 800971c:	f7f6 ff2c 	bl	8000578 <__aeabi_f2d>
 8009720:	a319      	add	r3, pc, #100	; (adr r3, 8009788 <cppLoop+0x1ee0>)
 8009722:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009726:	f7f6 fdc7 	bl	80002b8 <__aeabi_dsub>
 800972a:	4603      	mov	r3, r0
 800972c:	460c      	mov	r4, r1
 800972e:	4618      	mov	r0, r3
 8009730:	4621      	mov	r1, r4
 8009732:	f7f7 fa71 	bl	8000c18 <__aeabi_d2f>
 8009736:	4602      	mov	r2, r0
 8009738:	4b21      	ldr	r3, [pc, #132]	; (80097c0 <cppLoop+0x1f18>)
 800973a:	601a      	str	r2, [r3, #0]
 800973c:	e012      	b.n	8009764 <cppLoop+0x1ebc>
				adj_kd = adj_kd - 0.0000001;
 800973e:	4b21      	ldr	r3, [pc, #132]	; (80097c4 <cppLoop+0x1f1c>)
 8009740:	681b      	ldr	r3, [r3, #0]
 8009742:	4618      	mov	r0, r3
 8009744:	f7f6 ff18 	bl	8000578 <__aeabi_f2d>
 8009748:	a311      	add	r3, pc, #68	; (adr r3, 8009790 <cppLoop+0x1ee8>)
 800974a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800974e:	f7f6 fdb3 	bl	80002b8 <__aeabi_dsub>
 8009752:	4603      	mov	r3, r0
 8009754:	460c      	mov	r4, r1
 8009756:	4618      	mov	r0, r3
 8009758:	4621      	mov	r1, r4
 800975a:	f7f7 fa5d 	bl	8000c18 <__aeabi_d2f>
 800975e:	4602      	mov	r2, r0
 8009760:	4b18      	ldr	r3, [pc, #96]	; (80097c4 <cppLoop+0x1f1c>)
 8009762:	601a      	str	r2, [r3, #0]
			led.fullColor('R');
 8009764:	2152      	movs	r1, #82	; 0x52
 8009766:	480c      	ldr	r0, [pc, #48]	; (8009798 <cppLoop+0x1ef0>)
 8009768:	f7f8 fcc4 	bl	80020f4 <_ZN3LED9fullColorEc>
			led.LR(-1, 0);
 800976c:	2200      	movs	r2, #0
 800976e:	f04f 31ff 	mov.w	r1, #4294967295
 8009772:	4809      	ldr	r0, [pc, #36]	; (8009798 <cppLoop+0x1ef0>)
 8009774:	f7f8 fd7a 	bl	800226c <_ZN3LED2LREaa>
		break;
 8009778:	e08c      	b.n	8009894 <cppLoop+0x1fec>
 800977a:	bf00      	nop
 800977c:	f3af 8000 	nop.w
 8009780:	a0b5ed8d 	.word	0xa0b5ed8d
 8009784:	3eb0c6f7 	.word	0x3eb0c6f7
 8009788:	88e368f1 	.word	0x88e368f1
 800978c:	3ee4f8b5 	.word	0x3ee4f8b5
 8009790:	9abcaf48 	.word	0x9abcaf48
 8009794:	3e7ad7f2 	.word	0x3e7ad7f2
 8009798:	20000548 	.word	0x20000548
 800979c:	2002389c 	.word	0x2002389c
 80097a0:	461c4000 	.word	0x461c4000
 80097a4:	08018cf0 	.word	0x08018cf0
 80097a8:	447a0000 	.word	0x447a0000
 80097ac:	47c35000 	.word	0x47c35000
 80097b0:	08018b34 	.word	0x08018b34
 80097b4:	2000053c 	.word	0x2000053c
 80097b8:	20048110 	.word	0x20048110
 80097bc:	2004811c 	.word	0x2004811c
 80097c0:	20048124 	.word	0x20048124
 80097c4:	2004812c 	.word	0x2004812c
		else if(joy_stick.getValue() == JOY_C){
 80097c8:	4836      	ldr	r0, [pc, #216]	; (80098a4 <cppLoop+0x1ffc>)
 80097ca:	f7f8 fc2f 	bl	800202c <_ZN8JoyStick8getValueEv>
 80097ce:	4603      	mov	r3, r0
 80097d0:	2b02      	cmp	r3, #2
 80097d2:	bf0c      	ite	eq
 80097d4:	2301      	moveq	r3, #1
 80097d6:	2300      	movne	r3, #0
 80097d8:	b2db      	uxtb	r3, r3
 80097da:	2b00      	cmp	r3, #0
 80097dc:	d05a      	beq.n	8009894 <cppLoop+0x1fec>
			led.LR(-1, 1);
 80097de:	2201      	movs	r2, #1
 80097e0:	f04f 31ff 	mov.w	r1, #4294967295
 80097e4:	4830      	ldr	r0, [pc, #192]	; (80098a8 <cppLoop+0x2000>)
 80097e6:	f7f8 fd41 	bl	800226c <_ZN3LED2LREaa>
			HAL_Delay(300);
 80097ea:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80097ee:	f000 f97b 	bl	8009ae8 <HAL_Delay>
			sd_write_array_float("PARAMS", "KP.TXT", 1, &adj_kp, OVER_WRITE);
 80097f2:	2300      	movs	r3, #0
 80097f4:	9300      	str	r3, [sp, #0]
 80097f6:	4b2d      	ldr	r3, [pc, #180]	; (80098ac <cppLoop+0x2004>)
 80097f8:	2201      	movs	r2, #1
 80097fa:	492d      	ldr	r1, [pc, #180]	; (80098b0 <cppLoop+0x2008>)
 80097fc:	482d      	ldr	r0, [pc, #180]	; (80098b4 <cppLoop+0x200c>)
 80097fe:	f7f7 ffff 	bl	8001800 <sd_write_array_float>
			sd_write_array_float("PARAMS", "KI.TXT", 1, &adj_ki, OVER_WRITE);
 8009802:	2300      	movs	r3, #0
 8009804:	9300      	str	r3, [sp, #0]
 8009806:	4b2c      	ldr	r3, [pc, #176]	; (80098b8 <cppLoop+0x2010>)
 8009808:	2201      	movs	r2, #1
 800980a:	492c      	ldr	r1, [pc, #176]	; (80098bc <cppLoop+0x2014>)
 800980c:	4829      	ldr	r0, [pc, #164]	; (80098b4 <cppLoop+0x200c>)
 800980e:	f7f7 fff7 	bl	8001800 <sd_write_array_float>
			sd_write_array_float("PARAMS", "KD.TXT", 1, &adj_kd, OVER_WRITE);
 8009812:	2300      	movs	r3, #0
 8009814:	9300      	str	r3, [sp, #0]
 8009816:	4b2a      	ldr	r3, [pc, #168]	; (80098c0 <cppLoop+0x2018>)
 8009818:	2201      	movs	r2, #1
 800981a:	492a      	ldr	r1, [pc, #168]	; (80098c4 <cppLoop+0x201c>)
 800981c:	4825      	ldr	r0, [pc, #148]	; (80098b4 <cppLoop+0x200c>)
 800981e:	f7f7 ffef 	bl	8001800 <sd_write_array_float>
			line_trace.setGain(adj_kp, adj_ki, adj_kd);
 8009822:	4b22      	ldr	r3, [pc, #136]	; (80098ac <cppLoop+0x2004>)
 8009824:	edd3 7a00 	vldr	s15, [r3]
 8009828:	4b23      	ldr	r3, [pc, #140]	; (80098b8 <cppLoop+0x2010>)
 800982a:	ed93 7a00 	vldr	s14, [r3]
 800982e:	4b24      	ldr	r3, [pc, #144]	; (80098c0 <cppLoop+0x2018>)
 8009830:	edd3 6a00 	vldr	s13, [r3]
 8009834:	eeb0 1a66 	vmov.f32	s2, s13
 8009838:	eef0 0a47 	vmov.f32	s1, s14
 800983c:	eeb0 0a67 	vmov.f32	s0, s15
 8009840:	4821      	ldr	r0, [pc, #132]	; (80098c8 <cppLoop+0x2020>)
 8009842:	f7fa f9a1 	bl	8003b88 <_ZN9LineTrace7setGainEfff>
			led.LR(-1, 0);
 8009846:	2200      	movs	r2, #0
 8009848:	f04f 31ff 	mov.w	r1, #4294967295
 800984c:	4816      	ldr	r0, [pc, #88]	; (80098a8 <cppLoop+0x2000>)
 800984e:	f7f8 fd0d 	bl	800226c <_ZN3LED2LREaa>
		break;
 8009852:	e01f      	b.n	8009894 <cppLoop+0x1fec>

	default:
		break;
 8009854:	bf00      	nop
 8009856:	e01e      	b.n	8009896 <cppLoop+0x1fee>
		break;
 8009858:	bf00      	nop
 800985a:	e01c      	b.n	8009896 <cppLoop+0x1fee>
		break;
 800985c:	bf00      	nop
 800985e:	e01a      	b.n	8009896 <cppLoop+0x1fee>
		break;
 8009860:	bf00      	nop
 8009862:	e018      	b.n	8009896 <cppLoop+0x1fee>
		break;
 8009864:	bf00      	nop
 8009866:	e016      	b.n	8009896 <cppLoop+0x1fee>
		break;
 8009868:	bf00      	nop
 800986a:	e014      	b.n	8009896 <cppLoop+0x1fee>
		break;
 800986c:	bf00      	nop
 800986e:	e012      	b.n	8009896 <cppLoop+0x1fee>
		break;
 8009870:	bf00      	nop
 8009872:	e010      	b.n	8009896 <cppLoop+0x1fee>
		break;
 8009874:	bf00      	nop
 8009876:	e00e      	b.n	8009896 <cppLoop+0x1fee>
		break;
 8009878:	bf00      	nop
 800987a:	e00c      	b.n	8009896 <cppLoop+0x1fee>
		break;
 800987c:	bf00      	nop
 800987e:	e00a      	b.n	8009896 <cppLoop+0x1fee>
		break;
 8009880:	bf00      	nop
 8009882:	e008      	b.n	8009896 <cppLoop+0x1fee>
		break;
 8009884:	bf00      	nop
 8009886:	e006      	b.n	8009896 <cppLoop+0x1fee>
		break;
 8009888:	bf00      	nop
 800988a:	e004      	b.n	8009896 <cppLoop+0x1fee>
		break;
 800988c:	bf00      	nop
 800988e:	e002      	b.n	8009896 <cppLoop+0x1fee>
		break;
 8009890:	bf00      	nop
 8009892:	e000      	b.n	8009896 <cppLoop+0x1fee>
		break;
 8009894:	bf00      	nop

	}

	HAL_Delay(30);
 8009896:	201e      	movs	r0, #30
 8009898:	f000 f926 	bl	8009ae8 <HAL_Delay>

}
 800989c:	bf00      	nop
 800989e:	370c      	adds	r7, #12
 80098a0:	46bd      	mov	sp, r7
 80098a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80098a4:	2000053c 	.word	0x2000053c
 80098a8:	20000548 	.word	0x20000548
 80098ac:	2004811c 	.word	0x2004811c
 80098b0:	08018cfc 	.word	0x08018cfc
 80098b4:	08018b50 	.word	0x08018b50
 80098b8:	20048124 	.word	0x20048124
 80098bc:	08018d04 	.word	0x08018d04
 80098c0:	2004812c 	.word	0x2004812c
 80098c4:	08018d0c 	.word	0x08018d0c
 80098c8:	2002389c 	.word	0x2002389c

080098cc <_Z41__static_initialization_and_destruction_0ii>:

void prameterSttingMode()
{

}
 80098cc:	b580      	push	{r7, lr}
 80098ce:	b088      	sub	sp, #32
 80098d0:	af06      	add	r7, sp, #24
 80098d2:	6078      	str	r0, [r7, #4]
 80098d4:	6039      	str	r1, [r7, #0]
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	2b01      	cmp	r3, #1
 80098da:	d142      	bne.n	8009962 <_Z41__static_initialization_and_destruction_0ii+0x96>
 80098dc:	683b      	ldr	r3, [r7, #0]
 80098de:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80098e2:	4293      	cmp	r3, r2
 80098e4:	d13d      	bne.n	8009962 <_Z41__static_initialization_and_destruction_0ii+0x96>
LineSensor line_sensor;
 80098e6:	4821      	ldr	r0, [pc, #132]	; (800996c <_Z41__static_initialization_and_destruction_0ii+0xa0>)
 80098e8:	f7f8 fcf8 	bl	80022dc <_ZN10LineSensorC1Ev>
SideSensor side_sensor;
 80098ec:	4820      	ldr	r0, [pc, #128]	; (8009970 <_Z41__static_initialization_and_destruction_0ii+0xa4>)
 80098ee:	f7fb fcbb 	bl	8005268 <_ZN10SideSensorC1Ev>
JoyStick joy_stick;
 80098f2:	4820      	ldr	r0, [pc, #128]	; (8009974 <_Z41__static_initialization_and_destruction_0ii+0xa8>)
 80098f4:	f7f8 fb8e 	bl	8002014 <_ZN8JoyStickC1Ev>
Motor motor;
 80098f8:	481f      	ldr	r0, [pc, #124]	; (8009978 <_Z41__static_initialization_and_destruction_0ii+0xac>)
 80098fa:	f7fb f9b3 	bl	8004c64 <_ZN5MotorC1Ev>
IMU imu;
 80098fe:	481f      	ldr	r0, [pc, #124]	; (800997c <_Z41__static_initialization_and_destruction_0ii+0xb0>)
 8009900:	f7f8 f996 	bl	8001c30 <_ZN3IMUC1Ev>
Logger logger;
 8009904:	481e      	ldr	r0, [pc, #120]	; (8009980 <_Z41__static_initialization_and_destruction_0ii+0xb4>)
 8009906:	f7fa ff4b 	bl	80047a0 <_ZN6LoggerC1Ev>
Encoder encoder;
 800990a:	481e      	ldr	r0, [pc, #120]	; (8009984 <_Z41__static_initialization_and_destruction_0ii+0xb8>)
 800990c:	f7f7 fd5e 	bl	80013cc <_ZN7EncoderC1Ev>
VelocityCtrl velocity_ctrl(&motor, &encoder, &imu);
 8009910:	4b1a      	ldr	r3, [pc, #104]	; (800997c <_Z41__static_initialization_and_destruction_0ii+0xb0>)
 8009912:	4a1c      	ldr	r2, [pc, #112]	; (8009984 <_Z41__static_initialization_and_destruction_0ii+0xb8>)
 8009914:	4918      	ldr	r1, [pc, #96]	; (8009978 <_Z41__static_initialization_and_destruction_0ii+0xac>)
 8009916:	481c      	ldr	r0, [pc, #112]	; (8009988 <_Z41__static_initialization_and_destruction_0ii+0xbc>)
 8009918:	f7fb ffc8 	bl	80058ac <_ZN12VelocityCtrlC1EP5MotorP7EncoderP3IMU>
Odometry odometry(&encoder, &imu, &velocity_ctrl);
 800991c:	4b1a      	ldr	r3, [pc, #104]	; (8009988 <_Z41__static_initialization_and_destruction_0ii+0xbc>)
 800991e:	4a17      	ldr	r2, [pc, #92]	; (800997c <_Z41__static_initialization_and_destruction_0ii+0xb0>)
 8009920:	4918      	ldr	r1, [pc, #96]	; (8009984 <_Z41__static_initialization_and_destruction_0ii+0xb8>)
 8009922:	481a      	ldr	r0, [pc, #104]	; (800998c <_Z41__static_initialization_and_destruction_0ii+0xc0>)
 8009924:	f7fb fa84 	bl	8004e30 <_ZN8OdometryC1EP7EncoderP3IMUP12VelocityCtrl>
ESC esc;
 8009928:	4819      	ldr	r0, [pc, #100]	; (8009990 <_Z41__static_initialization_and_destruction_0ii+0xc4>)
 800992a:	f7f7 fc53 	bl	80011d4 <_ZN3ESCC1Ev>
LineTrace line_trace(&motor, &line_sensor, &velocity_ctrl, &side_sensor, &encoder, &odometry, &logger, &imu, &esc);
 800992e:	4b18      	ldr	r3, [pc, #96]	; (8009990 <_Z41__static_initialization_and_destruction_0ii+0xc4>)
 8009930:	9305      	str	r3, [sp, #20]
 8009932:	4b12      	ldr	r3, [pc, #72]	; (800997c <_Z41__static_initialization_and_destruction_0ii+0xb0>)
 8009934:	9304      	str	r3, [sp, #16]
 8009936:	4b12      	ldr	r3, [pc, #72]	; (8009980 <_Z41__static_initialization_and_destruction_0ii+0xb4>)
 8009938:	9303      	str	r3, [sp, #12]
 800993a:	4b14      	ldr	r3, [pc, #80]	; (800998c <_Z41__static_initialization_and_destruction_0ii+0xc0>)
 800993c:	9302      	str	r3, [sp, #8]
 800993e:	4b11      	ldr	r3, [pc, #68]	; (8009984 <_Z41__static_initialization_and_destruction_0ii+0xb8>)
 8009940:	9301      	str	r3, [sp, #4]
 8009942:	4b0b      	ldr	r3, [pc, #44]	; (8009970 <_Z41__static_initialization_and_destruction_0ii+0xa4>)
 8009944:	9300      	str	r3, [sp, #0]
 8009946:	4b10      	ldr	r3, [pc, #64]	; (8009988 <_Z41__static_initialization_and_destruction_0ii+0xbc>)
 8009948:	4a08      	ldr	r2, [pc, #32]	; (800996c <_Z41__static_initialization_and_destruction_0ii+0xa0>)
 800994a:	490b      	ldr	r1, [pc, #44]	; (8009978 <_Z41__static_initialization_and_destruction_0ii+0xac>)
 800994c:	4811      	ldr	r0, [pc, #68]	; (8009994 <_Z41__static_initialization_and_destruction_0ii+0xc8>)
 800994e:	f7f8 ffa3 	bl	8002898 <_ZN9LineTraceC1EP5MotorP10LineSensorP12VelocityCtrlP10SideSensorP7EncoderP8OdometryP6LoggerP3IMUP3ESC>
SystemIdentification sys_ident(&logger, &motor);
 8009952:	4a09      	ldr	r2, [pc, #36]	; (8009978 <_Z41__static_initialization_and_destruction_0ii+0xac>)
 8009954:	490a      	ldr	r1, [pc, #40]	; (8009980 <_Z41__static_initialization_and_destruction_0ii+0xb4>)
 8009956:	4810      	ldr	r0, [pc, #64]	; (8009998 <_Z41__static_initialization_and_destruction_0ii+0xcc>)
 8009958:	f7fb fde0 	bl	800551c <_ZN20SystemIdentificationC1EP6LoggerP5Motor>
PathFollowing path_following;
 800995c:	480f      	ldr	r0, [pc, #60]	; (800999c <_Z41__static_initialization_and_destruction_0ii+0xd0>)
 800995e:	f7fb fb15 	bl	8004f8c <_ZN13PathFollowingC1Ev>
}
 8009962:	bf00      	nop
 8009964:	3708      	adds	r7, #8
 8009966:	46bd      	mov	sp, r7
 8009968:	bd80      	pop	{r7, pc}
 800996a:	bf00      	nop
 800996c:	20000238 	.word	0x20000238
 8009970:	20000530 	.word	0x20000530
 8009974:	2000053c 	.word	0x2000053c
 8009978:	20000544 	.word	0x20000544
 800997c:	20000558 	.word	0x20000558
 8009980:	2000056c 	.word	0x2000056c
 8009984:	200237f8 	.word	0x200237f8
 8009988:	2002381c 	.word	0x2002381c
 800998c:	20023858 	.word	0x20023858
 8009990:	20023898 	.word	0x20023898
 8009994:	2002389c 	.word	0x2002389c
 8009998:	200307dc 	.word	0x200307dc
 800999c:	200309e8 	.word	0x200309e8

080099a0 <_GLOBAL__sub_I_line_sensor>:
 80099a0:	b580      	push	{r7, lr}
 80099a2:	af00      	add	r7, sp, #0
 80099a4:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80099a8:	2001      	movs	r0, #1
 80099aa:	f7ff ff8f 	bl	80098cc <_Z41__static_initialization_and_destruction_0ii>
 80099ae:	bd80      	pop	{r7, pc}

080099b0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80099b0:	f8df d034 	ldr.w	sp, [pc, #52]	; 80099e8 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80099b4:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80099b6:	e003      	b.n	80099c0 <LoopCopyDataInit>

080099b8 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80099b8:	4b0c      	ldr	r3, [pc, #48]	; (80099ec <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80099ba:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80099bc:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80099be:	3104      	adds	r1, #4

080099c0 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80099c0:	480b      	ldr	r0, [pc, #44]	; (80099f0 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80099c2:	4b0c      	ldr	r3, [pc, #48]	; (80099f4 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80099c4:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80099c6:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80099c8:	d3f6      	bcc.n	80099b8 <CopyDataInit>
  ldr  r2, =_sbss
 80099ca:	4a0b      	ldr	r2, [pc, #44]	; (80099f8 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80099cc:	e002      	b.n	80099d4 <LoopFillZerobss>

080099ce <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80099ce:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80099d0:	f842 3b04 	str.w	r3, [r2], #4

080099d4 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80099d4:	4b09      	ldr	r3, [pc, #36]	; (80099fc <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80099d6:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80099d8:	d3f9      	bcc.n	80099ce <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80099da:	f7fd fe6b 	bl	80076b4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80099de:	f00a fd7d 	bl	80144dc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80099e2:	f7fc f9a5 	bl	8005d30 <main>
  bx  lr    
 80099e6:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80099e8:	20050000 	.word	0x20050000
  ldr  r3, =_sidata
 80099ec:	08019128 	.word	0x08019128
  ldr  r0, =_sdata
 80099f0:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80099f4:	200001dc 	.word	0x200001dc
  ldr  r2, =_sbss
 80099f8:	200001e0 	.word	0x200001e0
  ldr  r3, = _ebss
 80099fc:	2004cb70 	.word	0x2004cb70

08009a00 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8009a00:	e7fe      	b.n	8009a00 <ADC_IRQHandler>
	...

08009a04 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8009a04:	b580      	push	{r7, lr}
 8009a06:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8009a08:	4b0e      	ldr	r3, [pc, #56]	; (8009a44 <HAL_Init+0x40>)
 8009a0a:	681b      	ldr	r3, [r3, #0]
 8009a0c:	4a0d      	ldr	r2, [pc, #52]	; (8009a44 <HAL_Init+0x40>)
 8009a0e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8009a12:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8009a14:	4b0b      	ldr	r3, [pc, #44]	; (8009a44 <HAL_Init+0x40>)
 8009a16:	681b      	ldr	r3, [r3, #0]
 8009a18:	4a0a      	ldr	r2, [pc, #40]	; (8009a44 <HAL_Init+0x40>)
 8009a1a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8009a1e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8009a20:	4b08      	ldr	r3, [pc, #32]	; (8009a44 <HAL_Init+0x40>)
 8009a22:	681b      	ldr	r3, [r3, #0]
 8009a24:	4a07      	ldr	r2, [pc, #28]	; (8009a44 <HAL_Init+0x40>)
 8009a26:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009a2a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8009a2c:	2003      	movs	r0, #3
 8009a2e:	f000 fd51 	bl	800a4d4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8009a32:	2000      	movs	r0, #0
 8009a34:	f000 f808 	bl	8009a48 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8009a38:	f7fd f88c 	bl	8006b54 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8009a3c:	2300      	movs	r3, #0
}
 8009a3e:	4618      	mov	r0, r3
 8009a40:	bd80      	pop	{r7, pc}
 8009a42:	bf00      	nop
 8009a44:	40023c00 	.word	0x40023c00

08009a48 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8009a48:	b580      	push	{r7, lr}
 8009a4a:	b082      	sub	sp, #8
 8009a4c:	af00      	add	r7, sp, #0
 8009a4e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8009a50:	4b12      	ldr	r3, [pc, #72]	; (8009a9c <HAL_InitTick+0x54>)
 8009a52:	681a      	ldr	r2, [r3, #0]
 8009a54:	4b12      	ldr	r3, [pc, #72]	; (8009aa0 <HAL_InitTick+0x58>)
 8009a56:	781b      	ldrb	r3, [r3, #0]
 8009a58:	4619      	mov	r1, r3
 8009a5a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8009a5e:	fbb3 f3f1 	udiv	r3, r3, r1
 8009a62:	fbb2 f3f3 	udiv	r3, r2, r3
 8009a66:	4618      	mov	r0, r3
 8009a68:	f000 fd69 	bl	800a53e <HAL_SYSTICK_Config>
 8009a6c:	4603      	mov	r3, r0
 8009a6e:	2b00      	cmp	r3, #0
 8009a70:	d001      	beq.n	8009a76 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8009a72:	2301      	movs	r3, #1
 8009a74:	e00e      	b.n	8009a94 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	2b0f      	cmp	r3, #15
 8009a7a:	d80a      	bhi.n	8009a92 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8009a7c:	2200      	movs	r2, #0
 8009a7e:	6879      	ldr	r1, [r7, #4]
 8009a80:	f04f 30ff 	mov.w	r0, #4294967295
 8009a84:	f000 fd31 	bl	800a4ea <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8009a88:	4a06      	ldr	r2, [pc, #24]	; (8009aa4 <HAL_InitTick+0x5c>)
 8009a8a:	687b      	ldr	r3, [r7, #4]
 8009a8c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8009a8e:	2300      	movs	r3, #0
 8009a90:	e000      	b.n	8009a94 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8009a92:	2301      	movs	r3, #1
}
 8009a94:	4618      	mov	r0, r3
 8009a96:	3708      	adds	r7, #8
 8009a98:	46bd      	mov	sp, r7
 8009a9a:	bd80      	pop	{r7, pc}
 8009a9c:	20000000 	.word	0x20000000
 8009aa0:	20000008 	.word	0x20000008
 8009aa4:	20000004 	.word	0x20000004

08009aa8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8009aa8:	b480      	push	{r7}
 8009aaa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8009aac:	4b06      	ldr	r3, [pc, #24]	; (8009ac8 <HAL_IncTick+0x20>)
 8009aae:	781b      	ldrb	r3, [r3, #0]
 8009ab0:	461a      	mov	r2, r3
 8009ab2:	4b06      	ldr	r3, [pc, #24]	; (8009acc <HAL_IncTick+0x24>)
 8009ab4:	681b      	ldr	r3, [r3, #0]
 8009ab6:	4413      	add	r3, r2
 8009ab8:	4a04      	ldr	r2, [pc, #16]	; (8009acc <HAL_IncTick+0x24>)
 8009aba:	6013      	str	r3, [r2, #0]
}
 8009abc:	bf00      	nop
 8009abe:	46bd      	mov	sp, r7
 8009ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ac4:	4770      	bx	lr
 8009ac6:	bf00      	nop
 8009ac8:	20000008 	.word	0x20000008
 8009acc:	2004aaf8 	.word	0x2004aaf8

08009ad0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8009ad0:	b480      	push	{r7}
 8009ad2:	af00      	add	r7, sp, #0
  return uwTick;
 8009ad4:	4b03      	ldr	r3, [pc, #12]	; (8009ae4 <HAL_GetTick+0x14>)
 8009ad6:	681b      	ldr	r3, [r3, #0]
}
 8009ad8:	4618      	mov	r0, r3
 8009ada:	46bd      	mov	sp, r7
 8009adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ae0:	4770      	bx	lr
 8009ae2:	bf00      	nop
 8009ae4:	2004aaf8 	.word	0x2004aaf8

08009ae8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8009ae8:	b580      	push	{r7, lr}
 8009aea:	b084      	sub	sp, #16
 8009aec:	af00      	add	r7, sp, #0
 8009aee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8009af0:	f7ff ffee 	bl	8009ad0 <HAL_GetTick>
 8009af4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8009af6:	687b      	ldr	r3, [r7, #4]
 8009af8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8009afa:	68fb      	ldr	r3, [r7, #12]
 8009afc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009b00:	d005      	beq.n	8009b0e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8009b02:	4b09      	ldr	r3, [pc, #36]	; (8009b28 <HAL_Delay+0x40>)
 8009b04:	781b      	ldrb	r3, [r3, #0]
 8009b06:	461a      	mov	r2, r3
 8009b08:	68fb      	ldr	r3, [r7, #12]
 8009b0a:	4413      	add	r3, r2
 8009b0c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8009b0e:	bf00      	nop
 8009b10:	f7ff ffde 	bl	8009ad0 <HAL_GetTick>
 8009b14:	4602      	mov	r2, r0
 8009b16:	68bb      	ldr	r3, [r7, #8]
 8009b18:	1ad3      	subs	r3, r2, r3
 8009b1a:	68fa      	ldr	r2, [r7, #12]
 8009b1c:	429a      	cmp	r2, r3
 8009b1e:	d8f7      	bhi.n	8009b10 <HAL_Delay+0x28>
  {
  }
}
 8009b20:	bf00      	nop
 8009b22:	3710      	adds	r7, #16
 8009b24:	46bd      	mov	sp, r7
 8009b26:	bd80      	pop	{r7, pc}
 8009b28:	20000008 	.word	0x20000008

08009b2c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8009b2c:	b580      	push	{r7, lr}
 8009b2e:	b084      	sub	sp, #16
 8009b30:	af00      	add	r7, sp, #0
 8009b32:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8009b34:	2300      	movs	r3, #0
 8009b36:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8009b38:	687b      	ldr	r3, [r7, #4]
 8009b3a:	2b00      	cmp	r3, #0
 8009b3c:	d101      	bne.n	8009b42 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8009b3e:	2301      	movs	r3, #1
 8009b40:	e033      	b.n	8009baa <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8009b42:	687b      	ldr	r3, [r7, #4]
 8009b44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009b46:	2b00      	cmp	r3, #0
 8009b48:	d109      	bne.n	8009b5e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8009b4a:	6878      	ldr	r0, [r7, #4]
 8009b4c:	f7fd f82a 	bl	8006ba4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	2200      	movs	r2, #0
 8009b54:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8009b56:	687b      	ldr	r3, [r7, #4]
 8009b58:	2200      	movs	r2, #0
 8009b5a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8009b5e:	687b      	ldr	r3, [r7, #4]
 8009b60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009b62:	f003 0310 	and.w	r3, r3, #16
 8009b66:	2b00      	cmp	r3, #0
 8009b68:	d118      	bne.n	8009b9c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8009b6a:	687b      	ldr	r3, [r7, #4]
 8009b6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009b6e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8009b72:	f023 0302 	bic.w	r3, r3, #2
 8009b76:	f043 0202 	orr.w	r2, r3, #2
 8009b7a:	687b      	ldr	r3, [r7, #4]
 8009b7c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8009b7e:	6878      	ldr	r0, [r7, #4]
 8009b80:	f000 fa5a 	bl	800a038 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	2200      	movs	r2, #0
 8009b88:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009b8e:	f023 0303 	bic.w	r3, r3, #3
 8009b92:	f043 0201 	orr.w	r2, r3, #1
 8009b96:	687b      	ldr	r3, [r7, #4]
 8009b98:	641a      	str	r2, [r3, #64]	; 0x40
 8009b9a:	e001      	b.n	8009ba0 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8009b9c:	2301      	movs	r3, #1
 8009b9e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	2200      	movs	r2, #0
 8009ba4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8009ba8:	7bfb      	ldrb	r3, [r7, #15]
}
 8009baa:	4618      	mov	r0, r3
 8009bac:	3710      	adds	r7, #16
 8009bae:	46bd      	mov	sp, r7
 8009bb0:	bd80      	pop	{r7, pc}
	...

08009bb4 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8009bb4:	b580      	push	{r7, lr}
 8009bb6:	b086      	sub	sp, #24
 8009bb8:	af00      	add	r7, sp, #0
 8009bba:	60f8      	str	r0, [r7, #12]
 8009bbc:	60b9      	str	r1, [r7, #8]
 8009bbe:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8009bc0:	2300      	movs	r3, #0
 8009bc2:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8009bc4:	68fb      	ldr	r3, [r7, #12]
 8009bc6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009bca:	2b01      	cmp	r3, #1
 8009bcc:	d101      	bne.n	8009bd2 <HAL_ADC_Start_DMA+0x1e>
 8009bce:	2302      	movs	r3, #2
 8009bd0:	e0cc      	b.n	8009d6c <HAL_ADC_Start_DMA+0x1b8>
 8009bd2:	68fb      	ldr	r3, [r7, #12]
 8009bd4:	2201      	movs	r2, #1
 8009bd6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8009bda:	68fb      	ldr	r3, [r7, #12]
 8009bdc:	681b      	ldr	r3, [r3, #0]
 8009bde:	689b      	ldr	r3, [r3, #8]
 8009be0:	f003 0301 	and.w	r3, r3, #1
 8009be4:	2b01      	cmp	r3, #1
 8009be6:	d018      	beq.n	8009c1a <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8009be8:	68fb      	ldr	r3, [r7, #12]
 8009bea:	681b      	ldr	r3, [r3, #0]
 8009bec:	689a      	ldr	r2, [r3, #8]
 8009bee:	68fb      	ldr	r3, [r7, #12]
 8009bf0:	681b      	ldr	r3, [r3, #0]
 8009bf2:	f042 0201 	orr.w	r2, r2, #1
 8009bf6:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8009bf8:	4b5e      	ldr	r3, [pc, #376]	; (8009d74 <HAL_ADC_Start_DMA+0x1c0>)
 8009bfa:	681b      	ldr	r3, [r3, #0]
 8009bfc:	4a5e      	ldr	r2, [pc, #376]	; (8009d78 <HAL_ADC_Start_DMA+0x1c4>)
 8009bfe:	fba2 2303 	umull	r2, r3, r2, r3
 8009c02:	0c9a      	lsrs	r2, r3, #18
 8009c04:	4613      	mov	r3, r2
 8009c06:	005b      	lsls	r3, r3, #1
 8009c08:	4413      	add	r3, r2
 8009c0a:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8009c0c:	e002      	b.n	8009c14 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8009c0e:	693b      	ldr	r3, [r7, #16]
 8009c10:	3b01      	subs	r3, #1
 8009c12:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8009c14:	693b      	ldr	r3, [r7, #16]
 8009c16:	2b00      	cmp	r3, #0
 8009c18:	d1f9      	bne.n	8009c0e <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8009c1a:	68fb      	ldr	r3, [r7, #12]
 8009c1c:	681b      	ldr	r3, [r3, #0]
 8009c1e:	689b      	ldr	r3, [r3, #8]
 8009c20:	f003 0301 	and.w	r3, r3, #1
 8009c24:	2b01      	cmp	r3, #1
 8009c26:	f040 80a0 	bne.w	8009d6a <HAL_ADC_Start_DMA+0x1b6>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8009c2a:	68fb      	ldr	r3, [r7, #12]
 8009c2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009c2e:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8009c32:	f023 0301 	bic.w	r3, r3, #1
 8009c36:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8009c3a:	68fb      	ldr	r3, [r7, #12]
 8009c3c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8009c3e:	68fb      	ldr	r3, [r7, #12]
 8009c40:	681b      	ldr	r3, [r3, #0]
 8009c42:	685b      	ldr	r3, [r3, #4]
 8009c44:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009c48:	2b00      	cmp	r3, #0
 8009c4a:	d007      	beq.n	8009c5c <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8009c4c:	68fb      	ldr	r3, [r7, #12]
 8009c4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009c50:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8009c54:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8009c58:	68fb      	ldr	r3, [r7, #12]
 8009c5a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8009c5c:	68fb      	ldr	r3, [r7, #12]
 8009c5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009c60:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8009c64:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009c68:	d106      	bne.n	8009c78 <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8009c6a:	68fb      	ldr	r3, [r7, #12]
 8009c6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009c6e:	f023 0206 	bic.w	r2, r3, #6
 8009c72:	68fb      	ldr	r3, [r7, #12]
 8009c74:	645a      	str	r2, [r3, #68]	; 0x44
 8009c76:	e002      	b.n	8009c7e <HAL_ADC_Start_DMA+0xca>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8009c78:	68fb      	ldr	r3, [r7, #12]
 8009c7a:	2200      	movs	r2, #0
 8009c7c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8009c7e:	68fb      	ldr	r3, [r7, #12]
 8009c80:	2200      	movs	r2, #0
 8009c82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8009c86:	4b3d      	ldr	r3, [pc, #244]	; (8009d7c <HAL_ADC_Start_DMA+0x1c8>)
 8009c88:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8009c8a:	68fb      	ldr	r3, [r7, #12]
 8009c8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009c8e:	4a3c      	ldr	r2, [pc, #240]	; (8009d80 <HAL_ADC_Start_DMA+0x1cc>)
 8009c90:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8009c92:	68fb      	ldr	r3, [r7, #12]
 8009c94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009c96:	4a3b      	ldr	r2, [pc, #236]	; (8009d84 <HAL_ADC_Start_DMA+0x1d0>)
 8009c98:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8009c9a:	68fb      	ldr	r3, [r7, #12]
 8009c9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009c9e:	4a3a      	ldr	r2, [pc, #232]	; (8009d88 <HAL_ADC_Start_DMA+0x1d4>)
 8009ca0:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8009ca2:	68fb      	ldr	r3, [r7, #12]
 8009ca4:	681b      	ldr	r3, [r3, #0]
 8009ca6:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8009caa:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8009cac:	68fb      	ldr	r3, [r7, #12]
 8009cae:	681b      	ldr	r3, [r3, #0]
 8009cb0:	685a      	ldr	r2, [r3, #4]
 8009cb2:	68fb      	ldr	r3, [r7, #12]
 8009cb4:	681b      	ldr	r3, [r3, #0]
 8009cb6:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8009cba:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8009cbc:	68fb      	ldr	r3, [r7, #12]
 8009cbe:	681b      	ldr	r3, [r3, #0]
 8009cc0:	689a      	ldr	r2, [r3, #8]
 8009cc2:	68fb      	ldr	r3, [r7, #12]
 8009cc4:	681b      	ldr	r3, [r3, #0]
 8009cc6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009cca:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8009ccc:	68fb      	ldr	r3, [r7, #12]
 8009cce:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8009cd0:	68fb      	ldr	r3, [r7, #12]
 8009cd2:	681b      	ldr	r3, [r3, #0]
 8009cd4:	334c      	adds	r3, #76	; 0x4c
 8009cd6:	4619      	mov	r1, r3
 8009cd8:	68ba      	ldr	r2, [r7, #8]
 8009cda:	687b      	ldr	r3, [r7, #4]
 8009cdc:	f000 fcea 	bl	800a6b4 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8009ce0:	697b      	ldr	r3, [r7, #20]
 8009ce2:	685b      	ldr	r3, [r3, #4]
 8009ce4:	f003 031f 	and.w	r3, r3, #31
 8009ce8:	2b00      	cmp	r3, #0
 8009cea:	d12a      	bne.n	8009d42 <HAL_ADC_Start_DMA+0x18e>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8009cec:	68fb      	ldr	r3, [r7, #12]
 8009cee:	681b      	ldr	r3, [r3, #0]
 8009cf0:	4a26      	ldr	r2, [pc, #152]	; (8009d8c <HAL_ADC_Start_DMA+0x1d8>)
 8009cf2:	4293      	cmp	r3, r2
 8009cf4:	d015      	beq.n	8009d22 <HAL_ADC_Start_DMA+0x16e>
 8009cf6:	68fb      	ldr	r3, [r7, #12]
 8009cf8:	681b      	ldr	r3, [r3, #0]
 8009cfa:	4a25      	ldr	r2, [pc, #148]	; (8009d90 <HAL_ADC_Start_DMA+0x1dc>)
 8009cfc:	4293      	cmp	r3, r2
 8009cfe:	d105      	bne.n	8009d0c <HAL_ADC_Start_DMA+0x158>
 8009d00:	4b1e      	ldr	r3, [pc, #120]	; (8009d7c <HAL_ADC_Start_DMA+0x1c8>)
 8009d02:	685b      	ldr	r3, [r3, #4]
 8009d04:	f003 031f 	and.w	r3, r3, #31
 8009d08:	2b00      	cmp	r3, #0
 8009d0a:	d00a      	beq.n	8009d22 <HAL_ADC_Start_DMA+0x16e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8009d0c:	68fb      	ldr	r3, [r7, #12]
 8009d0e:	681b      	ldr	r3, [r3, #0]
 8009d10:	4a20      	ldr	r2, [pc, #128]	; (8009d94 <HAL_ADC_Start_DMA+0x1e0>)
 8009d12:	4293      	cmp	r3, r2
 8009d14:	d129      	bne.n	8009d6a <HAL_ADC_Start_DMA+0x1b6>
 8009d16:	4b19      	ldr	r3, [pc, #100]	; (8009d7c <HAL_ADC_Start_DMA+0x1c8>)
 8009d18:	685b      	ldr	r3, [r3, #4]
 8009d1a:	f003 031f 	and.w	r3, r3, #31
 8009d1e:	2b0f      	cmp	r3, #15
 8009d20:	d823      	bhi.n	8009d6a <HAL_ADC_Start_DMA+0x1b6>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8009d22:	68fb      	ldr	r3, [r7, #12]
 8009d24:	681b      	ldr	r3, [r3, #0]
 8009d26:	689b      	ldr	r3, [r3, #8]
 8009d28:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8009d2c:	2b00      	cmp	r3, #0
 8009d2e:	d11c      	bne.n	8009d6a <HAL_ADC_Start_DMA+0x1b6>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8009d30:	68fb      	ldr	r3, [r7, #12]
 8009d32:	681b      	ldr	r3, [r3, #0]
 8009d34:	689a      	ldr	r2, [r3, #8]
 8009d36:	68fb      	ldr	r3, [r7, #12]
 8009d38:	681b      	ldr	r3, [r3, #0]
 8009d3a:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8009d3e:	609a      	str	r2, [r3, #8]
 8009d40:	e013      	b.n	8009d6a <HAL_ADC_Start_DMA+0x1b6>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8009d42:	68fb      	ldr	r3, [r7, #12]
 8009d44:	681b      	ldr	r3, [r3, #0]
 8009d46:	4a11      	ldr	r2, [pc, #68]	; (8009d8c <HAL_ADC_Start_DMA+0x1d8>)
 8009d48:	4293      	cmp	r3, r2
 8009d4a:	d10e      	bne.n	8009d6a <HAL_ADC_Start_DMA+0x1b6>
 8009d4c:	68fb      	ldr	r3, [r7, #12]
 8009d4e:	681b      	ldr	r3, [r3, #0]
 8009d50:	689b      	ldr	r3, [r3, #8]
 8009d52:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8009d56:	2b00      	cmp	r3, #0
 8009d58:	d107      	bne.n	8009d6a <HAL_ADC_Start_DMA+0x1b6>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8009d5a:	68fb      	ldr	r3, [r7, #12]
 8009d5c:	681b      	ldr	r3, [r3, #0]
 8009d5e:	689a      	ldr	r2, [r3, #8]
 8009d60:	68fb      	ldr	r3, [r7, #12]
 8009d62:	681b      	ldr	r3, [r3, #0]
 8009d64:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8009d68:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 8009d6a:	2300      	movs	r3, #0
}
 8009d6c:	4618      	mov	r0, r3
 8009d6e:	3718      	adds	r7, #24
 8009d70:	46bd      	mov	sp, r7
 8009d72:	bd80      	pop	{r7, pc}
 8009d74:	20000000 	.word	0x20000000
 8009d78:	431bde83 	.word	0x431bde83
 8009d7c:	40012300 	.word	0x40012300
 8009d80:	0800a231 	.word	0x0800a231
 8009d84:	0800a2eb 	.word	0x0800a2eb
 8009d88:	0800a307 	.word	0x0800a307
 8009d8c:	40012000 	.word	0x40012000
 8009d90:	40012100 	.word	0x40012100
 8009d94:	40012200 	.word	0x40012200

08009d98 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8009d98:	b480      	push	{r7}
 8009d9a:	b083      	sub	sp, #12
 8009d9c:	af00      	add	r7, sp, #0
 8009d9e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8009da0:	bf00      	nop
 8009da2:	370c      	adds	r7, #12
 8009da4:	46bd      	mov	sp, r7
 8009da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009daa:	4770      	bx	lr

08009dac <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8009dac:	b480      	push	{r7}
 8009dae:	b083      	sub	sp, #12
 8009db0:	af00      	add	r7, sp, #0
 8009db2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8009db4:	bf00      	nop
 8009db6:	370c      	adds	r7, #12
 8009db8:	46bd      	mov	sp, r7
 8009dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dbe:	4770      	bx	lr

08009dc0 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8009dc0:	b480      	push	{r7}
 8009dc2:	b083      	sub	sp, #12
 8009dc4:	af00      	add	r7, sp, #0
 8009dc6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8009dc8:	bf00      	nop
 8009dca:	370c      	adds	r7, #12
 8009dcc:	46bd      	mov	sp, r7
 8009dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dd2:	4770      	bx	lr

08009dd4 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8009dd4:	b480      	push	{r7}
 8009dd6:	b085      	sub	sp, #20
 8009dd8:	af00      	add	r7, sp, #0
 8009dda:	6078      	str	r0, [r7, #4]
 8009ddc:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8009dde:	2300      	movs	r3, #0
 8009de0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8009de2:	687b      	ldr	r3, [r7, #4]
 8009de4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009de8:	2b01      	cmp	r3, #1
 8009dea:	d101      	bne.n	8009df0 <HAL_ADC_ConfigChannel+0x1c>
 8009dec:	2302      	movs	r3, #2
 8009dee:	e113      	b.n	800a018 <HAL_ADC_ConfigChannel+0x244>
 8009df0:	687b      	ldr	r3, [r7, #4]
 8009df2:	2201      	movs	r2, #1
 8009df4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8009df8:	683b      	ldr	r3, [r7, #0]
 8009dfa:	681b      	ldr	r3, [r3, #0]
 8009dfc:	2b09      	cmp	r3, #9
 8009dfe:	d925      	bls.n	8009e4c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8009e00:	687b      	ldr	r3, [r7, #4]
 8009e02:	681b      	ldr	r3, [r3, #0]
 8009e04:	68d9      	ldr	r1, [r3, #12]
 8009e06:	683b      	ldr	r3, [r7, #0]
 8009e08:	681b      	ldr	r3, [r3, #0]
 8009e0a:	b29b      	uxth	r3, r3
 8009e0c:	461a      	mov	r2, r3
 8009e0e:	4613      	mov	r3, r2
 8009e10:	005b      	lsls	r3, r3, #1
 8009e12:	4413      	add	r3, r2
 8009e14:	3b1e      	subs	r3, #30
 8009e16:	2207      	movs	r2, #7
 8009e18:	fa02 f303 	lsl.w	r3, r2, r3
 8009e1c:	43da      	mvns	r2, r3
 8009e1e:	687b      	ldr	r3, [r7, #4]
 8009e20:	681b      	ldr	r3, [r3, #0]
 8009e22:	400a      	ands	r2, r1
 8009e24:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8009e26:	687b      	ldr	r3, [r7, #4]
 8009e28:	681b      	ldr	r3, [r3, #0]
 8009e2a:	68d9      	ldr	r1, [r3, #12]
 8009e2c:	683b      	ldr	r3, [r7, #0]
 8009e2e:	689a      	ldr	r2, [r3, #8]
 8009e30:	683b      	ldr	r3, [r7, #0]
 8009e32:	681b      	ldr	r3, [r3, #0]
 8009e34:	b29b      	uxth	r3, r3
 8009e36:	4618      	mov	r0, r3
 8009e38:	4603      	mov	r3, r0
 8009e3a:	005b      	lsls	r3, r3, #1
 8009e3c:	4403      	add	r3, r0
 8009e3e:	3b1e      	subs	r3, #30
 8009e40:	409a      	lsls	r2, r3
 8009e42:	687b      	ldr	r3, [r7, #4]
 8009e44:	681b      	ldr	r3, [r3, #0]
 8009e46:	430a      	orrs	r2, r1
 8009e48:	60da      	str	r2, [r3, #12]
 8009e4a:	e022      	b.n	8009e92 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	681b      	ldr	r3, [r3, #0]
 8009e50:	6919      	ldr	r1, [r3, #16]
 8009e52:	683b      	ldr	r3, [r7, #0]
 8009e54:	681b      	ldr	r3, [r3, #0]
 8009e56:	b29b      	uxth	r3, r3
 8009e58:	461a      	mov	r2, r3
 8009e5a:	4613      	mov	r3, r2
 8009e5c:	005b      	lsls	r3, r3, #1
 8009e5e:	4413      	add	r3, r2
 8009e60:	2207      	movs	r2, #7
 8009e62:	fa02 f303 	lsl.w	r3, r2, r3
 8009e66:	43da      	mvns	r2, r3
 8009e68:	687b      	ldr	r3, [r7, #4]
 8009e6a:	681b      	ldr	r3, [r3, #0]
 8009e6c:	400a      	ands	r2, r1
 8009e6e:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	681b      	ldr	r3, [r3, #0]
 8009e74:	6919      	ldr	r1, [r3, #16]
 8009e76:	683b      	ldr	r3, [r7, #0]
 8009e78:	689a      	ldr	r2, [r3, #8]
 8009e7a:	683b      	ldr	r3, [r7, #0]
 8009e7c:	681b      	ldr	r3, [r3, #0]
 8009e7e:	b29b      	uxth	r3, r3
 8009e80:	4618      	mov	r0, r3
 8009e82:	4603      	mov	r3, r0
 8009e84:	005b      	lsls	r3, r3, #1
 8009e86:	4403      	add	r3, r0
 8009e88:	409a      	lsls	r2, r3
 8009e8a:	687b      	ldr	r3, [r7, #4]
 8009e8c:	681b      	ldr	r3, [r3, #0]
 8009e8e:	430a      	orrs	r2, r1
 8009e90:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8009e92:	683b      	ldr	r3, [r7, #0]
 8009e94:	685b      	ldr	r3, [r3, #4]
 8009e96:	2b06      	cmp	r3, #6
 8009e98:	d824      	bhi.n	8009ee4 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8009e9a:	687b      	ldr	r3, [r7, #4]
 8009e9c:	681b      	ldr	r3, [r3, #0]
 8009e9e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8009ea0:	683b      	ldr	r3, [r7, #0]
 8009ea2:	685a      	ldr	r2, [r3, #4]
 8009ea4:	4613      	mov	r3, r2
 8009ea6:	009b      	lsls	r3, r3, #2
 8009ea8:	4413      	add	r3, r2
 8009eaa:	3b05      	subs	r3, #5
 8009eac:	221f      	movs	r2, #31
 8009eae:	fa02 f303 	lsl.w	r3, r2, r3
 8009eb2:	43da      	mvns	r2, r3
 8009eb4:	687b      	ldr	r3, [r7, #4]
 8009eb6:	681b      	ldr	r3, [r3, #0]
 8009eb8:	400a      	ands	r2, r1
 8009eba:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8009ebc:	687b      	ldr	r3, [r7, #4]
 8009ebe:	681b      	ldr	r3, [r3, #0]
 8009ec0:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8009ec2:	683b      	ldr	r3, [r7, #0]
 8009ec4:	681b      	ldr	r3, [r3, #0]
 8009ec6:	b29b      	uxth	r3, r3
 8009ec8:	4618      	mov	r0, r3
 8009eca:	683b      	ldr	r3, [r7, #0]
 8009ecc:	685a      	ldr	r2, [r3, #4]
 8009ece:	4613      	mov	r3, r2
 8009ed0:	009b      	lsls	r3, r3, #2
 8009ed2:	4413      	add	r3, r2
 8009ed4:	3b05      	subs	r3, #5
 8009ed6:	fa00 f203 	lsl.w	r2, r0, r3
 8009eda:	687b      	ldr	r3, [r7, #4]
 8009edc:	681b      	ldr	r3, [r3, #0]
 8009ede:	430a      	orrs	r2, r1
 8009ee0:	635a      	str	r2, [r3, #52]	; 0x34
 8009ee2:	e04c      	b.n	8009f7e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8009ee4:	683b      	ldr	r3, [r7, #0]
 8009ee6:	685b      	ldr	r3, [r3, #4]
 8009ee8:	2b0c      	cmp	r3, #12
 8009eea:	d824      	bhi.n	8009f36 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	681b      	ldr	r3, [r3, #0]
 8009ef0:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8009ef2:	683b      	ldr	r3, [r7, #0]
 8009ef4:	685a      	ldr	r2, [r3, #4]
 8009ef6:	4613      	mov	r3, r2
 8009ef8:	009b      	lsls	r3, r3, #2
 8009efa:	4413      	add	r3, r2
 8009efc:	3b23      	subs	r3, #35	; 0x23
 8009efe:	221f      	movs	r2, #31
 8009f00:	fa02 f303 	lsl.w	r3, r2, r3
 8009f04:	43da      	mvns	r2, r3
 8009f06:	687b      	ldr	r3, [r7, #4]
 8009f08:	681b      	ldr	r3, [r3, #0]
 8009f0a:	400a      	ands	r2, r1
 8009f0c:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8009f0e:	687b      	ldr	r3, [r7, #4]
 8009f10:	681b      	ldr	r3, [r3, #0]
 8009f12:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8009f14:	683b      	ldr	r3, [r7, #0]
 8009f16:	681b      	ldr	r3, [r3, #0]
 8009f18:	b29b      	uxth	r3, r3
 8009f1a:	4618      	mov	r0, r3
 8009f1c:	683b      	ldr	r3, [r7, #0]
 8009f1e:	685a      	ldr	r2, [r3, #4]
 8009f20:	4613      	mov	r3, r2
 8009f22:	009b      	lsls	r3, r3, #2
 8009f24:	4413      	add	r3, r2
 8009f26:	3b23      	subs	r3, #35	; 0x23
 8009f28:	fa00 f203 	lsl.w	r2, r0, r3
 8009f2c:	687b      	ldr	r3, [r7, #4]
 8009f2e:	681b      	ldr	r3, [r3, #0]
 8009f30:	430a      	orrs	r2, r1
 8009f32:	631a      	str	r2, [r3, #48]	; 0x30
 8009f34:	e023      	b.n	8009f7e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8009f36:	687b      	ldr	r3, [r7, #4]
 8009f38:	681b      	ldr	r3, [r3, #0]
 8009f3a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8009f3c:	683b      	ldr	r3, [r7, #0]
 8009f3e:	685a      	ldr	r2, [r3, #4]
 8009f40:	4613      	mov	r3, r2
 8009f42:	009b      	lsls	r3, r3, #2
 8009f44:	4413      	add	r3, r2
 8009f46:	3b41      	subs	r3, #65	; 0x41
 8009f48:	221f      	movs	r2, #31
 8009f4a:	fa02 f303 	lsl.w	r3, r2, r3
 8009f4e:	43da      	mvns	r2, r3
 8009f50:	687b      	ldr	r3, [r7, #4]
 8009f52:	681b      	ldr	r3, [r3, #0]
 8009f54:	400a      	ands	r2, r1
 8009f56:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8009f58:	687b      	ldr	r3, [r7, #4]
 8009f5a:	681b      	ldr	r3, [r3, #0]
 8009f5c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8009f5e:	683b      	ldr	r3, [r7, #0]
 8009f60:	681b      	ldr	r3, [r3, #0]
 8009f62:	b29b      	uxth	r3, r3
 8009f64:	4618      	mov	r0, r3
 8009f66:	683b      	ldr	r3, [r7, #0]
 8009f68:	685a      	ldr	r2, [r3, #4]
 8009f6a:	4613      	mov	r3, r2
 8009f6c:	009b      	lsls	r3, r3, #2
 8009f6e:	4413      	add	r3, r2
 8009f70:	3b41      	subs	r3, #65	; 0x41
 8009f72:	fa00 f203 	lsl.w	r2, r0, r3
 8009f76:	687b      	ldr	r3, [r7, #4]
 8009f78:	681b      	ldr	r3, [r3, #0]
 8009f7a:	430a      	orrs	r2, r1
 8009f7c:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8009f7e:	4b29      	ldr	r3, [pc, #164]	; (800a024 <HAL_ADC_ConfigChannel+0x250>)
 8009f80:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8009f82:	687b      	ldr	r3, [r7, #4]
 8009f84:	681b      	ldr	r3, [r3, #0]
 8009f86:	4a28      	ldr	r2, [pc, #160]	; (800a028 <HAL_ADC_ConfigChannel+0x254>)
 8009f88:	4293      	cmp	r3, r2
 8009f8a:	d10f      	bne.n	8009fac <HAL_ADC_ConfigChannel+0x1d8>
 8009f8c:	683b      	ldr	r3, [r7, #0]
 8009f8e:	681b      	ldr	r3, [r3, #0]
 8009f90:	2b12      	cmp	r3, #18
 8009f92:	d10b      	bne.n	8009fac <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8009f94:	68fb      	ldr	r3, [r7, #12]
 8009f96:	685b      	ldr	r3, [r3, #4]
 8009f98:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8009f9c:	68fb      	ldr	r3, [r7, #12]
 8009f9e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8009fa0:	68fb      	ldr	r3, [r7, #12]
 8009fa2:	685b      	ldr	r3, [r3, #4]
 8009fa4:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8009fa8:	68fb      	ldr	r3, [r7, #12]
 8009faa:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	681b      	ldr	r3, [r3, #0]
 8009fb0:	4a1d      	ldr	r2, [pc, #116]	; (800a028 <HAL_ADC_ConfigChannel+0x254>)
 8009fb2:	4293      	cmp	r3, r2
 8009fb4:	d12b      	bne.n	800a00e <HAL_ADC_ConfigChannel+0x23a>
 8009fb6:	683b      	ldr	r3, [r7, #0]
 8009fb8:	681b      	ldr	r3, [r3, #0]
 8009fba:	4a1c      	ldr	r2, [pc, #112]	; (800a02c <HAL_ADC_ConfigChannel+0x258>)
 8009fbc:	4293      	cmp	r3, r2
 8009fbe:	d003      	beq.n	8009fc8 <HAL_ADC_ConfigChannel+0x1f4>
 8009fc0:	683b      	ldr	r3, [r7, #0]
 8009fc2:	681b      	ldr	r3, [r3, #0]
 8009fc4:	2b11      	cmp	r3, #17
 8009fc6:	d122      	bne.n	800a00e <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8009fc8:	68fb      	ldr	r3, [r7, #12]
 8009fca:	685b      	ldr	r3, [r3, #4]
 8009fcc:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8009fd0:	68fb      	ldr	r3, [r7, #12]
 8009fd2:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8009fd4:	68fb      	ldr	r3, [r7, #12]
 8009fd6:	685b      	ldr	r3, [r3, #4]
 8009fd8:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8009fdc:	68fb      	ldr	r3, [r7, #12]
 8009fde:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8009fe0:	683b      	ldr	r3, [r7, #0]
 8009fe2:	681b      	ldr	r3, [r3, #0]
 8009fe4:	4a11      	ldr	r2, [pc, #68]	; (800a02c <HAL_ADC_ConfigChannel+0x258>)
 8009fe6:	4293      	cmp	r3, r2
 8009fe8:	d111      	bne.n	800a00e <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8009fea:	4b11      	ldr	r3, [pc, #68]	; (800a030 <HAL_ADC_ConfigChannel+0x25c>)
 8009fec:	681b      	ldr	r3, [r3, #0]
 8009fee:	4a11      	ldr	r2, [pc, #68]	; (800a034 <HAL_ADC_ConfigChannel+0x260>)
 8009ff0:	fba2 2303 	umull	r2, r3, r2, r3
 8009ff4:	0c9a      	lsrs	r2, r3, #18
 8009ff6:	4613      	mov	r3, r2
 8009ff8:	009b      	lsls	r3, r3, #2
 8009ffa:	4413      	add	r3, r2
 8009ffc:	005b      	lsls	r3, r3, #1
 8009ffe:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800a000:	e002      	b.n	800a008 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 800a002:	68bb      	ldr	r3, [r7, #8]
 800a004:	3b01      	subs	r3, #1
 800a006:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800a008:	68bb      	ldr	r3, [r7, #8]
 800a00a:	2b00      	cmp	r3, #0
 800a00c:	d1f9      	bne.n	800a002 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	2200      	movs	r2, #0
 800a012:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800a016:	2300      	movs	r3, #0
}
 800a018:	4618      	mov	r0, r3
 800a01a:	3714      	adds	r7, #20
 800a01c:	46bd      	mov	sp, r7
 800a01e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a022:	4770      	bx	lr
 800a024:	40012300 	.word	0x40012300
 800a028:	40012000 	.word	0x40012000
 800a02c:	10000012 	.word	0x10000012
 800a030:	20000000 	.word	0x20000000
 800a034:	431bde83 	.word	0x431bde83

0800a038 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 800a038:	b480      	push	{r7}
 800a03a:	b085      	sub	sp, #20
 800a03c:	af00      	add	r7, sp, #0
 800a03e:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800a040:	4b79      	ldr	r3, [pc, #484]	; (800a228 <ADC_Init+0x1f0>)
 800a042:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800a044:	68fb      	ldr	r3, [r7, #12]
 800a046:	685b      	ldr	r3, [r3, #4]
 800a048:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800a04c:	68fb      	ldr	r3, [r7, #12]
 800a04e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 800a050:	68fb      	ldr	r3, [r7, #12]
 800a052:	685a      	ldr	r2, [r3, #4]
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	685b      	ldr	r3, [r3, #4]
 800a058:	431a      	orrs	r2, r3
 800a05a:	68fb      	ldr	r3, [r7, #12]
 800a05c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800a05e:	687b      	ldr	r3, [r7, #4]
 800a060:	681b      	ldr	r3, [r3, #0]
 800a062:	685a      	ldr	r2, [r3, #4]
 800a064:	687b      	ldr	r3, [r7, #4]
 800a066:	681b      	ldr	r3, [r3, #0]
 800a068:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800a06c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	681b      	ldr	r3, [r3, #0]
 800a072:	6859      	ldr	r1, [r3, #4]
 800a074:	687b      	ldr	r3, [r7, #4]
 800a076:	691b      	ldr	r3, [r3, #16]
 800a078:	021a      	lsls	r2, r3, #8
 800a07a:	687b      	ldr	r3, [r7, #4]
 800a07c:	681b      	ldr	r3, [r3, #0]
 800a07e:	430a      	orrs	r2, r1
 800a080:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800a082:	687b      	ldr	r3, [r7, #4]
 800a084:	681b      	ldr	r3, [r3, #0]
 800a086:	685a      	ldr	r2, [r3, #4]
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	681b      	ldr	r3, [r3, #0]
 800a08c:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 800a090:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800a092:	687b      	ldr	r3, [r7, #4]
 800a094:	681b      	ldr	r3, [r3, #0]
 800a096:	6859      	ldr	r1, [r3, #4]
 800a098:	687b      	ldr	r3, [r7, #4]
 800a09a:	689a      	ldr	r2, [r3, #8]
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	681b      	ldr	r3, [r3, #0]
 800a0a0:	430a      	orrs	r2, r1
 800a0a2:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800a0a4:	687b      	ldr	r3, [r7, #4]
 800a0a6:	681b      	ldr	r3, [r3, #0]
 800a0a8:	689a      	ldr	r2, [r3, #8]
 800a0aa:	687b      	ldr	r3, [r7, #4]
 800a0ac:	681b      	ldr	r3, [r3, #0]
 800a0ae:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800a0b2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800a0b4:	687b      	ldr	r3, [r7, #4]
 800a0b6:	681b      	ldr	r3, [r3, #0]
 800a0b8:	6899      	ldr	r1, [r3, #8]
 800a0ba:	687b      	ldr	r3, [r7, #4]
 800a0bc:	68da      	ldr	r2, [r3, #12]
 800a0be:	687b      	ldr	r3, [r7, #4]
 800a0c0:	681b      	ldr	r3, [r3, #0]
 800a0c2:	430a      	orrs	r2, r1
 800a0c4:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800a0c6:	687b      	ldr	r3, [r7, #4]
 800a0c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a0ca:	4a58      	ldr	r2, [pc, #352]	; (800a22c <ADC_Init+0x1f4>)
 800a0cc:	4293      	cmp	r3, r2
 800a0ce:	d022      	beq.n	800a116 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800a0d0:	687b      	ldr	r3, [r7, #4]
 800a0d2:	681b      	ldr	r3, [r3, #0]
 800a0d4:	689a      	ldr	r2, [r3, #8]
 800a0d6:	687b      	ldr	r3, [r7, #4]
 800a0d8:	681b      	ldr	r3, [r3, #0]
 800a0da:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800a0de:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800a0e0:	687b      	ldr	r3, [r7, #4]
 800a0e2:	681b      	ldr	r3, [r3, #0]
 800a0e4:	6899      	ldr	r1, [r3, #8]
 800a0e6:	687b      	ldr	r3, [r7, #4]
 800a0e8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800a0ea:	687b      	ldr	r3, [r7, #4]
 800a0ec:	681b      	ldr	r3, [r3, #0]
 800a0ee:	430a      	orrs	r2, r1
 800a0f0:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800a0f2:	687b      	ldr	r3, [r7, #4]
 800a0f4:	681b      	ldr	r3, [r3, #0]
 800a0f6:	689a      	ldr	r2, [r3, #8]
 800a0f8:	687b      	ldr	r3, [r7, #4]
 800a0fa:	681b      	ldr	r3, [r3, #0]
 800a0fc:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800a100:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	681b      	ldr	r3, [r3, #0]
 800a106:	6899      	ldr	r1, [r3, #8]
 800a108:	687b      	ldr	r3, [r7, #4]
 800a10a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a10c:	687b      	ldr	r3, [r7, #4]
 800a10e:	681b      	ldr	r3, [r3, #0]
 800a110:	430a      	orrs	r2, r1
 800a112:	609a      	str	r2, [r3, #8]
 800a114:	e00f      	b.n	800a136 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800a116:	687b      	ldr	r3, [r7, #4]
 800a118:	681b      	ldr	r3, [r3, #0]
 800a11a:	689a      	ldr	r2, [r3, #8]
 800a11c:	687b      	ldr	r3, [r7, #4]
 800a11e:	681b      	ldr	r3, [r3, #0]
 800a120:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800a124:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800a126:	687b      	ldr	r3, [r7, #4]
 800a128:	681b      	ldr	r3, [r3, #0]
 800a12a:	689a      	ldr	r2, [r3, #8]
 800a12c:	687b      	ldr	r3, [r7, #4]
 800a12e:	681b      	ldr	r3, [r3, #0]
 800a130:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800a134:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800a136:	687b      	ldr	r3, [r7, #4]
 800a138:	681b      	ldr	r3, [r3, #0]
 800a13a:	689a      	ldr	r2, [r3, #8]
 800a13c:	687b      	ldr	r3, [r7, #4]
 800a13e:	681b      	ldr	r3, [r3, #0]
 800a140:	f022 0202 	bic.w	r2, r2, #2
 800a144:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800a146:	687b      	ldr	r3, [r7, #4]
 800a148:	681b      	ldr	r3, [r3, #0]
 800a14a:	6899      	ldr	r1, [r3, #8]
 800a14c:	687b      	ldr	r3, [r7, #4]
 800a14e:	7e1b      	ldrb	r3, [r3, #24]
 800a150:	005a      	lsls	r2, r3, #1
 800a152:	687b      	ldr	r3, [r7, #4]
 800a154:	681b      	ldr	r3, [r3, #0]
 800a156:	430a      	orrs	r2, r1
 800a158:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800a15a:	687b      	ldr	r3, [r7, #4]
 800a15c:	f893 3020 	ldrb.w	r3, [r3, #32]
 800a160:	2b00      	cmp	r3, #0
 800a162:	d01b      	beq.n	800a19c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	681b      	ldr	r3, [r3, #0]
 800a168:	685a      	ldr	r2, [r3, #4]
 800a16a:	687b      	ldr	r3, [r7, #4]
 800a16c:	681b      	ldr	r3, [r3, #0]
 800a16e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800a172:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800a174:	687b      	ldr	r3, [r7, #4]
 800a176:	681b      	ldr	r3, [r3, #0]
 800a178:	685a      	ldr	r2, [r3, #4]
 800a17a:	687b      	ldr	r3, [r7, #4]
 800a17c:	681b      	ldr	r3, [r3, #0]
 800a17e:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800a182:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800a184:	687b      	ldr	r3, [r7, #4]
 800a186:	681b      	ldr	r3, [r3, #0]
 800a188:	6859      	ldr	r1, [r3, #4]
 800a18a:	687b      	ldr	r3, [r7, #4]
 800a18c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a18e:	3b01      	subs	r3, #1
 800a190:	035a      	lsls	r2, r3, #13
 800a192:	687b      	ldr	r3, [r7, #4]
 800a194:	681b      	ldr	r3, [r3, #0]
 800a196:	430a      	orrs	r2, r1
 800a198:	605a      	str	r2, [r3, #4]
 800a19a:	e007      	b.n	800a1ac <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800a19c:	687b      	ldr	r3, [r7, #4]
 800a19e:	681b      	ldr	r3, [r3, #0]
 800a1a0:	685a      	ldr	r2, [r3, #4]
 800a1a2:	687b      	ldr	r3, [r7, #4]
 800a1a4:	681b      	ldr	r3, [r3, #0]
 800a1a6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800a1aa:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800a1ac:	687b      	ldr	r3, [r7, #4]
 800a1ae:	681b      	ldr	r3, [r3, #0]
 800a1b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a1b2:	687b      	ldr	r3, [r7, #4]
 800a1b4:	681b      	ldr	r3, [r3, #0]
 800a1b6:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800a1ba:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800a1bc:	687b      	ldr	r3, [r7, #4]
 800a1be:	681b      	ldr	r3, [r3, #0]
 800a1c0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800a1c2:	687b      	ldr	r3, [r7, #4]
 800a1c4:	69db      	ldr	r3, [r3, #28]
 800a1c6:	3b01      	subs	r3, #1
 800a1c8:	051a      	lsls	r2, r3, #20
 800a1ca:	687b      	ldr	r3, [r7, #4]
 800a1cc:	681b      	ldr	r3, [r3, #0]
 800a1ce:	430a      	orrs	r2, r1
 800a1d0:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800a1d2:	687b      	ldr	r3, [r7, #4]
 800a1d4:	681b      	ldr	r3, [r3, #0]
 800a1d6:	689a      	ldr	r2, [r3, #8]
 800a1d8:	687b      	ldr	r3, [r7, #4]
 800a1da:	681b      	ldr	r3, [r3, #0]
 800a1dc:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800a1e0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	681b      	ldr	r3, [r3, #0]
 800a1e6:	6899      	ldr	r1, [r3, #8]
 800a1e8:	687b      	ldr	r3, [r7, #4]
 800a1ea:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800a1ee:	025a      	lsls	r2, r3, #9
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	681b      	ldr	r3, [r3, #0]
 800a1f4:	430a      	orrs	r2, r1
 800a1f6:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800a1f8:	687b      	ldr	r3, [r7, #4]
 800a1fa:	681b      	ldr	r3, [r3, #0]
 800a1fc:	689a      	ldr	r2, [r3, #8]
 800a1fe:	687b      	ldr	r3, [r7, #4]
 800a200:	681b      	ldr	r3, [r3, #0]
 800a202:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800a206:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800a208:	687b      	ldr	r3, [r7, #4]
 800a20a:	681b      	ldr	r3, [r3, #0]
 800a20c:	6899      	ldr	r1, [r3, #8]
 800a20e:	687b      	ldr	r3, [r7, #4]
 800a210:	695b      	ldr	r3, [r3, #20]
 800a212:	029a      	lsls	r2, r3, #10
 800a214:	687b      	ldr	r3, [r7, #4]
 800a216:	681b      	ldr	r3, [r3, #0]
 800a218:	430a      	orrs	r2, r1
 800a21a:	609a      	str	r2, [r3, #8]
}
 800a21c:	bf00      	nop
 800a21e:	3714      	adds	r7, #20
 800a220:	46bd      	mov	sp, r7
 800a222:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a226:	4770      	bx	lr
 800a228:	40012300 	.word	0x40012300
 800a22c:	0f000001 	.word	0x0f000001

0800a230 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 800a230:	b580      	push	{r7, lr}
 800a232:	b084      	sub	sp, #16
 800a234:	af00      	add	r7, sp, #0
 800a236:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800a238:	687b      	ldr	r3, [r7, #4]
 800a23a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a23c:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800a23e:	68fb      	ldr	r3, [r7, #12]
 800a240:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a242:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800a246:	2b00      	cmp	r3, #0
 800a248:	d13c      	bne.n	800a2c4 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800a24a:	68fb      	ldr	r3, [r7, #12]
 800a24c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a24e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800a252:	68fb      	ldr	r3, [r7, #12]
 800a254:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800a256:	68fb      	ldr	r3, [r7, #12]
 800a258:	681b      	ldr	r3, [r3, #0]
 800a25a:	689b      	ldr	r3, [r3, #8]
 800a25c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800a260:	2b00      	cmp	r3, #0
 800a262:	d12b      	bne.n	800a2bc <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800a264:	68fb      	ldr	r3, [r7, #12]
 800a266:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800a268:	2b00      	cmp	r3, #0
 800a26a:	d127      	bne.n	800a2bc <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800a26c:	68fb      	ldr	r3, [r7, #12]
 800a26e:	681b      	ldr	r3, [r3, #0]
 800a270:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a272:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800a276:	2b00      	cmp	r3, #0
 800a278:	d006      	beq.n	800a288 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800a27a:	68fb      	ldr	r3, [r7, #12]
 800a27c:	681b      	ldr	r3, [r3, #0]
 800a27e:	689b      	ldr	r3, [r3, #8]
 800a280:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800a284:	2b00      	cmp	r3, #0
 800a286:	d119      	bne.n	800a2bc <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800a288:	68fb      	ldr	r3, [r7, #12]
 800a28a:	681b      	ldr	r3, [r3, #0]
 800a28c:	685a      	ldr	r2, [r3, #4]
 800a28e:	68fb      	ldr	r3, [r7, #12]
 800a290:	681b      	ldr	r3, [r3, #0]
 800a292:	f022 0220 	bic.w	r2, r2, #32
 800a296:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800a298:	68fb      	ldr	r3, [r7, #12]
 800a29a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a29c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800a2a0:	68fb      	ldr	r3, [r7, #12]
 800a2a2:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800a2a4:	68fb      	ldr	r3, [r7, #12]
 800a2a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a2a8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800a2ac:	2b00      	cmp	r3, #0
 800a2ae:	d105      	bne.n	800a2bc <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800a2b0:	68fb      	ldr	r3, [r7, #12]
 800a2b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a2b4:	f043 0201 	orr.w	r2, r3, #1
 800a2b8:	68fb      	ldr	r3, [r7, #12]
 800a2ba:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800a2bc:	68f8      	ldr	r0, [r7, #12]
 800a2be:	f7ff fd6b 	bl	8009d98 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800a2c2:	e00e      	b.n	800a2e2 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800a2c4:	68fb      	ldr	r3, [r7, #12]
 800a2c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a2c8:	f003 0310 	and.w	r3, r3, #16
 800a2cc:	2b00      	cmp	r3, #0
 800a2ce:	d003      	beq.n	800a2d8 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 800a2d0:	68f8      	ldr	r0, [r7, #12]
 800a2d2:	f7ff fd75 	bl	8009dc0 <HAL_ADC_ErrorCallback>
}
 800a2d6:	e004      	b.n	800a2e2 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800a2d8:	68fb      	ldr	r3, [r7, #12]
 800a2da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a2dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a2de:	6878      	ldr	r0, [r7, #4]
 800a2e0:	4798      	blx	r3
}
 800a2e2:	bf00      	nop
 800a2e4:	3710      	adds	r7, #16
 800a2e6:	46bd      	mov	sp, r7
 800a2e8:	bd80      	pop	{r7, pc}

0800a2ea <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800a2ea:	b580      	push	{r7, lr}
 800a2ec:	b084      	sub	sp, #16
 800a2ee:	af00      	add	r7, sp, #0
 800a2f0:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800a2f2:	687b      	ldr	r3, [r7, #4]
 800a2f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a2f6:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800a2f8:	68f8      	ldr	r0, [r7, #12]
 800a2fa:	f7ff fd57 	bl	8009dac <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800a2fe:	bf00      	nop
 800a300:	3710      	adds	r7, #16
 800a302:	46bd      	mov	sp, r7
 800a304:	bd80      	pop	{r7, pc}

0800a306 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800a306:	b580      	push	{r7, lr}
 800a308:	b084      	sub	sp, #16
 800a30a:	af00      	add	r7, sp, #0
 800a30c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800a30e:	687b      	ldr	r3, [r7, #4]
 800a310:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a312:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 800a314:	68fb      	ldr	r3, [r7, #12]
 800a316:	2240      	movs	r2, #64	; 0x40
 800a318:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 800a31a:	68fb      	ldr	r3, [r7, #12]
 800a31c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a31e:	f043 0204 	orr.w	r2, r3, #4
 800a322:	68fb      	ldr	r3, [r7, #12]
 800a324:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800a326:	68f8      	ldr	r0, [r7, #12]
 800a328:	f7ff fd4a 	bl	8009dc0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800a32c:	bf00      	nop
 800a32e:	3710      	adds	r7, #16
 800a330:	46bd      	mov	sp, r7
 800a332:	bd80      	pop	{r7, pc}

0800a334 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800a334:	b480      	push	{r7}
 800a336:	b085      	sub	sp, #20
 800a338:	af00      	add	r7, sp, #0
 800a33a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800a33c:	687b      	ldr	r3, [r7, #4]
 800a33e:	f003 0307 	and.w	r3, r3, #7
 800a342:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800a344:	4b0c      	ldr	r3, [pc, #48]	; (800a378 <__NVIC_SetPriorityGrouping+0x44>)
 800a346:	68db      	ldr	r3, [r3, #12]
 800a348:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800a34a:	68ba      	ldr	r2, [r7, #8]
 800a34c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800a350:	4013      	ands	r3, r2
 800a352:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800a354:	68fb      	ldr	r3, [r7, #12]
 800a356:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800a358:	68bb      	ldr	r3, [r7, #8]
 800a35a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800a35c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800a360:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a364:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800a366:	4a04      	ldr	r2, [pc, #16]	; (800a378 <__NVIC_SetPriorityGrouping+0x44>)
 800a368:	68bb      	ldr	r3, [r7, #8]
 800a36a:	60d3      	str	r3, [r2, #12]
}
 800a36c:	bf00      	nop
 800a36e:	3714      	adds	r7, #20
 800a370:	46bd      	mov	sp, r7
 800a372:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a376:	4770      	bx	lr
 800a378:	e000ed00 	.word	0xe000ed00

0800a37c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800a37c:	b480      	push	{r7}
 800a37e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800a380:	4b04      	ldr	r3, [pc, #16]	; (800a394 <__NVIC_GetPriorityGrouping+0x18>)
 800a382:	68db      	ldr	r3, [r3, #12]
 800a384:	0a1b      	lsrs	r3, r3, #8
 800a386:	f003 0307 	and.w	r3, r3, #7
}
 800a38a:	4618      	mov	r0, r3
 800a38c:	46bd      	mov	sp, r7
 800a38e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a392:	4770      	bx	lr
 800a394:	e000ed00 	.word	0xe000ed00

0800a398 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800a398:	b480      	push	{r7}
 800a39a:	b083      	sub	sp, #12
 800a39c:	af00      	add	r7, sp, #0
 800a39e:	4603      	mov	r3, r0
 800a3a0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800a3a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a3a6:	2b00      	cmp	r3, #0
 800a3a8:	db0b      	blt.n	800a3c2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800a3aa:	79fb      	ldrb	r3, [r7, #7]
 800a3ac:	f003 021f 	and.w	r2, r3, #31
 800a3b0:	4907      	ldr	r1, [pc, #28]	; (800a3d0 <__NVIC_EnableIRQ+0x38>)
 800a3b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a3b6:	095b      	lsrs	r3, r3, #5
 800a3b8:	2001      	movs	r0, #1
 800a3ba:	fa00 f202 	lsl.w	r2, r0, r2
 800a3be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800a3c2:	bf00      	nop
 800a3c4:	370c      	adds	r7, #12
 800a3c6:	46bd      	mov	sp, r7
 800a3c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3cc:	4770      	bx	lr
 800a3ce:	bf00      	nop
 800a3d0:	e000e100 	.word	0xe000e100

0800a3d4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800a3d4:	b480      	push	{r7}
 800a3d6:	b083      	sub	sp, #12
 800a3d8:	af00      	add	r7, sp, #0
 800a3da:	4603      	mov	r3, r0
 800a3dc:	6039      	str	r1, [r7, #0]
 800a3de:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800a3e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a3e4:	2b00      	cmp	r3, #0
 800a3e6:	db0a      	blt.n	800a3fe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800a3e8:	683b      	ldr	r3, [r7, #0]
 800a3ea:	b2da      	uxtb	r2, r3
 800a3ec:	490c      	ldr	r1, [pc, #48]	; (800a420 <__NVIC_SetPriority+0x4c>)
 800a3ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a3f2:	0112      	lsls	r2, r2, #4
 800a3f4:	b2d2      	uxtb	r2, r2
 800a3f6:	440b      	add	r3, r1
 800a3f8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800a3fc:	e00a      	b.n	800a414 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800a3fe:	683b      	ldr	r3, [r7, #0]
 800a400:	b2da      	uxtb	r2, r3
 800a402:	4908      	ldr	r1, [pc, #32]	; (800a424 <__NVIC_SetPriority+0x50>)
 800a404:	79fb      	ldrb	r3, [r7, #7]
 800a406:	f003 030f 	and.w	r3, r3, #15
 800a40a:	3b04      	subs	r3, #4
 800a40c:	0112      	lsls	r2, r2, #4
 800a40e:	b2d2      	uxtb	r2, r2
 800a410:	440b      	add	r3, r1
 800a412:	761a      	strb	r2, [r3, #24]
}
 800a414:	bf00      	nop
 800a416:	370c      	adds	r7, #12
 800a418:	46bd      	mov	sp, r7
 800a41a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a41e:	4770      	bx	lr
 800a420:	e000e100 	.word	0xe000e100
 800a424:	e000ed00 	.word	0xe000ed00

0800a428 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800a428:	b480      	push	{r7}
 800a42a:	b089      	sub	sp, #36	; 0x24
 800a42c:	af00      	add	r7, sp, #0
 800a42e:	60f8      	str	r0, [r7, #12]
 800a430:	60b9      	str	r1, [r7, #8]
 800a432:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800a434:	68fb      	ldr	r3, [r7, #12]
 800a436:	f003 0307 	and.w	r3, r3, #7
 800a43a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800a43c:	69fb      	ldr	r3, [r7, #28]
 800a43e:	f1c3 0307 	rsb	r3, r3, #7
 800a442:	2b04      	cmp	r3, #4
 800a444:	bf28      	it	cs
 800a446:	2304      	movcs	r3, #4
 800a448:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800a44a:	69fb      	ldr	r3, [r7, #28]
 800a44c:	3304      	adds	r3, #4
 800a44e:	2b06      	cmp	r3, #6
 800a450:	d902      	bls.n	800a458 <NVIC_EncodePriority+0x30>
 800a452:	69fb      	ldr	r3, [r7, #28]
 800a454:	3b03      	subs	r3, #3
 800a456:	e000      	b.n	800a45a <NVIC_EncodePriority+0x32>
 800a458:	2300      	movs	r3, #0
 800a45a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800a45c:	f04f 32ff 	mov.w	r2, #4294967295
 800a460:	69bb      	ldr	r3, [r7, #24]
 800a462:	fa02 f303 	lsl.w	r3, r2, r3
 800a466:	43da      	mvns	r2, r3
 800a468:	68bb      	ldr	r3, [r7, #8]
 800a46a:	401a      	ands	r2, r3
 800a46c:	697b      	ldr	r3, [r7, #20]
 800a46e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800a470:	f04f 31ff 	mov.w	r1, #4294967295
 800a474:	697b      	ldr	r3, [r7, #20]
 800a476:	fa01 f303 	lsl.w	r3, r1, r3
 800a47a:	43d9      	mvns	r1, r3
 800a47c:	687b      	ldr	r3, [r7, #4]
 800a47e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800a480:	4313      	orrs	r3, r2
         );
}
 800a482:	4618      	mov	r0, r3
 800a484:	3724      	adds	r7, #36	; 0x24
 800a486:	46bd      	mov	sp, r7
 800a488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a48c:	4770      	bx	lr
	...

0800a490 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800a490:	b580      	push	{r7, lr}
 800a492:	b082      	sub	sp, #8
 800a494:	af00      	add	r7, sp, #0
 800a496:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800a498:	687b      	ldr	r3, [r7, #4]
 800a49a:	3b01      	subs	r3, #1
 800a49c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800a4a0:	d301      	bcc.n	800a4a6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800a4a2:	2301      	movs	r3, #1
 800a4a4:	e00f      	b.n	800a4c6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800a4a6:	4a0a      	ldr	r2, [pc, #40]	; (800a4d0 <SysTick_Config+0x40>)
 800a4a8:	687b      	ldr	r3, [r7, #4]
 800a4aa:	3b01      	subs	r3, #1
 800a4ac:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800a4ae:	210f      	movs	r1, #15
 800a4b0:	f04f 30ff 	mov.w	r0, #4294967295
 800a4b4:	f7ff ff8e 	bl	800a3d4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800a4b8:	4b05      	ldr	r3, [pc, #20]	; (800a4d0 <SysTick_Config+0x40>)
 800a4ba:	2200      	movs	r2, #0
 800a4bc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800a4be:	4b04      	ldr	r3, [pc, #16]	; (800a4d0 <SysTick_Config+0x40>)
 800a4c0:	2207      	movs	r2, #7
 800a4c2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800a4c4:	2300      	movs	r3, #0
}
 800a4c6:	4618      	mov	r0, r3
 800a4c8:	3708      	adds	r7, #8
 800a4ca:	46bd      	mov	sp, r7
 800a4cc:	bd80      	pop	{r7, pc}
 800a4ce:	bf00      	nop
 800a4d0:	e000e010 	.word	0xe000e010

0800a4d4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800a4d4:	b580      	push	{r7, lr}
 800a4d6:	b082      	sub	sp, #8
 800a4d8:	af00      	add	r7, sp, #0
 800a4da:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800a4dc:	6878      	ldr	r0, [r7, #4]
 800a4de:	f7ff ff29 	bl	800a334 <__NVIC_SetPriorityGrouping>
}
 800a4e2:	bf00      	nop
 800a4e4:	3708      	adds	r7, #8
 800a4e6:	46bd      	mov	sp, r7
 800a4e8:	bd80      	pop	{r7, pc}

0800a4ea <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800a4ea:	b580      	push	{r7, lr}
 800a4ec:	b086      	sub	sp, #24
 800a4ee:	af00      	add	r7, sp, #0
 800a4f0:	4603      	mov	r3, r0
 800a4f2:	60b9      	str	r1, [r7, #8]
 800a4f4:	607a      	str	r2, [r7, #4]
 800a4f6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800a4f8:	2300      	movs	r3, #0
 800a4fa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800a4fc:	f7ff ff3e 	bl	800a37c <__NVIC_GetPriorityGrouping>
 800a500:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800a502:	687a      	ldr	r2, [r7, #4]
 800a504:	68b9      	ldr	r1, [r7, #8]
 800a506:	6978      	ldr	r0, [r7, #20]
 800a508:	f7ff ff8e 	bl	800a428 <NVIC_EncodePriority>
 800a50c:	4602      	mov	r2, r0
 800a50e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a512:	4611      	mov	r1, r2
 800a514:	4618      	mov	r0, r3
 800a516:	f7ff ff5d 	bl	800a3d4 <__NVIC_SetPriority>
}
 800a51a:	bf00      	nop
 800a51c:	3718      	adds	r7, #24
 800a51e:	46bd      	mov	sp, r7
 800a520:	bd80      	pop	{r7, pc}

0800a522 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800a522:	b580      	push	{r7, lr}
 800a524:	b082      	sub	sp, #8
 800a526:	af00      	add	r7, sp, #0
 800a528:	4603      	mov	r3, r0
 800a52a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800a52c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a530:	4618      	mov	r0, r3
 800a532:	f7ff ff31 	bl	800a398 <__NVIC_EnableIRQ>
}
 800a536:	bf00      	nop
 800a538:	3708      	adds	r7, #8
 800a53a:	46bd      	mov	sp, r7
 800a53c:	bd80      	pop	{r7, pc}

0800a53e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800a53e:	b580      	push	{r7, lr}
 800a540:	b082      	sub	sp, #8
 800a542:	af00      	add	r7, sp, #0
 800a544:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800a546:	6878      	ldr	r0, [r7, #4]
 800a548:	f7ff ffa2 	bl	800a490 <SysTick_Config>
 800a54c:	4603      	mov	r3, r0
}
 800a54e:	4618      	mov	r0, r3
 800a550:	3708      	adds	r7, #8
 800a552:	46bd      	mov	sp, r7
 800a554:	bd80      	pop	{r7, pc}
	...

0800a558 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800a558:	b580      	push	{r7, lr}
 800a55a:	b086      	sub	sp, #24
 800a55c:	af00      	add	r7, sp, #0
 800a55e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800a560:	2300      	movs	r3, #0
 800a562:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800a564:	f7ff fab4 	bl	8009ad0 <HAL_GetTick>
 800a568:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800a56a:	687b      	ldr	r3, [r7, #4]
 800a56c:	2b00      	cmp	r3, #0
 800a56e:	d101      	bne.n	800a574 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800a570:	2301      	movs	r3, #1
 800a572:	e099      	b.n	800a6a8 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800a574:	687b      	ldr	r3, [r7, #4]
 800a576:	2200      	movs	r2, #0
 800a578:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800a57c:	687b      	ldr	r3, [r7, #4]
 800a57e:	2202      	movs	r2, #2
 800a580:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800a584:	687b      	ldr	r3, [r7, #4]
 800a586:	681b      	ldr	r3, [r3, #0]
 800a588:	681a      	ldr	r2, [r3, #0]
 800a58a:	687b      	ldr	r3, [r7, #4]
 800a58c:	681b      	ldr	r3, [r3, #0]
 800a58e:	f022 0201 	bic.w	r2, r2, #1
 800a592:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800a594:	e00f      	b.n	800a5b6 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800a596:	f7ff fa9b 	bl	8009ad0 <HAL_GetTick>
 800a59a:	4602      	mov	r2, r0
 800a59c:	693b      	ldr	r3, [r7, #16]
 800a59e:	1ad3      	subs	r3, r2, r3
 800a5a0:	2b05      	cmp	r3, #5
 800a5a2:	d908      	bls.n	800a5b6 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800a5a4:	687b      	ldr	r3, [r7, #4]
 800a5a6:	2220      	movs	r2, #32
 800a5a8:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800a5aa:	687b      	ldr	r3, [r7, #4]
 800a5ac:	2203      	movs	r2, #3
 800a5ae:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800a5b2:	2303      	movs	r3, #3
 800a5b4:	e078      	b.n	800a6a8 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800a5b6:	687b      	ldr	r3, [r7, #4]
 800a5b8:	681b      	ldr	r3, [r3, #0]
 800a5ba:	681b      	ldr	r3, [r3, #0]
 800a5bc:	f003 0301 	and.w	r3, r3, #1
 800a5c0:	2b00      	cmp	r3, #0
 800a5c2:	d1e8      	bne.n	800a596 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800a5c4:	687b      	ldr	r3, [r7, #4]
 800a5c6:	681b      	ldr	r3, [r3, #0]
 800a5c8:	681b      	ldr	r3, [r3, #0]
 800a5ca:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800a5cc:	697a      	ldr	r2, [r7, #20]
 800a5ce:	4b38      	ldr	r3, [pc, #224]	; (800a6b0 <HAL_DMA_Init+0x158>)
 800a5d0:	4013      	ands	r3, r2
 800a5d2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800a5d4:	687b      	ldr	r3, [r7, #4]
 800a5d6:	685a      	ldr	r2, [r3, #4]
 800a5d8:	687b      	ldr	r3, [r7, #4]
 800a5da:	689b      	ldr	r3, [r3, #8]
 800a5dc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800a5de:	687b      	ldr	r3, [r7, #4]
 800a5e0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800a5e2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800a5e4:	687b      	ldr	r3, [r7, #4]
 800a5e6:	691b      	ldr	r3, [r3, #16]
 800a5e8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800a5ea:	687b      	ldr	r3, [r7, #4]
 800a5ec:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800a5ee:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800a5f0:	687b      	ldr	r3, [r7, #4]
 800a5f2:	699b      	ldr	r3, [r3, #24]
 800a5f4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800a5f6:	687b      	ldr	r3, [r7, #4]
 800a5f8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800a5fa:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800a5fc:	687b      	ldr	r3, [r7, #4]
 800a5fe:	6a1b      	ldr	r3, [r3, #32]
 800a600:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800a602:	697a      	ldr	r2, [r7, #20]
 800a604:	4313      	orrs	r3, r2
 800a606:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800a608:	687b      	ldr	r3, [r7, #4]
 800a60a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a60c:	2b04      	cmp	r3, #4
 800a60e:	d107      	bne.n	800a620 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800a610:	687b      	ldr	r3, [r7, #4]
 800a612:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a614:	687b      	ldr	r3, [r7, #4]
 800a616:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a618:	4313      	orrs	r3, r2
 800a61a:	697a      	ldr	r2, [r7, #20]
 800a61c:	4313      	orrs	r3, r2
 800a61e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800a620:	687b      	ldr	r3, [r7, #4]
 800a622:	681b      	ldr	r3, [r3, #0]
 800a624:	697a      	ldr	r2, [r7, #20]
 800a626:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800a628:	687b      	ldr	r3, [r7, #4]
 800a62a:	681b      	ldr	r3, [r3, #0]
 800a62c:	695b      	ldr	r3, [r3, #20]
 800a62e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800a630:	697b      	ldr	r3, [r7, #20]
 800a632:	f023 0307 	bic.w	r3, r3, #7
 800a636:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800a638:	687b      	ldr	r3, [r7, #4]
 800a63a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a63c:	697a      	ldr	r2, [r7, #20]
 800a63e:	4313      	orrs	r3, r2
 800a640:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800a642:	687b      	ldr	r3, [r7, #4]
 800a644:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a646:	2b04      	cmp	r3, #4
 800a648:	d117      	bne.n	800a67a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800a64a:	687b      	ldr	r3, [r7, #4]
 800a64c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a64e:	697a      	ldr	r2, [r7, #20]
 800a650:	4313      	orrs	r3, r2
 800a652:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800a654:	687b      	ldr	r3, [r7, #4]
 800a656:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a658:	2b00      	cmp	r3, #0
 800a65a:	d00e      	beq.n	800a67a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800a65c:	6878      	ldr	r0, [r7, #4]
 800a65e:	f000 fa9d 	bl	800ab9c <DMA_CheckFifoParam>
 800a662:	4603      	mov	r3, r0
 800a664:	2b00      	cmp	r3, #0
 800a666:	d008      	beq.n	800a67a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800a668:	687b      	ldr	r3, [r7, #4]
 800a66a:	2240      	movs	r2, #64	; 0x40
 800a66c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800a66e:	687b      	ldr	r3, [r7, #4]
 800a670:	2201      	movs	r2, #1
 800a672:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800a676:	2301      	movs	r3, #1
 800a678:	e016      	b.n	800a6a8 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800a67a:	687b      	ldr	r3, [r7, #4]
 800a67c:	681b      	ldr	r3, [r3, #0]
 800a67e:	697a      	ldr	r2, [r7, #20]
 800a680:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800a682:	6878      	ldr	r0, [r7, #4]
 800a684:	f000 fa54 	bl	800ab30 <DMA_CalcBaseAndBitshift>
 800a688:	4603      	mov	r3, r0
 800a68a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800a68c:	687b      	ldr	r3, [r7, #4]
 800a68e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a690:	223f      	movs	r2, #63	; 0x3f
 800a692:	409a      	lsls	r2, r3
 800a694:	68fb      	ldr	r3, [r7, #12]
 800a696:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800a698:	687b      	ldr	r3, [r7, #4]
 800a69a:	2200      	movs	r2, #0
 800a69c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800a69e:	687b      	ldr	r3, [r7, #4]
 800a6a0:	2201      	movs	r2, #1
 800a6a2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800a6a6:	2300      	movs	r3, #0
}
 800a6a8:	4618      	mov	r0, r3
 800a6aa:	3718      	adds	r7, #24
 800a6ac:	46bd      	mov	sp, r7
 800a6ae:	bd80      	pop	{r7, pc}
 800a6b0:	f010803f 	.word	0xf010803f

0800a6b4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800a6b4:	b580      	push	{r7, lr}
 800a6b6:	b086      	sub	sp, #24
 800a6b8:	af00      	add	r7, sp, #0
 800a6ba:	60f8      	str	r0, [r7, #12]
 800a6bc:	60b9      	str	r1, [r7, #8]
 800a6be:	607a      	str	r2, [r7, #4]
 800a6c0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800a6c2:	2300      	movs	r3, #0
 800a6c4:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800a6c6:	68fb      	ldr	r3, [r7, #12]
 800a6c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a6ca:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800a6cc:	68fb      	ldr	r3, [r7, #12]
 800a6ce:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800a6d2:	2b01      	cmp	r3, #1
 800a6d4:	d101      	bne.n	800a6da <HAL_DMA_Start_IT+0x26>
 800a6d6:	2302      	movs	r3, #2
 800a6d8:	e040      	b.n	800a75c <HAL_DMA_Start_IT+0xa8>
 800a6da:	68fb      	ldr	r3, [r7, #12]
 800a6dc:	2201      	movs	r2, #1
 800a6de:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800a6e2:	68fb      	ldr	r3, [r7, #12]
 800a6e4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800a6e8:	b2db      	uxtb	r3, r3
 800a6ea:	2b01      	cmp	r3, #1
 800a6ec:	d12f      	bne.n	800a74e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800a6ee:	68fb      	ldr	r3, [r7, #12]
 800a6f0:	2202      	movs	r2, #2
 800a6f2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800a6f6:	68fb      	ldr	r3, [r7, #12]
 800a6f8:	2200      	movs	r2, #0
 800a6fa:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800a6fc:	683b      	ldr	r3, [r7, #0]
 800a6fe:	687a      	ldr	r2, [r7, #4]
 800a700:	68b9      	ldr	r1, [r7, #8]
 800a702:	68f8      	ldr	r0, [r7, #12]
 800a704:	f000 f9e6 	bl	800aad4 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800a708:	68fb      	ldr	r3, [r7, #12]
 800a70a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a70c:	223f      	movs	r2, #63	; 0x3f
 800a70e:	409a      	lsls	r2, r3
 800a710:	693b      	ldr	r3, [r7, #16]
 800a712:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800a714:	68fb      	ldr	r3, [r7, #12]
 800a716:	681b      	ldr	r3, [r3, #0]
 800a718:	681a      	ldr	r2, [r3, #0]
 800a71a:	68fb      	ldr	r3, [r7, #12]
 800a71c:	681b      	ldr	r3, [r3, #0]
 800a71e:	f042 0216 	orr.w	r2, r2, #22
 800a722:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800a724:	68fb      	ldr	r3, [r7, #12]
 800a726:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a728:	2b00      	cmp	r3, #0
 800a72a:	d007      	beq.n	800a73c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800a72c:	68fb      	ldr	r3, [r7, #12]
 800a72e:	681b      	ldr	r3, [r3, #0]
 800a730:	681a      	ldr	r2, [r3, #0]
 800a732:	68fb      	ldr	r3, [r7, #12]
 800a734:	681b      	ldr	r3, [r3, #0]
 800a736:	f042 0208 	orr.w	r2, r2, #8
 800a73a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800a73c:	68fb      	ldr	r3, [r7, #12]
 800a73e:	681b      	ldr	r3, [r3, #0]
 800a740:	681a      	ldr	r2, [r3, #0]
 800a742:	68fb      	ldr	r3, [r7, #12]
 800a744:	681b      	ldr	r3, [r3, #0]
 800a746:	f042 0201 	orr.w	r2, r2, #1
 800a74a:	601a      	str	r2, [r3, #0]
 800a74c:	e005      	b.n	800a75a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800a74e:	68fb      	ldr	r3, [r7, #12]
 800a750:	2200      	movs	r2, #0
 800a752:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800a756:	2302      	movs	r3, #2
 800a758:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800a75a:	7dfb      	ldrb	r3, [r7, #23]
}
 800a75c:	4618      	mov	r0, r3
 800a75e:	3718      	adds	r7, #24
 800a760:	46bd      	mov	sp, r7
 800a762:	bd80      	pop	{r7, pc}

0800a764 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800a764:	b480      	push	{r7}
 800a766:	b083      	sub	sp, #12
 800a768:	af00      	add	r7, sp, #0
 800a76a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800a76c:	687b      	ldr	r3, [r7, #4]
 800a76e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800a772:	b2db      	uxtb	r3, r3
 800a774:	2b02      	cmp	r3, #2
 800a776:	d004      	beq.n	800a782 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800a778:	687b      	ldr	r3, [r7, #4]
 800a77a:	2280      	movs	r2, #128	; 0x80
 800a77c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800a77e:	2301      	movs	r3, #1
 800a780:	e00c      	b.n	800a79c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800a782:	687b      	ldr	r3, [r7, #4]
 800a784:	2205      	movs	r2, #5
 800a786:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	681b      	ldr	r3, [r3, #0]
 800a78e:	681a      	ldr	r2, [r3, #0]
 800a790:	687b      	ldr	r3, [r7, #4]
 800a792:	681b      	ldr	r3, [r3, #0]
 800a794:	f022 0201 	bic.w	r2, r2, #1
 800a798:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800a79a:	2300      	movs	r3, #0
}
 800a79c:	4618      	mov	r0, r3
 800a79e:	370c      	adds	r7, #12
 800a7a0:	46bd      	mov	sp, r7
 800a7a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7a6:	4770      	bx	lr

0800a7a8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800a7a8:	b580      	push	{r7, lr}
 800a7aa:	b086      	sub	sp, #24
 800a7ac:	af00      	add	r7, sp, #0
 800a7ae:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800a7b0:	2300      	movs	r3, #0
 800a7b2:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800a7b4:	4b92      	ldr	r3, [pc, #584]	; (800aa00 <HAL_DMA_IRQHandler+0x258>)
 800a7b6:	681b      	ldr	r3, [r3, #0]
 800a7b8:	4a92      	ldr	r2, [pc, #584]	; (800aa04 <HAL_DMA_IRQHandler+0x25c>)
 800a7ba:	fba2 2303 	umull	r2, r3, r2, r3
 800a7be:	0a9b      	lsrs	r3, r3, #10
 800a7c0:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800a7c2:	687b      	ldr	r3, [r7, #4]
 800a7c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a7c6:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800a7c8:	693b      	ldr	r3, [r7, #16]
 800a7ca:	681b      	ldr	r3, [r3, #0]
 800a7cc:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800a7ce:	687b      	ldr	r3, [r7, #4]
 800a7d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a7d2:	2208      	movs	r2, #8
 800a7d4:	409a      	lsls	r2, r3
 800a7d6:	68fb      	ldr	r3, [r7, #12]
 800a7d8:	4013      	ands	r3, r2
 800a7da:	2b00      	cmp	r3, #0
 800a7dc:	d01a      	beq.n	800a814 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800a7de:	687b      	ldr	r3, [r7, #4]
 800a7e0:	681b      	ldr	r3, [r3, #0]
 800a7e2:	681b      	ldr	r3, [r3, #0]
 800a7e4:	f003 0304 	and.w	r3, r3, #4
 800a7e8:	2b00      	cmp	r3, #0
 800a7ea:	d013      	beq.n	800a814 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800a7ec:	687b      	ldr	r3, [r7, #4]
 800a7ee:	681b      	ldr	r3, [r3, #0]
 800a7f0:	681a      	ldr	r2, [r3, #0]
 800a7f2:	687b      	ldr	r3, [r7, #4]
 800a7f4:	681b      	ldr	r3, [r3, #0]
 800a7f6:	f022 0204 	bic.w	r2, r2, #4
 800a7fa:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800a7fc:	687b      	ldr	r3, [r7, #4]
 800a7fe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a800:	2208      	movs	r2, #8
 800a802:	409a      	lsls	r2, r3
 800a804:	693b      	ldr	r3, [r7, #16]
 800a806:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800a808:	687b      	ldr	r3, [r7, #4]
 800a80a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a80c:	f043 0201 	orr.w	r2, r3, #1
 800a810:	687b      	ldr	r3, [r7, #4]
 800a812:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800a814:	687b      	ldr	r3, [r7, #4]
 800a816:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a818:	2201      	movs	r2, #1
 800a81a:	409a      	lsls	r2, r3
 800a81c:	68fb      	ldr	r3, [r7, #12]
 800a81e:	4013      	ands	r3, r2
 800a820:	2b00      	cmp	r3, #0
 800a822:	d012      	beq.n	800a84a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800a824:	687b      	ldr	r3, [r7, #4]
 800a826:	681b      	ldr	r3, [r3, #0]
 800a828:	695b      	ldr	r3, [r3, #20]
 800a82a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a82e:	2b00      	cmp	r3, #0
 800a830:	d00b      	beq.n	800a84a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800a832:	687b      	ldr	r3, [r7, #4]
 800a834:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a836:	2201      	movs	r2, #1
 800a838:	409a      	lsls	r2, r3
 800a83a:	693b      	ldr	r3, [r7, #16]
 800a83c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800a83e:	687b      	ldr	r3, [r7, #4]
 800a840:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a842:	f043 0202 	orr.w	r2, r3, #2
 800a846:	687b      	ldr	r3, [r7, #4]
 800a848:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800a84a:	687b      	ldr	r3, [r7, #4]
 800a84c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a84e:	2204      	movs	r2, #4
 800a850:	409a      	lsls	r2, r3
 800a852:	68fb      	ldr	r3, [r7, #12]
 800a854:	4013      	ands	r3, r2
 800a856:	2b00      	cmp	r3, #0
 800a858:	d012      	beq.n	800a880 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800a85a:	687b      	ldr	r3, [r7, #4]
 800a85c:	681b      	ldr	r3, [r3, #0]
 800a85e:	681b      	ldr	r3, [r3, #0]
 800a860:	f003 0302 	and.w	r3, r3, #2
 800a864:	2b00      	cmp	r3, #0
 800a866:	d00b      	beq.n	800a880 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800a868:	687b      	ldr	r3, [r7, #4]
 800a86a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a86c:	2204      	movs	r2, #4
 800a86e:	409a      	lsls	r2, r3
 800a870:	693b      	ldr	r3, [r7, #16]
 800a872:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800a874:	687b      	ldr	r3, [r7, #4]
 800a876:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a878:	f043 0204 	orr.w	r2, r3, #4
 800a87c:	687b      	ldr	r3, [r7, #4]
 800a87e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800a880:	687b      	ldr	r3, [r7, #4]
 800a882:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a884:	2210      	movs	r2, #16
 800a886:	409a      	lsls	r2, r3
 800a888:	68fb      	ldr	r3, [r7, #12]
 800a88a:	4013      	ands	r3, r2
 800a88c:	2b00      	cmp	r3, #0
 800a88e:	d043      	beq.n	800a918 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800a890:	687b      	ldr	r3, [r7, #4]
 800a892:	681b      	ldr	r3, [r3, #0]
 800a894:	681b      	ldr	r3, [r3, #0]
 800a896:	f003 0308 	and.w	r3, r3, #8
 800a89a:	2b00      	cmp	r3, #0
 800a89c:	d03c      	beq.n	800a918 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800a89e:	687b      	ldr	r3, [r7, #4]
 800a8a0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a8a2:	2210      	movs	r2, #16
 800a8a4:	409a      	lsls	r2, r3
 800a8a6:	693b      	ldr	r3, [r7, #16]
 800a8a8:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800a8aa:	687b      	ldr	r3, [r7, #4]
 800a8ac:	681b      	ldr	r3, [r3, #0]
 800a8ae:	681b      	ldr	r3, [r3, #0]
 800a8b0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800a8b4:	2b00      	cmp	r3, #0
 800a8b6:	d018      	beq.n	800a8ea <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800a8b8:	687b      	ldr	r3, [r7, #4]
 800a8ba:	681b      	ldr	r3, [r3, #0]
 800a8bc:	681b      	ldr	r3, [r3, #0]
 800a8be:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800a8c2:	2b00      	cmp	r3, #0
 800a8c4:	d108      	bne.n	800a8d8 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800a8c6:	687b      	ldr	r3, [r7, #4]
 800a8c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a8ca:	2b00      	cmp	r3, #0
 800a8cc:	d024      	beq.n	800a918 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800a8ce:	687b      	ldr	r3, [r7, #4]
 800a8d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a8d2:	6878      	ldr	r0, [r7, #4]
 800a8d4:	4798      	blx	r3
 800a8d6:	e01f      	b.n	800a918 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800a8d8:	687b      	ldr	r3, [r7, #4]
 800a8da:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a8dc:	2b00      	cmp	r3, #0
 800a8de:	d01b      	beq.n	800a918 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800a8e0:	687b      	ldr	r3, [r7, #4]
 800a8e2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a8e4:	6878      	ldr	r0, [r7, #4]
 800a8e6:	4798      	blx	r3
 800a8e8:	e016      	b.n	800a918 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800a8ea:	687b      	ldr	r3, [r7, #4]
 800a8ec:	681b      	ldr	r3, [r3, #0]
 800a8ee:	681b      	ldr	r3, [r3, #0]
 800a8f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a8f4:	2b00      	cmp	r3, #0
 800a8f6:	d107      	bne.n	800a908 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800a8f8:	687b      	ldr	r3, [r7, #4]
 800a8fa:	681b      	ldr	r3, [r3, #0]
 800a8fc:	681a      	ldr	r2, [r3, #0]
 800a8fe:	687b      	ldr	r3, [r7, #4]
 800a900:	681b      	ldr	r3, [r3, #0]
 800a902:	f022 0208 	bic.w	r2, r2, #8
 800a906:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800a908:	687b      	ldr	r3, [r7, #4]
 800a90a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a90c:	2b00      	cmp	r3, #0
 800a90e:	d003      	beq.n	800a918 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800a910:	687b      	ldr	r3, [r7, #4]
 800a912:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a914:	6878      	ldr	r0, [r7, #4]
 800a916:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800a918:	687b      	ldr	r3, [r7, #4]
 800a91a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a91c:	2220      	movs	r2, #32
 800a91e:	409a      	lsls	r2, r3
 800a920:	68fb      	ldr	r3, [r7, #12]
 800a922:	4013      	ands	r3, r2
 800a924:	2b00      	cmp	r3, #0
 800a926:	f000 808e 	beq.w	800aa46 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800a92a:	687b      	ldr	r3, [r7, #4]
 800a92c:	681b      	ldr	r3, [r3, #0]
 800a92e:	681b      	ldr	r3, [r3, #0]
 800a930:	f003 0310 	and.w	r3, r3, #16
 800a934:	2b00      	cmp	r3, #0
 800a936:	f000 8086 	beq.w	800aa46 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800a93a:	687b      	ldr	r3, [r7, #4]
 800a93c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a93e:	2220      	movs	r2, #32
 800a940:	409a      	lsls	r2, r3
 800a942:	693b      	ldr	r3, [r7, #16]
 800a944:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800a946:	687b      	ldr	r3, [r7, #4]
 800a948:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800a94c:	b2db      	uxtb	r3, r3
 800a94e:	2b05      	cmp	r3, #5
 800a950:	d136      	bne.n	800a9c0 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800a952:	687b      	ldr	r3, [r7, #4]
 800a954:	681b      	ldr	r3, [r3, #0]
 800a956:	681a      	ldr	r2, [r3, #0]
 800a958:	687b      	ldr	r3, [r7, #4]
 800a95a:	681b      	ldr	r3, [r3, #0]
 800a95c:	f022 0216 	bic.w	r2, r2, #22
 800a960:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800a962:	687b      	ldr	r3, [r7, #4]
 800a964:	681b      	ldr	r3, [r3, #0]
 800a966:	695a      	ldr	r2, [r3, #20]
 800a968:	687b      	ldr	r3, [r7, #4]
 800a96a:	681b      	ldr	r3, [r3, #0]
 800a96c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a970:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800a972:	687b      	ldr	r3, [r7, #4]
 800a974:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a976:	2b00      	cmp	r3, #0
 800a978:	d103      	bne.n	800a982 <HAL_DMA_IRQHandler+0x1da>
 800a97a:	687b      	ldr	r3, [r7, #4]
 800a97c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a97e:	2b00      	cmp	r3, #0
 800a980:	d007      	beq.n	800a992 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800a982:	687b      	ldr	r3, [r7, #4]
 800a984:	681b      	ldr	r3, [r3, #0]
 800a986:	681a      	ldr	r2, [r3, #0]
 800a988:	687b      	ldr	r3, [r7, #4]
 800a98a:	681b      	ldr	r3, [r3, #0]
 800a98c:	f022 0208 	bic.w	r2, r2, #8
 800a990:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800a992:	687b      	ldr	r3, [r7, #4]
 800a994:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a996:	223f      	movs	r2, #63	; 0x3f
 800a998:	409a      	lsls	r2, r3
 800a99a:	693b      	ldr	r3, [r7, #16]
 800a99c:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800a99e:	687b      	ldr	r3, [r7, #4]
 800a9a0:	2200      	movs	r2, #0
 800a9a2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800a9a6:	687b      	ldr	r3, [r7, #4]
 800a9a8:	2201      	movs	r2, #1
 800a9aa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 800a9ae:	687b      	ldr	r3, [r7, #4]
 800a9b0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a9b2:	2b00      	cmp	r3, #0
 800a9b4:	d07d      	beq.n	800aab2 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 800a9b6:	687b      	ldr	r3, [r7, #4]
 800a9b8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a9ba:	6878      	ldr	r0, [r7, #4]
 800a9bc:	4798      	blx	r3
        }
        return;
 800a9be:	e078      	b.n	800aab2 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800a9c0:	687b      	ldr	r3, [r7, #4]
 800a9c2:	681b      	ldr	r3, [r3, #0]
 800a9c4:	681b      	ldr	r3, [r3, #0]
 800a9c6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800a9ca:	2b00      	cmp	r3, #0
 800a9cc:	d01c      	beq.n	800aa08 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800a9ce:	687b      	ldr	r3, [r7, #4]
 800a9d0:	681b      	ldr	r3, [r3, #0]
 800a9d2:	681b      	ldr	r3, [r3, #0]
 800a9d4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800a9d8:	2b00      	cmp	r3, #0
 800a9da:	d108      	bne.n	800a9ee <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800a9dc:	687b      	ldr	r3, [r7, #4]
 800a9de:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a9e0:	2b00      	cmp	r3, #0
 800a9e2:	d030      	beq.n	800aa46 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800a9e4:	687b      	ldr	r3, [r7, #4]
 800a9e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a9e8:	6878      	ldr	r0, [r7, #4]
 800a9ea:	4798      	blx	r3
 800a9ec:	e02b      	b.n	800aa46 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800a9ee:	687b      	ldr	r3, [r7, #4]
 800a9f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a9f2:	2b00      	cmp	r3, #0
 800a9f4:	d027      	beq.n	800aa46 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800a9f6:	687b      	ldr	r3, [r7, #4]
 800a9f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a9fa:	6878      	ldr	r0, [r7, #4]
 800a9fc:	4798      	blx	r3
 800a9fe:	e022      	b.n	800aa46 <HAL_DMA_IRQHandler+0x29e>
 800aa00:	20000000 	.word	0x20000000
 800aa04:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800aa08:	687b      	ldr	r3, [r7, #4]
 800aa0a:	681b      	ldr	r3, [r3, #0]
 800aa0c:	681b      	ldr	r3, [r3, #0]
 800aa0e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800aa12:	2b00      	cmp	r3, #0
 800aa14:	d10f      	bne.n	800aa36 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800aa16:	687b      	ldr	r3, [r7, #4]
 800aa18:	681b      	ldr	r3, [r3, #0]
 800aa1a:	681a      	ldr	r2, [r3, #0]
 800aa1c:	687b      	ldr	r3, [r7, #4]
 800aa1e:	681b      	ldr	r3, [r3, #0]
 800aa20:	f022 0210 	bic.w	r2, r2, #16
 800aa24:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800aa26:	687b      	ldr	r3, [r7, #4]
 800aa28:	2200      	movs	r2, #0
 800aa2a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800aa2e:	687b      	ldr	r3, [r7, #4]
 800aa30:	2201      	movs	r2, #1
 800aa32:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 800aa36:	687b      	ldr	r3, [r7, #4]
 800aa38:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800aa3a:	2b00      	cmp	r3, #0
 800aa3c:	d003      	beq.n	800aa46 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800aa3e:	687b      	ldr	r3, [r7, #4]
 800aa40:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800aa42:	6878      	ldr	r0, [r7, #4]
 800aa44:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800aa46:	687b      	ldr	r3, [r7, #4]
 800aa48:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800aa4a:	2b00      	cmp	r3, #0
 800aa4c:	d032      	beq.n	800aab4 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800aa4e:	687b      	ldr	r3, [r7, #4]
 800aa50:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800aa52:	f003 0301 	and.w	r3, r3, #1
 800aa56:	2b00      	cmp	r3, #0
 800aa58:	d022      	beq.n	800aaa0 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800aa5a:	687b      	ldr	r3, [r7, #4]
 800aa5c:	2205      	movs	r2, #5
 800aa5e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800aa62:	687b      	ldr	r3, [r7, #4]
 800aa64:	681b      	ldr	r3, [r3, #0]
 800aa66:	681a      	ldr	r2, [r3, #0]
 800aa68:	687b      	ldr	r3, [r7, #4]
 800aa6a:	681b      	ldr	r3, [r3, #0]
 800aa6c:	f022 0201 	bic.w	r2, r2, #1
 800aa70:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800aa72:	68bb      	ldr	r3, [r7, #8]
 800aa74:	3301      	adds	r3, #1
 800aa76:	60bb      	str	r3, [r7, #8]
 800aa78:	697a      	ldr	r2, [r7, #20]
 800aa7a:	429a      	cmp	r2, r3
 800aa7c:	d307      	bcc.n	800aa8e <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800aa7e:	687b      	ldr	r3, [r7, #4]
 800aa80:	681b      	ldr	r3, [r3, #0]
 800aa82:	681b      	ldr	r3, [r3, #0]
 800aa84:	f003 0301 	and.w	r3, r3, #1
 800aa88:	2b00      	cmp	r3, #0
 800aa8a:	d1f2      	bne.n	800aa72 <HAL_DMA_IRQHandler+0x2ca>
 800aa8c:	e000      	b.n	800aa90 <HAL_DMA_IRQHandler+0x2e8>
          break;
 800aa8e:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800aa90:	687b      	ldr	r3, [r7, #4]
 800aa92:	2200      	movs	r2, #0
 800aa94:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800aa98:	687b      	ldr	r3, [r7, #4]
 800aa9a:	2201      	movs	r2, #1
 800aa9c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 800aaa0:	687b      	ldr	r3, [r7, #4]
 800aaa2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800aaa4:	2b00      	cmp	r3, #0
 800aaa6:	d005      	beq.n	800aab4 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800aaa8:	687b      	ldr	r3, [r7, #4]
 800aaaa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800aaac:	6878      	ldr	r0, [r7, #4]
 800aaae:	4798      	blx	r3
 800aab0:	e000      	b.n	800aab4 <HAL_DMA_IRQHandler+0x30c>
        return;
 800aab2:	bf00      	nop
    }
  }
}
 800aab4:	3718      	adds	r7, #24
 800aab6:	46bd      	mov	sp, r7
 800aab8:	bd80      	pop	{r7, pc}
 800aaba:	bf00      	nop

0800aabc <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 800aabc:	b480      	push	{r7}
 800aabe:	b083      	sub	sp, #12
 800aac0:	af00      	add	r7, sp, #0
 800aac2:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 800aac4:	687b      	ldr	r3, [r7, #4]
 800aac6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 800aac8:	4618      	mov	r0, r3
 800aaca:	370c      	adds	r7, #12
 800aacc:	46bd      	mov	sp, r7
 800aace:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aad2:	4770      	bx	lr

0800aad4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800aad4:	b480      	push	{r7}
 800aad6:	b085      	sub	sp, #20
 800aad8:	af00      	add	r7, sp, #0
 800aada:	60f8      	str	r0, [r7, #12]
 800aadc:	60b9      	str	r1, [r7, #8]
 800aade:	607a      	str	r2, [r7, #4]
 800aae0:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800aae2:	68fb      	ldr	r3, [r7, #12]
 800aae4:	681b      	ldr	r3, [r3, #0]
 800aae6:	681a      	ldr	r2, [r3, #0]
 800aae8:	68fb      	ldr	r3, [r7, #12]
 800aaea:	681b      	ldr	r3, [r3, #0]
 800aaec:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800aaf0:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800aaf2:	68fb      	ldr	r3, [r7, #12]
 800aaf4:	681b      	ldr	r3, [r3, #0]
 800aaf6:	683a      	ldr	r2, [r7, #0]
 800aaf8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800aafa:	68fb      	ldr	r3, [r7, #12]
 800aafc:	689b      	ldr	r3, [r3, #8]
 800aafe:	2b40      	cmp	r3, #64	; 0x40
 800ab00:	d108      	bne.n	800ab14 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800ab02:	68fb      	ldr	r3, [r7, #12]
 800ab04:	681b      	ldr	r3, [r3, #0]
 800ab06:	687a      	ldr	r2, [r7, #4]
 800ab08:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800ab0a:	68fb      	ldr	r3, [r7, #12]
 800ab0c:	681b      	ldr	r3, [r3, #0]
 800ab0e:	68ba      	ldr	r2, [r7, #8]
 800ab10:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800ab12:	e007      	b.n	800ab24 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800ab14:	68fb      	ldr	r3, [r7, #12]
 800ab16:	681b      	ldr	r3, [r3, #0]
 800ab18:	68ba      	ldr	r2, [r7, #8]
 800ab1a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800ab1c:	68fb      	ldr	r3, [r7, #12]
 800ab1e:	681b      	ldr	r3, [r3, #0]
 800ab20:	687a      	ldr	r2, [r7, #4]
 800ab22:	60da      	str	r2, [r3, #12]
}
 800ab24:	bf00      	nop
 800ab26:	3714      	adds	r7, #20
 800ab28:	46bd      	mov	sp, r7
 800ab2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab2e:	4770      	bx	lr

0800ab30 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800ab30:	b480      	push	{r7}
 800ab32:	b085      	sub	sp, #20
 800ab34:	af00      	add	r7, sp, #0
 800ab36:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800ab38:	687b      	ldr	r3, [r7, #4]
 800ab3a:	681b      	ldr	r3, [r3, #0]
 800ab3c:	b2db      	uxtb	r3, r3
 800ab3e:	3b10      	subs	r3, #16
 800ab40:	4a14      	ldr	r2, [pc, #80]	; (800ab94 <DMA_CalcBaseAndBitshift+0x64>)
 800ab42:	fba2 2303 	umull	r2, r3, r2, r3
 800ab46:	091b      	lsrs	r3, r3, #4
 800ab48:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800ab4a:	4a13      	ldr	r2, [pc, #76]	; (800ab98 <DMA_CalcBaseAndBitshift+0x68>)
 800ab4c:	68fb      	ldr	r3, [r7, #12]
 800ab4e:	4413      	add	r3, r2
 800ab50:	781b      	ldrb	r3, [r3, #0]
 800ab52:	461a      	mov	r2, r3
 800ab54:	687b      	ldr	r3, [r7, #4]
 800ab56:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 800ab58:	68fb      	ldr	r3, [r7, #12]
 800ab5a:	2b03      	cmp	r3, #3
 800ab5c:	d909      	bls.n	800ab72 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800ab5e:	687b      	ldr	r3, [r7, #4]
 800ab60:	681b      	ldr	r3, [r3, #0]
 800ab62:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800ab66:	f023 0303 	bic.w	r3, r3, #3
 800ab6a:	1d1a      	adds	r2, r3, #4
 800ab6c:	687b      	ldr	r3, [r7, #4]
 800ab6e:	659a      	str	r2, [r3, #88]	; 0x58
 800ab70:	e007      	b.n	800ab82 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800ab72:	687b      	ldr	r3, [r7, #4]
 800ab74:	681b      	ldr	r3, [r3, #0]
 800ab76:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800ab7a:	f023 0303 	bic.w	r3, r3, #3
 800ab7e:	687a      	ldr	r2, [r7, #4]
 800ab80:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800ab82:	687b      	ldr	r3, [r7, #4]
 800ab84:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800ab86:	4618      	mov	r0, r3
 800ab88:	3714      	adds	r7, #20
 800ab8a:	46bd      	mov	sp, r7
 800ab8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab90:	4770      	bx	lr
 800ab92:	bf00      	nop
 800ab94:	aaaaaaab 	.word	0xaaaaaaab
 800ab98:	08018d48 	.word	0x08018d48

0800ab9c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800ab9c:	b480      	push	{r7}
 800ab9e:	b085      	sub	sp, #20
 800aba0:	af00      	add	r7, sp, #0
 800aba2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800aba4:	2300      	movs	r3, #0
 800aba6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800aba8:	687b      	ldr	r3, [r7, #4]
 800abaa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800abac:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800abae:	687b      	ldr	r3, [r7, #4]
 800abb0:	699b      	ldr	r3, [r3, #24]
 800abb2:	2b00      	cmp	r3, #0
 800abb4:	d11f      	bne.n	800abf6 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800abb6:	68bb      	ldr	r3, [r7, #8]
 800abb8:	2b03      	cmp	r3, #3
 800abba:	d855      	bhi.n	800ac68 <DMA_CheckFifoParam+0xcc>
 800abbc:	a201      	add	r2, pc, #4	; (adr r2, 800abc4 <DMA_CheckFifoParam+0x28>)
 800abbe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800abc2:	bf00      	nop
 800abc4:	0800abd5 	.word	0x0800abd5
 800abc8:	0800abe7 	.word	0x0800abe7
 800abcc:	0800abd5 	.word	0x0800abd5
 800abd0:	0800ac69 	.word	0x0800ac69
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800abd4:	687b      	ldr	r3, [r7, #4]
 800abd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800abd8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800abdc:	2b00      	cmp	r3, #0
 800abde:	d045      	beq.n	800ac6c <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 800abe0:	2301      	movs	r3, #1
 800abe2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800abe4:	e042      	b.n	800ac6c <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800abe6:	687b      	ldr	r3, [r7, #4]
 800abe8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800abea:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800abee:	d13f      	bne.n	800ac70 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 800abf0:	2301      	movs	r3, #1
 800abf2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800abf4:	e03c      	b.n	800ac70 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800abf6:	687b      	ldr	r3, [r7, #4]
 800abf8:	699b      	ldr	r3, [r3, #24]
 800abfa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800abfe:	d121      	bne.n	800ac44 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800ac00:	68bb      	ldr	r3, [r7, #8]
 800ac02:	2b03      	cmp	r3, #3
 800ac04:	d836      	bhi.n	800ac74 <DMA_CheckFifoParam+0xd8>
 800ac06:	a201      	add	r2, pc, #4	; (adr r2, 800ac0c <DMA_CheckFifoParam+0x70>)
 800ac08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ac0c:	0800ac1d 	.word	0x0800ac1d
 800ac10:	0800ac23 	.word	0x0800ac23
 800ac14:	0800ac1d 	.word	0x0800ac1d
 800ac18:	0800ac35 	.word	0x0800ac35
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800ac1c:	2301      	movs	r3, #1
 800ac1e:	73fb      	strb	r3, [r7, #15]
      break;
 800ac20:	e02f      	b.n	800ac82 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800ac22:	687b      	ldr	r3, [r7, #4]
 800ac24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ac26:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800ac2a:	2b00      	cmp	r3, #0
 800ac2c:	d024      	beq.n	800ac78 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 800ac2e:	2301      	movs	r3, #1
 800ac30:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800ac32:	e021      	b.n	800ac78 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800ac34:	687b      	ldr	r3, [r7, #4]
 800ac36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ac38:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800ac3c:	d11e      	bne.n	800ac7c <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 800ac3e:	2301      	movs	r3, #1
 800ac40:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800ac42:	e01b      	b.n	800ac7c <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800ac44:	68bb      	ldr	r3, [r7, #8]
 800ac46:	2b02      	cmp	r3, #2
 800ac48:	d902      	bls.n	800ac50 <DMA_CheckFifoParam+0xb4>
 800ac4a:	2b03      	cmp	r3, #3
 800ac4c:	d003      	beq.n	800ac56 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800ac4e:	e018      	b.n	800ac82 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 800ac50:	2301      	movs	r3, #1
 800ac52:	73fb      	strb	r3, [r7, #15]
      break;
 800ac54:	e015      	b.n	800ac82 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800ac56:	687b      	ldr	r3, [r7, #4]
 800ac58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ac5a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800ac5e:	2b00      	cmp	r3, #0
 800ac60:	d00e      	beq.n	800ac80 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 800ac62:	2301      	movs	r3, #1
 800ac64:	73fb      	strb	r3, [r7, #15]
      break;
 800ac66:	e00b      	b.n	800ac80 <DMA_CheckFifoParam+0xe4>
      break;
 800ac68:	bf00      	nop
 800ac6a:	e00a      	b.n	800ac82 <DMA_CheckFifoParam+0xe6>
      break;
 800ac6c:	bf00      	nop
 800ac6e:	e008      	b.n	800ac82 <DMA_CheckFifoParam+0xe6>
      break;
 800ac70:	bf00      	nop
 800ac72:	e006      	b.n	800ac82 <DMA_CheckFifoParam+0xe6>
      break;
 800ac74:	bf00      	nop
 800ac76:	e004      	b.n	800ac82 <DMA_CheckFifoParam+0xe6>
      break;
 800ac78:	bf00      	nop
 800ac7a:	e002      	b.n	800ac82 <DMA_CheckFifoParam+0xe6>
      break;   
 800ac7c:	bf00      	nop
 800ac7e:	e000      	b.n	800ac82 <DMA_CheckFifoParam+0xe6>
      break;
 800ac80:	bf00      	nop
    }
  } 
  
  return status; 
 800ac82:	7bfb      	ldrb	r3, [r7, #15]
}
 800ac84:	4618      	mov	r0, r3
 800ac86:	3714      	adds	r7, #20
 800ac88:	46bd      	mov	sp, r7
 800ac8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac8e:	4770      	bx	lr

0800ac90 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800ac90:	b480      	push	{r7}
 800ac92:	b089      	sub	sp, #36	; 0x24
 800ac94:	af00      	add	r7, sp, #0
 800ac96:	6078      	str	r0, [r7, #4]
 800ac98:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800ac9a:	2300      	movs	r3, #0
 800ac9c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800ac9e:	2300      	movs	r3, #0
 800aca0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800aca2:	2300      	movs	r3, #0
 800aca4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800aca6:	2300      	movs	r3, #0
 800aca8:	61fb      	str	r3, [r7, #28]
 800acaa:	e177      	b.n	800af9c <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800acac:	2201      	movs	r2, #1
 800acae:	69fb      	ldr	r3, [r7, #28]
 800acb0:	fa02 f303 	lsl.w	r3, r2, r3
 800acb4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800acb6:	683b      	ldr	r3, [r7, #0]
 800acb8:	681b      	ldr	r3, [r3, #0]
 800acba:	697a      	ldr	r2, [r7, #20]
 800acbc:	4013      	ands	r3, r2
 800acbe:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800acc0:	693a      	ldr	r2, [r7, #16]
 800acc2:	697b      	ldr	r3, [r7, #20]
 800acc4:	429a      	cmp	r2, r3
 800acc6:	f040 8166 	bne.w	800af96 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800acca:	683b      	ldr	r3, [r7, #0]
 800accc:	685b      	ldr	r3, [r3, #4]
 800acce:	2b01      	cmp	r3, #1
 800acd0:	d00b      	beq.n	800acea <HAL_GPIO_Init+0x5a>
 800acd2:	683b      	ldr	r3, [r7, #0]
 800acd4:	685b      	ldr	r3, [r3, #4]
 800acd6:	2b02      	cmp	r3, #2
 800acd8:	d007      	beq.n	800acea <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800acda:	683b      	ldr	r3, [r7, #0]
 800acdc:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800acde:	2b11      	cmp	r3, #17
 800ace0:	d003      	beq.n	800acea <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800ace2:	683b      	ldr	r3, [r7, #0]
 800ace4:	685b      	ldr	r3, [r3, #4]
 800ace6:	2b12      	cmp	r3, #18
 800ace8:	d130      	bne.n	800ad4c <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800acea:	687b      	ldr	r3, [r7, #4]
 800acec:	689b      	ldr	r3, [r3, #8]
 800acee:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800acf0:	69fb      	ldr	r3, [r7, #28]
 800acf2:	005b      	lsls	r3, r3, #1
 800acf4:	2203      	movs	r2, #3
 800acf6:	fa02 f303 	lsl.w	r3, r2, r3
 800acfa:	43db      	mvns	r3, r3
 800acfc:	69ba      	ldr	r2, [r7, #24]
 800acfe:	4013      	ands	r3, r2
 800ad00:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800ad02:	683b      	ldr	r3, [r7, #0]
 800ad04:	68da      	ldr	r2, [r3, #12]
 800ad06:	69fb      	ldr	r3, [r7, #28]
 800ad08:	005b      	lsls	r3, r3, #1
 800ad0a:	fa02 f303 	lsl.w	r3, r2, r3
 800ad0e:	69ba      	ldr	r2, [r7, #24]
 800ad10:	4313      	orrs	r3, r2
 800ad12:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800ad14:	687b      	ldr	r3, [r7, #4]
 800ad16:	69ba      	ldr	r2, [r7, #24]
 800ad18:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800ad1a:	687b      	ldr	r3, [r7, #4]
 800ad1c:	685b      	ldr	r3, [r3, #4]
 800ad1e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800ad20:	2201      	movs	r2, #1
 800ad22:	69fb      	ldr	r3, [r7, #28]
 800ad24:	fa02 f303 	lsl.w	r3, r2, r3
 800ad28:	43db      	mvns	r3, r3
 800ad2a:	69ba      	ldr	r2, [r7, #24]
 800ad2c:	4013      	ands	r3, r2
 800ad2e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800ad30:	683b      	ldr	r3, [r7, #0]
 800ad32:	685b      	ldr	r3, [r3, #4]
 800ad34:	091b      	lsrs	r3, r3, #4
 800ad36:	f003 0201 	and.w	r2, r3, #1
 800ad3a:	69fb      	ldr	r3, [r7, #28]
 800ad3c:	fa02 f303 	lsl.w	r3, r2, r3
 800ad40:	69ba      	ldr	r2, [r7, #24]
 800ad42:	4313      	orrs	r3, r2
 800ad44:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800ad46:	687b      	ldr	r3, [r7, #4]
 800ad48:	69ba      	ldr	r2, [r7, #24]
 800ad4a:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800ad4c:	687b      	ldr	r3, [r7, #4]
 800ad4e:	68db      	ldr	r3, [r3, #12]
 800ad50:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800ad52:	69fb      	ldr	r3, [r7, #28]
 800ad54:	005b      	lsls	r3, r3, #1
 800ad56:	2203      	movs	r2, #3
 800ad58:	fa02 f303 	lsl.w	r3, r2, r3
 800ad5c:	43db      	mvns	r3, r3
 800ad5e:	69ba      	ldr	r2, [r7, #24]
 800ad60:	4013      	ands	r3, r2
 800ad62:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800ad64:	683b      	ldr	r3, [r7, #0]
 800ad66:	689a      	ldr	r2, [r3, #8]
 800ad68:	69fb      	ldr	r3, [r7, #28]
 800ad6a:	005b      	lsls	r3, r3, #1
 800ad6c:	fa02 f303 	lsl.w	r3, r2, r3
 800ad70:	69ba      	ldr	r2, [r7, #24]
 800ad72:	4313      	orrs	r3, r2
 800ad74:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800ad76:	687b      	ldr	r3, [r7, #4]
 800ad78:	69ba      	ldr	r2, [r7, #24]
 800ad7a:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800ad7c:	683b      	ldr	r3, [r7, #0]
 800ad7e:	685b      	ldr	r3, [r3, #4]
 800ad80:	2b02      	cmp	r3, #2
 800ad82:	d003      	beq.n	800ad8c <HAL_GPIO_Init+0xfc>
 800ad84:	683b      	ldr	r3, [r7, #0]
 800ad86:	685b      	ldr	r3, [r3, #4]
 800ad88:	2b12      	cmp	r3, #18
 800ad8a:	d123      	bne.n	800add4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800ad8c:	69fb      	ldr	r3, [r7, #28]
 800ad8e:	08da      	lsrs	r2, r3, #3
 800ad90:	687b      	ldr	r3, [r7, #4]
 800ad92:	3208      	adds	r2, #8
 800ad94:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ad98:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800ad9a:	69fb      	ldr	r3, [r7, #28]
 800ad9c:	f003 0307 	and.w	r3, r3, #7
 800ada0:	009b      	lsls	r3, r3, #2
 800ada2:	220f      	movs	r2, #15
 800ada4:	fa02 f303 	lsl.w	r3, r2, r3
 800ada8:	43db      	mvns	r3, r3
 800adaa:	69ba      	ldr	r2, [r7, #24]
 800adac:	4013      	ands	r3, r2
 800adae:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800adb0:	683b      	ldr	r3, [r7, #0]
 800adb2:	691a      	ldr	r2, [r3, #16]
 800adb4:	69fb      	ldr	r3, [r7, #28]
 800adb6:	f003 0307 	and.w	r3, r3, #7
 800adba:	009b      	lsls	r3, r3, #2
 800adbc:	fa02 f303 	lsl.w	r3, r2, r3
 800adc0:	69ba      	ldr	r2, [r7, #24]
 800adc2:	4313      	orrs	r3, r2
 800adc4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800adc6:	69fb      	ldr	r3, [r7, #28]
 800adc8:	08da      	lsrs	r2, r3, #3
 800adca:	687b      	ldr	r3, [r7, #4]
 800adcc:	3208      	adds	r2, #8
 800adce:	69b9      	ldr	r1, [r7, #24]
 800add0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800add4:	687b      	ldr	r3, [r7, #4]
 800add6:	681b      	ldr	r3, [r3, #0]
 800add8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800adda:	69fb      	ldr	r3, [r7, #28]
 800addc:	005b      	lsls	r3, r3, #1
 800adde:	2203      	movs	r2, #3
 800ade0:	fa02 f303 	lsl.w	r3, r2, r3
 800ade4:	43db      	mvns	r3, r3
 800ade6:	69ba      	ldr	r2, [r7, #24]
 800ade8:	4013      	ands	r3, r2
 800adea:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800adec:	683b      	ldr	r3, [r7, #0]
 800adee:	685b      	ldr	r3, [r3, #4]
 800adf0:	f003 0203 	and.w	r2, r3, #3
 800adf4:	69fb      	ldr	r3, [r7, #28]
 800adf6:	005b      	lsls	r3, r3, #1
 800adf8:	fa02 f303 	lsl.w	r3, r2, r3
 800adfc:	69ba      	ldr	r2, [r7, #24]
 800adfe:	4313      	orrs	r3, r2
 800ae00:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800ae02:	687b      	ldr	r3, [r7, #4]
 800ae04:	69ba      	ldr	r2, [r7, #24]
 800ae06:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800ae08:	683b      	ldr	r3, [r7, #0]
 800ae0a:	685b      	ldr	r3, [r3, #4]
 800ae0c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800ae10:	2b00      	cmp	r3, #0
 800ae12:	f000 80c0 	beq.w	800af96 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800ae16:	2300      	movs	r3, #0
 800ae18:	60fb      	str	r3, [r7, #12]
 800ae1a:	4b65      	ldr	r3, [pc, #404]	; (800afb0 <HAL_GPIO_Init+0x320>)
 800ae1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ae1e:	4a64      	ldr	r2, [pc, #400]	; (800afb0 <HAL_GPIO_Init+0x320>)
 800ae20:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800ae24:	6453      	str	r3, [r2, #68]	; 0x44
 800ae26:	4b62      	ldr	r3, [pc, #392]	; (800afb0 <HAL_GPIO_Init+0x320>)
 800ae28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ae2a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800ae2e:	60fb      	str	r3, [r7, #12]
 800ae30:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800ae32:	4a60      	ldr	r2, [pc, #384]	; (800afb4 <HAL_GPIO_Init+0x324>)
 800ae34:	69fb      	ldr	r3, [r7, #28]
 800ae36:	089b      	lsrs	r3, r3, #2
 800ae38:	3302      	adds	r3, #2
 800ae3a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ae3e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800ae40:	69fb      	ldr	r3, [r7, #28]
 800ae42:	f003 0303 	and.w	r3, r3, #3
 800ae46:	009b      	lsls	r3, r3, #2
 800ae48:	220f      	movs	r2, #15
 800ae4a:	fa02 f303 	lsl.w	r3, r2, r3
 800ae4e:	43db      	mvns	r3, r3
 800ae50:	69ba      	ldr	r2, [r7, #24]
 800ae52:	4013      	ands	r3, r2
 800ae54:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800ae56:	687b      	ldr	r3, [r7, #4]
 800ae58:	4a57      	ldr	r2, [pc, #348]	; (800afb8 <HAL_GPIO_Init+0x328>)
 800ae5a:	4293      	cmp	r3, r2
 800ae5c:	d037      	beq.n	800aece <HAL_GPIO_Init+0x23e>
 800ae5e:	687b      	ldr	r3, [r7, #4]
 800ae60:	4a56      	ldr	r2, [pc, #344]	; (800afbc <HAL_GPIO_Init+0x32c>)
 800ae62:	4293      	cmp	r3, r2
 800ae64:	d031      	beq.n	800aeca <HAL_GPIO_Init+0x23a>
 800ae66:	687b      	ldr	r3, [r7, #4]
 800ae68:	4a55      	ldr	r2, [pc, #340]	; (800afc0 <HAL_GPIO_Init+0x330>)
 800ae6a:	4293      	cmp	r3, r2
 800ae6c:	d02b      	beq.n	800aec6 <HAL_GPIO_Init+0x236>
 800ae6e:	687b      	ldr	r3, [r7, #4]
 800ae70:	4a54      	ldr	r2, [pc, #336]	; (800afc4 <HAL_GPIO_Init+0x334>)
 800ae72:	4293      	cmp	r3, r2
 800ae74:	d025      	beq.n	800aec2 <HAL_GPIO_Init+0x232>
 800ae76:	687b      	ldr	r3, [r7, #4]
 800ae78:	4a53      	ldr	r2, [pc, #332]	; (800afc8 <HAL_GPIO_Init+0x338>)
 800ae7a:	4293      	cmp	r3, r2
 800ae7c:	d01f      	beq.n	800aebe <HAL_GPIO_Init+0x22e>
 800ae7e:	687b      	ldr	r3, [r7, #4]
 800ae80:	4a52      	ldr	r2, [pc, #328]	; (800afcc <HAL_GPIO_Init+0x33c>)
 800ae82:	4293      	cmp	r3, r2
 800ae84:	d019      	beq.n	800aeba <HAL_GPIO_Init+0x22a>
 800ae86:	687b      	ldr	r3, [r7, #4]
 800ae88:	4a51      	ldr	r2, [pc, #324]	; (800afd0 <HAL_GPIO_Init+0x340>)
 800ae8a:	4293      	cmp	r3, r2
 800ae8c:	d013      	beq.n	800aeb6 <HAL_GPIO_Init+0x226>
 800ae8e:	687b      	ldr	r3, [r7, #4]
 800ae90:	4a50      	ldr	r2, [pc, #320]	; (800afd4 <HAL_GPIO_Init+0x344>)
 800ae92:	4293      	cmp	r3, r2
 800ae94:	d00d      	beq.n	800aeb2 <HAL_GPIO_Init+0x222>
 800ae96:	687b      	ldr	r3, [r7, #4]
 800ae98:	4a4f      	ldr	r2, [pc, #316]	; (800afd8 <HAL_GPIO_Init+0x348>)
 800ae9a:	4293      	cmp	r3, r2
 800ae9c:	d007      	beq.n	800aeae <HAL_GPIO_Init+0x21e>
 800ae9e:	687b      	ldr	r3, [r7, #4]
 800aea0:	4a4e      	ldr	r2, [pc, #312]	; (800afdc <HAL_GPIO_Init+0x34c>)
 800aea2:	4293      	cmp	r3, r2
 800aea4:	d101      	bne.n	800aeaa <HAL_GPIO_Init+0x21a>
 800aea6:	2309      	movs	r3, #9
 800aea8:	e012      	b.n	800aed0 <HAL_GPIO_Init+0x240>
 800aeaa:	230a      	movs	r3, #10
 800aeac:	e010      	b.n	800aed0 <HAL_GPIO_Init+0x240>
 800aeae:	2308      	movs	r3, #8
 800aeb0:	e00e      	b.n	800aed0 <HAL_GPIO_Init+0x240>
 800aeb2:	2307      	movs	r3, #7
 800aeb4:	e00c      	b.n	800aed0 <HAL_GPIO_Init+0x240>
 800aeb6:	2306      	movs	r3, #6
 800aeb8:	e00a      	b.n	800aed0 <HAL_GPIO_Init+0x240>
 800aeba:	2305      	movs	r3, #5
 800aebc:	e008      	b.n	800aed0 <HAL_GPIO_Init+0x240>
 800aebe:	2304      	movs	r3, #4
 800aec0:	e006      	b.n	800aed0 <HAL_GPIO_Init+0x240>
 800aec2:	2303      	movs	r3, #3
 800aec4:	e004      	b.n	800aed0 <HAL_GPIO_Init+0x240>
 800aec6:	2302      	movs	r3, #2
 800aec8:	e002      	b.n	800aed0 <HAL_GPIO_Init+0x240>
 800aeca:	2301      	movs	r3, #1
 800aecc:	e000      	b.n	800aed0 <HAL_GPIO_Init+0x240>
 800aece:	2300      	movs	r3, #0
 800aed0:	69fa      	ldr	r2, [r7, #28]
 800aed2:	f002 0203 	and.w	r2, r2, #3
 800aed6:	0092      	lsls	r2, r2, #2
 800aed8:	4093      	lsls	r3, r2
 800aeda:	69ba      	ldr	r2, [r7, #24]
 800aedc:	4313      	orrs	r3, r2
 800aede:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800aee0:	4934      	ldr	r1, [pc, #208]	; (800afb4 <HAL_GPIO_Init+0x324>)
 800aee2:	69fb      	ldr	r3, [r7, #28]
 800aee4:	089b      	lsrs	r3, r3, #2
 800aee6:	3302      	adds	r3, #2
 800aee8:	69ba      	ldr	r2, [r7, #24]
 800aeea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800aeee:	4b3c      	ldr	r3, [pc, #240]	; (800afe0 <HAL_GPIO_Init+0x350>)
 800aef0:	681b      	ldr	r3, [r3, #0]
 800aef2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800aef4:	693b      	ldr	r3, [r7, #16]
 800aef6:	43db      	mvns	r3, r3
 800aef8:	69ba      	ldr	r2, [r7, #24]
 800aefa:	4013      	ands	r3, r2
 800aefc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800aefe:	683b      	ldr	r3, [r7, #0]
 800af00:	685b      	ldr	r3, [r3, #4]
 800af02:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800af06:	2b00      	cmp	r3, #0
 800af08:	d003      	beq.n	800af12 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800af0a:	69ba      	ldr	r2, [r7, #24]
 800af0c:	693b      	ldr	r3, [r7, #16]
 800af0e:	4313      	orrs	r3, r2
 800af10:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800af12:	4a33      	ldr	r2, [pc, #204]	; (800afe0 <HAL_GPIO_Init+0x350>)
 800af14:	69bb      	ldr	r3, [r7, #24]
 800af16:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800af18:	4b31      	ldr	r3, [pc, #196]	; (800afe0 <HAL_GPIO_Init+0x350>)
 800af1a:	685b      	ldr	r3, [r3, #4]
 800af1c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800af1e:	693b      	ldr	r3, [r7, #16]
 800af20:	43db      	mvns	r3, r3
 800af22:	69ba      	ldr	r2, [r7, #24]
 800af24:	4013      	ands	r3, r2
 800af26:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800af28:	683b      	ldr	r3, [r7, #0]
 800af2a:	685b      	ldr	r3, [r3, #4]
 800af2c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800af30:	2b00      	cmp	r3, #0
 800af32:	d003      	beq.n	800af3c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 800af34:	69ba      	ldr	r2, [r7, #24]
 800af36:	693b      	ldr	r3, [r7, #16]
 800af38:	4313      	orrs	r3, r2
 800af3a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800af3c:	4a28      	ldr	r2, [pc, #160]	; (800afe0 <HAL_GPIO_Init+0x350>)
 800af3e:	69bb      	ldr	r3, [r7, #24]
 800af40:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800af42:	4b27      	ldr	r3, [pc, #156]	; (800afe0 <HAL_GPIO_Init+0x350>)
 800af44:	689b      	ldr	r3, [r3, #8]
 800af46:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800af48:	693b      	ldr	r3, [r7, #16]
 800af4a:	43db      	mvns	r3, r3
 800af4c:	69ba      	ldr	r2, [r7, #24]
 800af4e:	4013      	ands	r3, r2
 800af50:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800af52:	683b      	ldr	r3, [r7, #0]
 800af54:	685b      	ldr	r3, [r3, #4]
 800af56:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800af5a:	2b00      	cmp	r3, #0
 800af5c:	d003      	beq.n	800af66 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800af5e:	69ba      	ldr	r2, [r7, #24]
 800af60:	693b      	ldr	r3, [r7, #16]
 800af62:	4313      	orrs	r3, r2
 800af64:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800af66:	4a1e      	ldr	r2, [pc, #120]	; (800afe0 <HAL_GPIO_Init+0x350>)
 800af68:	69bb      	ldr	r3, [r7, #24]
 800af6a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800af6c:	4b1c      	ldr	r3, [pc, #112]	; (800afe0 <HAL_GPIO_Init+0x350>)
 800af6e:	68db      	ldr	r3, [r3, #12]
 800af70:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800af72:	693b      	ldr	r3, [r7, #16]
 800af74:	43db      	mvns	r3, r3
 800af76:	69ba      	ldr	r2, [r7, #24]
 800af78:	4013      	ands	r3, r2
 800af7a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800af7c:	683b      	ldr	r3, [r7, #0]
 800af7e:	685b      	ldr	r3, [r3, #4]
 800af80:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800af84:	2b00      	cmp	r3, #0
 800af86:	d003      	beq.n	800af90 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 800af88:	69ba      	ldr	r2, [r7, #24]
 800af8a:	693b      	ldr	r3, [r7, #16]
 800af8c:	4313      	orrs	r3, r2
 800af8e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800af90:	4a13      	ldr	r2, [pc, #76]	; (800afe0 <HAL_GPIO_Init+0x350>)
 800af92:	69bb      	ldr	r3, [r7, #24]
 800af94:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800af96:	69fb      	ldr	r3, [r7, #28]
 800af98:	3301      	adds	r3, #1
 800af9a:	61fb      	str	r3, [r7, #28]
 800af9c:	69fb      	ldr	r3, [r7, #28]
 800af9e:	2b0f      	cmp	r3, #15
 800afa0:	f67f ae84 	bls.w	800acac <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800afa4:	bf00      	nop
 800afa6:	3724      	adds	r7, #36	; 0x24
 800afa8:	46bd      	mov	sp, r7
 800afaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afae:	4770      	bx	lr
 800afb0:	40023800 	.word	0x40023800
 800afb4:	40013800 	.word	0x40013800
 800afb8:	40020000 	.word	0x40020000
 800afbc:	40020400 	.word	0x40020400
 800afc0:	40020800 	.word	0x40020800
 800afc4:	40020c00 	.word	0x40020c00
 800afc8:	40021000 	.word	0x40021000
 800afcc:	40021400 	.word	0x40021400
 800afd0:	40021800 	.word	0x40021800
 800afd4:	40021c00 	.word	0x40021c00
 800afd8:	40022000 	.word	0x40022000
 800afdc:	40022400 	.word	0x40022400
 800afe0:	40013c00 	.word	0x40013c00

0800afe4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800afe4:	b480      	push	{r7}
 800afe6:	b085      	sub	sp, #20
 800afe8:	af00      	add	r7, sp, #0
 800afea:	6078      	str	r0, [r7, #4]
 800afec:	460b      	mov	r3, r1
 800afee:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800aff0:	687b      	ldr	r3, [r7, #4]
 800aff2:	691a      	ldr	r2, [r3, #16]
 800aff4:	887b      	ldrh	r3, [r7, #2]
 800aff6:	4013      	ands	r3, r2
 800aff8:	2b00      	cmp	r3, #0
 800affa:	d002      	beq.n	800b002 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800affc:	2301      	movs	r3, #1
 800affe:	73fb      	strb	r3, [r7, #15]
 800b000:	e001      	b.n	800b006 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800b002:	2300      	movs	r3, #0
 800b004:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800b006:	7bfb      	ldrb	r3, [r7, #15]
}
 800b008:	4618      	mov	r0, r3
 800b00a:	3714      	adds	r7, #20
 800b00c:	46bd      	mov	sp, r7
 800b00e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b012:	4770      	bx	lr

0800b014 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800b014:	b480      	push	{r7}
 800b016:	b083      	sub	sp, #12
 800b018:	af00      	add	r7, sp, #0
 800b01a:	6078      	str	r0, [r7, #4]
 800b01c:	460b      	mov	r3, r1
 800b01e:	807b      	strh	r3, [r7, #2]
 800b020:	4613      	mov	r3, r2
 800b022:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800b024:	787b      	ldrb	r3, [r7, #1]
 800b026:	2b00      	cmp	r3, #0
 800b028:	d003      	beq.n	800b032 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800b02a:	887a      	ldrh	r2, [r7, #2]
 800b02c:	687b      	ldr	r3, [r7, #4]
 800b02e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800b030:	e003      	b.n	800b03a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800b032:	887b      	ldrh	r3, [r7, #2]
 800b034:	041a      	lsls	r2, r3, #16
 800b036:	687b      	ldr	r3, [r7, #4]
 800b038:	619a      	str	r2, [r3, #24]
}
 800b03a:	bf00      	nop
 800b03c:	370c      	adds	r7, #12
 800b03e:	46bd      	mov	sp, r7
 800b040:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b044:	4770      	bx	lr
	...

0800b048 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800b048:	b580      	push	{r7, lr}
 800b04a:	b084      	sub	sp, #16
 800b04c:	af00      	add	r7, sp, #0
 800b04e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800b050:	687b      	ldr	r3, [r7, #4]
 800b052:	2b00      	cmp	r3, #0
 800b054:	d101      	bne.n	800b05a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800b056:	2301      	movs	r3, #1
 800b058:	e11f      	b.n	800b29a <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800b05a:	687b      	ldr	r3, [r7, #4]
 800b05c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b060:	b2db      	uxtb	r3, r3
 800b062:	2b00      	cmp	r3, #0
 800b064:	d106      	bne.n	800b074 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800b066:	687b      	ldr	r3, [r7, #4]
 800b068:	2200      	movs	r2, #0
 800b06a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800b06e:	6878      	ldr	r0, [r7, #4]
 800b070:	f7fb fe4a 	bl	8006d08 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800b074:	687b      	ldr	r3, [r7, #4]
 800b076:	2224      	movs	r2, #36	; 0x24
 800b078:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800b07c:	687b      	ldr	r3, [r7, #4]
 800b07e:	681b      	ldr	r3, [r3, #0]
 800b080:	681a      	ldr	r2, [r3, #0]
 800b082:	687b      	ldr	r3, [r7, #4]
 800b084:	681b      	ldr	r3, [r3, #0]
 800b086:	f022 0201 	bic.w	r2, r2, #1
 800b08a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800b08c:	687b      	ldr	r3, [r7, #4]
 800b08e:	681b      	ldr	r3, [r3, #0]
 800b090:	681a      	ldr	r2, [r3, #0]
 800b092:	687b      	ldr	r3, [r7, #4]
 800b094:	681b      	ldr	r3, [r3, #0]
 800b096:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800b09a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800b09c:	687b      	ldr	r3, [r7, #4]
 800b09e:	681b      	ldr	r3, [r3, #0]
 800b0a0:	681a      	ldr	r2, [r3, #0]
 800b0a2:	687b      	ldr	r3, [r7, #4]
 800b0a4:	681b      	ldr	r3, [r3, #0]
 800b0a6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800b0aa:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800b0ac:	f001 f96e 	bl	800c38c <HAL_RCC_GetPCLK1Freq>
 800b0b0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800b0b2:	687b      	ldr	r3, [r7, #4]
 800b0b4:	685b      	ldr	r3, [r3, #4]
 800b0b6:	4a7b      	ldr	r2, [pc, #492]	; (800b2a4 <HAL_I2C_Init+0x25c>)
 800b0b8:	4293      	cmp	r3, r2
 800b0ba:	d807      	bhi.n	800b0cc <HAL_I2C_Init+0x84>
 800b0bc:	68fb      	ldr	r3, [r7, #12]
 800b0be:	4a7a      	ldr	r2, [pc, #488]	; (800b2a8 <HAL_I2C_Init+0x260>)
 800b0c0:	4293      	cmp	r3, r2
 800b0c2:	bf94      	ite	ls
 800b0c4:	2301      	movls	r3, #1
 800b0c6:	2300      	movhi	r3, #0
 800b0c8:	b2db      	uxtb	r3, r3
 800b0ca:	e006      	b.n	800b0da <HAL_I2C_Init+0x92>
 800b0cc:	68fb      	ldr	r3, [r7, #12]
 800b0ce:	4a77      	ldr	r2, [pc, #476]	; (800b2ac <HAL_I2C_Init+0x264>)
 800b0d0:	4293      	cmp	r3, r2
 800b0d2:	bf94      	ite	ls
 800b0d4:	2301      	movls	r3, #1
 800b0d6:	2300      	movhi	r3, #0
 800b0d8:	b2db      	uxtb	r3, r3
 800b0da:	2b00      	cmp	r3, #0
 800b0dc:	d001      	beq.n	800b0e2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800b0de:	2301      	movs	r3, #1
 800b0e0:	e0db      	b.n	800b29a <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800b0e2:	68fb      	ldr	r3, [r7, #12]
 800b0e4:	4a72      	ldr	r2, [pc, #456]	; (800b2b0 <HAL_I2C_Init+0x268>)
 800b0e6:	fba2 2303 	umull	r2, r3, r2, r3
 800b0ea:	0c9b      	lsrs	r3, r3, #18
 800b0ec:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800b0ee:	687b      	ldr	r3, [r7, #4]
 800b0f0:	681b      	ldr	r3, [r3, #0]
 800b0f2:	685b      	ldr	r3, [r3, #4]
 800b0f4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800b0f8:	687b      	ldr	r3, [r7, #4]
 800b0fa:	681b      	ldr	r3, [r3, #0]
 800b0fc:	68ba      	ldr	r2, [r7, #8]
 800b0fe:	430a      	orrs	r2, r1
 800b100:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800b102:	687b      	ldr	r3, [r7, #4]
 800b104:	681b      	ldr	r3, [r3, #0]
 800b106:	6a1b      	ldr	r3, [r3, #32]
 800b108:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800b10c:	687b      	ldr	r3, [r7, #4]
 800b10e:	685b      	ldr	r3, [r3, #4]
 800b110:	4a64      	ldr	r2, [pc, #400]	; (800b2a4 <HAL_I2C_Init+0x25c>)
 800b112:	4293      	cmp	r3, r2
 800b114:	d802      	bhi.n	800b11c <HAL_I2C_Init+0xd4>
 800b116:	68bb      	ldr	r3, [r7, #8]
 800b118:	3301      	adds	r3, #1
 800b11a:	e009      	b.n	800b130 <HAL_I2C_Init+0xe8>
 800b11c:	68bb      	ldr	r3, [r7, #8]
 800b11e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800b122:	fb02 f303 	mul.w	r3, r2, r3
 800b126:	4a63      	ldr	r2, [pc, #396]	; (800b2b4 <HAL_I2C_Init+0x26c>)
 800b128:	fba2 2303 	umull	r2, r3, r2, r3
 800b12c:	099b      	lsrs	r3, r3, #6
 800b12e:	3301      	adds	r3, #1
 800b130:	687a      	ldr	r2, [r7, #4]
 800b132:	6812      	ldr	r2, [r2, #0]
 800b134:	430b      	orrs	r3, r1
 800b136:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800b138:	687b      	ldr	r3, [r7, #4]
 800b13a:	681b      	ldr	r3, [r3, #0]
 800b13c:	69db      	ldr	r3, [r3, #28]
 800b13e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800b142:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800b146:	687b      	ldr	r3, [r7, #4]
 800b148:	685b      	ldr	r3, [r3, #4]
 800b14a:	4956      	ldr	r1, [pc, #344]	; (800b2a4 <HAL_I2C_Init+0x25c>)
 800b14c:	428b      	cmp	r3, r1
 800b14e:	d80d      	bhi.n	800b16c <HAL_I2C_Init+0x124>
 800b150:	68fb      	ldr	r3, [r7, #12]
 800b152:	1e59      	subs	r1, r3, #1
 800b154:	687b      	ldr	r3, [r7, #4]
 800b156:	685b      	ldr	r3, [r3, #4]
 800b158:	005b      	lsls	r3, r3, #1
 800b15a:	fbb1 f3f3 	udiv	r3, r1, r3
 800b15e:	3301      	adds	r3, #1
 800b160:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800b164:	2b04      	cmp	r3, #4
 800b166:	bf38      	it	cc
 800b168:	2304      	movcc	r3, #4
 800b16a:	e04f      	b.n	800b20c <HAL_I2C_Init+0x1c4>
 800b16c:	687b      	ldr	r3, [r7, #4]
 800b16e:	689b      	ldr	r3, [r3, #8]
 800b170:	2b00      	cmp	r3, #0
 800b172:	d111      	bne.n	800b198 <HAL_I2C_Init+0x150>
 800b174:	68fb      	ldr	r3, [r7, #12]
 800b176:	1e58      	subs	r0, r3, #1
 800b178:	687b      	ldr	r3, [r7, #4]
 800b17a:	6859      	ldr	r1, [r3, #4]
 800b17c:	460b      	mov	r3, r1
 800b17e:	005b      	lsls	r3, r3, #1
 800b180:	440b      	add	r3, r1
 800b182:	fbb0 f3f3 	udiv	r3, r0, r3
 800b186:	3301      	adds	r3, #1
 800b188:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800b18c:	2b00      	cmp	r3, #0
 800b18e:	bf0c      	ite	eq
 800b190:	2301      	moveq	r3, #1
 800b192:	2300      	movne	r3, #0
 800b194:	b2db      	uxtb	r3, r3
 800b196:	e012      	b.n	800b1be <HAL_I2C_Init+0x176>
 800b198:	68fb      	ldr	r3, [r7, #12]
 800b19a:	1e58      	subs	r0, r3, #1
 800b19c:	687b      	ldr	r3, [r7, #4]
 800b19e:	6859      	ldr	r1, [r3, #4]
 800b1a0:	460b      	mov	r3, r1
 800b1a2:	009b      	lsls	r3, r3, #2
 800b1a4:	440b      	add	r3, r1
 800b1a6:	0099      	lsls	r1, r3, #2
 800b1a8:	440b      	add	r3, r1
 800b1aa:	fbb0 f3f3 	udiv	r3, r0, r3
 800b1ae:	3301      	adds	r3, #1
 800b1b0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800b1b4:	2b00      	cmp	r3, #0
 800b1b6:	bf0c      	ite	eq
 800b1b8:	2301      	moveq	r3, #1
 800b1ba:	2300      	movne	r3, #0
 800b1bc:	b2db      	uxtb	r3, r3
 800b1be:	2b00      	cmp	r3, #0
 800b1c0:	d001      	beq.n	800b1c6 <HAL_I2C_Init+0x17e>
 800b1c2:	2301      	movs	r3, #1
 800b1c4:	e022      	b.n	800b20c <HAL_I2C_Init+0x1c4>
 800b1c6:	687b      	ldr	r3, [r7, #4]
 800b1c8:	689b      	ldr	r3, [r3, #8]
 800b1ca:	2b00      	cmp	r3, #0
 800b1cc:	d10e      	bne.n	800b1ec <HAL_I2C_Init+0x1a4>
 800b1ce:	68fb      	ldr	r3, [r7, #12]
 800b1d0:	1e58      	subs	r0, r3, #1
 800b1d2:	687b      	ldr	r3, [r7, #4]
 800b1d4:	6859      	ldr	r1, [r3, #4]
 800b1d6:	460b      	mov	r3, r1
 800b1d8:	005b      	lsls	r3, r3, #1
 800b1da:	440b      	add	r3, r1
 800b1dc:	fbb0 f3f3 	udiv	r3, r0, r3
 800b1e0:	3301      	adds	r3, #1
 800b1e2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800b1e6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b1ea:	e00f      	b.n	800b20c <HAL_I2C_Init+0x1c4>
 800b1ec:	68fb      	ldr	r3, [r7, #12]
 800b1ee:	1e58      	subs	r0, r3, #1
 800b1f0:	687b      	ldr	r3, [r7, #4]
 800b1f2:	6859      	ldr	r1, [r3, #4]
 800b1f4:	460b      	mov	r3, r1
 800b1f6:	009b      	lsls	r3, r3, #2
 800b1f8:	440b      	add	r3, r1
 800b1fa:	0099      	lsls	r1, r3, #2
 800b1fc:	440b      	add	r3, r1
 800b1fe:	fbb0 f3f3 	udiv	r3, r0, r3
 800b202:	3301      	adds	r3, #1
 800b204:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800b208:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800b20c:	6879      	ldr	r1, [r7, #4]
 800b20e:	6809      	ldr	r1, [r1, #0]
 800b210:	4313      	orrs	r3, r2
 800b212:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800b214:	687b      	ldr	r3, [r7, #4]
 800b216:	681b      	ldr	r3, [r3, #0]
 800b218:	681b      	ldr	r3, [r3, #0]
 800b21a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800b21e:	687b      	ldr	r3, [r7, #4]
 800b220:	69da      	ldr	r2, [r3, #28]
 800b222:	687b      	ldr	r3, [r7, #4]
 800b224:	6a1b      	ldr	r3, [r3, #32]
 800b226:	431a      	orrs	r2, r3
 800b228:	687b      	ldr	r3, [r7, #4]
 800b22a:	681b      	ldr	r3, [r3, #0]
 800b22c:	430a      	orrs	r2, r1
 800b22e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800b230:	687b      	ldr	r3, [r7, #4]
 800b232:	681b      	ldr	r3, [r3, #0]
 800b234:	689b      	ldr	r3, [r3, #8]
 800b236:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800b23a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800b23e:	687a      	ldr	r2, [r7, #4]
 800b240:	6911      	ldr	r1, [r2, #16]
 800b242:	687a      	ldr	r2, [r7, #4]
 800b244:	68d2      	ldr	r2, [r2, #12]
 800b246:	4311      	orrs	r1, r2
 800b248:	687a      	ldr	r2, [r7, #4]
 800b24a:	6812      	ldr	r2, [r2, #0]
 800b24c:	430b      	orrs	r3, r1
 800b24e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800b250:	687b      	ldr	r3, [r7, #4]
 800b252:	681b      	ldr	r3, [r3, #0]
 800b254:	68db      	ldr	r3, [r3, #12]
 800b256:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800b25a:	687b      	ldr	r3, [r7, #4]
 800b25c:	695a      	ldr	r2, [r3, #20]
 800b25e:	687b      	ldr	r3, [r7, #4]
 800b260:	699b      	ldr	r3, [r3, #24]
 800b262:	431a      	orrs	r2, r3
 800b264:	687b      	ldr	r3, [r7, #4]
 800b266:	681b      	ldr	r3, [r3, #0]
 800b268:	430a      	orrs	r2, r1
 800b26a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800b26c:	687b      	ldr	r3, [r7, #4]
 800b26e:	681b      	ldr	r3, [r3, #0]
 800b270:	681a      	ldr	r2, [r3, #0]
 800b272:	687b      	ldr	r3, [r7, #4]
 800b274:	681b      	ldr	r3, [r3, #0]
 800b276:	f042 0201 	orr.w	r2, r2, #1
 800b27a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800b27c:	687b      	ldr	r3, [r7, #4]
 800b27e:	2200      	movs	r2, #0
 800b280:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800b282:	687b      	ldr	r3, [r7, #4]
 800b284:	2220      	movs	r2, #32
 800b286:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800b28a:	687b      	ldr	r3, [r7, #4]
 800b28c:	2200      	movs	r2, #0
 800b28e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800b290:	687b      	ldr	r3, [r7, #4]
 800b292:	2200      	movs	r2, #0
 800b294:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800b298:	2300      	movs	r3, #0
}
 800b29a:	4618      	mov	r0, r3
 800b29c:	3710      	adds	r7, #16
 800b29e:	46bd      	mov	sp, r7
 800b2a0:	bd80      	pop	{r7, pc}
 800b2a2:	bf00      	nop
 800b2a4:	000186a0 	.word	0x000186a0
 800b2a8:	001e847f 	.word	0x001e847f
 800b2ac:	003d08ff 	.word	0x003d08ff
 800b2b0:	431bde83 	.word	0x431bde83
 800b2b4:	10624dd3 	.word	0x10624dd3

0800b2b8 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800b2b8:	b580      	push	{r7, lr}
 800b2ba:	b088      	sub	sp, #32
 800b2bc:	af02      	add	r7, sp, #8
 800b2be:	60f8      	str	r0, [r7, #12]
 800b2c0:	607a      	str	r2, [r7, #4]
 800b2c2:	461a      	mov	r2, r3
 800b2c4:	460b      	mov	r3, r1
 800b2c6:	817b      	strh	r3, [r7, #10]
 800b2c8:	4613      	mov	r3, r2
 800b2ca:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800b2cc:	f7fe fc00 	bl	8009ad0 <HAL_GetTick>
 800b2d0:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800b2d2:	68fb      	ldr	r3, [r7, #12]
 800b2d4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b2d8:	b2db      	uxtb	r3, r3
 800b2da:	2b20      	cmp	r3, #32
 800b2dc:	f040 80e0 	bne.w	800b4a0 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800b2e0:	697b      	ldr	r3, [r7, #20]
 800b2e2:	9300      	str	r3, [sp, #0]
 800b2e4:	2319      	movs	r3, #25
 800b2e6:	2201      	movs	r2, #1
 800b2e8:	4970      	ldr	r1, [pc, #448]	; (800b4ac <HAL_I2C_Master_Transmit+0x1f4>)
 800b2ea:	68f8      	ldr	r0, [r7, #12]
 800b2ec:	f000 fc58 	bl	800bba0 <I2C_WaitOnFlagUntilTimeout>
 800b2f0:	4603      	mov	r3, r0
 800b2f2:	2b00      	cmp	r3, #0
 800b2f4:	d001      	beq.n	800b2fa <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800b2f6:	2302      	movs	r3, #2
 800b2f8:	e0d3      	b.n	800b4a2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800b2fa:	68fb      	ldr	r3, [r7, #12]
 800b2fc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b300:	2b01      	cmp	r3, #1
 800b302:	d101      	bne.n	800b308 <HAL_I2C_Master_Transmit+0x50>
 800b304:	2302      	movs	r3, #2
 800b306:	e0cc      	b.n	800b4a2 <HAL_I2C_Master_Transmit+0x1ea>
 800b308:	68fb      	ldr	r3, [r7, #12]
 800b30a:	2201      	movs	r2, #1
 800b30c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800b310:	68fb      	ldr	r3, [r7, #12]
 800b312:	681b      	ldr	r3, [r3, #0]
 800b314:	681b      	ldr	r3, [r3, #0]
 800b316:	f003 0301 	and.w	r3, r3, #1
 800b31a:	2b01      	cmp	r3, #1
 800b31c:	d007      	beq.n	800b32e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800b31e:	68fb      	ldr	r3, [r7, #12]
 800b320:	681b      	ldr	r3, [r3, #0]
 800b322:	681a      	ldr	r2, [r3, #0]
 800b324:	68fb      	ldr	r3, [r7, #12]
 800b326:	681b      	ldr	r3, [r3, #0]
 800b328:	f042 0201 	orr.w	r2, r2, #1
 800b32c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800b32e:	68fb      	ldr	r3, [r7, #12]
 800b330:	681b      	ldr	r3, [r3, #0]
 800b332:	681a      	ldr	r2, [r3, #0]
 800b334:	68fb      	ldr	r3, [r7, #12]
 800b336:	681b      	ldr	r3, [r3, #0]
 800b338:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800b33c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800b33e:	68fb      	ldr	r3, [r7, #12]
 800b340:	2221      	movs	r2, #33	; 0x21
 800b342:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800b346:	68fb      	ldr	r3, [r7, #12]
 800b348:	2210      	movs	r2, #16
 800b34a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800b34e:	68fb      	ldr	r3, [r7, #12]
 800b350:	2200      	movs	r2, #0
 800b352:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800b354:	68fb      	ldr	r3, [r7, #12]
 800b356:	687a      	ldr	r2, [r7, #4]
 800b358:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800b35a:	68fb      	ldr	r3, [r7, #12]
 800b35c:	893a      	ldrh	r2, [r7, #8]
 800b35e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800b360:	68fb      	ldr	r3, [r7, #12]
 800b362:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b364:	b29a      	uxth	r2, r3
 800b366:	68fb      	ldr	r3, [r7, #12]
 800b368:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800b36a:	68fb      	ldr	r3, [r7, #12]
 800b36c:	4a50      	ldr	r2, [pc, #320]	; (800b4b0 <HAL_I2C_Master_Transmit+0x1f8>)
 800b36e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800b370:	8979      	ldrh	r1, [r7, #10]
 800b372:	697b      	ldr	r3, [r7, #20]
 800b374:	6a3a      	ldr	r2, [r7, #32]
 800b376:	68f8      	ldr	r0, [r7, #12]
 800b378:	f000 fac2 	bl	800b900 <I2C_MasterRequestWrite>
 800b37c:	4603      	mov	r3, r0
 800b37e:	2b00      	cmp	r3, #0
 800b380:	d001      	beq.n	800b386 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800b382:	2301      	movs	r3, #1
 800b384:	e08d      	b.n	800b4a2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800b386:	2300      	movs	r3, #0
 800b388:	613b      	str	r3, [r7, #16]
 800b38a:	68fb      	ldr	r3, [r7, #12]
 800b38c:	681b      	ldr	r3, [r3, #0]
 800b38e:	695b      	ldr	r3, [r3, #20]
 800b390:	613b      	str	r3, [r7, #16]
 800b392:	68fb      	ldr	r3, [r7, #12]
 800b394:	681b      	ldr	r3, [r3, #0]
 800b396:	699b      	ldr	r3, [r3, #24]
 800b398:	613b      	str	r3, [r7, #16]
 800b39a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 800b39c:	e066      	b.n	800b46c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800b39e:	697a      	ldr	r2, [r7, #20]
 800b3a0:	6a39      	ldr	r1, [r7, #32]
 800b3a2:	68f8      	ldr	r0, [r7, #12]
 800b3a4:	f000 fcd2 	bl	800bd4c <I2C_WaitOnTXEFlagUntilTimeout>
 800b3a8:	4603      	mov	r3, r0
 800b3aa:	2b00      	cmp	r3, #0
 800b3ac:	d00d      	beq.n	800b3ca <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800b3ae:	68fb      	ldr	r3, [r7, #12]
 800b3b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b3b2:	2b04      	cmp	r3, #4
 800b3b4:	d107      	bne.n	800b3c6 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800b3b6:	68fb      	ldr	r3, [r7, #12]
 800b3b8:	681b      	ldr	r3, [r3, #0]
 800b3ba:	681a      	ldr	r2, [r3, #0]
 800b3bc:	68fb      	ldr	r3, [r7, #12]
 800b3be:	681b      	ldr	r3, [r3, #0]
 800b3c0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800b3c4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800b3c6:	2301      	movs	r3, #1
 800b3c8:	e06b      	b.n	800b4a2 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800b3ca:	68fb      	ldr	r3, [r7, #12]
 800b3cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b3ce:	781a      	ldrb	r2, [r3, #0]
 800b3d0:	68fb      	ldr	r3, [r7, #12]
 800b3d2:	681b      	ldr	r3, [r3, #0]
 800b3d4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800b3d6:	68fb      	ldr	r3, [r7, #12]
 800b3d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b3da:	1c5a      	adds	r2, r3, #1
 800b3dc:	68fb      	ldr	r3, [r7, #12]
 800b3de:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800b3e0:	68fb      	ldr	r3, [r7, #12]
 800b3e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b3e4:	b29b      	uxth	r3, r3
 800b3e6:	3b01      	subs	r3, #1
 800b3e8:	b29a      	uxth	r2, r3
 800b3ea:	68fb      	ldr	r3, [r7, #12]
 800b3ec:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800b3ee:	68fb      	ldr	r3, [r7, #12]
 800b3f0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b3f2:	3b01      	subs	r3, #1
 800b3f4:	b29a      	uxth	r2, r3
 800b3f6:	68fb      	ldr	r3, [r7, #12]
 800b3f8:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800b3fa:	68fb      	ldr	r3, [r7, #12]
 800b3fc:	681b      	ldr	r3, [r3, #0]
 800b3fe:	695b      	ldr	r3, [r3, #20]
 800b400:	f003 0304 	and.w	r3, r3, #4
 800b404:	2b04      	cmp	r3, #4
 800b406:	d11b      	bne.n	800b440 <HAL_I2C_Master_Transmit+0x188>
 800b408:	68fb      	ldr	r3, [r7, #12]
 800b40a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b40c:	2b00      	cmp	r3, #0
 800b40e:	d017      	beq.n	800b440 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800b410:	68fb      	ldr	r3, [r7, #12]
 800b412:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b414:	781a      	ldrb	r2, [r3, #0]
 800b416:	68fb      	ldr	r3, [r7, #12]
 800b418:	681b      	ldr	r3, [r3, #0]
 800b41a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800b41c:	68fb      	ldr	r3, [r7, #12]
 800b41e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b420:	1c5a      	adds	r2, r3, #1
 800b422:	68fb      	ldr	r3, [r7, #12]
 800b424:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 800b426:	68fb      	ldr	r3, [r7, #12]
 800b428:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b42a:	b29b      	uxth	r3, r3
 800b42c:	3b01      	subs	r3, #1
 800b42e:	b29a      	uxth	r2, r3
 800b430:	68fb      	ldr	r3, [r7, #12]
 800b432:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 800b434:	68fb      	ldr	r3, [r7, #12]
 800b436:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b438:	3b01      	subs	r3, #1
 800b43a:	b29a      	uxth	r2, r3
 800b43c:	68fb      	ldr	r3, [r7, #12]
 800b43e:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800b440:	697a      	ldr	r2, [r7, #20]
 800b442:	6a39      	ldr	r1, [r7, #32]
 800b444:	68f8      	ldr	r0, [r7, #12]
 800b446:	f000 fcc2 	bl	800bdce <I2C_WaitOnBTFFlagUntilTimeout>
 800b44a:	4603      	mov	r3, r0
 800b44c:	2b00      	cmp	r3, #0
 800b44e:	d00d      	beq.n	800b46c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800b450:	68fb      	ldr	r3, [r7, #12]
 800b452:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b454:	2b04      	cmp	r3, #4
 800b456:	d107      	bne.n	800b468 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800b458:	68fb      	ldr	r3, [r7, #12]
 800b45a:	681b      	ldr	r3, [r3, #0]
 800b45c:	681a      	ldr	r2, [r3, #0]
 800b45e:	68fb      	ldr	r3, [r7, #12]
 800b460:	681b      	ldr	r3, [r3, #0]
 800b462:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800b466:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800b468:	2301      	movs	r3, #1
 800b46a:	e01a      	b.n	800b4a2 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 800b46c:	68fb      	ldr	r3, [r7, #12]
 800b46e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b470:	2b00      	cmp	r3, #0
 800b472:	d194      	bne.n	800b39e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800b474:	68fb      	ldr	r3, [r7, #12]
 800b476:	681b      	ldr	r3, [r3, #0]
 800b478:	681a      	ldr	r2, [r3, #0]
 800b47a:	68fb      	ldr	r3, [r7, #12]
 800b47c:	681b      	ldr	r3, [r3, #0]
 800b47e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800b482:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800b484:	68fb      	ldr	r3, [r7, #12]
 800b486:	2220      	movs	r2, #32
 800b488:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800b48c:	68fb      	ldr	r3, [r7, #12]
 800b48e:	2200      	movs	r2, #0
 800b490:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b494:	68fb      	ldr	r3, [r7, #12]
 800b496:	2200      	movs	r2, #0
 800b498:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800b49c:	2300      	movs	r3, #0
 800b49e:	e000      	b.n	800b4a2 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 800b4a0:	2302      	movs	r3, #2
  }
}
 800b4a2:	4618      	mov	r0, r3
 800b4a4:	3718      	adds	r7, #24
 800b4a6:	46bd      	mov	sp, r7
 800b4a8:	bd80      	pop	{r7, pc}
 800b4aa:	bf00      	nop
 800b4ac:	00100002 	.word	0x00100002
 800b4b0:	ffff0000 	.word	0xffff0000

0800b4b4 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800b4b4:	b580      	push	{r7, lr}
 800b4b6:	b08c      	sub	sp, #48	; 0x30
 800b4b8:	af02      	add	r7, sp, #8
 800b4ba:	60f8      	str	r0, [r7, #12]
 800b4bc:	607a      	str	r2, [r7, #4]
 800b4be:	461a      	mov	r2, r3
 800b4c0:	460b      	mov	r3, r1
 800b4c2:	817b      	strh	r3, [r7, #10]
 800b4c4:	4613      	mov	r3, r2
 800b4c6:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800b4c8:	f7fe fb02 	bl	8009ad0 <HAL_GetTick>
 800b4cc:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 800b4ce:	68fb      	ldr	r3, [r7, #12]
 800b4d0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b4d4:	b2db      	uxtb	r3, r3
 800b4d6:	2b20      	cmp	r3, #32
 800b4d8:	f040 820b 	bne.w	800b8f2 <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800b4dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b4de:	9300      	str	r3, [sp, #0]
 800b4e0:	2319      	movs	r3, #25
 800b4e2:	2201      	movs	r2, #1
 800b4e4:	497c      	ldr	r1, [pc, #496]	; (800b6d8 <HAL_I2C_Master_Receive+0x224>)
 800b4e6:	68f8      	ldr	r0, [r7, #12]
 800b4e8:	f000 fb5a 	bl	800bba0 <I2C_WaitOnFlagUntilTimeout>
 800b4ec:	4603      	mov	r3, r0
 800b4ee:	2b00      	cmp	r3, #0
 800b4f0:	d001      	beq.n	800b4f6 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 800b4f2:	2302      	movs	r3, #2
 800b4f4:	e1fe      	b.n	800b8f4 <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800b4f6:	68fb      	ldr	r3, [r7, #12]
 800b4f8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b4fc:	2b01      	cmp	r3, #1
 800b4fe:	d101      	bne.n	800b504 <HAL_I2C_Master_Receive+0x50>
 800b500:	2302      	movs	r3, #2
 800b502:	e1f7      	b.n	800b8f4 <HAL_I2C_Master_Receive+0x440>
 800b504:	68fb      	ldr	r3, [r7, #12]
 800b506:	2201      	movs	r2, #1
 800b508:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800b50c:	68fb      	ldr	r3, [r7, #12]
 800b50e:	681b      	ldr	r3, [r3, #0]
 800b510:	681b      	ldr	r3, [r3, #0]
 800b512:	f003 0301 	and.w	r3, r3, #1
 800b516:	2b01      	cmp	r3, #1
 800b518:	d007      	beq.n	800b52a <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800b51a:	68fb      	ldr	r3, [r7, #12]
 800b51c:	681b      	ldr	r3, [r3, #0]
 800b51e:	681a      	ldr	r2, [r3, #0]
 800b520:	68fb      	ldr	r3, [r7, #12]
 800b522:	681b      	ldr	r3, [r3, #0]
 800b524:	f042 0201 	orr.w	r2, r2, #1
 800b528:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800b52a:	68fb      	ldr	r3, [r7, #12]
 800b52c:	681b      	ldr	r3, [r3, #0]
 800b52e:	681a      	ldr	r2, [r3, #0]
 800b530:	68fb      	ldr	r3, [r7, #12]
 800b532:	681b      	ldr	r3, [r3, #0]
 800b534:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800b538:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 800b53a:	68fb      	ldr	r3, [r7, #12]
 800b53c:	2222      	movs	r2, #34	; 0x22
 800b53e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800b542:	68fb      	ldr	r3, [r7, #12]
 800b544:	2210      	movs	r2, #16
 800b546:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800b54a:	68fb      	ldr	r3, [r7, #12]
 800b54c:	2200      	movs	r2, #0
 800b54e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800b550:	68fb      	ldr	r3, [r7, #12]
 800b552:	687a      	ldr	r2, [r7, #4]
 800b554:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800b556:	68fb      	ldr	r3, [r7, #12]
 800b558:	893a      	ldrh	r2, [r7, #8]
 800b55a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800b55c:	68fb      	ldr	r3, [r7, #12]
 800b55e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b560:	b29a      	uxth	r2, r3
 800b562:	68fb      	ldr	r3, [r7, #12]
 800b564:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800b566:	68fb      	ldr	r3, [r7, #12]
 800b568:	4a5c      	ldr	r2, [pc, #368]	; (800b6dc <HAL_I2C_Master_Receive+0x228>)
 800b56a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800b56c:	8979      	ldrh	r1, [r7, #10]
 800b56e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b570:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b572:	68f8      	ldr	r0, [r7, #12]
 800b574:	f000 fa46 	bl	800ba04 <I2C_MasterRequestRead>
 800b578:	4603      	mov	r3, r0
 800b57a:	2b00      	cmp	r3, #0
 800b57c:	d001      	beq.n	800b582 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 800b57e:	2301      	movs	r3, #1
 800b580:	e1b8      	b.n	800b8f4 <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 800b582:	68fb      	ldr	r3, [r7, #12]
 800b584:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b586:	2b00      	cmp	r3, #0
 800b588:	d113      	bne.n	800b5b2 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800b58a:	2300      	movs	r3, #0
 800b58c:	623b      	str	r3, [r7, #32]
 800b58e:	68fb      	ldr	r3, [r7, #12]
 800b590:	681b      	ldr	r3, [r3, #0]
 800b592:	695b      	ldr	r3, [r3, #20]
 800b594:	623b      	str	r3, [r7, #32]
 800b596:	68fb      	ldr	r3, [r7, #12]
 800b598:	681b      	ldr	r3, [r3, #0]
 800b59a:	699b      	ldr	r3, [r3, #24]
 800b59c:	623b      	str	r3, [r7, #32]
 800b59e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800b5a0:	68fb      	ldr	r3, [r7, #12]
 800b5a2:	681b      	ldr	r3, [r3, #0]
 800b5a4:	681a      	ldr	r2, [r3, #0]
 800b5a6:	68fb      	ldr	r3, [r7, #12]
 800b5a8:	681b      	ldr	r3, [r3, #0]
 800b5aa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800b5ae:	601a      	str	r2, [r3, #0]
 800b5b0:	e18c      	b.n	800b8cc <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 800b5b2:	68fb      	ldr	r3, [r7, #12]
 800b5b4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b5b6:	2b01      	cmp	r3, #1
 800b5b8:	d11b      	bne.n	800b5f2 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800b5ba:	68fb      	ldr	r3, [r7, #12]
 800b5bc:	681b      	ldr	r3, [r3, #0]
 800b5be:	681a      	ldr	r2, [r3, #0]
 800b5c0:	68fb      	ldr	r3, [r7, #12]
 800b5c2:	681b      	ldr	r3, [r3, #0]
 800b5c4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800b5c8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800b5ca:	2300      	movs	r3, #0
 800b5cc:	61fb      	str	r3, [r7, #28]
 800b5ce:	68fb      	ldr	r3, [r7, #12]
 800b5d0:	681b      	ldr	r3, [r3, #0]
 800b5d2:	695b      	ldr	r3, [r3, #20]
 800b5d4:	61fb      	str	r3, [r7, #28]
 800b5d6:	68fb      	ldr	r3, [r7, #12]
 800b5d8:	681b      	ldr	r3, [r3, #0]
 800b5da:	699b      	ldr	r3, [r3, #24]
 800b5dc:	61fb      	str	r3, [r7, #28]
 800b5de:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800b5e0:	68fb      	ldr	r3, [r7, #12]
 800b5e2:	681b      	ldr	r3, [r3, #0]
 800b5e4:	681a      	ldr	r2, [r3, #0]
 800b5e6:	68fb      	ldr	r3, [r7, #12]
 800b5e8:	681b      	ldr	r3, [r3, #0]
 800b5ea:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800b5ee:	601a      	str	r2, [r3, #0]
 800b5f0:	e16c      	b.n	800b8cc <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 800b5f2:	68fb      	ldr	r3, [r7, #12]
 800b5f4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b5f6:	2b02      	cmp	r3, #2
 800b5f8:	d11b      	bne.n	800b632 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800b5fa:	68fb      	ldr	r3, [r7, #12]
 800b5fc:	681b      	ldr	r3, [r3, #0]
 800b5fe:	681a      	ldr	r2, [r3, #0]
 800b600:	68fb      	ldr	r3, [r7, #12]
 800b602:	681b      	ldr	r3, [r3, #0]
 800b604:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800b608:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800b60a:	68fb      	ldr	r3, [r7, #12]
 800b60c:	681b      	ldr	r3, [r3, #0]
 800b60e:	681a      	ldr	r2, [r3, #0]
 800b610:	68fb      	ldr	r3, [r7, #12]
 800b612:	681b      	ldr	r3, [r3, #0]
 800b614:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800b618:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800b61a:	2300      	movs	r3, #0
 800b61c:	61bb      	str	r3, [r7, #24]
 800b61e:	68fb      	ldr	r3, [r7, #12]
 800b620:	681b      	ldr	r3, [r3, #0]
 800b622:	695b      	ldr	r3, [r3, #20]
 800b624:	61bb      	str	r3, [r7, #24]
 800b626:	68fb      	ldr	r3, [r7, #12]
 800b628:	681b      	ldr	r3, [r3, #0]
 800b62a:	699b      	ldr	r3, [r3, #24]
 800b62c:	61bb      	str	r3, [r7, #24]
 800b62e:	69bb      	ldr	r3, [r7, #24]
 800b630:	e14c      	b.n	800b8cc <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800b632:	68fb      	ldr	r3, [r7, #12]
 800b634:	681b      	ldr	r3, [r3, #0]
 800b636:	681a      	ldr	r2, [r3, #0]
 800b638:	68fb      	ldr	r3, [r7, #12]
 800b63a:	681b      	ldr	r3, [r3, #0]
 800b63c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800b640:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800b642:	2300      	movs	r3, #0
 800b644:	617b      	str	r3, [r7, #20]
 800b646:	68fb      	ldr	r3, [r7, #12]
 800b648:	681b      	ldr	r3, [r3, #0]
 800b64a:	695b      	ldr	r3, [r3, #20]
 800b64c:	617b      	str	r3, [r7, #20]
 800b64e:	68fb      	ldr	r3, [r7, #12]
 800b650:	681b      	ldr	r3, [r3, #0]
 800b652:	699b      	ldr	r3, [r3, #24]
 800b654:	617b      	str	r3, [r7, #20]
 800b656:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 800b658:	e138      	b.n	800b8cc <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 800b65a:	68fb      	ldr	r3, [r7, #12]
 800b65c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b65e:	2b03      	cmp	r3, #3
 800b660:	f200 80f1 	bhi.w	800b846 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800b664:	68fb      	ldr	r3, [r7, #12]
 800b666:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b668:	2b01      	cmp	r3, #1
 800b66a:	d123      	bne.n	800b6b4 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800b66c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b66e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800b670:	68f8      	ldr	r0, [r7, #12]
 800b672:	f000 fbed 	bl	800be50 <I2C_WaitOnRXNEFlagUntilTimeout>
 800b676:	4603      	mov	r3, r0
 800b678:	2b00      	cmp	r3, #0
 800b67a:	d001      	beq.n	800b680 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 800b67c:	2301      	movs	r3, #1
 800b67e:	e139      	b.n	800b8f4 <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800b680:	68fb      	ldr	r3, [r7, #12]
 800b682:	681b      	ldr	r3, [r3, #0]
 800b684:	691a      	ldr	r2, [r3, #16]
 800b686:	68fb      	ldr	r3, [r7, #12]
 800b688:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b68a:	b2d2      	uxtb	r2, r2
 800b68c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800b68e:	68fb      	ldr	r3, [r7, #12]
 800b690:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b692:	1c5a      	adds	r2, r3, #1
 800b694:	68fb      	ldr	r3, [r7, #12]
 800b696:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800b698:	68fb      	ldr	r3, [r7, #12]
 800b69a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b69c:	3b01      	subs	r3, #1
 800b69e:	b29a      	uxth	r2, r3
 800b6a0:	68fb      	ldr	r3, [r7, #12]
 800b6a2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800b6a4:	68fb      	ldr	r3, [r7, #12]
 800b6a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b6a8:	b29b      	uxth	r3, r3
 800b6aa:	3b01      	subs	r3, #1
 800b6ac:	b29a      	uxth	r2, r3
 800b6ae:	68fb      	ldr	r3, [r7, #12]
 800b6b0:	855a      	strh	r2, [r3, #42]	; 0x2a
 800b6b2:	e10b      	b.n	800b8cc <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800b6b4:	68fb      	ldr	r3, [r7, #12]
 800b6b6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b6b8:	2b02      	cmp	r3, #2
 800b6ba:	d14e      	bne.n	800b75a <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800b6bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b6be:	9300      	str	r3, [sp, #0]
 800b6c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b6c2:	2200      	movs	r2, #0
 800b6c4:	4906      	ldr	r1, [pc, #24]	; (800b6e0 <HAL_I2C_Master_Receive+0x22c>)
 800b6c6:	68f8      	ldr	r0, [r7, #12]
 800b6c8:	f000 fa6a 	bl	800bba0 <I2C_WaitOnFlagUntilTimeout>
 800b6cc:	4603      	mov	r3, r0
 800b6ce:	2b00      	cmp	r3, #0
 800b6d0:	d008      	beq.n	800b6e4 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 800b6d2:	2301      	movs	r3, #1
 800b6d4:	e10e      	b.n	800b8f4 <HAL_I2C_Master_Receive+0x440>
 800b6d6:	bf00      	nop
 800b6d8:	00100002 	.word	0x00100002
 800b6dc:	ffff0000 	.word	0xffff0000
 800b6e0:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800b6e4:	68fb      	ldr	r3, [r7, #12]
 800b6e6:	681b      	ldr	r3, [r3, #0]
 800b6e8:	681a      	ldr	r2, [r3, #0]
 800b6ea:	68fb      	ldr	r3, [r7, #12]
 800b6ec:	681b      	ldr	r3, [r3, #0]
 800b6ee:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800b6f2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800b6f4:	68fb      	ldr	r3, [r7, #12]
 800b6f6:	681b      	ldr	r3, [r3, #0]
 800b6f8:	691a      	ldr	r2, [r3, #16]
 800b6fa:	68fb      	ldr	r3, [r7, #12]
 800b6fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b6fe:	b2d2      	uxtb	r2, r2
 800b700:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800b702:	68fb      	ldr	r3, [r7, #12]
 800b704:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b706:	1c5a      	adds	r2, r3, #1
 800b708:	68fb      	ldr	r3, [r7, #12]
 800b70a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800b70c:	68fb      	ldr	r3, [r7, #12]
 800b70e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b710:	3b01      	subs	r3, #1
 800b712:	b29a      	uxth	r2, r3
 800b714:	68fb      	ldr	r3, [r7, #12]
 800b716:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800b718:	68fb      	ldr	r3, [r7, #12]
 800b71a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b71c:	b29b      	uxth	r3, r3
 800b71e:	3b01      	subs	r3, #1
 800b720:	b29a      	uxth	r2, r3
 800b722:	68fb      	ldr	r3, [r7, #12]
 800b724:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800b726:	68fb      	ldr	r3, [r7, #12]
 800b728:	681b      	ldr	r3, [r3, #0]
 800b72a:	691a      	ldr	r2, [r3, #16]
 800b72c:	68fb      	ldr	r3, [r7, #12]
 800b72e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b730:	b2d2      	uxtb	r2, r2
 800b732:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800b734:	68fb      	ldr	r3, [r7, #12]
 800b736:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b738:	1c5a      	adds	r2, r3, #1
 800b73a:	68fb      	ldr	r3, [r7, #12]
 800b73c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800b73e:	68fb      	ldr	r3, [r7, #12]
 800b740:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b742:	3b01      	subs	r3, #1
 800b744:	b29a      	uxth	r2, r3
 800b746:	68fb      	ldr	r3, [r7, #12]
 800b748:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800b74a:	68fb      	ldr	r3, [r7, #12]
 800b74c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b74e:	b29b      	uxth	r3, r3
 800b750:	3b01      	subs	r3, #1
 800b752:	b29a      	uxth	r2, r3
 800b754:	68fb      	ldr	r3, [r7, #12]
 800b756:	855a      	strh	r2, [r3, #42]	; 0x2a
 800b758:	e0b8      	b.n	800b8cc <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800b75a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b75c:	9300      	str	r3, [sp, #0]
 800b75e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b760:	2200      	movs	r2, #0
 800b762:	4966      	ldr	r1, [pc, #408]	; (800b8fc <HAL_I2C_Master_Receive+0x448>)
 800b764:	68f8      	ldr	r0, [r7, #12]
 800b766:	f000 fa1b 	bl	800bba0 <I2C_WaitOnFlagUntilTimeout>
 800b76a:	4603      	mov	r3, r0
 800b76c:	2b00      	cmp	r3, #0
 800b76e:	d001      	beq.n	800b774 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 800b770:	2301      	movs	r3, #1
 800b772:	e0bf      	b.n	800b8f4 <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800b774:	68fb      	ldr	r3, [r7, #12]
 800b776:	681b      	ldr	r3, [r3, #0]
 800b778:	681a      	ldr	r2, [r3, #0]
 800b77a:	68fb      	ldr	r3, [r7, #12]
 800b77c:	681b      	ldr	r3, [r3, #0]
 800b77e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800b782:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800b784:	68fb      	ldr	r3, [r7, #12]
 800b786:	681b      	ldr	r3, [r3, #0]
 800b788:	691a      	ldr	r2, [r3, #16]
 800b78a:	68fb      	ldr	r3, [r7, #12]
 800b78c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b78e:	b2d2      	uxtb	r2, r2
 800b790:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800b792:	68fb      	ldr	r3, [r7, #12]
 800b794:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b796:	1c5a      	adds	r2, r3, #1
 800b798:	68fb      	ldr	r3, [r7, #12]
 800b79a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800b79c:	68fb      	ldr	r3, [r7, #12]
 800b79e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b7a0:	3b01      	subs	r3, #1
 800b7a2:	b29a      	uxth	r2, r3
 800b7a4:	68fb      	ldr	r3, [r7, #12]
 800b7a6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800b7a8:	68fb      	ldr	r3, [r7, #12]
 800b7aa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b7ac:	b29b      	uxth	r3, r3
 800b7ae:	3b01      	subs	r3, #1
 800b7b0:	b29a      	uxth	r2, r3
 800b7b2:	68fb      	ldr	r3, [r7, #12]
 800b7b4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800b7b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b7b8:	9300      	str	r3, [sp, #0]
 800b7ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b7bc:	2200      	movs	r2, #0
 800b7be:	494f      	ldr	r1, [pc, #316]	; (800b8fc <HAL_I2C_Master_Receive+0x448>)
 800b7c0:	68f8      	ldr	r0, [r7, #12]
 800b7c2:	f000 f9ed 	bl	800bba0 <I2C_WaitOnFlagUntilTimeout>
 800b7c6:	4603      	mov	r3, r0
 800b7c8:	2b00      	cmp	r3, #0
 800b7ca:	d001      	beq.n	800b7d0 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 800b7cc:	2301      	movs	r3, #1
 800b7ce:	e091      	b.n	800b8f4 <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800b7d0:	68fb      	ldr	r3, [r7, #12]
 800b7d2:	681b      	ldr	r3, [r3, #0]
 800b7d4:	681a      	ldr	r2, [r3, #0]
 800b7d6:	68fb      	ldr	r3, [r7, #12]
 800b7d8:	681b      	ldr	r3, [r3, #0]
 800b7da:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800b7de:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800b7e0:	68fb      	ldr	r3, [r7, #12]
 800b7e2:	681b      	ldr	r3, [r3, #0]
 800b7e4:	691a      	ldr	r2, [r3, #16]
 800b7e6:	68fb      	ldr	r3, [r7, #12]
 800b7e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b7ea:	b2d2      	uxtb	r2, r2
 800b7ec:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800b7ee:	68fb      	ldr	r3, [r7, #12]
 800b7f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b7f2:	1c5a      	adds	r2, r3, #1
 800b7f4:	68fb      	ldr	r3, [r7, #12]
 800b7f6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800b7f8:	68fb      	ldr	r3, [r7, #12]
 800b7fa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b7fc:	3b01      	subs	r3, #1
 800b7fe:	b29a      	uxth	r2, r3
 800b800:	68fb      	ldr	r3, [r7, #12]
 800b802:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800b804:	68fb      	ldr	r3, [r7, #12]
 800b806:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b808:	b29b      	uxth	r3, r3
 800b80a:	3b01      	subs	r3, #1
 800b80c:	b29a      	uxth	r2, r3
 800b80e:	68fb      	ldr	r3, [r7, #12]
 800b810:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800b812:	68fb      	ldr	r3, [r7, #12]
 800b814:	681b      	ldr	r3, [r3, #0]
 800b816:	691a      	ldr	r2, [r3, #16]
 800b818:	68fb      	ldr	r3, [r7, #12]
 800b81a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b81c:	b2d2      	uxtb	r2, r2
 800b81e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800b820:	68fb      	ldr	r3, [r7, #12]
 800b822:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b824:	1c5a      	adds	r2, r3, #1
 800b826:	68fb      	ldr	r3, [r7, #12]
 800b828:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800b82a:	68fb      	ldr	r3, [r7, #12]
 800b82c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b82e:	3b01      	subs	r3, #1
 800b830:	b29a      	uxth	r2, r3
 800b832:	68fb      	ldr	r3, [r7, #12]
 800b834:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800b836:	68fb      	ldr	r3, [r7, #12]
 800b838:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b83a:	b29b      	uxth	r3, r3
 800b83c:	3b01      	subs	r3, #1
 800b83e:	b29a      	uxth	r2, r3
 800b840:	68fb      	ldr	r3, [r7, #12]
 800b842:	855a      	strh	r2, [r3, #42]	; 0x2a
 800b844:	e042      	b.n	800b8cc <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800b846:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b848:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800b84a:	68f8      	ldr	r0, [r7, #12]
 800b84c:	f000 fb00 	bl	800be50 <I2C_WaitOnRXNEFlagUntilTimeout>
 800b850:	4603      	mov	r3, r0
 800b852:	2b00      	cmp	r3, #0
 800b854:	d001      	beq.n	800b85a <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 800b856:	2301      	movs	r3, #1
 800b858:	e04c      	b.n	800b8f4 <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800b85a:	68fb      	ldr	r3, [r7, #12]
 800b85c:	681b      	ldr	r3, [r3, #0]
 800b85e:	691a      	ldr	r2, [r3, #16]
 800b860:	68fb      	ldr	r3, [r7, #12]
 800b862:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b864:	b2d2      	uxtb	r2, r2
 800b866:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800b868:	68fb      	ldr	r3, [r7, #12]
 800b86a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b86c:	1c5a      	adds	r2, r3, #1
 800b86e:	68fb      	ldr	r3, [r7, #12]
 800b870:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800b872:	68fb      	ldr	r3, [r7, #12]
 800b874:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b876:	3b01      	subs	r3, #1
 800b878:	b29a      	uxth	r2, r3
 800b87a:	68fb      	ldr	r3, [r7, #12]
 800b87c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800b87e:	68fb      	ldr	r3, [r7, #12]
 800b880:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b882:	b29b      	uxth	r3, r3
 800b884:	3b01      	subs	r3, #1
 800b886:	b29a      	uxth	r2, r3
 800b888:	68fb      	ldr	r3, [r7, #12]
 800b88a:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800b88c:	68fb      	ldr	r3, [r7, #12]
 800b88e:	681b      	ldr	r3, [r3, #0]
 800b890:	695b      	ldr	r3, [r3, #20]
 800b892:	f003 0304 	and.w	r3, r3, #4
 800b896:	2b04      	cmp	r3, #4
 800b898:	d118      	bne.n	800b8cc <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800b89a:	68fb      	ldr	r3, [r7, #12]
 800b89c:	681b      	ldr	r3, [r3, #0]
 800b89e:	691a      	ldr	r2, [r3, #16]
 800b8a0:	68fb      	ldr	r3, [r7, #12]
 800b8a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b8a4:	b2d2      	uxtb	r2, r2
 800b8a6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800b8a8:	68fb      	ldr	r3, [r7, #12]
 800b8aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b8ac:	1c5a      	adds	r2, r3, #1
 800b8ae:	68fb      	ldr	r3, [r7, #12]
 800b8b0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800b8b2:	68fb      	ldr	r3, [r7, #12]
 800b8b4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b8b6:	3b01      	subs	r3, #1
 800b8b8:	b29a      	uxth	r2, r3
 800b8ba:	68fb      	ldr	r3, [r7, #12]
 800b8bc:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800b8be:	68fb      	ldr	r3, [r7, #12]
 800b8c0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b8c2:	b29b      	uxth	r3, r3
 800b8c4:	3b01      	subs	r3, #1
 800b8c6:	b29a      	uxth	r2, r3
 800b8c8:	68fb      	ldr	r3, [r7, #12]
 800b8ca:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 800b8cc:	68fb      	ldr	r3, [r7, #12]
 800b8ce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b8d0:	2b00      	cmp	r3, #0
 800b8d2:	f47f aec2 	bne.w	800b65a <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800b8d6:	68fb      	ldr	r3, [r7, #12]
 800b8d8:	2220      	movs	r2, #32
 800b8da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800b8de:	68fb      	ldr	r3, [r7, #12]
 800b8e0:	2200      	movs	r2, #0
 800b8e2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b8e6:	68fb      	ldr	r3, [r7, #12]
 800b8e8:	2200      	movs	r2, #0
 800b8ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800b8ee:	2300      	movs	r3, #0
 800b8f0:	e000      	b.n	800b8f4 <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 800b8f2:	2302      	movs	r3, #2
  }
}
 800b8f4:	4618      	mov	r0, r3
 800b8f6:	3728      	adds	r7, #40	; 0x28
 800b8f8:	46bd      	mov	sp, r7
 800b8fa:	bd80      	pop	{r7, pc}
 800b8fc:	00010004 	.word	0x00010004

0800b900 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800b900:	b580      	push	{r7, lr}
 800b902:	b088      	sub	sp, #32
 800b904:	af02      	add	r7, sp, #8
 800b906:	60f8      	str	r0, [r7, #12]
 800b908:	607a      	str	r2, [r7, #4]
 800b90a:	603b      	str	r3, [r7, #0]
 800b90c:	460b      	mov	r3, r1
 800b90e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800b910:	68fb      	ldr	r3, [r7, #12]
 800b912:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b914:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800b916:	697b      	ldr	r3, [r7, #20]
 800b918:	2b08      	cmp	r3, #8
 800b91a:	d006      	beq.n	800b92a <I2C_MasterRequestWrite+0x2a>
 800b91c:	697b      	ldr	r3, [r7, #20]
 800b91e:	2b01      	cmp	r3, #1
 800b920:	d003      	beq.n	800b92a <I2C_MasterRequestWrite+0x2a>
 800b922:	697b      	ldr	r3, [r7, #20]
 800b924:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800b928:	d108      	bne.n	800b93c <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800b92a:	68fb      	ldr	r3, [r7, #12]
 800b92c:	681b      	ldr	r3, [r3, #0]
 800b92e:	681a      	ldr	r2, [r3, #0]
 800b930:	68fb      	ldr	r3, [r7, #12]
 800b932:	681b      	ldr	r3, [r3, #0]
 800b934:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800b938:	601a      	str	r2, [r3, #0]
 800b93a:	e00b      	b.n	800b954 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 800b93c:	68fb      	ldr	r3, [r7, #12]
 800b93e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b940:	2b12      	cmp	r3, #18
 800b942:	d107      	bne.n	800b954 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800b944:	68fb      	ldr	r3, [r7, #12]
 800b946:	681b      	ldr	r3, [r3, #0]
 800b948:	681a      	ldr	r2, [r3, #0]
 800b94a:	68fb      	ldr	r3, [r7, #12]
 800b94c:	681b      	ldr	r3, [r3, #0]
 800b94e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800b952:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800b954:	683b      	ldr	r3, [r7, #0]
 800b956:	9300      	str	r3, [sp, #0]
 800b958:	687b      	ldr	r3, [r7, #4]
 800b95a:	2200      	movs	r2, #0
 800b95c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800b960:	68f8      	ldr	r0, [r7, #12]
 800b962:	f000 f91d 	bl	800bba0 <I2C_WaitOnFlagUntilTimeout>
 800b966:	4603      	mov	r3, r0
 800b968:	2b00      	cmp	r3, #0
 800b96a:	d00d      	beq.n	800b988 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800b96c:	68fb      	ldr	r3, [r7, #12]
 800b96e:	681b      	ldr	r3, [r3, #0]
 800b970:	681b      	ldr	r3, [r3, #0]
 800b972:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b976:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b97a:	d103      	bne.n	800b984 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800b97c:	68fb      	ldr	r3, [r7, #12]
 800b97e:	f44f 7200 	mov.w	r2, #512	; 0x200
 800b982:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800b984:	2303      	movs	r3, #3
 800b986:	e035      	b.n	800b9f4 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800b988:	68fb      	ldr	r3, [r7, #12]
 800b98a:	691b      	ldr	r3, [r3, #16]
 800b98c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800b990:	d108      	bne.n	800b9a4 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800b992:	897b      	ldrh	r3, [r7, #10]
 800b994:	b2db      	uxtb	r3, r3
 800b996:	461a      	mov	r2, r3
 800b998:	68fb      	ldr	r3, [r7, #12]
 800b99a:	681b      	ldr	r3, [r3, #0]
 800b99c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800b9a0:	611a      	str	r2, [r3, #16]
 800b9a2:	e01b      	b.n	800b9dc <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800b9a4:	897b      	ldrh	r3, [r7, #10]
 800b9a6:	11db      	asrs	r3, r3, #7
 800b9a8:	b2db      	uxtb	r3, r3
 800b9aa:	f003 0306 	and.w	r3, r3, #6
 800b9ae:	b2db      	uxtb	r3, r3
 800b9b0:	f063 030f 	orn	r3, r3, #15
 800b9b4:	b2da      	uxtb	r2, r3
 800b9b6:	68fb      	ldr	r3, [r7, #12]
 800b9b8:	681b      	ldr	r3, [r3, #0]
 800b9ba:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800b9bc:	683b      	ldr	r3, [r7, #0]
 800b9be:	687a      	ldr	r2, [r7, #4]
 800b9c0:	490e      	ldr	r1, [pc, #56]	; (800b9fc <I2C_MasterRequestWrite+0xfc>)
 800b9c2:	68f8      	ldr	r0, [r7, #12]
 800b9c4:	f000 f943 	bl	800bc4e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800b9c8:	4603      	mov	r3, r0
 800b9ca:	2b00      	cmp	r3, #0
 800b9cc:	d001      	beq.n	800b9d2 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800b9ce:	2301      	movs	r3, #1
 800b9d0:	e010      	b.n	800b9f4 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800b9d2:	897b      	ldrh	r3, [r7, #10]
 800b9d4:	b2da      	uxtb	r2, r3
 800b9d6:	68fb      	ldr	r3, [r7, #12]
 800b9d8:	681b      	ldr	r3, [r3, #0]
 800b9da:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800b9dc:	683b      	ldr	r3, [r7, #0]
 800b9de:	687a      	ldr	r2, [r7, #4]
 800b9e0:	4907      	ldr	r1, [pc, #28]	; (800ba00 <I2C_MasterRequestWrite+0x100>)
 800b9e2:	68f8      	ldr	r0, [r7, #12]
 800b9e4:	f000 f933 	bl	800bc4e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800b9e8:	4603      	mov	r3, r0
 800b9ea:	2b00      	cmp	r3, #0
 800b9ec:	d001      	beq.n	800b9f2 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800b9ee:	2301      	movs	r3, #1
 800b9f0:	e000      	b.n	800b9f4 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800b9f2:	2300      	movs	r3, #0
}
 800b9f4:	4618      	mov	r0, r3
 800b9f6:	3718      	adds	r7, #24
 800b9f8:	46bd      	mov	sp, r7
 800b9fa:	bd80      	pop	{r7, pc}
 800b9fc:	00010008 	.word	0x00010008
 800ba00:	00010002 	.word	0x00010002

0800ba04 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800ba04:	b580      	push	{r7, lr}
 800ba06:	b088      	sub	sp, #32
 800ba08:	af02      	add	r7, sp, #8
 800ba0a:	60f8      	str	r0, [r7, #12]
 800ba0c:	607a      	str	r2, [r7, #4]
 800ba0e:	603b      	str	r3, [r7, #0]
 800ba10:	460b      	mov	r3, r1
 800ba12:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800ba14:	68fb      	ldr	r3, [r7, #12]
 800ba16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ba18:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800ba1a:	68fb      	ldr	r3, [r7, #12]
 800ba1c:	681b      	ldr	r3, [r3, #0]
 800ba1e:	681a      	ldr	r2, [r3, #0]
 800ba20:	68fb      	ldr	r3, [r7, #12]
 800ba22:	681b      	ldr	r3, [r3, #0]
 800ba24:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800ba28:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800ba2a:	697b      	ldr	r3, [r7, #20]
 800ba2c:	2b08      	cmp	r3, #8
 800ba2e:	d006      	beq.n	800ba3e <I2C_MasterRequestRead+0x3a>
 800ba30:	697b      	ldr	r3, [r7, #20]
 800ba32:	2b01      	cmp	r3, #1
 800ba34:	d003      	beq.n	800ba3e <I2C_MasterRequestRead+0x3a>
 800ba36:	697b      	ldr	r3, [r7, #20]
 800ba38:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800ba3c:	d108      	bne.n	800ba50 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800ba3e:	68fb      	ldr	r3, [r7, #12]
 800ba40:	681b      	ldr	r3, [r3, #0]
 800ba42:	681a      	ldr	r2, [r3, #0]
 800ba44:	68fb      	ldr	r3, [r7, #12]
 800ba46:	681b      	ldr	r3, [r3, #0]
 800ba48:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800ba4c:	601a      	str	r2, [r3, #0]
 800ba4e:	e00b      	b.n	800ba68 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 800ba50:	68fb      	ldr	r3, [r7, #12]
 800ba52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ba54:	2b11      	cmp	r3, #17
 800ba56:	d107      	bne.n	800ba68 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800ba58:	68fb      	ldr	r3, [r7, #12]
 800ba5a:	681b      	ldr	r3, [r3, #0]
 800ba5c:	681a      	ldr	r2, [r3, #0]
 800ba5e:	68fb      	ldr	r3, [r7, #12]
 800ba60:	681b      	ldr	r3, [r3, #0]
 800ba62:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800ba66:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800ba68:	683b      	ldr	r3, [r7, #0]
 800ba6a:	9300      	str	r3, [sp, #0]
 800ba6c:	687b      	ldr	r3, [r7, #4]
 800ba6e:	2200      	movs	r2, #0
 800ba70:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800ba74:	68f8      	ldr	r0, [r7, #12]
 800ba76:	f000 f893 	bl	800bba0 <I2C_WaitOnFlagUntilTimeout>
 800ba7a:	4603      	mov	r3, r0
 800ba7c:	2b00      	cmp	r3, #0
 800ba7e:	d00d      	beq.n	800ba9c <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800ba80:	68fb      	ldr	r3, [r7, #12]
 800ba82:	681b      	ldr	r3, [r3, #0]
 800ba84:	681b      	ldr	r3, [r3, #0]
 800ba86:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ba8a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800ba8e:	d103      	bne.n	800ba98 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800ba90:	68fb      	ldr	r3, [r7, #12]
 800ba92:	f44f 7200 	mov.w	r2, #512	; 0x200
 800ba96:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800ba98:	2303      	movs	r3, #3
 800ba9a:	e079      	b.n	800bb90 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800ba9c:	68fb      	ldr	r3, [r7, #12]
 800ba9e:	691b      	ldr	r3, [r3, #16]
 800baa0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800baa4:	d108      	bne.n	800bab8 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800baa6:	897b      	ldrh	r3, [r7, #10]
 800baa8:	b2db      	uxtb	r3, r3
 800baaa:	f043 0301 	orr.w	r3, r3, #1
 800baae:	b2da      	uxtb	r2, r3
 800bab0:	68fb      	ldr	r3, [r7, #12]
 800bab2:	681b      	ldr	r3, [r3, #0]
 800bab4:	611a      	str	r2, [r3, #16]
 800bab6:	e05f      	b.n	800bb78 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800bab8:	897b      	ldrh	r3, [r7, #10]
 800baba:	11db      	asrs	r3, r3, #7
 800babc:	b2db      	uxtb	r3, r3
 800babe:	f003 0306 	and.w	r3, r3, #6
 800bac2:	b2db      	uxtb	r3, r3
 800bac4:	f063 030f 	orn	r3, r3, #15
 800bac8:	b2da      	uxtb	r2, r3
 800baca:	68fb      	ldr	r3, [r7, #12]
 800bacc:	681b      	ldr	r3, [r3, #0]
 800bace:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800bad0:	683b      	ldr	r3, [r7, #0]
 800bad2:	687a      	ldr	r2, [r7, #4]
 800bad4:	4930      	ldr	r1, [pc, #192]	; (800bb98 <I2C_MasterRequestRead+0x194>)
 800bad6:	68f8      	ldr	r0, [r7, #12]
 800bad8:	f000 f8b9 	bl	800bc4e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800badc:	4603      	mov	r3, r0
 800bade:	2b00      	cmp	r3, #0
 800bae0:	d001      	beq.n	800bae6 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 800bae2:	2301      	movs	r3, #1
 800bae4:	e054      	b.n	800bb90 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800bae6:	897b      	ldrh	r3, [r7, #10]
 800bae8:	b2da      	uxtb	r2, r3
 800baea:	68fb      	ldr	r3, [r7, #12]
 800baec:	681b      	ldr	r3, [r3, #0]
 800baee:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800baf0:	683b      	ldr	r3, [r7, #0]
 800baf2:	687a      	ldr	r2, [r7, #4]
 800baf4:	4929      	ldr	r1, [pc, #164]	; (800bb9c <I2C_MasterRequestRead+0x198>)
 800baf6:	68f8      	ldr	r0, [r7, #12]
 800baf8:	f000 f8a9 	bl	800bc4e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800bafc:	4603      	mov	r3, r0
 800bafe:	2b00      	cmp	r3, #0
 800bb00:	d001      	beq.n	800bb06 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 800bb02:	2301      	movs	r3, #1
 800bb04:	e044      	b.n	800bb90 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800bb06:	2300      	movs	r3, #0
 800bb08:	613b      	str	r3, [r7, #16]
 800bb0a:	68fb      	ldr	r3, [r7, #12]
 800bb0c:	681b      	ldr	r3, [r3, #0]
 800bb0e:	695b      	ldr	r3, [r3, #20]
 800bb10:	613b      	str	r3, [r7, #16]
 800bb12:	68fb      	ldr	r3, [r7, #12]
 800bb14:	681b      	ldr	r3, [r3, #0]
 800bb16:	699b      	ldr	r3, [r3, #24]
 800bb18:	613b      	str	r3, [r7, #16]
 800bb1a:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800bb1c:	68fb      	ldr	r3, [r7, #12]
 800bb1e:	681b      	ldr	r3, [r3, #0]
 800bb20:	681a      	ldr	r2, [r3, #0]
 800bb22:	68fb      	ldr	r3, [r7, #12]
 800bb24:	681b      	ldr	r3, [r3, #0]
 800bb26:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800bb2a:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800bb2c:	683b      	ldr	r3, [r7, #0]
 800bb2e:	9300      	str	r3, [sp, #0]
 800bb30:	687b      	ldr	r3, [r7, #4]
 800bb32:	2200      	movs	r2, #0
 800bb34:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800bb38:	68f8      	ldr	r0, [r7, #12]
 800bb3a:	f000 f831 	bl	800bba0 <I2C_WaitOnFlagUntilTimeout>
 800bb3e:	4603      	mov	r3, r0
 800bb40:	2b00      	cmp	r3, #0
 800bb42:	d00d      	beq.n	800bb60 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800bb44:	68fb      	ldr	r3, [r7, #12]
 800bb46:	681b      	ldr	r3, [r3, #0]
 800bb48:	681b      	ldr	r3, [r3, #0]
 800bb4a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800bb4e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800bb52:	d103      	bne.n	800bb5c <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800bb54:	68fb      	ldr	r3, [r7, #12]
 800bb56:	f44f 7200 	mov.w	r2, #512	; 0x200
 800bb5a:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 800bb5c:	2303      	movs	r3, #3
 800bb5e:	e017      	b.n	800bb90 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 800bb60:	897b      	ldrh	r3, [r7, #10]
 800bb62:	11db      	asrs	r3, r3, #7
 800bb64:	b2db      	uxtb	r3, r3
 800bb66:	f003 0306 	and.w	r3, r3, #6
 800bb6a:	b2db      	uxtb	r3, r3
 800bb6c:	f063 030e 	orn	r3, r3, #14
 800bb70:	b2da      	uxtb	r2, r3
 800bb72:	68fb      	ldr	r3, [r7, #12]
 800bb74:	681b      	ldr	r3, [r3, #0]
 800bb76:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800bb78:	683b      	ldr	r3, [r7, #0]
 800bb7a:	687a      	ldr	r2, [r7, #4]
 800bb7c:	4907      	ldr	r1, [pc, #28]	; (800bb9c <I2C_MasterRequestRead+0x198>)
 800bb7e:	68f8      	ldr	r0, [r7, #12]
 800bb80:	f000 f865 	bl	800bc4e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800bb84:	4603      	mov	r3, r0
 800bb86:	2b00      	cmp	r3, #0
 800bb88:	d001      	beq.n	800bb8e <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 800bb8a:	2301      	movs	r3, #1
 800bb8c:	e000      	b.n	800bb90 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 800bb8e:	2300      	movs	r3, #0
}
 800bb90:	4618      	mov	r0, r3
 800bb92:	3718      	adds	r7, #24
 800bb94:	46bd      	mov	sp, r7
 800bb96:	bd80      	pop	{r7, pc}
 800bb98:	00010008 	.word	0x00010008
 800bb9c:	00010002 	.word	0x00010002

0800bba0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800bba0:	b580      	push	{r7, lr}
 800bba2:	b084      	sub	sp, #16
 800bba4:	af00      	add	r7, sp, #0
 800bba6:	60f8      	str	r0, [r7, #12]
 800bba8:	60b9      	str	r1, [r7, #8]
 800bbaa:	603b      	str	r3, [r7, #0]
 800bbac:	4613      	mov	r3, r2
 800bbae:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800bbb0:	e025      	b.n	800bbfe <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800bbb2:	683b      	ldr	r3, [r7, #0]
 800bbb4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bbb8:	d021      	beq.n	800bbfe <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800bbba:	f7fd ff89 	bl	8009ad0 <HAL_GetTick>
 800bbbe:	4602      	mov	r2, r0
 800bbc0:	69bb      	ldr	r3, [r7, #24]
 800bbc2:	1ad3      	subs	r3, r2, r3
 800bbc4:	683a      	ldr	r2, [r7, #0]
 800bbc6:	429a      	cmp	r2, r3
 800bbc8:	d302      	bcc.n	800bbd0 <I2C_WaitOnFlagUntilTimeout+0x30>
 800bbca:	683b      	ldr	r3, [r7, #0]
 800bbcc:	2b00      	cmp	r3, #0
 800bbce:	d116      	bne.n	800bbfe <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 800bbd0:	68fb      	ldr	r3, [r7, #12]
 800bbd2:	2200      	movs	r2, #0
 800bbd4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800bbd6:	68fb      	ldr	r3, [r7, #12]
 800bbd8:	2220      	movs	r2, #32
 800bbda:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800bbde:	68fb      	ldr	r3, [r7, #12]
 800bbe0:	2200      	movs	r2, #0
 800bbe2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800bbe6:	68fb      	ldr	r3, [r7, #12]
 800bbe8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bbea:	f043 0220 	orr.w	r2, r3, #32
 800bbee:	68fb      	ldr	r3, [r7, #12]
 800bbf0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800bbf2:	68fb      	ldr	r3, [r7, #12]
 800bbf4:	2200      	movs	r2, #0
 800bbf6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800bbfa:	2301      	movs	r3, #1
 800bbfc:	e023      	b.n	800bc46 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800bbfe:	68bb      	ldr	r3, [r7, #8]
 800bc00:	0c1b      	lsrs	r3, r3, #16
 800bc02:	b2db      	uxtb	r3, r3
 800bc04:	2b01      	cmp	r3, #1
 800bc06:	d10d      	bne.n	800bc24 <I2C_WaitOnFlagUntilTimeout+0x84>
 800bc08:	68fb      	ldr	r3, [r7, #12]
 800bc0a:	681b      	ldr	r3, [r3, #0]
 800bc0c:	695b      	ldr	r3, [r3, #20]
 800bc0e:	43da      	mvns	r2, r3
 800bc10:	68bb      	ldr	r3, [r7, #8]
 800bc12:	4013      	ands	r3, r2
 800bc14:	b29b      	uxth	r3, r3
 800bc16:	2b00      	cmp	r3, #0
 800bc18:	bf0c      	ite	eq
 800bc1a:	2301      	moveq	r3, #1
 800bc1c:	2300      	movne	r3, #0
 800bc1e:	b2db      	uxtb	r3, r3
 800bc20:	461a      	mov	r2, r3
 800bc22:	e00c      	b.n	800bc3e <I2C_WaitOnFlagUntilTimeout+0x9e>
 800bc24:	68fb      	ldr	r3, [r7, #12]
 800bc26:	681b      	ldr	r3, [r3, #0]
 800bc28:	699b      	ldr	r3, [r3, #24]
 800bc2a:	43da      	mvns	r2, r3
 800bc2c:	68bb      	ldr	r3, [r7, #8]
 800bc2e:	4013      	ands	r3, r2
 800bc30:	b29b      	uxth	r3, r3
 800bc32:	2b00      	cmp	r3, #0
 800bc34:	bf0c      	ite	eq
 800bc36:	2301      	moveq	r3, #1
 800bc38:	2300      	movne	r3, #0
 800bc3a:	b2db      	uxtb	r3, r3
 800bc3c:	461a      	mov	r2, r3
 800bc3e:	79fb      	ldrb	r3, [r7, #7]
 800bc40:	429a      	cmp	r2, r3
 800bc42:	d0b6      	beq.n	800bbb2 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800bc44:	2300      	movs	r3, #0
}
 800bc46:	4618      	mov	r0, r3
 800bc48:	3710      	adds	r7, #16
 800bc4a:	46bd      	mov	sp, r7
 800bc4c:	bd80      	pop	{r7, pc}

0800bc4e <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800bc4e:	b580      	push	{r7, lr}
 800bc50:	b084      	sub	sp, #16
 800bc52:	af00      	add	r7, sp, #0
 800bc54:	60f8      	str	r0, [r7, #12]
 800bc56:	60b9      	str	r1, [r7, #8]
 800bc58:	607a      	str	r2, [r7, #4]
 800bc5a:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800bc5c:	e051      	b.n	800bd02 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800bc5e:	68fb      	ldr	r3, [r7, #12]
 800bc60:	681b      	ldr	r3, [r3, #0]
 800bc62:	695b      	ldr	r3, [r3, #20]
 800bc64:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800bc68:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800bc6c:	d123      	bne.n	800bcb6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800bc6e:	68fb      	ldr	r3, [r7, #12]
 800bc70:	681b      	ldr	r3, [r3, #0]
 800bc72:	681a      	ldr	r2, [r3, #0]
 800bc74:	68fb      	ldr	r3, [r7, #12]
 800bc76:	681b      	ldr	r3, [r3, #0]
 800bc78:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800bc7c:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800bc7e:	68fb      	ldr	r3, [r7, #12]
 800bc80:	681b      	ldr	r3, [r3, #0]
 800bc82:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800bc86:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800bc88:	68fb      	ldr	r3, [r7, #12]
 800bc8a:	2200      	movs	r2, #0
 800bc8c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800bc8e:	68fb      	ldr	r3, [r7, #12]
 800bc90:	2220      	movs	r2, #32
 800bc92:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800bc96:	68fb      	ldr	r3, [r7, #12]
 800bc98:	2200      	movs	r2, #0
 800bc9a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800bc9e:	68fb      	ldr	r3, [r7, #12]
 800bca0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bca2:	f043 0204 	orr.w	r2, r3, #4
 800bca6:	68fb      	ldr	r3, [r7, #12]
 800bca8:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800bcaa:	68fb      	ldr	r3, [r7, #12]
 800bcac:	2200      	movs	r2, #0
 800bcae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800bcb2:	2301      	movs	r3, #1
 800bcb4:	e046      	b.n	800bd44 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800bcb6:	687b      	ldr	r3, [r7, #4]
 800bcb8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bcbc:	d021      	beq.n	800bd02 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800bcbe:	f7fd ff07 	bl	8009ad0 <HAL_GetTick>
 800bcc2:	4602      	mov	r2, r0
 800bcc4:	683b      	ldr	r3, [r7, #0]
 800bcc6:	1ad3      	subs	r3, r2, r3
 800bcc8:	687a      	ldr	r2, [r7, #4]
 800bcca:	429a      	cmp	r2, r3
 800bccc:	d302      	bcc.n	800bcd4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800bcce:	687b      	ldr	r3, [r7, #4]
 800bcd0:	2b00      	cmp	r3, #0
 800bcd2:	d116      	bne.n	800bd02 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800bcd4:	68fb      	ldr	r3, [r7, #12]
 800bcd6:	2200      	movs	r2, #0
 800bcd8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800bcda:	68fb      	ldr	r3, [r7, #12]
 800bcdc:	2220      	movs	r2, #32
 800bcde:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800bce2:	68fb      	ldr	r3, [r7, #12]
 800bce4:	2200      	movs	r2, #0
 800bce6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800bcea:	68fb      	ldr	r3, [r7, #12]
 800bcec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bcee:	f043 0220 	orr.w	r2, r3, #32
 800bcf2:	68fb      	ldr	r3, [r7, #12]
 800bcf4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800bcf6:	68fb      	ldr	r3, [r7, #12]
 800bcf8:	2200      	movs	r2, #0
 800bcfa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800bcfe:	2301      	movs	r3, #1
 800bd00:	e020      	b.n	800bd44 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800bd02:	68bb      	ldr	r3, [r7, #8]
 800bd04:	0c1b      	lsrs	r3, r3, #16
 800bd06:	b2db      	uxtb	r3, r3
 800bd08:	2b01      	cmp	r3, #1
 800bd0a:	d10c      	bne.n	800bd26 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 800bd0c:	68fb      	ldr	r3, [r7, #12]
 800bd0e:	681b      	ldr	r3, [r3, #0]
 800bd10:	695b      	ldr	r3, [r3, #20]
 800bd12:	43da      	mvns	r2, r3
 800bd14:	68bb      	ldr	r3, [r7, #8]
 800bd16:	4013      	ands	r3, r2
 800bd18:	b29b      	uxth	r3, r3
 800bd1a:	2b00      	cmp	r3, #0
 800bd1c:	bf14      	ite	ne
 800bd1e:	2301      	movne	r3, #1
 800bd20:	2300      	moveq	r3, #0
 800bd22:	b2db      	uxtb	r3, r3
 800bd24:	e00b      	b.n	800bd3e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800bd26:	68fb      	ldr	r3, [r7, #12]
 800bd28:	681b      	ldr	r3, [r3, #0]
 800bd2a:	699b      	ldr	r3, [r3, #24]
 800bd2c:	43da      	mvns	r2, r3
 800bd2e:	68bb      	ldr	r3, [r7, #8]
 800bd30:	4013      	ands	r3, r2
 800bd32:	b29b      	uxth	r3, r3
 800bd34:	2b00      	cmp	r3, #0
 800bd36:	bf14      	ite	ne
 800bd38:	2301      	movne	r3, #1
 800bd3a:	2300      	moveq	r3, #0
 800bd3c:	b2db      	uxtb	r3, r3
 800bd3e:	2b00      	cmp	r3, #0
 800bd40:	d18d      	bne.n	800bc5e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800bd42:	2300      	movs	r3, #0
}
 800bd44:	4618      	mov	r0, r3
 800bd46:	3710      	adds	r7, #16
 800bd48:	46bd      	mov	sp, r7
 800bd4a:	bd80      	pop	{r7, pc}

0800bd4c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800bd4c:	b580      	push	{r7, lr}
 800bd4e:	b084      	sub	sp, #16
 800bd50:	af00      	add	r7, sp, #0
 800bd52:	60f8      	str	r0, [r7, #12]
 800bd54:	60b9      	str	r1, [r7, #8]
 800bd56:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800bd58:	e02d      	b.n	800bdb6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800bd5a:	68f8      	ldr	r0, [r7, #12]
 800bd5c:	f000 f8ce 	bl	800befc <I2C_IsAcknowledgeFailed>
 800bd60:	4603      	mov	r3, r0
 800bd62:	2b00      	cmp	r3, #0
 800bd64:	d001      	beq.n	800bd6a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800bd66:	2301      	movs	r3, #1
 800bd68:	e02d      	b.n	800bdc6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800bd6a:	68bb      	ldr	r3, [r7, #8]
 800bd6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bd70:	d021      	beq.n	800bdb6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800bd72:	f7fd fead 	bl	8009ad0 <HAL_GetTick>
 800bd76:	4602      	mov	r2, r0
 800bd78:	687b      	ldr	r3, [r7, #4]
 800bd7a:	1ad3      	subs	r3, r2, r3
 800bd7c:	68ba      	ldr	r2, [r7, #8]
 800bd7e:	429a      	cmp	r2, r3
 800bd80:	d302      	bcc.n	800bd88 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800bd82:	68bb      	ldr	r3, [r7, #8]
 800bd84:	2b00      	cmp	r3, #0
 800bd86:	d116      	bne.n	800bdb6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800bd88:	68fb      	ldr	r3, [r7, #12]
 800bd8a:	2200      	movs	r2, #0
 800bd8c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800bd8e:	68fb      	ldr	r3, [r7, #12]
 800bd90:	2220      	movs	r2, #32
 800bd92:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800bd96:	68fb      	ldr	r3, [r7, #12]
 800bd98:	2200      	movs	r2, #0
 800bd9a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800bd9e:	68fb      	ldr	r3, [r7, #12]
 800bda0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bda2:	f043 0220 	orr.w	r2, r3, #32
 800bda6:	68fb      	ldr	r3, [r7, #12]
 800bda8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800bdaa:	68fb      	ldr	r3, [r7, #12]
 800bdac:	2200      	movs	r2, #0
 800bdae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800bdb2:	2301      	movs	r3, #1
 800bdb4:	e007      	b.n	800bdc6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800bdb6:	68fb      	ldr	r3, [r7, #12]
 800bdb8:	681b      	ldr	r3, [r3, #0]
 800bdba:	695b      	ldr	r3, [r3, #20]
 800bdbc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800bdc0:	2b80      	cmp	r3, #128	; 0x80
 800bdc2:	d1ca      	bne.n	800bd5a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800bdc4:	2300      	movs	r3, #0
}
 800bdc6:	4618      	mov	r0, r3
 800bdc8:	3710      	adds	r7, #16
 800bdca:	46bd      	mov	sp, r7
 800bdcc:	bd80      	pop	{r7, pc}

0800bdce <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800bdce:	b580      	push	{r7, lr}
 800bdd0:	b084      	sub	sp, #16
 800bdd2:	af00      	add	r7, sp, #0
 800bdd4:	60f8      	str	r0, [r7, #12]
 800bdd6:	60b9      	str	r1, [r7, #8]
 800bdd8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800bdda:	e02d      	b.n	800be38 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800bddc:	68f8      	ldr	r0, [r7, #12]
 800bdde:	f000 f88d 	bl	800befc <I2C_IsAcknowledgeFailed>
 800bde2:	4603      	mov	r3, r0
 800bde4:	2b00      	cmp	r3, #0
 800bde6:	d001      	beq.n	800bdec <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800bde8:	2301      	movs	r3, #1
 800bdea:	e02d      	b.n	800be48 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800bdec:	68bb      	ldr	r3, [r7, #8]
 800bdee:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bdf2:	d021      	beq.n	800be38 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800bdf4:	f7fd fe6c 	bl	8009ad0 <HAL_GetTick>
 800bdf8:	4602      	mov	r2, r0
 800bdfa:	687b      	ldr	r3, [r7, #4]
 800bdfc:	1ad3      	subs	r3, r2, r3
 800bdfe:	68ba      	ldr	r2, [r7, #8]
 800be00:	429a      	cmp	r2, r3
 800be02:	d302      	bcc.n	800be0a <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800be04:	68bb      	ldr	r3, [r7, #8]
 800be06:	2b00      	cmp	r3, #0
 800be08:	d116      	bne.n	800be38 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800be0a:	68fb      	ldr	r3, [r7, #12]
 800be0c:	2200      	movs	r2, #0
 800be0e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800be10:	68fb      	ldr	r3, [r7, #12]
 800be12:	2220      	movs	r2, #32
 800be14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800be18:	68fb      	ldr	r3, [r7, #12]
 800be1a:	2200      	movs	r2, #0
 800be1c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800be20:	68fb      	ldr	r3, [r7, #12]
 800be22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800be24:	f043 0220 	orr.w	r2, r3, #32
 800be28:	68fb      	ldr	r3, [r7, #12]
 800be2a:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800be2c:	68fb      	ldr	r3, [r7, #12]
 800be2e:	2200      	movs	r2, #0
 800be30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800be34:	2301      	movs	r3, #1
 800be36:	e007      	b.n	800be48 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800be38:	68fb      	ldr	r3, [r7, #12]
 800be3a:	681b      	ldr	r3, [r3, #0]
 800be3c:	695b      	ldr	r3, [r3, #20]
 800be3e:	f003 0304 	and.w	r3, r3, #4
 800be42:	2b04      	cmp	r3, #4
 800be44:	d1ca      	bne.n	800bddc <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800be46:	2300      	movs	r3, #0
}
 800be48:	4618      	mov	r0, r3
 800be4a:	3710      	adds	r7, #16
 800be4c:	46bd      	mov	sp, r7
 800be4e:	bd80      	pop	{r7, pc}

0800be50 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800be50:	b580      	push	{r7, lr}
 800be52:	b084      	sub	sp, #16
 800be54:	af00      	add	r7, sp, #0
 800be56:	60f8      	str	r0, [r7, #12]
 800be58:	60b9      	str	r1, [r7, #8]
 800be5a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800be5c:	e042      	b.n	800bee4 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800be5e:	68fb      	ldr	r3, [r7, #12]
 800be60:	681b      	ldr	r3, [r3, #0]
 800be62:	695b      	ldr	r3, [r3, #20]
 800be64:	f003 0310 	and.w	r3, r3, #16
 800be68:	2b10      	cmp	r3, #16
 800be6a:	d119      	bne.n	800bea0 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800be6c:	68fb      	ldr	r3, [r7, #12]
 800be6e:	681b      	ldr	r3, [r3, #0]
 800be70:	f06f 0210 	mvn.w	r2, #16
 800be74:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800be76:	68fb      	ldr	r3, [r7, #12]
 800be78:	2200      	movs	r2, #0
 800be7a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800be7c:	68fb      	ldr	r3, [r7, #12]
 800be7e:	2220      	movs	r2, #32
 800be80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800be84:	68fb      	ldr	r3, [r7, #12]
 800be86:	2200      	movs	r2, #0
 800be88:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800be8c:	68fb      	ldr	r3, [r7, #12]
 800be8e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800be90:	68fb      	ldr	r3, [r7, #12]
 800be92:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800be94:	68fb      	ldr	r3, [r7, #12]
 800be96:	2200      	movs	r2, #0
 800be98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800be9c:	2301      	movs	r3, #1
 800be9e:	e029      	b.n	800bef4 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800bea0:	f7fd fe16 	bl	8009ad0 <HAL_GetTick>
 800bea4:	4602      	mov	r2, r0
 800bea6:	687b      	ldr	r3, [r7, #4]
 800bea8:	1ad3      	subs	r3, r2, r3
 800beaa:	68ba      	ldr	r2, [r7, #8]
 800beac:	429a      	cmp	r2, r3
 800beae:	d302      	bcc.n	800beb6 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 800beb0:	68bb      	ldr	r3, [r7, #8]
 800beb2:	2b00      	cmp	r3, #0
 800beb4:	d116      	bne.n	800bee4 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 800beb6:	68fb      	ldr	r3, [r7, #12]
 800beb8:	2200      	movs	r2, #0
 800beba:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800bebc:	68fb      	ldr	r3, [r7, #12]
 800bebe:	2220      	movs	r2, #32
 800bec0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800bec4:	68fb      	ldr	r3, [r7, #12]
 800bec6:	2200      	movs	r2, #0
 800bec8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800becc:	68fb      	ldr	r3, [r7, #12]
 800bece:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bed0:	f043 0220 	orr.w	r2, r3, #32
 800bed4:	68fb      	ldr	r3, [r7, #12]
 800bed6:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800bed8:	68fb      	ldr	r3, [r7, #12]
 800beda:	2200      	movs	r2, #0
 800bedc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800bee0:	2301      	movs	r3, #1
 800bee2:	e007      	b.n	800bef4 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800bee4:	68fb      	ldr	r3, [r7, #12]
 800bee6:	681b      	ldr	r3, [r3, #0]
 800bee8:	695b      	ldr	r3, [r3, #20]
 800beea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800beee:	2b40      	cmp	r3, #64	; 0x40
 800bef0:	d1b5      	bne.n	800be5e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800bef2:	2300      	movs	r3, #0
}
 800bef4:	4618      	mov	r0, r3
 800bef6:	3710      	adds	r7, #16
 800bef8:	46bd      	mov	sp, r7
 800befa:	bd80      	pop	{r7, pc}

0800befc <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800befc:	b480      	push	{r7}
 800befe:	b083      	sub	sp, #12
 800bf00:	af00      	add	r7, sp, #0
 800bf02:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800bf04:	687b      	ldr	r3, [r7, #4]
 800bf06:	681b      	ldr	r3, [r3, #0]
 800bf08:	695b      	ldr	r3, [r3, #20]
 800bf0a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800bf0e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800bf12:	d11b      	bne.n	800bf4c <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800bf14:	687b      	ldr	r3, [r7, #4]
 800bf16:	681b      	ldr	r3, [r3, #0]
 800bf18:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800bf1c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800bf1e:	687b      	ldr	r3, [r7, #4]
 800bf20:	2200      	movs	r2, #0
 800bf22:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800bf24:	687b      	ldr	r3, [r7, #4]
 800bf26:	2220      	movs	r2, #32
 800bf28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800bf2c:	687b      	ldr	r3, [r7, #4]
 800bf2e:	2200      	movs	r2, #0
 800bf30:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800bf34:	687b      	ldr	r3, [r7, #4]
 800bf36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bf38:	f043 0204 	orr.w	r2, r3, #4
 800bf3c:	687b      	ldr	r3, [r7, #4]
 800bf3e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800bf40:	687b      	ldr	r3, [r7, #4]
 800bf42:	2200      	movs	r2, #0
 800bf44:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800bf48:	2301      	movs	r3, #1
 800bf4a:	e000      	b.n	800bf4e <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800bf4c:	2300      	movs	r3, #0
}
 800bf4e:	4618      	mov	r0, r3
 800bf50:	370c      	adds	r7, #12
 800bf52:	46bd      	mov	sp, r7
 800bf54:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf58:	4770      	bx	lr
	...

0800bf5c <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 800bf5c:	b580      	push	{r7, lr}
 800bf5e:	b082      	sub	sp, #8
 800bf60:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 800bf62:	2300      	movs	r3, #0
 800bf64:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800bf66:	2300      	movs	r3, #0
 800bf68:	603b      	str	r3, [r7, #0]
 800bf6a:	4b20      	ldr	r3, [pc, #128]	; (800bfec <HAL_PWREx_EnableOverDrive+0x90>)
 800bf6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bf6e:	4a1f      	ldr	r2, [pc, #124]	; (800bfec <HAL_PWREx_EnableOverDrive+0x90>)
 800bf70:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800bf74:	6413      	str	r3, [r2, #64]	; 0x40
 800bf76:	4b1d      	ldr	r3, [pc, #116]	; (800bfec <HAL_PWREx_EnableOverDrive+0x90>)
 800bf78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bf7a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800bf7e:	603b      	str	r3, [r7, #0]
 800bf80:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800bf82:	4b1b      	ldr	r3, [pc, #108]	; (800bff0 <HAL_PWREx_EnableOverDrive+0x94>)
 800bf84:	2201      	movs	r2, #1
 800bf86:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800bf88:	f7fd fda2 	bl	8009ad0 <HAL_GetTick>
 800bf8c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800bf8e:	e009      	b.n	800bfa4 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800bf90:	f7fd fd9e 	bl	8009ad0 <HAL_GetTick>
 800bf94:	4602      	mov	r2, r0
 800bf96:	687b      	ldr	r3, [r7, #4]
 800bf98:	1ad3      	subs	r3, r2, r3
 800bf9a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800bf9e:	d901      	bls.n	800bfa4 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 800bfa0:	2303      	movs	r3, #3
 800bfa2:	e01f      	b.n	800bfe4 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800bfa4:	4b13      	ldr	r3, [pc, #76]	; (800bff4 <HAL_PWREx_EnableOverDrive+0x98>)
 800bfa6:	685b      	ldr	r3, [r3, #4]
 800bfa8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800bfac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800bfb0:	d1ee      	bne.n	800bf90 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800bfb2:	4b11      	ldr	r3, [pc, #68]	; (800bff8 <HAL_PWREx_EnableOverDrive+0x9c>)
 800bfb4:	2201      	movs	r2, #1
 800bfb6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800bfb8:	f7fd fd8a 	bl	8009ad0 <HAL_GetTick>
 800bfbc:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800bfbe:	e009      	b.n	800bfd4 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800bfc0:	f7fd fd86 	bl	8009ad0 <HAL_GetTick>
 800bfc4:	4602      	mov	r2, r0
 800bfc6:	687b      	ldr	r3, [r7, #4]
 800bfc8:	1ad3      	subs	r3, r2, r3
 800bfca:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800bfce:	d901      	bls.n	800bfd4 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 800bfd0:	2303      	movs	r3, #3
 800bfd2:	e007      	b.n	800bfe4 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800bfd4:	4b07      	ldr	r3, [pc, #28]	; (800bff4 <HAL_PWREx_EnableOverDrive+0x98>)
 800bfd6:	685b      	ldr	r3, [r3, #4]
 800bfd8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800bfdc:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800bfe0:	d1ee      	bne.n	800bfc0 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 800bfe2:	2300      	movs	r3, #0
}
 800bfe4:	4618      	mov	r0, r3
 800bfe6:	3708      	adds	r7, #8
 800bfe8:	46bd      	mov	sp, r7
 800bfea:	bd80      	pop	{r7, pc}
 800bfec:	40023800 	.word	0x40023800
 800bff0:	420e0040 	.word	0x420e0040
 800bff4:	40007000 	.word	0x40007000
 800bff8:	420e0044 	.word	0x420e0044

0800bffc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800bffc:	b580      	push	{r7, lr}
 800bffe:	b084      	sub	sp, #16
 800c000:	af00      	add	r7, sp, #0
 800c002:	6078      	str	r0, [r7, #4]
 800c004:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800c006:	687b      	ldr	r3, [r7, #4]
 800c008:	2b00      	cmp	r3, #0
 800c00a:	d101      	bne.n	800c010 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800c00c:	2301      	movs	r3, #1
 800c00e:	e0cc      	b.n	800c1aa <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800c010:	4b68      	ldr	r3, [pc, #416]	; (800c1b4 <HAL_RCC_ClockConfig+0x1b8>)
 800c012:	681b      	ldr	r3, [r3, #0]
 800c014:	f003 030f 	and.w	r3, r3, #15
 800c018:	683a      	ldr	r2, [r7, #0]
 800c01a:	429a      	cmp	r2, r3
 800c01c:	d90c      	bls.n	800c038 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800c01e:	4b65      	ldr	r3, [pc, #404]	; (800c1b4 <HAL_RCC_ClockConfig+0x1b8>)
 800c020:	683a      	ldr	r2, [r7, #0]
 800c022:	b2d2      	uxtb	r2, r2
 800c024:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800c026:	4b63      	ldr	r3, [pc, #396]	; (800c1b4 <HAL_RCC_ClockConfig+0x1b8>)
 800c028:	681b      	ldr	r3, [r3, #0]
 800c02a:	f003 030f 	and.w	r3, r3, #15
 800c02e:	683a      	ldr	r2, [r7, #0]
 800c030:	429a      	cmp	r2, r3
 800c032:	d001      	beq.n	800c038 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800c034:	2301      	movs	r3, #1
 800c036:	e0b8      	b.n	800c1aa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800c038:	687b      	ldr	r3, [r7, #4]
 800c03a:	681b      	ldr	r3, [r3, #0]
 800c03c:	f003 0302 	and.w	r3, r3, #2
 800c040:	2b00      	cmp	r3, #0
 800c042:	d020      	beq.n	800c086 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800c044:	687b      	ldr	r3, [r7, #4]
 800c046:	681b      	ldr	r3, [r3, #0]
 800c048:	f003 0304 	and.w	r3, r3, #4
 800c04c:	2b00      	cmp	r3, #0
 800c04e:	d005      	beq.n	800c05c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800c050:	4b59      	ldr	r3, [pc, #356]	; (800c1b8 <HAL_RCC_ClockConfig+0x1bc>)
 800c052:	689b      	ldr	r3, [r3, #8]
 800c054:	4a58      	ldr	r2, [pc, #352]	; (800c1b8 <HAL_RCC_ClockConfig+0x1bc>)
 800c056:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800c05a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800c05c:	687b      	ldr	r3, [r7, #4]
 800c05e:	681b      	ldr	r3, [r3, #0]
 800c060:	f003 0308 	and.w	r3, r3, #8
 800c064:	2b00      	cmp	r3, #0
 800c066:	d005      	beq.n	800c074 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800c068:	4b53      	ldr	r3, [pc, #332]	; (800c1b8 <HAL_RCC_ClockConfig+0x1bc>)
 800c06a:	689b      	ldr	r3, [r3, #8]
 800c06c:	4a52      	ldr	r2, [pc, #328]	; (800c1b8 <HAL_RCC_ClockConfig+0x1bc>)
 800c06e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800c072:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800c074:	4b50      	ldr	r3, [pc, #320]	; (800c1b8 <HAL_RCC_ClockConfig+0x1bc>)
 800c076:	689b      	ldr	r3, [r3, #8]
 800c078:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800c07c:	687b      	ldr	r3, [r7, #4]
 800c07e:	689b      	ldr	r3, [r3, #8]
 800c080:	494d      	ldr	r1, [pc, #308]	; (800c1b8 <HAL_RCC_ClockConfig+0x1bc>)
 800c082:	4313      	orrs	r3, r2
 800c084:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800c086:	687b      	ldr	r3, [r7, #4]
 800c088:	681b      	ldr	r3, [r3, #0]
 800c08a:	f003 0301 	and.w	r3, r3, #1
 800c08e:	2b00      	cmp	r3, #0
 800c090:	d044      	beq.n	800c11c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800c092:	687b      	ldr	r3, [r7, #4]
 800c094:	685b      	ldr	r3, [r3, #4]
 800c096:	2b01      	cmp	r3, #1
 800c098:	d107      	bne.n	800c0aa <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800c09a:	4b47      	ldr	r3, [pc, #284]	; (800c1b8 <HAL_RCC_ClockConfig+0x1bc>)
 800c09c:	681b      	ldr	r3, [r3, #0]
 800c09e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c0a2:	2b00      	cmp	r3, #0
 800c0a4:	d119      	bne.n	800c0da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800c0a6:	2301      	movs	r3, #1
 800c0a8:	e07f      	b.n	800c1aa <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800c0aa:	687b      	ldr	r3, [r7, #4]
 800c0ac:	685b      	ldr	r3, [r3, #4]
 800c0ae:	2b02      	cmp	r3, #2
 800c0b0:	d003      	beq.n	800c0ba <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800c0b2:	687b      	ldr	r3, [r7, #4]
 800c0b4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800c0b6:	2b03      	cmp	r3, #3
 800c0b8:	d107      	bne.n	800c0ca <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800c0ba:	4b3f      	ldr	r3, [pc, #252]	; (800c1b8 <HAL_RCC_ClockConfig+0x1bc>)
 800c0bc:	681b      	ldr	r3, [r3, #0]
 800c0be:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c0c2:	2b00      	cmp	r3, #0
 800c0c4:	d109      	bne.n	800c0da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800c0c6:	2301      	movs	r3, #1
 800c0c8:	e06f      	b.n	800c1aa <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800c0ca:	4b3b      	ldr	r3, [pc, #236]	; (800c1b8 <HAL_RCC_ClockConfig+0x1bc>)
 800c0cc:	681b      	ldr	r3, [r3, #0]
 800c0ce:	f003 0302 	and.w	r3, r3, #2
 800c0d2:	2b00      	cmp	r3, #0
 800c0d4:	d101      	bne.n	800c0da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800c0d6:	2301      	movs	r3, #1
 800c0d8:	e067      	b.n	800c1aa <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800c0da:	4b37      	ldr	r3, [pc, #220]	; (800c1b8 <HAL_RCC_ClockConfig+0x1bc>)
 800c0dc:	689b      	ldr	r3, [r3, #8]
 800c0de:	f023 0203 	bic.w	r2, r3, #3
 800c0e2:	687b      	ldr	r3, [r7, #4]
 800c0e4:	685b      	ldr	r3, [r3, #4]
 800c0e6:	4934      	ldr	r1, [pc, #208]	; (800c1b8 <HAL_RCC_ClockConfig+0x1bc>)
 800c0e8:	4313      	orrs	r3, r2
 800c0ea:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800c0ec:	f7fd fcf0 	bl	8009ad0 <HAL_GetTick>
 800c0f0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800c0f2:	e00a      	b.n	800c10a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800c0f4:	f7fd fcec 	bl	8009ad0 <HAL_GetTick>
 800c0f8:	4602      	mov	r2, r0
 800c0fa:	68fb      	ldr	r3, [r7, #12]
 800c0fc:	1ad3      	subs	r3, r2, r3
 800c0fe:	f241 3288 	movw	r2, #5000	; 0x1388
 800c102:	4293      	cmp	r3, r2
 800c104:	d901      	bls.n	800c10a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800c106:	2303      	movs	r3, #3
 800c108:	e04f      	b.n	800c1aa <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800c10a:	4b2b      	ldr	r3, [pc, #172]	; (800c1b8 <HAL_RCC_ClockConfig+0x1bc>)
 800c10c:	689b      	ldr	r3, [r3, #8]
 800c10e:	f003 020c 	and.w	r2, r3, #12
 800c112:	687b      	ldr	r3, [r7, #4]
 800c114:	685b      	ldr	r3, [r3, #4]
 800c116:	009b      	lsls	r3, r3, #2
 800c118:	429a      	cmp	r2, r3
 800c11a:	d1eb      	bne.n	800c0f4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800c11c:	4b25      	ldr	r3, [pc, #148]	; (800c1b4 <HAL_RCC_ClockConfig+0x1b8>)
 800c11e:	681b      	ldr	r3, [r3, #0]
 800c120:	f003 030f 	and.w	r3, r3, #15
 800c124:	683a      	ldr	r2, [r7, #0]
 800c126:	429a      	cmp	r2, r3
 800c128:	d20c      	bcs.n	800c144 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800c12a:	4b22      	ldr	r3, [pc, #136]	; (800c1b4 <HAL_RCC_ClockConfig+0x1b8>)
 800c12c:	683a      	ldr	r2, [r7, #0]
 800c12e:	b2d2      	uxtb	r2, r2
 800c130:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800c132:	4b20      	ldr	r3, [pc, #128]	; (800c1b4 <HAL_RCC_ClockConfig+0x1b8>)
 800c134:	681b      	ldr	r3, [r3, #0]
 800c136:	f003 030f 	and.w	r3, r3, #15
 800c13a:	683a      	ldr	r2, [r7, #0]
 800c13c:	429a      	cmp	r2, r3
 800c13e:	d001      	beq.n	800c144 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800c140:	2301      	movs	r3, #1
 800c142:	e032      	b.n	800c1aa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800c144:	687b      	ldr	r3, [r7, #4]
 800c146:	681b      	ldr	r3, [r3, #0]
 800c148:	f003 0304 	and.w	r3, r3, #4
 800c14c:	2b00      	cmp	r3, #0
 800c14e:	d008      	beq.n	800c162 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800c150:	4b19      	ldr	r3, [pc, #100]	; (800c1b8 <HAL_RCC_ClockConfig+0x1bc>)
 800c152:	689b      	ldr	r3, [r3, #8]
 800c154:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800c158:	687b      	ldr	r3, [r7, #4]
 800c15a:	68db      	ldr	r3, [r3, #12]
 800c15c:	4916      	ldr	r1, [pc, #88]	; (800c1b8 <HAL_RCC_ClockConfig+0x1bc>)
 800c15e:	4313      	orrs	r3, r2
 800c160:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800c162:	687b      	ldr	r3, [r7, #4]
 800c164:	681b      	ldr	r3, [r3, #0]
 800c166:	f003 0308 	and.w	r3, r3, #8
 800c16a:	2b00      	cmp	r3, #0
 800c16c:	d009      	beq.n	800c182 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800c16e:	4b12      	ldr	r3, [pc, #72]	; (800c1b8 <HAL_RCC_ClockConfig+0x1bc>)
 800c170:	689b      	ldr	r3, [r3, #8]
 800c172:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800c176:	687b      	ldr	r3, [r7, #4]
 800c178:	691b      	ldr	r3, [r3, #16]
 800c17a:	00db      	lsls	r3, r3, #3
 800c17c:	490e      	ldr	r1, [pc, #56]	; (800c1b8 <HAL_RCC_ClockConfig+0x1bc>)
 800c17e:	4313      	orrs	r3, r2
 800c180:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800c182:	f000 f821 	bl	800c1c8 <HAL_RCC_GetSysClockFreq>
 800c186:	4601      	mov	r1, r0
 800c188:	4b0b      	ldr	r3, [pc, #44]	; (800c1b8 <HAL_RCC_ClockConfig+0x1bc>)
 800c18a:	689b      	ldr	r3, [r3, #8]
 800c18c:	091b      	lsrs	r3, r3, #4
 800c18e:	f003 030f 	and.w	r3, r3, #15
 800c192:	4a0a      	ldr	r2, [pc, #40]	; (800c1bc <HAL_RCC_ClockConfig+0x1c0>)
 800c194:	5cd3      	ldrb	r3, [r2, r3]
 800c196:	fa21 f303 	lsr.w	r3, r1, r3
 800c19a:	4a09      	ldr	r2, [pc, #36]	; (800c1c0 <HAL_RCC_ClockConfig+0x1c4>)
 800c19c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800c19e:	4b09      	ldr	r3, [pc, #36]	; (800c1c4 <HAL_RCC_ClockConfig+0x1c8>)
 800c1a0:	681b      	ldr	r3, [r3, #0]
 800c1a2:	4618      	mov	r0, r3
 800c1a4:	f7fd fc50 	bl	8009a48 <HAL_InitTick>

  return HAL_OK;
 800c1a8:	2300      	movs	r3, #0
}
 800c1aa:	4618      	mov	r0, r3
 800c1ac:	3710      	adds	r7, #16
 800c1ae:	46bd      	mov	sp, r7
 800c1b0:	bd80      	pop	{r7, pc}
 800c1b2:	bf00      	nop
 800c1b4:	40023c00 	.word	0x40023c00
 800c1b8:	40023800 	.word	0x40023800
 800c1bc:	08018d30 	.word	0x08018d30
 800c1c0:	20000000 	.word	0x20000000
 800c1c4:	20000004 	.word	0x20000004

0800c1c8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800c1c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c1ca:	b085      	sub	sp, #20
 800c1cc:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800c1ce:	2300      	movs	r3, #0
 800c1d0:	607b      	str	r3, [r7, #4]
 800c1d2:	2300      	movs	r3, #0
 800c1d4:	60fb      	str	r3, [r7, #12]
 800c1d6:	2300      	movs	r3, #0
 800c1d8:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800c1da:	2300      	movs	r3, #0
 800c1dc:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800c1de:	4b63      	ldr	r3, [pc, #396]	; (800c36c <HAL_RCC_GetSysClockFreq+0x1a4>)
 800c1e0:	689b      	ldr	r3, [r3, #8]
 800c1e2:	f003 030c 	and.w	r3, r3, #12
 800c1e6:	2b04      	cmp	r3, #4
 800c1e8:	d007      	beq.n	800c1fa <HAL_RCC_GetSysClockFreq+0x32>
 800c1ea:	2b08      	cmp	r3, #8
 800c1ec:	d008      	beq.n	800c200 <HAL_RCC_GetSysClockFreq+0x38>
 800c1ee:	2b00      	cmp	r3, #0
 800c1f0:	f040 80b4 	bne.w	800c35c <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800c1f4:	4b5e      	ldr	r3, [pc, #376]	; (800c370 <HAL_RCC_GetSysClockFreq+0x1a8>)
 800c1f6:	60bb      	str	r3, [r7, #8]
       break;
 800c1f8:	e0b3      	b.n	800c362 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800c1fa:	4b5d      	ldr	r3, [pc, #372]	; (800c370 <HAL_RCC_GetSysClockFreq+0x1a8>)
 800c1fc:	60bb      	str	r3, [r7, #8]
      break;
 800c1fe:	e0b0      	b.n	800c362 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800c200:	4b5a      	ldr	r3, [pc, #360]	; (800c36c <HAL_RCC_GetSysClockFreq+0x1a4>)
 800c202:	685b      	ldr	r3, [r3, #4]
 800c204:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800c208:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800c20a:	4b58      	ldr	r3, [pc, #352]	; (800c36c <HAL_RCC_GetSysClockFreq+0x1a4>)
 800c20c:	685b      	ldr	r3, [r3, #4]
 800c20e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800c212:	2b00      	cmp	r3, #0
 800c214:	d04a      	beq.n	800c2ac <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800c216:	4b55      	ldr	r3, [pc, #340]	; (800c36c <HAL_RCC_GetSysClockFreq+0x1a4>)
 800c218:	685b      	ldr	r3, [r3, #4]
 800c21a:	099b      	lsrs	r3, r3, #6
 800c21c:	f04f 0400 	mov.w	r4, #0
 800c220:	f240 11ff 	movw	r1, #511	; 0x1ff
 800c224:	f04f 0200 	mov.w	r2, #0
 800c228:	ea03 0501 	and.w	r5, r3, r1
 800c22c:	ea04 0602 	and.w	r6, r4, r2
 800c230:	4629      	mov	r1, r5
 800c232:	4632      	mov	r2, r6
 800c234:	f04f 0300 	mov.w	r3, #0
 800c238:	f04f 0400 	mov.w	r4, #0
 800c23c:	0154      	lsls	r4, r2, #5
 800c23e:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800c242:	014b      	lsls	r3, r1, #5
 800c244:	4619      	mov	r1, r3
 800c246:	4622      	mov	r2, r4
 800c248:	1b49      	subs	r1, r1, r5
 800c24a:	eb62 0206 	sbc.w	r2, r2, r6
 800c24e:	f04f 0300 	mov.w	r3, #0
 800c252:	f04f 0400 	mov.w	r4, #0
 800c256:	0194      	lsls	r4, r2, #6
 800c258:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800c25c:	018b      	lsls	r3, r1, #6
 800c25e:	1a5b      	subs	r3, r3, r1
 800c260:	eb64 0402 	sbc.w	r4, r4, r2
 800c264:	f04f 0100 	mov.w	r1, #0
 800c268:	f04f 0200 	mov.w	r2, #0
 800c26c:	00e2      	lsls	r2, r4, #3
 800c26e:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800c272:	00d9      	lsls	r1, r3, #3
 800c274:	460b      	mov	r3, r1
 800c276:	4614      	mov	r4, r2
 800c278:	195b      	adds	r3, r3, r5
 800c27a:	eb44 0406 	adc.w	r4, r4, r6
 800c27e:	f04f 0100 	mov.w	r1, #0
 800c282:	f04f 0200 	mov.w	r2, #0
 800c286:	02a2      	lsls	r2, r4, #10
 800c288:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800c28c:	0299      	lsls	r1, r3, #10
 800c28e:	460b      	mov	r3, r1
 800c290:	4614      	mov	r4, r2
 800c292:	4618      	mov	r0, r3
 800c294:	4621      	mov	r1, r4
 800c296:	687b      	ldr	r3, [r7, #4]
 800c298:	f04f 0400 	mov.w	r4, #0
 800c29c:	461a      	mov	r2, r3
 800c29e:	4623      	mov	r3, r4
 800c2a0:	f7f4 fd0a 	bl	8000cb8 <__aeabi_uldivmod>
 800c2a4:	4603      	mov	r3, r0
 800c2a6:	460c      	mov	r4, r1
 800c2a8:	60fb      	str	r3, [r7, #12]
 800c2aa:	e049      	b.n	800c340 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800c2ac:	4b2f      	ldr	r3, [pc, #188]	; (800c36c <HAL_RCC_GetSysClockFreq+0x1a4>)
 800c2ae:	685b      	ldr	r3, [r3, #4]
 800c2b0:	099b      	lsrs	r3, r3, #6
 800c2b2:	f04f 0400 	mov.w	r4, #0
 800c2b6:	f240 11ff 	movw	r1, #511	; 0x1ff
 800c2ba:	f04f 0200 	mov.w	r2, #0
 800c2be:	ea03 0501 	and.w	r5, r3, r1
 800c2c2:	ea04 0602 	and.w	r6, r4, r2
 800c2c6:	4629      	mov	r1, r5
 800c2c8:	4632      	mov	r2, r6
 800c2ca:	f04f 0300 	mov.w	r3, #0
 800c2ce:	f04f 0400 	mov.w	r4, #0
 800c2d2:	0154      	lsls	r4, r2, #5
 800c2d4:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800c2d8:	014b      	lsls	r3, r1, #5
 800c2da:	4619      	mov	r1, r3
 800c2dc:	4622      	mov	r2, r4
 800c2de:	1b49      	subs	r1, r1, r5
 800c2e0:	eb62 0206 	sbc.w	r2, r2, r6
 800c2e4:	f04f 0300 	mov.w	r3, #0
 800c2e8:	f04f 0400 	mov.w	r4, #0
 800c2ec:	0194      	lsls	r4, r2, #6
 800c2ee:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800c2f2:	018b      	lsls	r3, r1, #6
 800c2f4:	1a5b      	subs	r3, r3, r1
 800c2f6:	eb64 0402 	sbc.w	r4, r4, r2
 800c2fa:	f04f 0100 	mov.w	r1, #0
 800c2fe:	f04f 0200 	mov.w	r2, #0
 800c302:	00e2      	lsls	r2, r4, #3
 800c304:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800c308:	00d9      	lsls	r1, r3, #3
 800c30a:	460b      	mov	r3, r1
 800c30c:	4614      	mov	r4, r2
 800c30e:	195b      	adds	r3, r3, r5
 800c310:	eb44 0406 	adc.w	r4, r4, r6
 800c314:	f04f 0100 	mov.w	r1, #0
 800c318:	f04f 0200 	mov.w	r2, #0
 800c31c:	02a2      	lsls	r2, r4, #10
 800c31e:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800c322:	0299      	lsls	r1, r3, #10
 800c324:	460b      	mov	r3, r1
 800c326:	4614      	mov	r4, r2
 800c328:	4618      	mov	r0, r3
 800c32a:	4621      	mov	r1, r4
 800c32c:	687b      	ldr	r3, [r7, #4]
 800c32e:	f04f 0400 	mov.w	r4, #0
 800c332:	461a      	mov	r2, r3
 800c334:	4623      	mov	r3, r4
 800c336:	f7f4 fcbf 	bl	8000cb8 <__aeabi_uldivmod>
 800c33a:	4603      	mov	r3, r0
 800c33c:	460c      	mov	r4, r1
 800c33e:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800c340:	4b0a      	ldr	r3, [pc, #40]	; (800c36c <HAL_RCC_GetSysClockFreq+0x1a4>)
 800c342:	685b      	ldr	r3, [r3, #4]
 800c344:	0c1b      	lsrs	r3, r3, #16
 800c346:	f003 0303 	and.w	r3, r3, #3
 800c34a:	3301      	adds	r3, #1
 800c34c:	005b      	lsls	r3, r3, #1
 800c34e:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 800c350:	68fa      	ldr	r2, [r7, #12]
 800c352:	683b      	ldr	r3, [r7, #0]
 800c354:	fbb2 f3f3 	udiv	r3, r2, r3
 800c358:	60bb      	str	r3, [r7, #8]
      break;
 800c35a:	e002      	b.n	800c362 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800c35c:	4b04      	ldr	r3, [pc, #16]	; (800c370 <HAL_RCC_GetSysClockFreq+0x1a8>)
 800c35e:	60bb      	str	r3, [r7, #8]
      break;
 800c360:	bf00      	nop
    }
  }
  return sysclockfreq;
 800c362:	68bb      	ldr	r3, [r7, #8]
}
 800c364:	4618      	mov	r0, r3
 800c366:	3714      	adds	r7, #20
 800c368:	46bd      	mov	sp, r7
 800c36a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c36c:	40023800 	.word	0x40023800
 800c370:	00f42400 	.word	0x00f42400

0800c374 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800c374:	b480      	push	{r7}
 800c376:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800c378:	4b03      	ldr	r3, [pc, #12]	; (800c388 <HAL_RCC_GetHCLKFreq+0x14>)
 800c37a:	681b      	ldr	r3, [r3, #0]
}
 800c37c:	4618      	mov	r0, r3
 800c37e:	46bd      	mov	sp, r7
 800c380:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c384:	4770      	bx	lr
 800c386:	bf00      	nop
 800c388:	20000000 	.word	0x20000000

0800c38c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800c38c:	b580      	push	{r7, lr}
 800c38e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800c390:	f7ff fff0 	bl	800c374 <HAL_RCC_GetHCLKFreq>
 800c394:	4601      	mov	r1, r0
 800c396:	4b05      	ldr	r3, [pc, #20]	; (800c3ac <HAL_RCC_GetPCLK1Freq+0x20>)
 800c398:	689b      	ldr	r3, [r3, #8]
 800c39a:	0a9b      	lsrs	r3, r3, #10
 800c39c:	f003 0307 	and.w	r3, r3, #7
 800c3a0:	4a03      	ldr	r2, [pc, #12]	; (800c3b0 <HAL_RCC_GetPCLK1Freq+0x24>)
 800c3a2:	5cd3      	ldrb	r3, [r2, r3]
 800c3a4:	fa21 f303 	lsr.w	r3, r1, r3
}
 800c3a8:	4618      	mov	r0, r3
 800c3aa:	bd80      	pop	{r7, pc}
 800c3ac:	40023800 	.word	0x40023800
 800c3b0:	08018d40 	.word	0x08018d40

0800c3b4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800c3b4:	b580      	push	{r7, lr}
 800c3b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800c3b8:	f7ff ffdc 	bl	800c374 <HAL_RCC_GetHCLKFreq>
 800c3bc:	4601      	mov	r1, r0
 800c3be:	4b05      	ldr	r3, [pc, #20]	; (800c3d4 <HAL_RCC_GetPCLK2Freq+0x20>)
 800c3c0:	689b      	ldr	r3, [r3, #8]
 800c3c2:	0b5b      	lsrs	r3, r3, #13
 800c3c4:	f003 0307 	and.w	r3, r3, #7
 800c3c8:	4a03      	ldr	r2, [pc, #12]	; (800c3d8 <HAL_RCC_GetPCLK2Freq+0x24>)
 800c3ca:	5cd3      	ldrb	r3, [r2, r3]
 800c3cc:	fa21 f303 	lsr.w	r3, r1, r3
}
 800c3d0:	4618      	mov	r0, r3
 800c3d2:	bd80      	pop	{r7, pc}
 800c3d4:	40023800 	.word	0x40023800
 800c3d8:	08018d40 	.word	0x08018d40

0800c3dc <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800c3dc:	b580      	push	{r7, lr}
 800c3de:	b088      	sub	sp, #32
 800c3e0:	af00      	add	r7, sp, #0
 800c3e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800c3e4:	2300      	movs	r3, #0
 800c3e6:	61fb      	str	r3, [r7, #28]
  uint32_t tmpreg1 = 0U;
 800c3e8:	2300      	movs	r3, #0
 800c3ea:	61bb      	str	r3, [r7, #24]
  uint32_t pllsaip = 0U;
 800c3ec:	2300      	movs	r3, #0
 800c3ee:	617b      	str	r3, [r7, #20]
  uint32_t pllsaiq = 0U;
 800c3f0:	2300      	movs	r3, #0
 800c3f2:	613b      	str	r3, [r7, #16]
  uint32_t pllsair = 0U;
 800c3f4:	2300      	movs	r3, #0
 800c3f6:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*--------------------------- CLK48 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800c3f8:	687b      	ldr	r3, [r7, #4]
 800c3fa:	681b      	ldr	r3, [r3, #0]
 800c3fc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c400:	2b00      	cmp	r3, #0
 800c402:	d00a      	beq.n	800c41a <HAL_RCCEx_PeriphCLKConfig+0x3e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800c404:	4b66      	ldr	r3, [pc, #408]	; (800c5a0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800c406:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c40a:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 800c40e:	687b      	ldr	r3, [r7, #4]
 800c410:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c412:	4963      	ldr	r1, [pc, #396]	; (800c5a0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800c414:	4313      	orrs	r3, r2
 800c416:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ SDIO Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 800c41a:	687b      	ldr	r3, [r7, #4]
 800c41c:	681b      	ldr	r3, [r3, #0]
 800c41e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c422:	2b00      	cmp	r3, #0
 800c424:	d00a      	beq.n	800c43c <HAL_RCCEx_PeriphCLKConfig+0x60>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 800c426:	4b5e      	ldr	r3, [pc, #376]	; (800c5a0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800c428:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c42c:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800c430:	687b      	ldr	r3, [r7, #4]
 800c432:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c434:	495a      	ldr	r1, [pc, #360]	; (800c5a0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800c436:	4313      	orrs	r3, r2
 800c438:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*------------------- Common configuration SAI/I2S -------------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800c43c:	687b      	ldr	r3, [r7, #4]
 800c43e:	681b      	ldr	r3, [r3, #0]
 800c440:	f003 0301 	and.w	r3, r3, #1
 800c444:	2b00      	cmp	r3, #0
 800c446:	d10b      	bne.n	800c460 <HAL_RCCEx_PeriphCLKConfig+0x84>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 800c448:	687b      	ldr	r3, [r7, #4]
 800c44a:	681b      	ldr	r3, [r3, #0]
 800c44c:	f003 0302 	and.w	r3, r3, #2
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800c450:	2b00      	cmp	r3, #0
 800c452:	d105      	bne.n	800c460 <HAL_RCCEx_PeriphCLKConfig+0x84>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800c454:	687b      	ldr	r3, [r7, #4]
 800c456:	681b      	ldr	r3, [r3, #0]
 800c458:	f003 0340 	and.w	r3, r3, #64	; 0x40
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 800c45c:	2b00      	cmp	r3, #0
 800c45e:	d075      	beq.n	800c54c <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800c460:	4b50      	ldr	r3, [pc, #320]	; (800c5a4 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 800c462:	2200      	movs	r2, #0
 800c464:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800c466:	f7fd fb33 	bl	8009ad0 <HAL_GetTick>
 800c46a:	61f8      	str	r0, [r7, #28]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800c46c:	e008      	b.n	800c480 <HAL_RCCEx_PeriphCLKConfig+0xa4>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800c46e:	f7fd fb2f 	bl	8009ad0 <HAL_GetTick>
 800c472:	4602      	mov	r2, r0
 800c474:	69fb      	ldr	r3, [r7, #28]
 800c476:	1ad3      	subs	r3, r2, r3
 800c478:	2b02      	cmp	r3, #2
 800c47a:	d901      	bls.n	800c480 <HAL_RCCEx_PeriphCLKConfig+0xa4>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800c47c:	2303      	movs	r3, #3
 800c47e:	e1dc      	b.n	800c83a <HAL_RCCEx_PeriphCLKConfig+0x45e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800c480:	4b47      	ldr	r3, [pc, #284]	; (800c5a0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800c482:	681b      	ldr	r3, [r3, #0]
 800c484:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c488:	2b00      	cmp	r3, #0
 800c48a:	d1f0      	bne.n	800c46e <HAL_RCCEx_PeriphCLKConfig+0x92>
    }

    /*---------------------- I2S configuration -------------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800c48c:	687b      	ldr	r3, [r7, #4]
 800c48e:	681b      	ldr	r3, [r3, #0]
 800c490:	f003 0301 	and.w	r3, r3, #1
 800c494:	2b00      	cmp	r3, #0
 800c496:	d009      	beq.n	800c4ac <HAL_RCCEx_PeriphCLKConfig+0xd0>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 800c498:	687b      	ldr	r3, [r7, #4]
 800c49a:	685b      	ldr	r3, [r3, #4]
 800c49c:	019a      	lsls	r2, r3, #6
 800c49e:	687b      	ldr	r3, [r7, #4]
 800c4a0:	689b      	ldr	r3, [r3, #8]
 800c4a2:	071b      	lsls	r3, r3, #28
 800c4a4:	493e      	ldr	r1, [pc, #248]	; (800c5a0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800c4a6:	4313      	orrs	r3, r2
 800c4a8:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 800c4ac:	687b      	ldr	r3, [r7, #4]
 800c4ae:	681b      	ldr	r3, [r3, #0]
 800c4b0:	f003 0302 	and.w	r3, r3, #2
 800c4b4:	2b00      	cmp	r3, #0
 800c4b6:	d01f      	beq.n	800c4f8 <HAL_RCCEx_PeriphCLKConfig+0x11c>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800c4b8:	4b39      	ldr	r3, [pc, #228]	; (800c5a0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800c4ba:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800c4be:	0f1b      	lsrs	r3, r3, #28
 800c4c0:	f003 0307 	and.w	r3, r3, #7
 800c4c4:	61bb      	str	r3, [r7, #24]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 800c4c6:	687b      	ldr	r3, [r7, #4]
 800c4c8:	685b      	ldr	r3, [r3, #4]
 800c4ca:	019a      	lsls	r2, r3, #6
 800c4cc:	687b      	ldr	r3, [r7, #4]
 800c4ce:	68db      	ldr	r3, [r3, #12]
 800c4d0:	061b      	lsls	r3, r3, #24
 800c4d2:	431a      	orrs	r2, r3
 800c4d4:	69bb      	ldr	r3, [r7, #24]
 800c4d6:	071b      	lsls	r3, r3, #28
 800c4d8:	4931      	ldr	r1, [pc, #196]	; (800c5a0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800c4da:	4313      	orrs	r3, r2
 800c4dc:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800c4e0:	4b2f      	ldr	r3, [pc, #188]	; (800c5a0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800c4e2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c4e6:	f023 021f 	bic.w	r2, r3, #31
 800c4ea:	687b      	ldr	r3, [r7, #4]
 800c4ec:	6a1b      	ldr	r3, [r3, #32]
 800c4ee:	3b01      	subs	r3, #1
 800c4f0:	492b      	ldr	r1, [pc, #172]	; (800c5a0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800c4f2:	4313      	orrs	r3, r2
 800c4f4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800c4f8:	687b      	ldr	r3, [r7, #4]
 800c4fa:	681b      	ldr	r3, [r3, #0]
 800c4fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c500:	2b00      	cmp	r3, #0
 800c502:	d00d      	beq.n	800c520 <HAL_RCCEx_PeriphCLKConfig+0x144>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800c504:	687b      	ldr	r3, [r7, #4]
 800c506:	685b      	ldr	r3, [r3, #4]
 800c508:	019a      	lsls	r2, r3, #6
 800c50a:	687b      	ldr	r3, [r7, #4]
 800c50c:	68db      	ldr	r3, [r3, #12]
 800c50e:	061b      	lsls	r3, r3, #24
 800c510:	431a      	orrs	r2, r3
 800c512:	687b      	ldr	r3, [r7, #4]
 800c514:	689b      	ldr	r3, [r3, #8]
 800c516:	071b      	lsls	r3, r3, #28
 800c518:	4921      	ldr	r1, [pc, #132]	; (800c5a0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800c51a:	4313      	orrs	r3, r2
 800c51c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800c520:	4b20      	ldr	r3, [pc, #128]	; (800c5a4 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 800c522:	2201      	movs	r2, #1
 800c524:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800c526:	f7fd fad3 	bl	8009ad0 <HAL_GetTick>
 800c52a:	61f8      	str	r0, [r7, #28]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800c52c:	e008      	b.n	800c540 <HAL_RCCEx_PeriphCLKConfig+0x164>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800c52e:	f7fd facf 	bl	8009ad0 <HAL_GetTick>
 800c532:	4602      	mov	r2, r0
 800c534:	69fb      	ldr	r3, [r7, #28]
 800c536:	1ad3      	subs	r3, r2, r3
 800c538:	2b02      	cmp	r3, #2
 800c53a:	d901      	bls.n	800c540 <HAL_RCCEx_PeriphCLKConfig+0x164>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800c53c:	2303      	movs	r3, #3
 800c53e:	e17c      	b.n	800c83a <HAL_RCCEx_PeriphCLKConfig+0x45e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800c540:	4b17      	ldr	r3, [pc, #92]	; (800c5a0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800c542:	681b      	ldr	r3, [r3, #0]
 800c544:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c548:	2b00      	cmp	r3, #0
 800c54a:	d0f0      	beq.n	800c52e <HAL_RCCEx_PeriphCLKConfig+0x152>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI, LTDC or CLK48 Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for these peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 800c54c:	687b      	ldr	r3, [r7, #4]
 800c54e:	681b      	ldr	r3, [r3, #0]
 800c550:	f003 0304 	and.w	r3, r3, #4
 800c554:	2b00      	cmp	r3, #0
 800c556:	d112      	bne.n	800c57e <HAL_RCCEx_PeriphCLKConfig+0x1a2>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)             ||
 800c558:	687b      	ldr	r3, [r7, #4]
 800c55a:	681b      	ldr	r3, [r3, #0]
 800c55c:	f003 0308 	and.w	r3, r3, #8
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 800c560:	2b00      	cmp	r3, #0
 800c562:	d10c      	bne.n	800c57e <HAL_RCCEx_PeriphCLKConfig+0x1a2>
     ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)          &&
 800c564:	687b      	ldr	r3, [r7, #4]
 800c566:	681b      	ldr	r3, [r3, #0]
 800c568:	f003 0380 	and.w	r3, r3, #128	; 0x80
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)             ||
 800c56c:	2b00      	cmp	r3, #0
 800c56e:	f000 80ce 	beq.w	800c70e <HAL_RCCEx_PeriphCLKConfig+0x332>
      (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)))
 800c572:	687b      	ldr	r3, [r7, #4]
 800c574:	6b5b      	ldr	r3, [r3, #52]	; 0x34
     ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)          &&
 800c576:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800c57a:	f040 80c8 	bne.w	800c70e <HAL_RCCEx_PeriphCLKConfig+0x332>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800c57e:	4b0a      	ldr	r3, [pc, #40]	; (800c5a8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 800c580:	2200      	movs	r2, #0
 800c582:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800c584:	f7fd faa4 	bl	8009ad0 <HAL_GetTick>
 800c588:	61f8      	str	r0, [r7, #28]
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800c58a:	e00f      	b.n	800c5ac <HAL_RCCEx_PeriphCLKConfig+0x1d0>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 800c58c:	f7fd faa0 	bl	8009ad0 <HAL_GetTick>
 800c590:	4602      	mov	r2, r0
 800c592:	69fb      	ldr	r3, [r7, #28]
 800c594:	1ad3      	subs	r3, r2, r3
 800c596:	2b02      	cmp	r3, #2
 800c598:	d908      	bls.n	800c5ac <HAL_RCCEx_PeriphCLKConfig+0x1d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800c59a:	2303      	movs	r3, #3
 800c59c:	e14d      	b.n	800c83a <HAL_RCCEx_PeriphCLKConfig+0x45e>
 800c59e:	bf00      	nop
 800c5a0:	40023800 	.word	0x40023800
 800c5a4:	42470068 	.word	0x42470068
 800c5a8:	42470070 	.word	0x42470070
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800c5ac:	4ba5      	ldr	r3, [pc, #660]	; (800c844 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c5ae:	681b      	ldr	r3, [r3, #0]
 800c5b0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800c5b4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c5b8:	d0e8      	beq.n	800c58c <HAL_RCCEx_PeriphCLKConfig+0x1b0>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 800c5ba:	687b      	ldr	r3, [r7, #4]
 800c5bc:	681b      	ldr	r3, [r3, #0]
 800c5be:	f003 0304 	and.w	r3, r3, #4
 800c5c2:	2b00      	cmp	r3, #0
 800c5c4:	d02e      	beq.n	800c624 <HAL_RCCEx_PeriphCLKConfig+0x248>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 800c5c6:	4b9f      	ldr	r3, [pc, #636]	; (800c844 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c5c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c5cc:	0c1b      	lsrs	r3, r3, #16
 800c5ce:	f003 0303 	and.w	r3, r3, #3
 800c5d2:	3301      	adds	r3, #1
 800c5d4:	005b      	lsls	r3, r3, #1
 800c5d6:	617b      	str	r3, [r7, #20]
      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      pllsair = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800c5d8:	4b9a      	ldr	r3, [pc, #616]	; (800c844 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c5da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c5de:	0f1b      	lsrs	r3, r3, #28
 800c5e0:	f003 0307 	and.w	r3, r3, #7
 800c5e4:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, pllsaip, PeriphClkInit->PLLSAI.PLLSAIQ, pllsair);
 800c5e6:	687b      	ldr	r3, [r7, #4]
 800c5e8:	691b      	ldr	r3, [r3, #16]
 800c5ea:	019a      	lsls	r2, r3, #6
 800c5ec:	697b      	ldr	r3, [r7, #20]
 800c5ee:	085b      	lsrs	r3, r3, #1
 800c5f0:	3b01      	subs	r3, #1
 800c5f2:	041b      	lsls	r3, r3, #16
 800c5f4:	431a      	orrs	r2, r3
 800c5f6:	687b      	ldr	r3, [r7, #4]
 800c5f8:	699b      	ldr	r3, [r3, #24]
 800c5fa:	061b      	lsls	r3, r3, #24
 800c5fc:	431a      	orrs	r2, r3
 800c5fe:	68fb      	ldr	r3, [r7, #12]
 800c600:	071b      	lsls	r3, r3, #28
 800c602:	4990      	ldr	r1, [pc, #576]	; (800c844 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c604:	4313      	orrs	r3, r2
 800c606:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800c60a:	4b8e      	ldr	r3, [pc, #568]	; (800c844 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c60c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c610:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 800c614:	687b      	ldr	r3, [r7, #4]
 800c616:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c618:	3b01      	subs	r3, #1
 800c61a:	021b      	lsls	r3, r3, #8
 800c61c:	4989      	ldr	r1, [pc, #548]	; (800c844 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c61e:	4313      	orrs	r3, r2
 800c620:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800c624:	687b      	ldr	r3, [r7, #4]
 800c626:	681b      	ldr	r3, [r3, #0]
 800c628:	f003 0308 	and.w	r3, r3, #8
 800c62c:	2b00      	cmp	r3, #0
 800c62e:	d02c      	beq.n	800c68a <HAL_RCCEx_PeriphCLKConfig+0x2ae>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 800c630:	4b84      	ldr	r3, [pc, #528]	; (800c844 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c632:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c636:	0c1b      	lsrs	r3, r3, #16
 800c638:	f003 0303 	and.w	r3, r3, #3
 800c63c:	3301      	adds	r3, #1
 800c63e:	005b      	lsls	r3, r3, #1
 800c640:	617b      	str	r3, [r7, #20]
      /* Read PLLSAIQ value from PLLSAICFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800c642:	4b80      	ldr	r3, [pc, #512]	; (800c844 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c644:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c648:	0e1b      	lsrs	r3, r3, #24
 800c64a:	f003 030f 	and.w	r3, r3, #15
 800c64e:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, pllsaip, pllsaiq, PeriphClkInit->PLLSAI.PLLSAIR);
 800c650:	687b      	ldr	r3, [r7, #4]
 800c652:	691b      	ldr	r3, [r3, #16]
 800c654:	019a      	lsls	r2, r3, #6
 800c656:	697b      	ldr	r3, [r7, #20]
 800c658:	085b      	lsrs	r3, r3, #1
 800c65a:	3b01      	subs	r3, #1
 800c65c:	041b      	lsls	r3, r3, #16
 800c65e:	431a      	orrs	r2, r3
 800c660:	693b      	ldr	r3, [r7, #16]
 800c662:	061b      	lsls	r3, r3, #24
 800c664:	431a      	orrs	r2, r3
 800c666:	687b      	ldr	r3, [r7, #4]
 800c668:	69db      	ldr	r3, [r3, #28]
 800c66a:	071b      	lsls	r3, r3, #28
 800c66c:	4975      	ldr	r1, [pc, #468]	; (800c844 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c66e:	4313      	orrs	r3, r2
 800c670:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800c674:	4b73      	ldr	r3, [pc, #460]	; (800c844 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c676:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c67a:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800c67e:	687b      	ldr	r3, [r7, #4]
 800c680:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c682:	4970      	ldr	r1, [pc, #448]	; (800c844 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c684:	4313      	orrs	r3, r2
 800c686:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- CLK48 configuration ------------------------*/
    /* Configure the PLLSAI when it is used as clock source for CLK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == (RCC_PERIPHCLK_CLK48)) &&
 800c68a:	687b      	ldr	r3, [r7, #4]
 800c68c:	681b      	ldr	r3, [r3, #0]
 800c68e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c692:	2b00      	cmp	r3, #0
 800c694:	d024      	beq.n	800c6e0 <HAL_RCCEx_PeriphCLKConfig+0x304>
       (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
 800c696:	687b      	ldr	r3, [r7, #4]
 800c698:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == (RCC_PERIPHCLK_CLK48)) &&
 800c69a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800c69e:	d11f      	bne.n	800c6e0 <HAL_RCCEx_PeriphCLKConfig+0x304>
    {
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));

      /* Read PLLSAIQ value from PLLSAICFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800c6a0:	4b68      	ldr	r3, [pc, #416]	; (800c844 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c6a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c6a6:	0e1b      	lsrs	r3, r3, #24
 800c6a8:	f003 030f 	and.w	r3, r3, #15
 800c6ac:	613b      	str	r3, [r7, #16]
      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      pllsair = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800c6ae:	4b65      	ldr	r3, [pc, #404]	; (800c844 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c6b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c6b4:	0f1b      	lsrs	r3, r3, #28
 800c6b6:	f003 0307 	and.w	r3, r3, #7
 800c6ba:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* CLK48_CLK(first level) = PLLSAI_VCO Output/PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIP, pllsaiq, pllsair);
 800c6bc:	687b      	ldr	r3, [r7, #4]
 800c6be:	691b      	ldr	r3, [r3, #16]
 800c6c0:	019a      	lsls	r2, r3, #6
 800c6c2:	687b      	ldr	r3, [r7, #4]
 800c6c4:	695b      	ldr	r3, [r3, #20]
 800c6c6:	085b      	lsrs	r3, r3, #1
 800c6c8:	3b01      	subs	r3, #1
 800c6ca:	041b      	lsls	r3, r3, #16
 800c6cc:	431a      	orrs	r2, r3
 800c6ce:	693b      	ldr	r3, [r7, #16]
 800c6d0:	061b      	lsls	r3, r3, #24
 800c6d2:	431a      	orrs	r2, r3
 800c6d4:	68fb      	ldr	r3, [r7, #12]
 800c6d6:	071b      	lsls	r3, r3, #28
 800c6d8:	495a      	ldr	r1, [pc, #360]	; (800c844 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c6da:	4313      	orrs	r3, r2
 800c6dc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800c6e0:	4b59      	ldr	r3, [pc, #356]	; (800c848 <HAL_RCCEx_PeriphCLKConfig+0x46c>)
 800c6e2:	2201      	movs	r2, #1
 800c6e4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800c6e6:	f7fd f9f3 	bl	8009ad0 <HAL_GetTick>
 800c6ea:	61f8      	str	r0, [r7, #28]
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800c6ec:	e008      	b.n	800c700 <HAL_RCCEx_PeriphCLKConfig+0x324>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 800c6ee:	f7fd f9ef 	bl	8009ad0 <HAL_GetTick>
 800c6f2:	4602      	mov	r2, r0
 800c6f4:	69fb      	ldr	r3, [r7, #28]
 800c6f6:	1ad3      	subs	r3, r2, r3
 800c6f8:	2b02      	cmp	r3, #2
 800c6fa:	d901      	bls.n	800c700 <HAL_RCCEx_PeriphCLKConfig+0x324>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800c6fc:	2303      	movs	r3, #3
 800c6fe:	e09c      	b.n	800c83a <HAL_RCCEx_PeriphCLKConfig+0x45e>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800c700:	4b50      	ldr	r3, [pc, #320]	; (800c844 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c702:	681b      	ldr	r3, [r3, #0]
 800c704:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800c708:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c70c:	d1ef      	bne.n	800c6ee <HAL_RCCEx_PeriphCLKConfig+0x312>
  }

  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800c70e:	687b      	ldr	r3, [r7, #4]
 800c710:	681b      	ldr	r3, [r3, #0]
 800c712:	f003 0320 	and.w	r3, r3, #32
 800c716:	2b00      	cmp	r3, #0
 800c718:	f000 8083 	beq.w	800c822 <HAL_RCCEx_PeriphCLKConfig+0x446>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800c71c:	2300      	movs	r3, #0
 800c71e:	60bb      	str	r3, [r7, #8]
 800c720:	4b48      	ldr	r3, [pc, #288]	; (800c844 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c722:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c724:	4a47      	ldr	r2, [pc, #284]	; (800c844 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c726:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c72a:	6413      	str	r3, [r2, #64]	; 0x40
 800c72c:	4b45      	ldr	r3, [pc, #276]	; (800c844 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c72e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c730:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800c734:	60bb      	str	r3, [r7, #8]
 800c736:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800c738:	4b44      	ldr	r3, [pc, #272]	; (800c84c <HAL_RCCEx_PeriphCLKConfig+0x470>)
 800c73a:	681b      	ldr	r3, [r3, #0]
 800c73c:	4a43      	ldr	r2, [pc, #268]	; (800c84c <HAL_RCCEx_PeriphCLKConfig+0x470>)
 800c73e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800c742:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800c744:	f7fd f9c4 	bl	8009ad0 <HAL_GetTick>
 800c748:	61f8      	str	r0, [r7, #28]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 800c74a:	e008      	b.n	800c75e <HAL_RCCEx_PeriphCLKConfig+0x382>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800c74c:	f7fd f9c0 	bl	8009ad0 <HAL_GetTick>
 800c750:	4602      	mov	r2, r0
 800c752:	69fb      	ldr	r3, [r7, #28]
 800c754:	1ad3      	subs	r3, r2, r3
 800c756:	2b02      	cmp	r3, #2
 800c758:	d901      	bls.n	800c75e <HAL_RCCEx_PeriphCLKConfig+0x382>
      {
        return HAL_TIMEOUT;
 800c75a:	2303      	movs	r3, #3
 800c75c:	e06d      	b.n	800c83a <HAL_RCCEx_PeriphCLKConfig+0x45e>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800c75e:	4b3b      	ldr	r3, [pc, #236]	; (800c84c <HAL_RCCEx_PeriphCLKConfig+0x470>)
 800c760:	681b      	ldr	r3, [r3, #0]
 800c762:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c766:	2b00      	cmp	r3, #0
 800c768:	d0f0      	beq.n	800c74c <HAL_RCCEx_PeriphCLKConfig+0x370>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800c76a:	4b36      	ldr	r3, [pc, #216]	; (800c844 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c76c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c76e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800c772:	61bb      	str	r3, [r7, #24]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800c774:	69bb      	ldr	r3, [r7, #24]
 800c776:	2b00      	cmp	r3, #0
 800c778:	d02f      	beq.n	800c7da <HAL_RCCEx_PeriphCLKConfig+0x3fe>
 800c77a:	687b      	ldr	r3, [r7, #4]
 800c77c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c77e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800c782:	69ba      	ldr	r2, [r7, #24]
 800c784:	429a      	cmp	r2, r3
 800c786:	d028      	beq.n	800c7da <HAL_RCCEx_PeriphCLKConfig+0x3fe>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800c788:	4b2e      	ldr	r3, [pc, #184]	; (800c844 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c78a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c78c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800c790:	61bb      	str	r3, [r7, #24]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800c792:	4b2f      	ldr	r3, [pc, #188]	; (800c850 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 800c794:	2201      	movs	r2, #1
 800c796:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800c798:	4b2d      	ldr	r3, [pc, #180]	; (800c850 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 800c79a:	2200      	movs	r2, #0
 800c79c:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 800c79e:	4a29      	ldr	r2, [pc, #164]	; (800c844 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c7a0:	69bb      	ldr	r3, [r7, #24]
 800c7a2:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800c7a4:	4b27      	ldr	r3, [pc, #156]	; (800c844 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c7a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c7a8:	f003 0301 	and.w	r3, r3, #1
 800c7ac:	2b01      	cmp	r3, #1
 800c7ae:	d114      	bne.n	800c7da <HAL_RCCEx_PeriphCLKConfig+0x3fe>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800c7b0:	f7fd f98e 	bl	8009ad0 <HAL_GetTick>
 800c7b4:	61f8      	str	r0, [r7, #28]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800c7b6:	e00a      	b.n	800c7ce <HAL_RCCEx_PeriphCLKConfig+0x3f2>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800c7b8:	f7fd f98a 	bl	8009ad0 <HAL_GetTick>
 800c7bc:	4602      	mov	r2, r0
 800c7be:	69fb      	ldr	r3, [r7, #28]
 800c7c0:	1ad3      	subs	r3, r2, r3
 800c7c2:	f241 3288 	movw	r2, #5000	; 0x1388
 800c7c6:	4293      	cmp	r3, r2
 800c7c8:	d901      	bls.n	800c7ce <HAL_RCCEx_PeriphCLKConfig+0x3f2>
          {
            return HAL_TIMEOUT;
 800c7ca:	2303      	movs	r3, #3
 800c7cc:	e035      	b.n	800c83a <HAL_RCCEx_PeriphCLKConfig+0x45e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800c7ce:	4b1d      	ldr	r3, [pc, #116]	; (800c844 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c7d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c7d2:	f003 0302 	and.w	r3, r3, #2
 800c7d6:	2b00      	cmp	r3, #0
 800c7d8:	d0ee      	beq.n	800c7b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800c7da:	687b      	ldr	r3, [r7, #4]
 800c7dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c7de:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800c7e2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800c7e6:	d10d      	bne.n	800c804 <HAL_RCCEx_PeriphCLKConfig+0x428>
 800c7e8:	4b16      	ldr	r3, [pc, #88]	; (800c844 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c7ea:	689b      	ldr	r3, [r3, #8]
 800c7ec:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800c7f0:	687b      	ldr	r3, [r7, #4]
 800c7f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c7f4:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800c7f8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800c7fc:	4911      	ldr	r1, [pc, #68]	; (800c844 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c7fe:	4313      	orrs	r3, r2
 800c800:	608b      	str	r3, [r1, #8]
 800c802:	e005      	b.n	800c810 <HAL_RCCEx_PeriphCLKConfig+0x434>
 800c804:	4b0f      	ldr	r3, [pc, #60]	; (800c844 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c806:	689b      	ldr	r3, [r3, #8]
 800c808:	4a0e      	ldr	r2, [pc, #56]	; (800c844 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c80a:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800c80e:	6093      	str	r3, [r2, #8]
 800c810:	4b0c      	ldr	r3, [pc, #48]	; (800c844 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c812:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800c814:	687b      	ldr	r3, [r7, #4]
 800c816:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c818:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800c81c:	4909      	ldr	r1, [pc, #36]	; (800c844 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c81e:	4313      	orrs	r3, r2
 800c820:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800c822:	687b      	ldr	r3, [r7, #4]
 800c824:	681b      	ldr	r3, [r3, #0]
 800c826:	f003 0310 	and.w	r3, r3, #16
 800c82a:	2b00      	cmp	r3, #0
 800c82c:	d004      	beq.n	800c838 <HAL_RCCEx_PeriphCLKConfig+0x45c>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800c82e:	687b      	ldr	r3, [r7, #4]
 800c830:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
 800c834:	4b07      	ldr	r3, [pc, #28]	; (800c854 <HAL_RCCEx_PeriphCLKConfig+0x478>)
 800c836:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 800c838:	2300      	movs	r3, #0
}
 800c83a:	4618      	mov	r0, r3
 800c83c:	3720      	adds	r7, #32
 800c83e:	46bd      	mov	sp, r7
 800c840:	bd80      	pop	{r7, pc}
 800c842:	bf00      	nop
 800c844:	40023800 	.word	0x40023800
 800c848:	42470070 	.word	0x42470070
 800c84c:	40007000 	.word	0x40007000
 800c850:	42470e40 	.word	0x42470e40
 800c854:	424711e0 	.word	0x424711e0

0800c858 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800c858:	b580      	push	{r7, lr}
 800c85a:	b086      	sub	sp, #24
 800c85c:	af00      	add	r7, sp, #0
 800c85e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800c860:	2300      	movs	r3, #0
 800c862:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800c864:	687b      	ldr	r3, [r7, #4]
 800c866:	681b      	ldr	r3, [r3, #0]
 800c868:	f003 0301 	and.w	r3, r3, #1
 800c86c:	2b00      	cmp	r3, #0
 800c86e:	d075      	beq.n	800c95c <HAL_RCC_OscConfig+0x104>
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800c870:	4ba2      	ldr	r3, [pc, #648]	; (800cafc <HAL_RCC_OscConfig+0x2a4>)
 800c872:	689b      	ldr	r3, [r3, #8]
 800c874:	f003 030c 	and.w	r3, r3, #12
 800c878:	2b04      	cmp	r3, #4
 800c87a:	d00c      	beq.n	800c896 <HAL_RCC_OscConfig+0x3e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800c87c:	4b9f      	ldr	r3, [pc, #636]	; (800cafc <HAL_RCC_OscConfig+0x2a4>)
 800c87e:	689b      	ldr	r3, [r3, #8]
 800c880:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800c884:	2b08      	cmp	r3, #8
 800c886:	d112      	bne.n	800c8ae <HAL_RCC_OscConfig+0x56>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800c888:	4b9c      	ldr	r3, [pc, #624]	; (800cafc <HAL_RCC_OscConfig+0x2a4>)
 800c88a:	685b      	ldr	r3, [r3, #4]
 800c88c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800c890:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800c894:	d10b      	bne.n	800c8ae <HAL_RCC_OscConfig+0x56>
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800c896:	4b99      	ldr	r3, [pc, #612]	; (800cafc <HAL_RCC_OscConfig+0x2a4>)
 800c898:	681b      	ldr	r3, [r3, #0]
 800c89a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c89e:	2b00      	cmp	r3, #0
 800c8a0:	d05b      	beq.n	800c95a <HAL_RCC_OscConfig+0x102>
 800c8a2:	687b      	ldr	r3, [r7, #4]
 800c8a4:	685b      	ldr	r3, [r3, #4]
 800c8a6:	2b00      	cmp	r3, #0
 800c8a8:	d157      	bne.n	800c95a <HAL_RCC_OscConfig+0x102>
      {
        return HAL_ERROR;
 800c8aa:	2301      	movs	r3, #1
 800c8ac:	e20b      	b.n	800ccc6 <HAL_RCC_OscConfig+0x46e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800c8ae:	687b      	ldr	r3, [r7, #4]
 800c8b0:	685b      	ldr	r3, [r3, #4]
 800c8b2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c8b6:	d106      	bne.n	800c8c6 <HAL_RCC_OscConfig+0x6e>
 800c8b8:	4b90      	ldr	r3, [pc, #576]	; (800cafc <HAL_RCC_OscConfig+0x2a4>)
 800c8ba:	681b      	ldr	r3, [r3, #0]
 800c8bc:	4a8f      	ldr	r2, [pc, #572]	; (800cafc <HAL_RCC_OscConfig+0x2a4>)
 800c8be:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800c8c2:	6013      	str	r3, [r2, #0]
 800c8c4:	e01d      	b.n	800c902 <HAL_RCC_OscConfig+0xaa>
 800c8c6:	687b      	ldr	r3, [r7, #4]
 800c8c8:	685b      	ldr	r3, [r3, #4]
 800c8ca:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800c8ce:	d10c      	bne.n	800c8ea <HAL_RCC_OscConfig+0x92>
 800c8d0:	4b8a      	ldr	r3, [pc, #552]	; (800cafc <HAL_RCC_OscConfig+0x2a4>)
 800c8d2:	681b      	ldr	r3, [r3, #0]
 800c8d4:	4a89      	ldr	r2, [pc, #548]	; (800cafc <HAL_RCC_OscConfig+0x2a4>)
 800c8d6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800c8da:	6013      	str	r3, [r2, #0]
 800c8dc:	4b87      	ldr	r3, [pc, #540]	; (800cafc <HAL_RCC_OscConfig+0x2a4>)
 800c8de:	681b      	ldr	r3, [r3, #0]
 800c8e0:	4a86      	ldr	r2, [pc, #536]	; (800cafc <HAL_RCC_OscConfig+0x2a4>)
 800c8e2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800c8e6:	6013      	str	r3, [r2, #0]
 800c8e8:	e00b      	b.n	800c902 <HAL_RCC_OscConfig+0xaa>
 800c8ea:	4b84      	ldr	r3, [pc, #528]	; (800cafc <HAL_RCC_OscConfig+0x2a4>)
 800c8ec:	681b      	ldr	r3, [r3, #0]
 800c8ee:	4a83      	ldr	r2, [pc, #524]	; (800cafc <HAL_RCC_OscConfig+0x2a4>)
 800c8f0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800c8f4:	6013      	str	r3, [r2, #0]
 800c8f6:	4b81      	ldr	r3, [pc, #516]	; (800cafc <HAL_RCC_OscConfig+0x2a4>)
 800c8f8:	681b      	ldr	r3, [r3, #0]
 800c8fa:	4a80      	ldr	r2, [pc, #512]	; (800cafc <HAL_RCC_OscConfig+0x2a4>)
 800c8fc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800c900:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800c902:	687b      	ldr	r3, [r7, #4]
 800c904:	685b      	ldr	r3, [r3, #4]
 800c906:	2b00      	cmp	r3, #0
 800c908:	d013      	beq.n	800c932 <HAL_RCC_OscConfig+0xda>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c90a:	f7fd f8e1 	bl	8009ad0 <HAL_GetTick>
 800c90e:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800c910:	e008      	b.n	800c924 <HAL_RCC_OscConfig+0xcc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800c912:	f7fd f8dd 	bl	8009ad0 <HAL_GetTick>
 800c916:	4602      	mov	r2, r0
 800c918:	693b      	ldr	r3, [r7, #16]
 800c91a:	1ad3      	subs	r3, r2, r3
 800c91c:	2b64      	cmp	r3, #100	; 0x64
 800c91e:	d901      	bls.n	800c924 <HAL_RCC_OscConfig+0xcc>
          {
            return HAL_TIMEOUT;
 800c920:	2303      	movs	r3, #3
 800c922:	e1d0      	b.n	800ccc6 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800c924:	4b75      	ldr	r3, [pc, #468]	; (800cafc <HAL_RCC_OscConfig+0x2a4>)
 800c926:	681b      	ldr	r3, [r3, #0]
 800c928:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c92c:	2b00      	cmp	r3, #0
 800c92e:	d0f0      	beq.n	800c912 <HAL_RCC_OscConfig+0xba>
 800c930:	e014      	b.n	800c95c <HAL_RCC_OscConfig+0x104>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c932:	f7fd f8cd 	bl	8009ad0 <HAL_GetTick>
 800c936:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800c938:	e008      	b.n	800c94c <HAL_RCC_OscConfig+0xf4>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800c93a:	f7fd f8c9 	bl	8009ad0 <HAL_GetTick>
 800c93e:	4602      	mov	r2, r0
 800c940:	693b      	ldr	r3, [r7, #16]
 800c942:	1ad3      	subs	r3, r2, r3
 800c944:	2b64      	cmp	r3, #100	; 0x64
 800c946:	d901      	bls.n	800c94c <HAL_RCC_OscConfig+0xf4>
          {
            return HAL_TIMEOUT;
 800c948:	2303      	movs	r3, #3
 800c94a:	e1bc      	b.n	800ccc6 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800c94c:	4b6b      	ldr	r3, [pc, #428]	; (800cafc <HAL_RCC_OscConfig+0x2a4>)
 800c94e:	681b      	ldr	r3, [r3, #0]
 800c950:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c954:	2b00      	cmp	r3, #0
 800c956:	d1f0      	bne.n	800c93a <HAL_RCC_OscConfig+0xe2>
 800c958:	e000      	b.n	800c95c <HAL_RCC_OscConfig+0x104>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800c95a:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800c95c:	687b      	ldr	r3, [r7, #4]
 800c95e:	681b      	ldr	r3, [r3, #0]
 800c960:	f003 0302 	and.w	r3, r3, #2
 800c964:	2b00      	cmp	r3, #0
 800c966:	d063      	beq.n	800ca30 <HAL_RCC_OscConfig+0x1d8>
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800c968:	4b64      	ldr	r3, [pc, #400]	; (800cafc <HAL_RCC_OscConfig+0x2a4>)
 800c96a:	689b      	ldr	r3, [r3, #8]
 800c96c:	f003 030c 	and.w	r3, r3, #12
 800c970:	2b00      	cmp	r3, #0
 800c972:	d00b      	beq.n	800c98c <HAL_RCC_OscConfig+0x134>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800c974:	4b61      	ldr	r3, [pc, #388]	; (800cafc <HAL_RCC_OscConfig+0x2a4>)
 800c976:	689b      	ldr	r3, [r3, #8]
 800c978:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800c97c:	2b08      	cmp	r3, #8
 800c97e:	d11c      	bne.n	800c9ba <HAL_RCC_OscConfig+0x162>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800c980:	4b5e      	ldr	r3, [pc, #376]	; (800cafc <HAL_RCC_OscConfig+0x2a4>)
 800c982:	685b      	ldr	r3, [r3, #4]
 800c984:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800c988:	2b00      	cmp	r3, #0
 800c98a:	d116      	bne.n	800c9ba <HAL_RCC_OscConfig+0x162>
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800c98c:	4b5b      	ldr	r3, [pc, #364]	; (800cafc <HAL_RCC_OscConfig+0x2a4>)
 800c98e:	681b      	ldr	r3, [r3, #0]
 800c990:	f003 0302 	and.w	r3, r3, #2
 800c994:	2b00      	cmp	r3, #0
 800c996:	d005      	beq.n	800c9a4 <HAL_RCC_OscConfig+0x14c>
 800c998:	687b      	ldr	r3, [r7, #4]
 800c99a:	68db      	ldr	r3, [r3, #12]
 800c99c:	2b01      	cmp	r3, #1
 800c99e:	d001      	beq.n	800c9a4 <HAL_RCC_OscConfig+0x14c>
      {
        return HAL_ERROR;
 800c9a0:	2301      	movs	r3, #1
 800c9a2:	e190      	b.n	800ccc6 <HAL_RCC_OscConfig+0x46e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800c9a4:	4b55      	ldr	r3, [pc, #340]	; (800cafc <HAL_RCC_OscConfig+0x2a4>)
 800c9a6:	681b      	ldr	r3, [r3, #0]
 800c9a8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800c9ac:	687b      	ldr	r3, [r7, #4]
 800c9ae:	691b      	ldr	r3, [r3, #16]
 800c9b0:	00db      	lsls	r3, r3, #3
 800c9b2:	4952      	ldr	r1, [pc, #328]	; (800cafc <HAL_RCC_OscConfig+0x2a4>)
 800c9b4:	4313      	orrs	r3, r2
 800c9b6:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800c9b8:	e03a      	b.n	800ca30 <HAL_RCC_OscConfig+0x1d8>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800c9ba:	687b      	ldr	r3, [r7, #4]
 800c9bc:	68db      	ldr	r3, [r3, #12]
 800c9be:	2b00      	cmp	r3, #0
 800c9c0:	d020      	beq.n	800ca04 <HAL_RCC_OscConfig+0x1ac>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800c9c2:	4b4f      	ldr	r3, [pc, #316]	; (800cb00 <HAL_RCC_OscConfig+0x2a8>)
 800c9c4:	2201      	movs	r2, #1
 800c9c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c9c8:	f7fd f882 	bl	8009ad0 <HAL_GetTick>
 800c9cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800c9ce:	e008      	b.n	800c9e2 <HAL_RCC_OscConfig+0x18a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800c9d0:	f7fd f87e 	bl	8009ad0 <HAL_GetTick>
 800c9d4:	4602      	mov	r2, r0
 800c9d6:	693b      	ldr	r3, [r7, #16]
 800c9d8:	1ad3      	subs	r3, r2, r3
 800c9da:	2b02      	cmp	r3, #2
 800c9dc:	d901      	bls.n	800c9e2 <HAL_RCC_OscConfig+0x18a>
          {
            return HAL_TIMEOUT;
 800c9de:	2303      	movs	r3, #3
 800c9e0:	e171      	b.n	800ccc6 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800c9e2:	4b46      	ldr	r3, [pc, #280]	; (800cafc <HAL_RCC_OscConfig+0x2a4>)
 800c9e4:	681b      	ldr	r3, [r3, #0]
 800c9e6:	f003 0302 	and.w	r3, r3, #2
 800c9ea:	2b00      	cmp	r3, #0
 800c9ec:	d0f0      	beq.n	800c9d0 <HAL_RCC_OscConfig+0x178>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800c9ee:	4b43      	ldr	r3, [pc, #268]	; (800cafc <HAL_RCC_OscConfig+0x2a4>)
 800c9f0:	681b      	ldr	r3, [r3, #0]
 800c9f2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800c9f6:	687b      	ldr	r3, [r7, #4]
 800c9f8:	691b      	ldr	r3, [r3, #16]
 800c9fa:	00db      	lsls	r3, r3, #3
 800c9fc:	493f      	ldr	r1, [pc, #252]	; (800cafc <HAL_RCC_OscConfig+0x2a4>)
 800c9fe:	4313      	orrs	r3, r2
 800ca00:	600b      	str	r3, [r1, #0]
 800ca02:	e015      	b.n	800ca30 <HAL_RCC_OscConfig+0x1d8>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800ca04:	4b3e      	ldr	r3, [pc, #248]	; (800cb00 <HAL_RCC_OscConfig+0x2a8>)
 800ca06:	2200      	movs	r2, #0
 800ca08:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ca0a:	f7fd f861 	bl	8009ad0 <HAL_GetTick>
 800ca0e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800ca10:	e008      	b.n	800ca24 <HAL_RCC_OscConfig+0x1cc>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800ca12:	f7fd f85d 	bl	8009ad0 <HAL_GetTick>
 800ca16:	4602      	mov	r2, r0
 800ca18:	693b      	ldr	r3, [r7, #16]
 800ca1a:	1ad3      	subs	r3, r2, r3
 800ca1c:	2b02      	cmp	r3, #2
 800ca1e:	d901      	bls.n	800ca24 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 800ca20:	2303      	movs	r3, #3
 800ca22:	e150      	b.n	800ccc6 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800ca24:	4b35      	ldr	r3, [pc, #212]	; (800cafc <HAL_RCC_OscConfig+0x2a4>)
 800ca26:	681b      	ldr	r3, [r3, #0]
 800ca28:	f003 0302 	and.w	r3, r3, #2
 800ca2c:	2b00      	cmp	r3, #0
 800ca2e:	d1f0      	bne.n	800ca12 <HAL_RCC_OscConfig+0x1ba>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800ca30:	687b      	ldr	r3, [r7, #4]
 800ca32:	681b      	ldr	r3, [r3, #0]
 800ca34:	f003 0308 	and.w	r3, r3, #8
 800ca38:	2b00      	cmp	r3, #0
 800ca3a:	d030      	beq.n	800ca9e <HAL_RCC_OscConfig+0x246>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800ca3c:	687b      	ldr	r3, [r7, #4]
 800ca3e:	695b      	ldr	r3, [r3, #20]
 800ca40:	2b00      	cmp	r3, #0
 800ca42:	d016      	beq.n	800ca72 <HAL_RCC_OscConfig+0x21a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800ca44:	4b2f      	ldr	r3, [pc, #188]	; (800cb04 <HAL_RCC_OscConfig+0x2ac>)
 800ca46:	2201      	movs	r2, #1
 800ca48:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ca4a:	f7fd f841 	bl	8009ad0 <HAL_GetTick>
 800ca4e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800ca50:	e008      	b.n	800ca64 <HAL_RCC_OscConfig+0x20c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800ca52:	f7fd f83d 	bl	8009ad0 <HAL_GetTick>
 800ca56:	4602      	mov	r2, r0
 800ca58:	693b      	ldr	r3, [r7, #16]
 800ca5a:	1ad3      	subs	r3, r2, r3
 800ca5c:	2b02      	cmp	r3, #2
 800ca5e:	d901      	bls.n	800ca64 <HAL_RCC_OscConfig+0x20c>
        {
          return HAL_TIMEOUT;
 800ca60:	2303      	movs	r3, #3
 800ca62:	e130      	b.n	800ccc6 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800ca64:	4b25      	ldr	r3, [pc, #148]	; (800cafc <HAL_RCC_OscConfig+0x2a4>)
 800ca66:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800ca68:	f003 0302 	and.w	r3, r3, #2
 800ca6c:	2b00      	cmp	r3, #0
 800ca6e:	d0f0      	beq.n	800ca52 <HAL_RCC_OscConfig+0x1fa>
 800ca70:	e015      	b.n	800ca9e <HAL_RCC_OscConfig+0x246>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800ca72:	4b24      	ldr	r3, [pc, #144]	; (800cb04 <HAL_RCC_OscConfig+0x2ac>)
 800ca74:	2200      	movs	r2, #0
 800ca76:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ca78:	f7fd f82a 	bl	8009ad0 <HAL_GetTick>
 800ca7c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800ca7e:	e008      	b.n	800ca92 <HAL_RCC_OscConfig+0x23a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800ca80:	f7fd f826 	bl	8009ad0 <HAL_GetTick>
 800ca84:	4602      	mov	r2, r0
 800ca86:	693b      	ldr	r3, [r7, #16]
 800ca88:	1ad3      	subs	r3, r2, r3
 800ca8a:	2b02      	cmp	r3, #2
 800ca8c:	d901      	bls.n	800ca92 <HAL_RCC_OscConfig+0x23a>
        {
          return HAL_TIMEOUT;
 800ca8e:	2303      	movs	r3, #3
 800ca90:	e119      	b.n	800ccc6 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800ca92:	4b1a      	ldr	r3, [pc, #104]	; (800cafc <HAL_RCC_OscConfig+0x2a4>)
 800ca94:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800ca96:	f003 0302 	and.w	r3, r3, #2
 800ca9a:	2b00      	cmp	r3, #0
 800ca9c:	d1f0      	bne.n	800ca80 <HAL_RCC_OscConfig+0x228>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800ca9e:	687b      	ldr	r3, [r7, #4]
 800caa0:	681b      	ldr	r3, [r3, #0]
 800caa2:	f003 0304 	and.w	r3, r3, #4
 800caa6:	2b00      	cmp	r3, #0
 800caa8:	f000 809f 	beq.w	800cbea <HAL_RCC_OscConfig+0x392>
  {
    FlagStatus       pwrclkchanged = RESET;
 800caac:	2300      	movs	r3, #0
 800caae:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800cab0:	4b12      	ldr	r3, [pc, #72]	; (800cafc <HAL_RCC_OscConfig+0x2a4>)
 800cab2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cab4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800cab8:	2b00      	cmp	r3, #0
 800caba:	d10f      	bne.n	800cadc <HAL_RCC_OscConfig+0x284>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800cabc:	2300      	movs	r3, #0
 800cabe:	60fb      	str	r3, [r7, #12]
 800cac0:	4b0e      	ldr	r3, [pc, #56]	; (800cafc <HAL_RCC_OscConfig+0x2a4>)
 800cac2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cac4:	4a0d      	ldr	r2, [pc, #52]	; (800cafc <HAL_RCC_OscConfig+0x2a4>)
 800cac6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800caca:	6413      	str	r3, [r2, #64]	; 0x40
 800cacc:	4b0b      	ldr	r3, [pc, #44]	; (800cafc <HAL_RCC_OscConfig+0x2a4>)
 800cace:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cad0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800cad4:	60fb      	str	r3, [r7, #12]
 800cad6:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800cad8:	2301      	movs	r3, #1
 800cada:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800cadc:	4b0a      	ldr	r3, [pc, #40]	; (800cb08 <HAL_RCC_OscConfig+0x2b0>)
 800cade:	681b      	ldr	r3, [r3, #0]
 800cae0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800cae4:	2b00      	cmp	r3, #0
 800cae6:	d120      	bne.n	800cb2a <HAL_RCC_OscConfig+0x2d2>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800cae8:	4b07      	ldr	r3, [pc, #28]	; (800cb08 <HAL_RCC_OscConfig+0x2b0>)
 800caea:	681b      	ldr	r3, [r3, #0]
 800caec:	4a06      	ldr	r2, [pc, #24]	; (800cb08 <HAL_RCC_OscConfig+0x2b0>)
 800caee:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800caf2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800caf4:	f7fc ffec 	bl	8009ad0 <HAL_GetTick>
 800caf8:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800cafa:	e010      	b.n	800cb1e <HAL_RCC_OscConfig+0x2c6>
 800cafc:	40023800 	.word	0x40023800
 800cb00:	42470000 	.word	0x42470000
 800cb04:	42470e80 	.word	0x42470e80
 800cb08:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800cb0c:	f7fc ffe0 	bl	8009ad0 <HAL_GetTick>
 800cb10:	4602      	mov	r2, r0
 800cb12:	693b      	ldr	r3, [r7, #16]
 800cb14:	1ad3      	subs	r3, r2, r3
 800cb16:	2b02      	cmp	r3, #2
 800cb18:	d901      	bls.n	800cb1e <HAL_RCC_OscConfig+0x2c6>
        {
          return HAL_TIMEOUT;
 800cb1a:	2303      	movs	r3, #3
 800cb1c:	e0d3      	b.n	800ccc6 <HAL_RCC_OscConfig+0x46e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800cb1e:	4b6c      	ldr	r3, [pc, #432]	; (800ccd0 <HAL_RCC_OscConfig+0x478>)
 800cb20:	681b      	ldr	r3, [r3, #0]
 800cb22:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800cb26:	2b00      	cmp	r3, #0
 800cb28:	d0f0      	beq.n	800cb0c <HAL_RCC_OscConfig+0x2b4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800cb2a:	687b      	ldr	r3, [r7, #4]
 800cb2c:	689b      	ldr	r3, [r3, #8]
 800cb2e:	2b01      	cmp	r3, #1
 800cb30:	d106      	bne.n	800cb40 <HAL_RCC_OscConfig+0x2e8>
 800cb32:	4b68      	ldr	r3, [pc, #416]	; (800ccd4 <HAL_RCC_OscConfig+0x47c>)
 800cb34:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800cb36:	4a67      	ldr	r2, [pc, #412]	; (800ccd4 <HAL_RCC_OscConfig+0x47c>)
 800cb38:	f043 0301 	orr.w	r3, r3, #1
 800cb3c:	6713      	str	r3, [r2, #112]	; 0x70
 800cb3e:	e01c      	b.n	800cb7a <HAL_RCC_OscConfig+0x322>
 800cb40:	687b      	ldr	r3, [r7, #4]
 800cb42:	689b      	ldr	r3, [r3, #8]
 800cb44:	2b05      	cmp	r3, #5
 800cb46:	d10c      	bne.n	800cb62 <HAL_RCC_OscConfig+0x30a>
 800cb48:	4b62      	ldr	r3, [pc, #392]	; (800ccd4 <HAL_RCC_OscConfig+0x47c>)
 800cb4a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800cb4c:	4a61      	ldr	r2, [pc, #388]	; (800ccd4 <HAL_RCC_OscConfig+0x47c>)
 800cb4e:	f043 0304 	orr.w	r3, r3, #4
 800cb52:	6713      	str	r3, [r2, #112]	; 0x70
 800cb54:	4b5f      	ldr	r3, [pc, #380]	; (800ccd4 <HAL_RCC_OscConfig+0x47c>)
 800cb56:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800cb58:	4a5e      	ldr	r2, [pc, #376]	; (800ccd4 <HAL_RCC_OscConfig+0x47c>)
 800cb5a:	f043 0301 	orr.w	r3, r3, #1
 800cb5e:	6713      	str	r3, [r2, #112]	; 0x70
 800cb60:	e00b      	b.n	800cb7a <HAL_RCC_OscConfig+0x322>
 800cb62:	4b5c      	ldr	r3, [pc, #368]	; (800ccd4 <HAL_RCC_OscConfig+0x47c>)
 800cb64:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800cb66:	4a5b      	ldr	r2, [pc, #364]	; (800ccd4 <HAL_RCC_OscConfig+0x47c>)
 800cb68:	f023 0301 	bic.w	r3, r3, #1
 800cb6c:	6713      	str	r3, [r2, #112]	; 0x70
 800cb6e:	4b59      	ldr	r3, [pc, #356]	; (800ccd4 <HAL_RCC_OscConfig+0x47c>)
 800cb70:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800cb72:	4a58      	ldr	r2, [pc, #352]	; (800ccd4 <HAL_RCC_OscConfig+0x47c>)
 800cb74:	f023 0304 	bic.w	r3, r3, #4
 800cb78:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800cb7a:	687b      	ldr	r3, [r7, #4]
 800cb7c:	689b      	ldr	r3, [r3, #8]
 800cb7e:	2b00      	cmp	r3, #0
 800cb80:	d015      	beq.n	800cbae <HAL_RCC_OscConfig+0x356>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800cb82:	f7fc ffa5 	bl	8009ad0 <HAL_GetTick>
 800cb86:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800cb88:	e00a      	b.n	800cba0 <HAL_RCC_OscConfig+0x348>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800cb8a:	f7fc ffa1 	bl	8009ad0 <HAL_GetTick>
 800cb8e:	4602      	mov	r2, r0
 800cb90:	693b      	ldr	r3, [r7, #16]
 800cb92:	1ad3      	subs	r3, r2, r3
 800cb94:	f241 3288 	movw	r2, #5000	; 0x1388
 800cb98:	4293      	cmp	r3, r2
 800cb9a:	d901      	bls.n	800cba0 <HAL_RCC_OscConfig+0x348>
        {
          return HAL_TIMEOUT;
 800cb9c:	2303      	movs	r3, #3
 800cb9e:	e092      	b.n	800ccc6 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800cba0:	4b4c      	ldr	r3, [pc, #304]	; (800ccd4 <HAL_RCC_OscConfig+0x47c>)
 800cba2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800cba4:	f003 0302 	and.w	r3, r3, #2
 800cba8:	2b00      	cmp	r3, #0
 800cbaa:	d0ee      	beq.n	800cb8a <HAL_RCC_OscConfig+0x332>
 800cbac:	e014      	b.n	800cbd8 <HAL_RCC_OscConfig+0x380>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800cbae:	f7fc ff8f 	bl	8009ad0 <HAL_GetTick>
 800cbb2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800cbb4:	e00a      	b.n	800cbcc <HAL_RCC_OscConfig+0x374>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800cbb6:	f7fc ff8b 	bl	8009ad0 <HAL_GetTick>
 800cbba:	4602      	mov	r2, r0
 800cbbc:	693b      	ldr	r3, [r7, #16]
 800cbbe:	1ad3      	subs	r3, r2, r3
 800cbc0:	f241 3288 	movw	r2, #5000	; 0x1388
 800cbc4:	4293      	cmp	r3, r2
 800cbc6:	d901      	bls.n	800cbcc <HAL_RCC_OscConfig+0x374>
        {
          return HAL_TIMEOUT;
 800cbc8:	2303      	movs	r3, #3
 800cbca:	e07c      	b.n	800ccc6 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800cbcc:	4b41      	ldr	r3, [pc, #260]	; (800ccd4 <HAL_RCC_OscConfig+0x47c>)
 800cbce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800cbd0:	f003 0302 	and.w	r3, r3, #2
 800cbd4:	2b00      	cmp	r3, #0
 800cbd6:	d1ee      	bne.n	800cbb6 <HAL_RCC_OscConfig+0x35e>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800cbd8:	7dfb      	ldrb	r3, [r7, #23]
 800cbda:	2b01      	cmp	r3, #1
 800cbdc:	d105      	bne.n	800cbea <HAL_RCC_OscConfig+0x392>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800cbde:	4b3d      	ldr	r3, [pc, #244]	; (800ccd4 <HAL_RCC_OscConfig+0x47c>)
 800cbe0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cbe2:	4a3c      	ldr	r2, [pc, #240]	; (800ccd4 <HAL_RCC_OscConfig+0x47c>)
 800cbe4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800cbe8:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800cbea:	687b      	ldr	r3, [r7, #4]
 800cbec:	699b      	ldr	r3, [r3, #24]
 800cbee:	2b00      	cmp	r3, #0
 800cbf0:	d068      	beq.n	800ccc4 <HAL_RCC_OscConfig+0x46c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800cbf2:	4b38      	ldr	r3, [pc, #224]	; (800ccd4 <HAL_RCC_OscConfig+0x47c>)
 800cbf4:	689b      	ldr	r3, [r3, #8]
 800cbf6:	f003 030c 	and.w	r3, r3, #12
 800cbfa:	2b08      	cmp	r3, #8
 800cbfc:	d060      	beq.n	800ccc0 <HAL_RCC_OscConfig+0x468>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800cbfe:	687b      	ldr	r3, [r7, #4]
 800cc00:	699b      	ldr	r3, [r3, #24]
 800cc02:	2b02      	cmp	r3, #2
 800cc04:	d145      	bne.n	800cc92 <HAL_RCC_OscConfig+0x43a>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800cc06:	4b34      	ldr	r3, [pc, #208]	; (800ccd8 <HAL_RCC_OscConfig+0x480>)
 800cc08:	2200      	movs	r2, #0
 800cc0a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800cc0c:	f7fc ff60 	bl	8009ad0 <HAL_GetTick>
 800cc10:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800cc12:	e008      	b.n	800cc26 <HAL_RCC_OscConfig+0x3ce>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800cc14:	f7fc ff5c 	bl	8009ad0 <HAL_GetTick>
 800cc18:	4602      	mov	r2, r0
 800cc1a:	693b      	ldr	r3, [r7, #16]
 800cc1c:	1ad3      	subs	r3, r2, r3
 800cc1e:	2b02      	cmp	r3, #2
 800cc20:	d901      	bls.n	800cc26 <HAL_RCC_OscConfig+0x3ce>
          {
            return HAL_TIMEOUT;
 800cc22:	2303      	movs	r3, #3
 800cc24:	e04f      	b.n	800ccc6 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800cc26:	4b2b      	ldr	r3, [pc, #172]	; (800ccd4 <HAL_RCC_OscConfig+0x47c>)
 800cc28:	681b      	ldr	r3, [r3, #0]
 800cc2a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800cc2e:	2b00      	cmp	r3, #0
 800cc30:	d1f0      	bne.n	800cc14 <HAL_RCC_OscConfig+0x3bc>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800cc32:	687b      	ldr	r3, [r7, #4]
 800cc34:	69da      	ldr	r2, [r3, #28]
 800cc36:	687b      	ldr	r3, [r7, #4]
 800cc38:	6a1b      	ldr	r3, [r3, #32]
 800cc3a:	431a      	orrs	r2, r3
 800cc3c:	687b      	ldr	r3, [r7, #4]
 800cc3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cc40:	019b      	lsls	r3, r3, #6
 800cc42:	431a      	orrs	r2, r3
 800cc44:	687b      	ldr	r3, [r7, #4]
 800cc46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cc48:	085b      	lsrs	r3, r3, #1
 800cc4a:	3b01      	subs	r3, #1
 800cc4c:	041b      	lsls	r3, r3, #16
 800cc4e:	431a      	orrs	r2, r3
 800cc50:	687b      	ldr	r3, [r7, #4]
 800cc52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cc54:	061b      	lsls	r3, r3, #24
 800cc56:	431a      	orrs	r2, r3
 800cc58:	687b      	ldr	r3, [r7, #4]
 800cc5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cc5c:	071b      	lsls	r3, r3, #28
 800cc5e:	491d      	ldr	r1, [pc, #116]	; (800ccd4 <HAL_RCC_OscConfig+0x47c>)
 800cc60:	4313      	orrs	r3, r2
 800cc62:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800cc64:	4b1c      	ldr	r3, [pc, #112]	; (800ccd8 <HAL_RCC_OscConfig+0x480>)
 800cc66:	2201      	movs	r2, #1
 800cc68:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800cc6a:	f7fc ff31 	bl	8009ad0 <HAL_GetTick>
 800cc6e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800cc70:	e008      	b.n	800cc84 <HAL_RCC_OscConfig+0x42c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800cc72:	f7fc ff2d 	bl	8009ad0 <HAL_GetTick>
 800cc76:	4602      	mov	r2, r0
 800cc78:	693b      	ldr	r3, [r7, #16]
 800cc7a:	1ad3      	subs	r3, r2, r3
 800cc7c:	2b02      	cmp	r3, #2
 800cc7e:	d901      	bls.n	800cc84 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 800cc80:	2303      	movs	r3, #3
 800cc82:	e020      	b.n	800ccc6 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800cc84:	4b13      	ldr	r3, [pc, #76]	; (800ccd4 <HAL_RCC_OscConfig+0x47c>)
 800cc86:	681b      	ldr	r3, [r3, #0]
 800cc88:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800cc8c:	2b00      	cmp	r3, #0
 800cc8e:	d0f0      	beq.n	800cc72 <HAL_RCC_OscConfig+0x41a>
 800cc90:	e018      	b.n	800ccc4 <HAL_RCC_OscConfig+0x46c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800cc92:	4b11      	ldr	r3, [pc, #68]	; (800ccd8 <HAL_RCC_OscConfig+0x480>)
 800cc94:	2200      	movs	r2, #0
 800cc96:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800cc98:	f7fc ff1a 	bl	8009ad0 <HAL_GetTick>
 800cc9c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800cc9e:	e008      	b.n	800ccb2 <HAL_RCC_OscConfig+0x45a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800cca0:	f7fc ff16 	bl	8009ad0 <HAL_GetTick>
 800cca4:	4602      	mov	r2, r0
 800cca6:	693b      	ldr	r3, [r7, #16]
 800cca8:	1ad3      	subs	r3, r2, r3
 800ccaa:	2b02      	cmp	r3, #2
 800ccac:	d901      	bls.n	800ccb2 <HAL_RCC_OscConfig+0x45a>
          {
            return HAL_TIMEOUT;
 800ccae:	2303      	movs	r3, #3
 800ccb0:	e009      	b.n	800ccc6 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800ccb2:	4b08      	ldr	r3, [pc, #32]	; (800ccd4 <HAL_RCC_OscConfig+0x47c>)
 800ccb4:	681b      	ldr	r3, [r3, #0]
 800ccb6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800ccba:	2b00      	cmp	r3, #0
 800ccbc:	d1f0      	bne.n	800cca0 <HAL_RCC_OscConfig+0x448>
 800ccbe:	e001      	b.n	800ccc4 <HAL_RCC_OscConfig+0x46c>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 800ccc0:	2301      	movs	r3, #1
 800ccc2:	e000      	b.n	800ccc6 <HAL_RCC_OscConfig+0x46e>
    }
  }
  return HAL_OK;
 800ccc4:	2300      	movs	r3, #0
}
 800ccc6:	4618      	mov	r0, r3
 800ccc8:	3718      	adds	r7, #24
 800ccca:	46bd      	mov	sp, r7
 800cccc:	bd80      	pop	{r7, pc}
 800ccce:	bf00      	nop
 800ccd0:	40007000 	.word	0x40007000
 800ccd4:	40023800 	.word	0x40023800
 800ccd8:	42470060 	.word	0x42470060

0800ccdc <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 800ccdc:	b580      	push	{r7, lr}
 800ccde:	b082      	sub	sp, #8
 800cce0:	af00      	add	r7, sp, #0
 800cce2:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 800cce4:	687b      	ldr	r3, [r7, #4]
 800cce6:	2b00      	cmp	r3, #0
 800cce8:	d101      	bne.n	800ccee <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 800ccea:	2301      	movs	r3, #1
 800ccec:	e022      	b.n	800cd34 <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 800ccee:	687b      	ldr	r3, [r7, #4]
 800ccf0:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800ccf4:	b2db      	uxtb	r3, r3
 800ccf6:	2b00      	cmp	r3, #0
 800ccf8:	d105      	bne.n	800cd06 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 800ccfa:	687b      	ldr	r3, [r7, #4]
 800ccfc:	2200      	movs	r2, #0
 800ccfe:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 800cd00:	6878      	ldr	r0, [r7, #4]
 800cd02:	f7fa f87d 	bl	8006e00 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 800cd06:	687b      	ldr	r3, [r7, #4]
 800cd08:	2203      	movs	r2, #3
 800cd0a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 800cd0e:	6878      	ldr	r0, [r7, #4]
 800cd10:	f000 f814 	bl	800cd3c <HAL_SD_InitCard>
 800cd14:	4603      	mov	r3, r0
 800cd16:	2b00      	cmp	r3, #0
 800cd18:	d001      	beq.n	800cd1e <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 800cd1a:	2301      	movs	r3, #1
 800cd1c:	e00a      	b.n	800cd34 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800cd1e:	687b      	ldr	r3, [r7, #4]
 800cd20:	2200      	movs	r2, #0
 800cd22:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 800cd24:	687b      	ldr	r3, [r7, #4]
 800cd26:	2200      	movs	r2, #0
 800cd28:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 800cd2a:	687b      	ldr	r3, [r7, #4]
 800cd2c:	2201      	movs	r2, #1
 800cd2e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800cd32:	2300      	movs	r3, #0
}
 800cd34:	4618      	mov	r0, r3
 800cd36:	3708      	adds	r7, #8
 800cd38:	46bd      	mov	sp, r7
 800cd3a:	bd80      	pop	{r7, pc}

0800cd3c <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 800cd3c:	b5b0      	push	{r4, r5, r7, lr}
 800cd3e:	b08e      	sub	sp, #56	; 0x38
 800cd40:	af04      	add	r7, sp, #16
 800cd42:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 800cd44:	2300      	movs	r3, #0
 800cd46:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 800cd48:	2300      	movs	r3, #0
 800cd4a:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 800cd4c:	2300      	movs	r3, #0
 800cd4e:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 800cd50:	2300      	movs	r3, #0
 800cd52:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 800cd54:	2300      	movs	r3, #0
 800cd56:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 800cd58:	2376      	movs	r3, #118	; 0x76
 800cd5a:	61fb      	str	r3, [r7, #28]

  /* Initialize SDIO peripheral interface with default configuration */
  status = SDIO_Init(hsd->Instance, Init);
 800cd5c:	687b      	ldr	r3, [r7, #4]
 800cd5e:	681d      	ldr	r5, [r3, #0]
 800cd60:	466c      	mov	r4, sp
 800cd62:	f107 0314 	add.w	r3, r7, #20
 800cd66:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800cd6a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800cd6e:	f107 0308 	add.w	r3, r7, #8
 800cd72:	cb0e      	ldmia	r3, {r1, r2, r3}
 800cd74:	4628      	mov	r0, r5
 800cd76:	f003 fa87 	bl	8010288 <SDIO_Init>
 800cd7a:	4603      	mov	r3, r0
 800cd7c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if(status != HAL_OK)
 800cd80:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800cd84:	2b00      	cmp	r3, #0
 800cd86:	d001      	beq.n	800cd8c <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 800cd88:	2301      	movs	r3, #1
 800cd8a:	e031      	b.n	800cdf0 <HAL_SD_InitCard+0xb4>
  }

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 800cd8c:	4b1a      	ldr	r3, [pc, #104]	; (800cdf8 <HAL_SD_InitCard+0xbc>)
 800cd8e:	2200      	movs	r2, #0
 800cd90:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 800cd92:	687b      	ldr	r3, [r7, #4]
 800cd94:	681b      	ldr	r3, [r3, #0]
 800cd96:	4618      	mov	r0, r3
 800cd98:	f003 fabf 	bl	801031a <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 800cd9c:	4b16      	ldr	r3, [pc, #88]	; (800cdf8 <HAL_SD_InitCard+0xbc>)
 800cd9e:	2201      	movs	r2, #1
 800cda0:	601a      	str	r2, [r3, #0]

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 800cda2:	6878      	ldr	r0, [r7, #4]
 800cda4:	f000 ffc6 	bl	800dd34 <SD_PowerON>
 800cda8:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800cdaa:	6a3b      	ldr	r3, [r7, #32]
 800cdac:	2b00      	cmp	r3, #0
 800cdae:	d00b      	beq.n	800cdc8 <HAL_SD_InitCard+0x8c>
  {
    hsd->State = HAL_SD_STATE_READY;
 800cdb0:	687b      	ldr	r3, [r7, #4]
 800cdb2:	2201      	movs	r2, #1
 800cdb4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 800cdb8:	687b      	ldr	r3, [r7, #4]
 800cdba:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800cdbc:	6a3b      	ldr	r3, [r7, #32]
 800cdbe:	431a      	orrs	r2, r3
 800cdc0:	687b      	ldr	r3, [r7, #4]
 800cdc2:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800cdc4:	2301      	movs	r3, #1
 800cdc6:	e013      	b.n	800cdf0 <HAL_SD_InitCard+0xb4>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 800cdc8:	6878      	ldr	r0, [r7, #4]
 800cdca:	f000 fee5 	bl	800db98 <SD_InitCard>
 800cdce:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800cdd0:	6a3b      	ldr	r3, [r7, #32]
 800cdd2:	2b00      	cmp	r3, #0
 800cdd4:	d00b      	beq.n	800cdee <HAL_SD_InitCard+0xb2>
  {
    hsd->State = HAL_SD_STATE_READY;
 800cdd6:	687b      	ldr	r3, [r7, #4]
 800cdd8:	2201      	movs	r2, #1
 800cdda:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 800cdde:	687b      	ldr	r3, [r7, #4]
 800cde0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800cde2:	6a3b      	ldr	r3, [r7, #32]
 800cde4:	431a      	orrs	r2, r3
 800cde6:	687b      	ldr	r3, [r7, #4]
 800cde8:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800cdea:	2301      	movs	r3, #1
 800cdec:	e000      	b.n	800cdf0 <HAL_SD_InitCard+0xb4>
  }

  return HAL_OK;
 800cdee:	2300      	movs	r3, #0
}
 800cdf0:	4618      	mov	r0, r3
 800cdf2:	3728      	adds	r7, #40	; 0x28
 800cdf4:	46bd      	mov	sp, r7
 800cdf6:	bdb0      	pop	{r4, r5, r7, pc}
 800cdf8:	422580a0 	.word	0x422580a0

0800cdfc <HAL_SD_ReadBlocks_DMA>:
  * @param  BlockAdd: Block Address from where data is to be read
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 800cdfc:	b580      	push	{r7, lr}
 800cdfe:	b08c      	sub	sp, #48	; 0x30
 800ce00:	af00      	add	r7, sp, #0
 800ce02:	60f8      	str	r0, [r7, #12]
 800ce04:	60b9      	str	r1, [r7, #8]
 800ce06:	607a      	str	r2, [r7, #4]
 800ce08:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800ce0a:	687b      	ldr	r3, [r7, #4]
 800ce0c:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 800ce0e:	68bb      	ldr	r3, [r7, #8]
 800ce10:	2b00      	cmp	r3, #0
 800ce12:	d107      	bne.n	800ce24 <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800ce14:	68fb      	ldr	r3, [r7, #12]
 800ce16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ce18:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800ce1c:	68fb      	ldr	r3, [r7, #12]
 800ce1e:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800ce20:	2301      	movs	r3, #1
 800ce22:	e0c7      	b.n	800cfb4 <HAL_SD_ReadBlocks_DMA+0x1b8>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800ce24:	68fb      	ldr	r3, [r7, #12]
 800ce26:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800ce2a:	b2db      	uxtb	r3, r3
 800ce2c:	2b01      	cmp	r3, #1
 800ce2e:	f040 80c0 	bne.w	800cfb2 <HAL_SD_ReadBlocks_DMA+0x1b6>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800ce32:	68fb      	ldr	r3, [r7, #12]
 800ce34:	2200      	movs	r2, #0
 800ce36:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800ce38:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ce3a:	683b      	ldr	r3, [r7, #0]
 800ce3c:	441a      	add	r2, r3
 800ce3e:	68fb      	ldr	r3, [r7, #12]
 800ce40:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ce42:	429a      	cmp	r2, r3
 800ce44:	d907      	bls.n	800ce56 <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800ce46:	68fb      	ldr	r3, [r7, #12]
 800ce48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ce4a:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800ce4e:	68fb      	ldr	r3, [r7, #12]
 800ce50:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 800ce52:	2301      	movs	r3, #1
 800ce54:	e0ae      	b.n	800cfb4 <HAL_SD_ReadBlocks_DMA+0x1b8>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800ce56:	68fb      	ldr	r3, [r7, #12]
 800ce58:	2203      	movs	r2, #3
 800ce5a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800ce5e:	68fb      	ldr	r3, [r7, #12]
 800ce60:	681b      	ldr	r3, [r3, #0]
 800ce62:	2200      	movs	r2, #0
 800ce64:	62da      	str	r2, [r3, #44]	; 0x2c

#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND | SDIO_IT_STBITERR));
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
 800ce66:	68fb      	ldr	r3, [r7, #12]
 800ce68:	681b      	ldr	r3, [r3, #0]
 800ce6a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800ce6c:	68fb      	ldr	r3, [r7, #12]
 800ce6e:	681b      	ldr	r3, [r3, #0]
 800ce70:	f442 7295 	orr.w	r2, r2, #298	; 0x12a
 800ce74:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 800ce76:	68fb      	ldr	r3, [r7, #12]
 800ce78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ce7a:	4a50      	ldr	r2, [pc, #320]	; (800cfbc <HAL_SD_ReadBlocks_DMA+0x1c0>)
 800ce7c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 800ce7e:	68fb      	ldr	r3, [r7, #12]
 800ce80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ce82:	4a4f      	ldr	r2, [pc, #316]	; (800cfc0 <HAL_SD_ReadBlocks_DMA+0x1c4>)
 800ce84:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmarx->XferAbortCallback = NULL;
 800ce86:	68fb      	ldr	r3, [r7, #12]
 800ce88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ce8a:	2200      	movs	r2, #0
 800ce8c:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 800ce8e:	68fb      	ldr	r3, [r7, #12]
 800ce90:	6c18      	ldr	r0, [r3, #64]	; 0x40
 800ce92:	68fb      	ldr	r3, [r7, #12]
 800ce94:	681b      	ldr	r3, [r3, #0]
 800ce96:	3380      	adds	r3, #128	; 0x80
 800ce98:	4619      	mov	r1, r3
 800ce9a:	68ba      	ldr	r2, [r7, #8]
 800ce9c:	683b      	ldr	r3, [r7, #0]
 800ce9e:	025b      	lsls	r3, r3, #9
 800cea0:	089b      	lsrs	r3, r3, #2
 800cea2:	f7fd fc07 	bl	800a6b4 <HAL_DMA_Start_IT>
 800cea6:	4603      	mov	r3, r0
 800cea8:	2b00      	cmp	r3, #0
 800ceaa:	d017      	beq.n	800cedc <HAL_SD_ReadBlocks_DMA+0xe0>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
 800ceac:	68fb      	ldr	r3, [r7, #12]
 800ceae:	681b      	ldr	r3, [r3, #0]
 800ceb0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800ceb2:	68fb      	ldr	r3, [r7, #12]
 800ceb4:	681b      	ldr	r3, [r3, #0]
 800ceb6:	f422 7295 	bic.w	r2, r2, #298	; 0x12a
 800ceba:	63da      	str	r2, [r3, #60]	; 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800cebc:	68fb      	ldr	r3, [r7, #12]
 800cebe:	681b      	ldr	r3, [r3, #0]
 800cec0:	4a40      	ldr	r2, [pc, #256]	; (800cfc4 <HAL_SD_ReadBlocks_DMA+0x1c8>)
 800cec2:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800cec4:	68fb      	ldr	r3, [r7, #12]
 800cec6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cec8:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800cecc:	68fb      	ldr	r3, [r7, #12]
 800cece:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800ced0:	68fb      	ldr	r3, [r7, #12]
 800ced2:	2201      	movs	r2, #1
 800ced4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 800ced8:	2301      	movs	r3, #1
 800ceda:	e06b      	b.n	800cfb4 <HAL_SD_ReadBlocks_DMA+0x1b8>
    }
    else
    {
      /* Enable SD DMA transfer */
      __HAL_SD_DMA_ENABLE(hsd);
 800cedc:	4b3a      	ldr	r3, [pc, #232]	; (800cfc8 <HAL_SD_ReadBlocks_DMA+0x1cc>)
 800cede:	2201      	movs	r2, #1
 800cee0:	601a      	str	r2, [r3, #0]

      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800cee2:	68fb      	ldr	r3, [r7, #12]
 800cee4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800cee6:	2b01      	cmp	r3, #1
 800cee8:	d002      	beq.n	800cef0 <HAL_SD_ReadBlocks_DMA+0xf4>
      {
        add *= 512U;
 800ceea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ceec:	025b      	lsls	r3, r3, #9
 800ceee:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      /* Set Block Size for Card */
      errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800cef0:	68fb      	ldr	r3, [r7, #12]
 800cef2:	681b      	ldr	r3, [r3, #0]
 800cef4:	f44f 7100 	mov.w	r1, #512	; 0x200
 800cef8:	4618      	mov	r0, r3
 800cefa:	f003 faa1 	bl	8010440 <SDMMC_CmdBlockLength>
 800cefe:	62f8      	str	r0, [r7, #44]	; 0x2c
      if(errorstate != HAL_SD_ERROR_NONE)
 800cf00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cf02:	2b00      	cmp	r3, #0
 800cf04:	d00f      	beq.n	800cf26 <HAL_SD_ReadBlocks_DMA+0x12a>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800cf06:	68fb      	ldr	r3, [r7, #12]
 800cf08:	681b      	ldr	r3, [r3, #0]
 800cf0a:	4a2e      	ldr	r2, [pc, #184]	; (800cfc4 <HAL_SD_ReadBlocks_DMA+0x1c8>)
 800cf0c:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 800cf0e:	68fb      	ldr	r3, [r7, #12]
 800cf10:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800cf12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cf14:	431a      	orrs	r2, r3
 800cf16:	68fb      	ldr	r3, [r7, #12]
 800cf18:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 800cf1a:	68fb      	ldr	r3, [r7, #12]
 800cf1c:	2201      	movs	r2, #1
 800cf1e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        return HAL_ERROR;
 800cf22:	2301      	movs	r3, #1
 800cf24:	e046      	b.n	800cfb4 <HAL_SD_ReadBlocks_DMA+0x1b8>
      }

      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800cf26:	f04f 33ff 	mov.w	r3, #4294967295
 800cf2a:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800cf2c:	683b      	ldr	r3, [r7, #0]
 800cf2e:	025b      	lsls	r3, r3, #9
 800cf30:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 800cf32:	2390      	movs	r3, #144	; 0x90
 800cf34:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 800cf36:	2302      	movs	r3, #2
 800cf38:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 800cf3a:	2300      	movs	r3, #0
 800cf3c:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 800cf3e:	2301      	movs	r3, #1
 800cf40:	627b      	str	r3, [r7, #36]	; 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 800cf42:	68fb      	ldr	r3, [r7, #12]
 800cf44:	681b      	ldr	r3, [r3, #0]
 800cf46:	f107 0210 	add.w	r2, r7, #16
 800cf4a:	4611      	mov	r1, r2
 800cf4c:	4618      	mov	r0, r3
 800cf4e:	f003 fa4b 	bl	80103e8 <SDIO_ConfigData>

      /* Read Blocks in DMA mode */
      if(NumberOfBlocks > 1U)
 800cf52:	683b      	ldr	r3, [r7, #0]
 800cf54:	2b01      	cmp	r3, #1
 800cf56:	d90a      	bls.n	800cf6e <HAL_SD_ReadBlocks_DMA+0x172>
      {
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800cf58:	68fb      	ldr	r3, [r7, #12]
 800cf5a:	2282      	movs	r2, #130	; 0x82
 800cf5c:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Multi Block command */
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 800cf5e:	68fb      	ldr	r3, [r7, #12]
 800cf60:	681b      	ldr	r3, [r3, #0]
 800cf62:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800cf64:	4618      	mov	r0, r3
 800cf66:	f003 faaf 	bl	80104c8 <SDMMC_CmdReadMultiBlock>
 800cf6a:	62f8      	str	r0, [r7, #44]	; 0x2c
 800cf6c:	e009      	b.n	800cf82 <HAL_SD_ReadBlocks_DMA+0x186>
      }
      else
      {
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800cf6e:	68fb      	ldr	r3, [r7, #12]
 800cf70:	2281      	movs	r2, #129	; 0x81
 800cf72:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Single Block command */
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 800cf74:	68fb      	ldr	r3, [r7, #12]
 800cf76:	681b      	ldr	r3, [r3, #0]
 800cf78:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800cf7a:	4618      	mov	r0, r3
 800cf7c:	f003 fa82 	bl	8010484 <SDMMC_CmdReadSingleBlock>
 800cf80:	62f8      	str	r0, [r7, #44]	; 0x2c
      }
      if(errorstate != HAL_SD_ERROR_NONE)
 800cf82:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cf84:	2b00      	cmp	r3, #0
 800cf86:	d012      	beq.n	800cfae <HAL_SD_ReadBlocks_DMA+0x1b2>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800cf88:	68fb      	ldr	r3, [r7, #12]
 800cf8a:	681b      	ldr	r3, [r3, #0]
 800cf8c:	4a0d      	ldr	r2, [pc, #52]	; (800cfc4 <HAL_SD_ReadBlocks_DMA+0x1c8>)
 800cf8e:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 800cf90:	68fb      	ldr	r3, [r7, #12]
 800cf92:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800cf94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cf96:	431a      	orrs	r2, r3
 800cf98:	68fb      	ldr	r3, [r7, #12]
 800cf9a:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 800cf9c:	68fb      	ldr	r3, [r7, #12]
 800cf9e:	2201      	movs	r2, #1
 800cfa0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800cfa4:	68fb      	ldr	r3, [r7, #12]
 800cfa6:	2200      	movs	r2, #0
 800cfa8:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_ERROR;
 800cfaa:	2301      	movs	r3, #1
 800cfac:	e002      	b.n	800cfb4 <HAL_SD_ReadBlocks_DMA+0x1b8>
      }

      return HAL_OK;
 800cfae:	2300      	movs	r3, #0
 800cfb0:	e000      	b.n	800cfb4 <HAL_SD_ReadBlocks_DMA+0x1b8>
    }
  }
  else
  {
    return HAL_BUSY;
 800cfb2:	2302      	movs	r3, #2
  }
}
 800cfb4:	4618      	mov	r0, r3
 800cfb6:	3730      	adds	r7, #48	; 0x30
 800cfb8:	46bd      	mov	sp, r7
 800cfba:	bd80      	pop	{r7, pc}
 800cfbc:	0800d9a7 	.word	0x0800d9a7
 800cfc0:	0800da19 	.word	0x0800da19
 800cfc4:	004005ff 	.word	0x004005ff
 800cfc8:	4225858c 	.word	0x4225858c

0800cfcc <HAL_SD_WriteBlocks_DMA>:
  * @param  BlockAdd: Block Address where data will be written
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 800cfcc:	b580      	push	{r7, lr}
 800cfce:	b08c      	sub	sp, #48	; 0x30
 800cfd0:	af00      	add	r7, sp, #0
 800cfd2:	60f8      	str	r0, [r7, #12]
 800cfd4:	60b9      	str	r1, [r7, #8]
 800cfd6:	607a      	str	r2, [r7, #4]
 800cfd8:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800cfda:	687b      	ldr	r3, [r7, #4]
 800cfdc:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 800cfde:	68bb      	ldr	r3, [r7, #8]
 800cfe0:	2b00      	cmp	r3, #0
 800cfe2:	d107      	bne.n	800cff4 <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800cfe4:	68fb      	ldr	r3, [r7, #12]
 800cfe6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cfe8:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800cfec:	68fb      	ldr	r3, [r7, #12]
 800cfee:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800cff0:	2301      	movs	r3, #1
 800cff2:	e0ca      	b.n	800d18a <HAL_SD_WriteBlocks_DMA+0x1be>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800cff4:	68fb      	ldr	r3, [r7, #12]
 800cff6:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800cffa:	b2db      	uxtb	r3, r3
 800cffc:	2b01      	cmp	r3, #1
 800cffe:	f040 80c3 	bne.w	800d188 <HAL_SD_WriteBlocks_DMA+0x1bc>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800d002:	68fb      	ldr	r3, [r7, #12]
 800d004:	2200      	movs	r2, #0
 800d006:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800d008:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d00a:	683b      	ldr	r3, [r7, #0]
 800d00c:	441a      	add	r2, r3
 800d00e:	68fb      	ldr	r3, [r7, #12]
 800d010:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800d012:	429a      	cmp	r2, r3
 800d014:	d907      	bls.n	800d026 <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800d016:	68fb      	ldr	r3, [r7, #12]
 800d018:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d01a:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800d01e:	68fb      	ldr	r3, [r7, #12]
 800d020:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 800d022:	2301      	movs	r3, #1
 800d024:	e0b1      	b.n	800d18a <HAL_SD_WriteBlocks_DMA+0x1be>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800d026:	68fb      	ldr	r3, [r7, #12]
 800d028:	2203      	movs	r2, #3
 800d02a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800d02e:	68fb      	ldr	r3, [r7, #12]
 800d030:	681b      	ldr	r3, [r3, #0]
 800d032:	2200      	movs	r2, #0
 800d034:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Enable SD Error interrupts */
#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
 800d036:	68fb      	ldr	r3, [r7, #12]
 800d038:	681b      	ldr	r3, [r3, #0]
 800d03a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800d03c:	68fb      	ldr	r3, [r7, #12]
 800d03e:	681b      	ldr	r3, [r3, #0]
 800d040:	f042 021a 	orr.w	r2, r2, #26
 800d044:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 800d046:	68fb      	ldr	r3, [r7, #12]
 800d048:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d04a:	4a52      	ldr	r2, [pc, #328]	; (800d194 <HAL_SD_WriteBlocks_DMA+0x1c8>)
 800d04c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 800d04e:	68fb      	ldr	r3, [r7, #12]
 800d050:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d052:	4a51      	ldr	r2, [pc, #324]	; (800d198 <HAL_SD_WriteBlocks_DMA+0x1cc>)
 800d054:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmatx->XferAbortCallback = NULL;
 800d056:	68fb      	ldr	r3, [r7, #12]
 800d058:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d05a:	2200      	movs	r2, #0
 800d05c:	651a      	str	r2, [r3, #80]	; 0x50

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800d05e:	68fb      	ldr	r3, [r7, #12]
 800d060:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d062:	2b01      	cmp	r3, #1
 800d064:	d002      	beq.n	800d06c <HAL_SD_WriteBlocks_DMA+0xa0>
    {
      add *= 512U;
 800d066:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d068:	025b      	lsls	r3, r3, #9
 800d06a:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    /* Set Block Size for Card */
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800d06c:	68fb      	ldr	r3, [r7, #12]
 800d06e:	681b      	ldr	r3, [r3, #0]
 800d070:	f44f 7100 	mov.w	r1, #512	; 0x200
 800d074:	4618      	mov	r0, r3
 800d076:	f003 f9e3 	bl	8010440 <SDMMC_CmdBlockLength>
 800d07a:	62f8      	str	r0, [r7, #44]	; 0x2c
    if(errorstate != HAL_SD_ERROR_NONE)
 800d07c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d07e:	2b00      	cmp	r3, #0
 800d080:	d00f      	beq.n	800d0a2 <HAL_SD_WriteBlocks_DMA+0xd6>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800d082:	68fb      	ldr	r3, [r7, #12]
 800d084:	681b      	ldr	r3, [r3, #0]
 800d086:	4a45      	ldr	r2, [pc, #276]	; (800d19c <HAL_SD_WriteBlocks_DMA+0x1d0>)
 800d088:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 800d08a:	68fb      	ldr	r3, [r7, #12]
 800d08c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d08e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d090:	431a      	orrs	r2, r3
 800d092:	68fb      	ldr	r3, [r7, #12]
 800d094:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800d096:	68fb      	ldr	r3, [r7, #12]
 800d098:	2201      	movs	r2, #1
 800d09a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 800d09e:	2301      	movs	r3, #1
 800d0a0:	e073      	b.n	800d18a <HAL_SD_WriteBlocks_DMA+0x1be>
    }

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 800d0a2:	683b      	ldr	r3, [r7, #0]
 800d0a4:	2b01      	cmp	r3, #1
 800d0a6:	d90a      	bls.n	800d0be <HAL_SD_WriteBlocks_DMA+0xf2>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800d0a8:	68fb      	ldr	r3, [r7, #12]
 800d0aa:	22a0      	movs	r2, #160	; 0xa0
 800d0ac:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 800d0ae:	68fb      	ldr	r3, [r7, #12]
 800d0b0:	681b      	ldr	r3, [r3, #0]
 800d0b2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800d0b4:	4618      	mov	r0, r3
 800d0b6:	f003 fa4b 	bl	8010550 <SDMMC_CmdWriteMultiBlock>
 800d0ba:	62f8      	str	r0, [r7, #44]	; 0x2c
 800d0bc:	e009      	b.n	800d0d2 <HAL_SD_WriteBlocks_DMA+0x106>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800d0be:	68fb      	ldr	r3, [r7, #12]
 800d0c0:	2290      	movs	r2, #144	; 0x90
 800d0c2:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 800d0c4:	68fb      	ldr	r3, [r7, #12]
 800d0c6:	681b      	ldr	r3, [r3, #0]
 800d0c8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800d0ca:	4618      	mov	r0, r3
 800d0cc:	f003 fa1e 	bl	801050c <SDMMC_CmdWriteSingleBlock>
 800d0d0:	62f8      	str	r0, [r7, #44]	; 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 800d0d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d0d4:	2b00      	cmp	r3, #0
 800d0d6:	d012      	beq.n	800d0fe <HAL_SD_WriteBlocks_DMA+0x132>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800d0d8:	68fb      	ldr	r3, [r7, #12]
 800d0da:	681b      	ldr	r3, [r3, #0]
 800d0dc:	4a2f      	ldr	r2, [pc, #188]	; (800d19c <HAL_SD_WriteBlocks_DMA+0x1d0>)
 800d0de:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 800d0e0:	68fb      	ldr	r3, [r7, #12]
 800d0e2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d0e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d0e6:	431a      	orrs	r2, r3
 800d0e8:	68fb      	ldr	r3, [r7, #12]
 800d0ea:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800d0ec:	68fb      	ldr	r3, [r7, #12]
 800d0ee:	2201      	movs	r2, #1
 800d0f0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800d0f4:	68fb      	ldr	r3, [r7, #12]
 800d0f6:	2200      	movs	r2, #0
 800d0f8:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800d0fa:	2301      	movs	r3, #1
 800d0fc:	e045      	b.n	800d18a <HAL_SD_WriteBlocks_DMA+0x1be>
    }

    /* Enable SDIO DMA transfer */
    __HAL_SD_DMA_ENABLE(hsd);
 800d0fe:	4b28      	ldr	r3, [pc, #160]	; (800d1a0 <HAL_SD_WriteBlocks_DMA+0x1d4>)
 800d100:	2201      	movs	r2, #1
 800d102:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 800d104:	68fb      	ldr	r3, [r7, #12]
 800d106:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 800d108:	68b9      	ldr	r1, [r7, #8]
 800d10a:	68fb      	ldr	r3, [r7, #12]
 800d10c:	681b      	ldr	r3, [r3, #0]
 800d10e:	3380      	adds	r3, #128	; 0x80
 800d110:	461a      	mov	r2, r3
 800d112:	683b      	ldr	r3, [r7, #0]
 800d114:	025b      	lsls	r3, r3, #9
 800d116:	089b      	lsrs	r3, r3, #2
 800d118:	f7fd facc 	bl	800a6b4 <HAL_DMA_Start_IT>
 800d11c:	4603      	mov	r3, r0
 800d11e:	2b00      	cmp	r3, #0
 800d120:	d01a      	beq.n	800d158 <HAL_SD_WriteBlocks_DMA+0x18c>
    {
#if defined(SDIO_STA_STBITERR)
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
#else /* SDIO_STA_STBITERR not defined */
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
 800d122:	68fb      	ldr	r3, [r7, #12]
 800d124:	681b      	ldr	r3, [r3, #0]
 800d126:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800d128:	68fb      	ldr	r3, [r7, #12]
 800d12a:	681b      	ldr	r3, [r3, #0]
 800d12c:	f022 021a 	bic.w	r2, r2, #26
 800d130:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* SDIO_STA_STBITERR */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800d132:	68fb      	ldr	r3, [r7, #12]
 800d134:	681b      	ldr	r3, [r3, #0]
 800d136:	4a19      	ldr	r2, [pc, #100]	; (800d19c <HAL_SD_WriteBlocks_DMA+0x1d0>)
 800d138:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800d13a:	68fb      	ldr	r3, [r7, #12]
 800d13c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d13e:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800d142:	68fb      	ldr	r3, [r7, #12]
 800d144:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800d146:	68fb      	ldr	r3, [r7, #12]
 800d148:	2201      	movs	r2, #1
 800d14a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800d14e:	68fb      	ldr	r3, [r7, #12]
 800d150:	2200      	movs	r2, #0
 800d152:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800d154:	2301      	movs	r3, #1
 800d156:	e018      	b.n	800d18a <HAL_SD_WriteBlocks_DMA+0x1be>
    }
    else
    {
      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800d158:	f04f 33ff 	mov.w	r3, #4294967295
 800d15c:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800d15e:	683b      	ldr	r3, [r7, #0]
 800d160:	025b      	lsls	r3, r3, #9
 800d162:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 800d164:	2390      	movs	r3, #144	; 0x90
 800d166:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 800d168:	2300      	movs	r3, #0
 800d16a:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 800d16c:	2300      	movs	r3, #0
 800d16e:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 800d170:	2301      	movs	r3, #1
 800d172:	627b      	str	r3, [r7, #36]	; 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 800d174:	68fb      	ldr	r3, [r7, #12]
 800d176:	681b      	ldr	r3, [r3, #0]
 800d178:	f107 0210 	add.w	r2, r7, #16
 800d17c:	4611      	mov	r1, r2
 800d17e:	4618      	mov	r0, r3
 800d180:	f003 f932 	bl	80103e8 <SDIO_ConfigData>

      return HAL_OK;
 800d184:	2300      	movs	r3, #0
 800d186:	e000      	b.n	800d18a <HAL_SD_WriteBlocks_DMA+0x1be>
    }
  }
  else
  {
    return HAL_BUSY;
 800d188:	2302      	movs	r3, #2
  }
}
 800d18a:	4618      	mov	r0, r3
 800d18c:	3730      	adds	r7, #48	; 0x30
 800d18e:	46bd      	mov	sp, r7
 800d190:	bd80      	pop	{r7, pc}
 800d192:	bf00      	nop
 800d194:	0800d97d 	.word	0x0800d97d
 800d198:	0800da19 	.word	0x0800da19
 800d19c:	004005ff 	.word	0x004005ff
 800d1a0:	4225858c 	.word	0x4225858c

0800d1a4 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 800d1a4:	b580      	push	{r7, lr}
 800d1a6:	b084      	sub	sp, #16
 800d1a8:	af00      	add	r7, sp, #0
 800d1aa:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 800d1ac:	687b      	ldr	r3, [r7, #4]
 800d1ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d1b0:	60fb      	str	r3, [r7, #12]

  /* Check for SDIO interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 800d1b2:	687b      	ldr	r3, [r7, #4]
 800d1b4:	681b      	ldr	r3, [r3, #0]
 800d1b6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d1b8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800d1bc:	2b00      	cmp	r3, #0
 800d1be:	d008      	beq.n	800d1d2 <HAL_SD_IRQHandler+0x2e>
 800d1c0:	68fb      	ldr	r3, [r7, #12]
 800d1c2:	f003 0308 	and.w	r3, r3, #8
 800d1c6:	2b00      	cmp	r3, #0
 800d1c8:	d003      	beq.n	800d1d2 <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 800d1ca:	6878      	ldr	r0, [r7, #4]
 800d1cc:	f000 ffc8 	bl	800e160 <SD_Read_IT>
 800d1d0:	e155      	b.n	800d47e <HAL_SD_IRQHandler+0x2da>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) != RESET)
 800d1d2:	687b      	ldr	r3, [r7, #4]
 800d1d4:	681b      	ldr	r3, [r3, #0]
 800d1d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d1d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d1dc:	2b00      	cmp	r3, #0
 800d1de:	f000 808f 	beq.w	800d300 <HAL_SD_IRQHandler+0x15c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DATAEND);
 800d1e2:	687b      	ldr	r3, [r7, #4]
 800d1e4:	681b      	ldr	r3, [r3, #0]
 800d1e6:	f44f 7280 	mov.w	r2, #256	; 0x100
 800d1ea:	639a      	str	r2, [r3, #56]	; 0x38
#if defined(SDIO_STA_STBITERR)
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF | SDIO_IT_STBITERR);
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 800d1ec:	687b      	ldr	r3, [r7, #4]
 800d1ee:	681b      	ldr	r3, [r3, #0]
 800d1f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d1f2:	687a      	ldr	r2, [r7, #4]
 800d1f4:	6812      	ldr	r2, [r2, #0]
 800d1f6:	f423 4341 	bic.w	r3, r3, #49408	; 0xc100
 800d1fa:	f023 033a 	bic.w	r3, r3, #58	; 0x3a
 800d1fe:	63d3      	str	r3, [r2, #60]	; 0x3c
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF);
#endif /* SDIO_STA_STBITERR */

    hsd->Instance->DCTRL &= ~(SDIO_DCTRL_DTEN);
 800d200:	687b      	ldr	r3, [r7, #4]
 800d202:	681b      	ldr	r3, [r3, #0]
 800d204:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d206:	687b      	ldr	r3, [r7, #4]
 800d208:	681b      	ldr	r3, [r3, #0]
 800d20a:	f022 0201 	bic.w	r2, r2, #1
 800d20e:	62da      	str	r2, [r3, #44]	; 0x2c
    
    if((context & SD_CONTEXT_IT) != 0U)
 800d210:	68fb      	ldr	r3, [r7, #12]
 800d212:	f003 0308 	and.w	r3, r3, #8
 800d216:	2b00      	cmp	r3, #0
 800d218:	d039      	beq.n	800d28e <HAL_SD_IRQHandler+0xea>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800d21a:	68fb      	ldr	r3, [r7, #12]
 800d21c:	f003 0302 	and.w	r3, r3, #2
 800d220:	2b00      	cmp	r3, #0
 800d222:	d104      	bne.n	800d22e <HAL_SD_IRQHandler+0x8a>
 800d224:	68fb      	ldr	r3, [r7, #12]
 800d226:	f003 0320 	and.w	r3, r3, #32
 800d22a:	2b00      	cmp	r3, #0
 800d22c:	d011      	beq.n	800d252 <HAL_SD_IRQHandler+0xae>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800d22e:	687b      	ldr	r3, [r7, #4]
 800d230:	681b      	ldr	r3, [r3, #0]
 800d232:	4618      	mov	r0, r3
 800d234:	f003 f9ae 	bl	8010594 <SDMMC_CmdStopTransfer>
 800d238:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 800d23a:	68bb      	ldr	r3, [r7, #8]
 800d23c:	2b00      	cmp	r3, #0
 800d23e:	d008      	beq.n	800d252 <HAL_SD_IRQHandler+0xae>
        {
          hsd->ErrorCode |= errorstate;
 800d240:	687b      	ldr	r3, [r7, #4]
 800d242:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d244:	68bb      	ldr	r3, [r7, #8]
 800d246:	431a      	orrs	r2, r3
 800d248:	687b      	ldr	r3, [r7, #4]
 800d24a:	639a      	str	r2, [r3, #56]	; 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 800d24c:	6878      	ldr	r0, [r7, #4]
 800d24e:	f000 f91f 	bl	800d490 <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800d252:	687b      	ldr	r3, [r7, #4]
 800d254:	681b      	ldr	r3, [r3, #0]
 800d256:	f240 523a 	movw	r2, #1338	; 0x53a
 800d25a:	639a      	str	r2, [r3, #56]	; 0x38

      hsd->State = HAL_SD_STATE_READY;
 800d25c:	687b      	ldr	r3, [r7, #4]
 800d25e:	2201      	movs	r2, #1
 800d260:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800d264:	687b      	ldr	r3, [r7, #4]
 800d266:	2200      	movs	r2, #0
 800d268:	631a      	str	r2, [r3, #48]	; 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800d26a:	68fb      	ldr	r3, [r7, #12]
 800d26c:	f003 0301 	and.w	r3, r3, #1
 800d270:	2b00      	cmp	r3, #0
 800d272:	d104      	bne.n	800d27e <HAL_SD_IRQHandler+0xda>
 800d274:	68fb      	ldr	r3, [r7, #12]
 800d276:	f003 0302 	and.w	r3, r3, #2
 800d27a:	2b00      	cmp	r3, #0
 800d27c:	d003      	beq.n	800d286 <HAL_SD_IRQHandler+0xe2>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 800d27e:	6878      	ldr	r0, [r7, #4]
 800d280:	f003 fe04 	bl	8010e8c <HAL_SD_RxCpltCallback>
 800d284:	e0fb      	b.n	800d47e <HAL_SD_IRQHandler+0x2da>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 800d286:	6878      	ldr	r0, [r7, #4]
 800d288:	f003 fdf6 	bl	8010e78 <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 800d28c:	e0f7      	b.n	800d47e <HAL_SD_IRQHandler+0x2da>
    else if((context & SD_CONTEXT_DMA) != 0U)
 800d28e:	68fb      	ldr	r3, [r7, #12]
 800d290:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d294:	2b00      	cmp	r3, #0
 800d296:	f000 80f2 	beq.w	800d47e <HAL_SD_IRQHandler+0x2da>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 800d29a:	68fb      	ldr	r3, [r7, #12]
 800d29c:	f003 0320 	and.w	r3, r3, #32
 800d2a0:	2b00      	cmp	r3, #0
 800d2a2:	d011      	beq.n	800d2c8 <HAL_SD_IRQHandler+0x124>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800d2a4:	687b      	ldr	r3, [r7, #4]
 800d2a6:	681b      	ldr	r3, [r3, #0]
 800d2a8:	4618      	mov	r0, r3
 800d2aa:	f003 f973 	bl	8010594 <SDMMC_CmdStopTransfer>
 800d2ae:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 800d2b0:	68bb      	ldr	r3, [r7, #8]
 800d2b2:	2b00      	cmp	r3, #0
 800d2b4:	d008      	beq.n	800d2c8 <HAL_SD_IRQHandler+0x124>
          hsd->ErrorCode |= errorstate;
 800d2b6:	687b      	ldr	r3, [r7, #4]
 800d2b8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d2ba:	68bb      	ldr	r3, [r7, #8]
 800d2bc:	431a      	orrs	r2, r3
 800d2be:	687b      	ldr	r3, [r7, #4]
 800d2c0:	639a      	str	r2, [r3, #56]	; 0x38
          HAL_SD_ErrorCallback(hsd);
 800d2c2:	6878      	ldr	r0, [r7, #4]
 800d2c4:	f000 f8e4 	bl	800d490 <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 800d2c8:	68fb      	ldr	r3, [r7, #12]
 800d2ca:	f003 0301 	and.w	r3, r3, #1
 800d2ce:	2b00      	cmp	r3, #0
 800d2d0:	f040 80d5 	bne.w	800d47e <HAL_SD_IRQHandler+0x2da>
 800d2d4:	68fb      	ldr	r3, [r7, #12]
 800d2d6:	f003 0302 	and.w	r3, r3, #2
 800d2da:	2b00      	cmp	r3, #0
 800d2dc:	f040 80cf 	bne.w	800d47e <HAL_SD_IRQHandler+0x2da>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 800d2e0:	687b      	ldr	r3, [r7, #4]
 800d2e2:	681b      	ldr	r3, [r3, #0]
 800d2e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d2e6:	687b      	ldr	r3, [r7, #4]
 800d2e8:	681b      	ldr	r3, [r3, #0]
 800d2ea:	f022 0208 	bic.w	r2, r2, #8
 800d2ee:	62da      	str	r2, [r3, #44]	; 0x2c
        hsd->State = HAL_SD_STATE_READY;
 800d2f0:	687b      	ldr	r3, [r7, #4]
 800d2f2:	2201      	movs	r2, #1
 800d2f4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        HAL_SD_TxCpltCallback(hsd);
 800d2f8:	6878      	ldr	r0, [r7, #4]
 800d2fa:	f003 fdbd 	bl	8010e78 <HAL_SD_TxCpltCallback>
}
 800d2fe:	e0be      	b.n	800d47e <HAL_SD_IRQHandler+0x2da>
  else if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 800d300:	687b      	ldr	r3, [r7, #4]
 800d302:	681b      	ldr	r3, [r3, #0]
 800d304:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d306:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800d30a:	2b00      	cmp	r3, #0
 800d30c:	d008      	beq.n	800d320 <HAL_SD_IRQHandler+0x17c>
 800d30e:	68fb      	ldr	r3, [r7, #12]
 800d310:	f003 0308 	and.w	r3, r3, #8
 800d314:	2b00      	cmp	r3, #0
 800d316:	d003      	beq.n	800d320 <HAL_SD_IRQHandler+0x17c>
    SD_Write_IT(hsd);
 800d318:	6878      	ldr	r0, [r7, #4]
 800d31a:	f000 ff72 	bl	800e202 <SD_Write_IT>
 800d31e:	e0ae      	b.n	800d47e <HAL_SD_IRQHandler+0x2da>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_RXOVERR | SDIO_FLAG_TXUNDERR) != RESET)
 800d320:	687b      	ldr	r3, [r7, #4]
 800d322:	681b      	ldr	r3, [r3, #0]
 800d324:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d326:	f003 033a 	and.w	r3, r3, #58	; 0x3a
 800d32a:	2b00      	cmp	r3, #0
 800d32c:	f000 80a7 	beq.w	800d47e <HAL_SD_IRQHandler+0x2da>
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL) != RESET)
 800d330:	687b      	ldr	r3, [r7, #4]
 800d332:	681b      	ldr	r3, [r3, #0]
 800d334:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d336:	f003 0302 	and.w	r3, r3, #2
 800d33a:	2b00      	cmp	r3, #0
 800d33c:	d005      	beq.n	800d34a <HAL_SD_IRQHandler+0x1a6>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 800d33e:	687b      	ldr	r3, [r7, #4]
 800d340:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d342:	f043 0202 	orr.w	r2, r3, #2
 800d346:	687b      	ldr	r3, [r7, #4]
 800d348:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) != RESET)
 800d34a:	687b      	ldr	r3, [r7, #4]
 800d34c:	681b      	ldr	r3, [r3, #0]
 800d34e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d350:	f003 0308 	and.w	r3, r3, #8
 800d354:	2b00      	cmp	r3, #0
 800d356:	d005      	beq.n	800d364 <HAL_SD_IRQHandler+0x1c0>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800d358:	687b      	ldr	r3, [r7, #4]
 800d35a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d35c:	f043 0208 	orr.w	r2, r3, #8
 800d360:	687b      	ldr	r3, [r7, #4]
 800d362:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR) != RESET)
 800d364:	687b      	ldr	r3, [r7, #4]
 800d366:	681b      	ldr	r3, [r3, #0]
 800d368:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d36a:	f003 0320 	and.w	r3, r3, #32
 800d36e:	2b00      	cmp	r3, #0
 800d370:	d005      	beq.n	800d37e <HAL_SD_IRQHandler+0x1da>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 800d372:	687b      	ldr	r3, [r7, #4]
 800d374:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d376:	f043 0220 	orr.w	r2, r3, #32
 800d37a:	687b      	ldr	r3, [r7, #4]
 800d37c:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR) != RESET)
 800d37e:	687b      	ldr	r3, [r7, #4]
 800d380:	681b      	ldr	r3, [r3, #0]
 800d382:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d384:	f003 0310 	and.w	r3, r3, #16
 800d388:	2b00      	cmp	r3, #0
 800d38a:	d005      	beq.n	800d398 <HAL_SD_IRQHandler+0x1f4>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 800d38c:	687b      	ldr	r3, [r7, #4]
 800d38e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d390:	f043 0210 	orr.w	r2, r3, #16
 800d394:	687b      	ldr	r3, [r7, #4]
 800d396:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800d398:	687b      	ldr	r3, [r7, #4]
 800d39a:	681b      	ldr	r3, [r3, #0]
 800d39c:	f240 523a 	movw	r2, #1338	; 0x53a
 800d3a0:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 800d3a2:	687b      	ldr	r3, [r7, #4]
 800d3a4:	681b      	ldr	r3, [r3, #0]
 800d3a6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800d3a8:	687b      	ldr	r3, [r7, #4]
 800d3aa:	681b      	ldr	r3, [r3, #0]
 800d3ac:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 800d3b0:	63da      	str	r2, [r3, #60]	; 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800d3b2:	687b      	ldr	r3, [r7, #4]
 800d3b4:	681b      	ldr	r3, [r3, #0]
 800d3b6:	4618      	mov	r0, r3
 800d3b8:	f003 f8ec 	bl	8010594 <SDMMC_CmdStopTransfer>
 800d3bc:	4602      	mov	r2, r0
 800d3be:	687b      	ldr	r3, [r7, #4]
 800d3c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d3c2:	431a      	orrs	r2, r3
 800d3c4:	687b      	ldr	r3, [r7, #4]
 800d3c6:	639a      	str	r2, [r3, #56]	; 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 800d3c8:	68fb      	ldr	r3, [r7, #12]
 800d3ca:	f003 0308 	and.w	r3, r3, #8
 800d3ce:	2b00      	cmp	r3, #0
 800d3d0:	d00a      	beq.n	800d3e8 <HAL_SD_IRQHandler+0x244>
      hsd->State = HAL_SD_STATE_READY;
 800d3d2:	687b      	ldr	r3, [r7, #4]
 800d3d4:	2201      	movs	r2, #1
 800d3d6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800d3da:	687b      	ldr	r3, [r7, #4]
 800d3dc:	2200      	movs	r2, #0
 800d3de:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_SD_ErrorCallback(hsd);
 800d3e0:	6878      	ldr	r0, [r7, #4]
 800d3e2:	f000 f855 	bl	800d490 <HAL_SD_ErrorCallback>
}
 800d3e6:	e04a      	b.n	800d47e <HAL_SD_IRQHandler+0x2da>
    else if((context & SD_CONTEXT_DMA) != 0U)
 800d3e8:	68fb      	ldr	r3, [r7, #12]
 800d3ea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d3ee:	2b00      	cmp	r3, #0
 800d3f0:	d045      	beq.n	800d47e <HAL_SD_IRQHandler+0x2da>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800d3f2:	68fb      	ldr	r3, [r7, #12]
 800d3f4:	f003 0310 	and.w	r3, r3, #16
 800d3f8:	2b00      	cmp	r3, #0
 800d3fa:	d104      	bne.n	800d406 <HAL_SD_IRQHandler+0x262>
 800d3fc:	68fb      	ldr	r3, [r7, #12]
 800d3fe:	f003 0320 	and.w	r3, r3, #32
 800d402:	2b00      	cmp	r3, #0
 800d404:	d011      	beq.n	800d42a <HAL_SD_IRQHandler+0x286>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 800d406:	687b      	ldr	r3, [r7, #4]
 800d408:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d40a:	4a1f      	ldr	r2, [pc, #124]	; (800d488 <HAL_SD_IRQHandler+0x2e4>)
 800d40c:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 800d40e:	687b      	ldr	r3, [r7, #4]
 800d410:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d412:	4618      	mov	r0, r3
 800d414:	f7fd f9a6 	bl	800a764 <HAL_DMA_Abort_IT>
 800d418:	4603      	mov	r3, r0
 800d41a:	2b00      	cmp	r3, #0
 800d41c:	d02f      	beq.n	800d47e <HAL_SD_IRQHandler+0x2da>
          SD_DMATxAbort(hsd->hdmatx);
 800d41e:	687b      	ldr	r3, [r7, #4]
 800d420:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d422:	4618      	mov	r0, r3
 800d424:	f000 fb4a 	bl	800dabc <SD_DMATxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 800d428:	e029      	b.n	800d47e <HAL_SD_IRQHandler+0x2da>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800d42a:	68fb      	ldr	r3, [r7, #12]
 800d42c:	f003 0301 	and.w	r3, r3, #1
 800d430:	2b00      	cmp	r3, #0
 800d432:	d104      	bne.n	800d43e <HAL_SD_IRQHandler+0x29a>
 800d434:	68fb      	ldr	r3, [r7, #12]
 800d436:	f003 0302 	and.w	r3, r3, #2
 800d43a:	2b00      	cmp	r3, #0
 800d43c:	d011      	beq.n	800d462 <HAL_SD_IRQHandler+0x2be>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 800d43e:	687b      	ldr	r3, [r7, #4]
 800d440:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d442:	4a12      	ldr	r2, [pc, #72]	; (800d48c <HAL_SD_IRQHandler+0x2e8>)
 800d444:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 800d446:	687b      	ldr	r3, [r7, #4]
 800d448:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d44a:	4618      	mov	r0, r3
 800d44c:	f7fd f98a 	bl	800a764 <HAL_DMA_Abort_IT>
 800d450:	4603      	mov	r3, r0
 800d452:	2b00      	cmp	r3, #0
 800d454:	d013      	beq.n	800d47e <HAL_SD_IRQHandler+0x2da>
          SD_DMARxAbort(hsd->hdmarx);
 800d456:	687b      	ldr	r3, [r7, #4]
 800d458:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d45a:	4618      	mov	r0, r3
 800d45c:	f000 fb65 	bl	800db2a <SD_DMARxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 800d460:	e00d      	b.n	800d47e <HAL_SD_IRQHandler+0x2da>
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800d462:	687b      	ldr	r3, [r7, #4]
 800d464:	2200      	movs	r2, #0
 800d466:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 800d468:	687b      	ldr	r3, [r7, #4]
 800d46a:	2201      	movs	r2, #1
 800d46c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800d470:	687b      	ldr	r3, [r7, #4]
 800d472:	2200      	movs	r2, #0
 800d474:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_SD_AbortCallback(hsd);
 800d476:	6878      	ldr	r0, [r7, #4]
 800d478:	f003 fcf4 	bl	8010e64 <HAL_SD_AbortCallback>
}
 800d47c:	e7ff      	b.n	800d47e <HAL_SD_IRQHandler+0x2da>
 800d47e:	bf00      	nop
 800d480:	3710      	adds	r7, #16
 800d482:	46bd      	mov	sp, r7
 800d484:	bd80      	pop	{r7, pc}
 800d486:	bf00      	nop
 800d488:	0800dabd 	.word	0x0800dabd
 800d48c:	0800db2b 	.word	0x0800db2b

0800d490 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 800d490:	b480      	push	{r7}
 800d492:	b083      	sub	sp, #12
 800d494:	af00      	add	r7, sp, #0
 800d496:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 800d498:	bf00      	nop
 800d49a:	370c      	adds	r7, #12
 800d49c:	46bd      	mov	sp, r7
 800d49e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4a2:	4770      	bx	lr

0800d4a4 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 800d4a4:	b480      	push	{r7}
 800d4a6:	b083      	sub	sp, #12
 800d4a8:	af00      	add	r7, sp, #0
 800d4aa:	6078      	str	r0, [r7, #4]
 800d4ac:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 800d4ae:	687b      	ldr	r3, [r7, #4]
 800d4b0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d4b2:	0f9b      	lsrs	r3, r3, #30
 800d4b4:	b2da      	uxtb	r2, r3
 800d4b6:	683b      	ldr	r3, [r7, #0]
 800d4b8:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 800d4ba:	687b      	ldr	r3, [r7, #4]
 800d4bc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d4be:	0e9b      	lsrs	r3, r3, #26
 800d4c0:	b2db      	uxtb	r3, r3
 800d4c2:	f003 030f 	and.w	r3, r3, #15
 800d4c6:	b2da      	uxtb	r2, r3
 800d4c8:	683b      	ldr	r3, [r7, #0]
 800d4ca:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 800d4cc:	687b      	ldr	r3, [r7, #4]
 800d4ce:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d4d0:	0e1b      	lsrs	r3, r3, #24
 800d4d2:	b2db      	uxtb	r3, r3
 800d4d4:	f003 0303 	and.w	r3, r3, #3
 800d4d8:	b2da      	uxtb	r2, r3
 800d4da:	683b      	ldr	r3, [r7, #0]
 800d4dc:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 800d4de:	687b      	ldr	r3, [r7, #4]
 800d4e0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d4e2:	0c1b      	lsrs	r3, r3, #16
 800d4e4:	b2da      	uxtb	r2, r3
 800d4e6:	683b      	ldr	r3, [r7, #0]
 800d4e8:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 800d4ea:	687b      	ldr	r3, [r7, #4]
 800d4ec:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d4ee:	0a1b      	lsrs	r3, r3, #8
 800d4f0:	b2da      	uxtb	r2, r3
 800d4f2:	683b      	ldr	r3, [r7, #0]
 800d4f4:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 800d4f6:	687b      	ldr	r3, [r7, #4]
 800d4f8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d4fa:	b2da      	uxtb	r2, r3
 800d4fc:	683b      	ldr	r3, [r7, #0]
 800d4fe:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 800d500:	687b      	ldr	r3, [r7, #4]
 800d502:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800d504:	0d1b      	lsrs	r3, r3, #20
 800d506:	b29a      	uxth	r2, r3
 800d508:	683b      	ldr	r3, [r7, #0]
 800d50a:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 800d50c:	687b      	ldr	r3, [r7, #4]
 800d50e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800d510:	0c1b      	lsrs	r3, r3, #16
 800d512:	b2db      	uxtb	r3, r3
 800d514:	f003 030f 	and.w	r3, r3, #15
 800d518:	b2da      	uxtb	r2, r3
 800d51a:	683b      	ldr	r3, [r7, #0]
 800d51c:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 800d51e:	687b      	ldr	r3, [r7, #4]
 800d520:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800d522:	0bdb      	lsrs	r3, r3, #15
 800d524:	b2db      	uxtb	r3, r3
 800d526:	f003 0301 	and.w	r3, r3, #1
 800d52a:	b2da      	uxtb	r2, r3
 800d52c:	683b      	ldr	r3, [r7, #0]
 800d52e:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 800d530:	687b      	ldr	r3, [r7, #4]
 800d532:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800d534:	0b9b      	lsrs	r3, r3, #14
 800d536:	b2db      	uxtb	r3, r3
 800d538:	f003 0301 	and.w	r3, r3, #1
 800d53c:	b2da      	uxtb	r2, r3
 800d53e:	683b      	ldr	r3, [r7, #0]
 800d540:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 800d542:	687b      	ldr	r3, [r7, #4]
 800d544:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800d546:	0b5b      	lsrs	r3, r3, #13
 800d548:	b2db      	uxtb	r3, r3
 800d54a:	f003 0301 	and.w	r3, r3, #1
 800d54e:	b2da      	uxtb	r2, r3
 800d550:	683b      	ldr	r3, [r7, #0]
 800d552:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 800d554:	687b      	ldr	r3, [r7, #4]
 800d556:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800d558:	0b1b      	lsrs	r3, r3, #12
 800d55a:	b2db      	uxtb	r3, r3
 800d55c:	f003 0301 	and.w	r3, r3, #1
 800d560:	b2da      	uxtb	r2, r3
 800d562:	683b      	ldr	r3, [r7, #0]
 800d564:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 800d566:	683b      	ldr	r3, [r7, #0]
 800d568:	2200      	movs	r2, #0
 800d56a:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 800d56c:	687b      	ldr	r3, [r7, #4]
 800d56e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d570:	2b00      	cmp	r3, #0
 800d572:	d163      	bne.n	800d63c <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 800d574:	687b      	ldr	r3, [r7, #4]
 800d576:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800d578:	009a      	lsls	r2, r3, #2
 800d57a:	f640 73fc 	movw	r3, #4092	; 0xffc
 800d57e:	4013      	ands	r3, r2
 800d580:	687a      	ldr	r2, [r7, #4]
 800d582:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 800d584:	0f92      	lsrs	r2, r2, #30
 800d586:	431a      	orrs	r2, r3
 800d588:	683b      	ldr	r3, [r7, #0]
 800d58a:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 800d58c:	687b      	ldr	r3, [r7, #4]
 800d58e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d590:	0edb      	lsrs	r3, r3, #27
 800d592:	b2db      	uxtb	r3, r3
 800d594:	f003 0307 	and.w	r3, r3, #7
 800d598:	b2da      	uxtb	r2, r3
 800d59a:	683b      	ldr	r3, [r7, #0]
 800d59c:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 800d59e:	687b      	ldr	r3, [r7, #4]
 800d5a0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d5a2:	0e1b      	lsrs	r3, r3, #24
 800d5a4:	b2db      	uxtb	r3, r3
 800d5a6:	f003 0307 	and.w	r3, r3, #7
 800d5aa:	b2da      	uxtb	r2, r3
 800d5ac:	683b      	ldr	r3, [r7, #0]
 800d5ae:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 800d5b0:	687b      	ldr	r3, [r7, #4]
 800d5b2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d5b4:	0d5b      	lsrs	r3, r3, #21
 800d5b6:	b2db      	uxtb	r3, r3
 800d5b8:	f003 0307 	and.w	r3, r3, #7
 800d5bc:	b2da      	uxtb	r2, r3
 800d5be:	683b      	ldr	r3, [r7, #0]
 800d5c0:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 800d5c2:	687b      	ldr	r3, [r7, #4]
 800d5c4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d5c6:	0c9b      	lsrs	r3, r3, #18
 800d5c8:	b2db      	uxtb	r3, r3
 800d5ca:	f003 0307 	and.w	r3, r3, #7
 800d5ce:	b2da      	uxtb	r2, r3
 800d5d0:	683b      	ldr	r3, [r7, #0]
 800d5d2:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 800d5d4:	687b      	ldr	r3, [r7, #4]
 800d5d6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d5d8:	0bdb      	lsrs	r3, r3, #15
 800d5da:	b2db      	uxtb	r3, r3
 800d5dc:	f003 0307 	and.w	r3, r3, #7
 800d5e0:	b2da      	uxtb	r2, r3
 800d5e2:	683b      	ldr	r3, [r7, #0]
 800d5e4:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 800d5e6:	683b      	ldr	r3, [r7, #0]
 800d5e8:	691b      	ldr	r3, [r3, #16]
 800d5ea:	1c5a      	adds	r2, r3, #1
 800d5ec:	687b      	ldr	r3, [r7, #4]
 800d5ee:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 800d5f0:	683b      	ldr	r3, [r7, #0]
 800d5f2:	7e1b      	ldrb	r3, [r3, #24]
 800d5f4:	b2db      	uxtb	r3, r3
 800d5f6:	f003 0307 	and.w	r3, r3, #7
 800d5fa:	3302      	adds	r3, #2
 800d5fc:	2201      	movs	r2, #1
 800d5fe:	fa02 f303 	lsl.w	r3, r2, r3
 800d602:	687a      	ldr	r2, [r7, #4]
 800d604:	6d52      	ldr	r2, [r2, #84]	; 0x54
 800d606:	fb02 f203 	mul.w	r2, r2, r3
 800d60a:	687b      	ldr	r3, [r7, #4]
 800d60c:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 800d60e:	683b      	ldr	r3, [r7, #0]
 800d610:	7a1b      	ldrb	r3, [r3, #8]
 800d612:	b2db      	uxtb	r3, r3
 800d614:	f003 030f 	and.w	r3, r3, #15
 800d618:	2201      	movs	r2, #1
 800d61a:	409a      	lsls	r2, r3
 800d61c:	687b      	ldr	r3, [r7, #4]
 800d61e:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 800d620:	687b      	ldr	r3, [r7, #4]
 800d622:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d624:	687a      	ldr	r2, [r7, #4]
 800d626:	6d92      	ldr	r2, [r2, #88]	; 0x58
 800d628:	0a52      	lsrs	r2, r2, #9
 800d62a:	fb02 f203 	mul.w	r2, r2, r3
 800d62e:	687b      	ldr	r3, [r7, #4]
 800d630:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 800d632:	687b      	ldr	r3, [r7, #4]
 800d634:	f44f 7200 	mov.w	r2, #512	; 0x200
 800d638:	661a      	str	r2, [r3, #96]	; 0x60
 800d63a:	e031      	b.n	800d6a0 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 800d63c:	687b      	ldr	r3, [r7, #4]
 800d63e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d640:	2b01      	cmp	r3, #1
 800d642:	d11d      	bne.n	800d680 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 800d644:	687b      	ldr	r3, [r7, #4]
 800d646:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800d648:	041b      	lsls	r3, r3, #16
 800d64a:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 800d64e:	687b      	ldr	r3, [r7, #4]
 800d650:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d652:	0c1b      	lsrs	r3, r3, #16
 800d654:	431a      	orrs	r2, r3
 800d656:	683b      	ldr	r3, [r7, #0]
 800d658:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 800d65a:	683b      	ldr	r3, [r7, #0]
 800d65c:	691b      	ldr	r3, [r3, #16]
 800d65e:	3301      	adds	r3, #1
 800d660:	029a      	lsls	r2, r3, #10
 800d662:	687b      	ldr	r3, [r7, #4]
 800d664:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 800d666:	687b      	ldr	r3, [r7, #4]
 800d668:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800d66a:	687b      	ldr	r3, [r7, #4]
 800d66c:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 800d66e:	687b      	ldr	r3, [r7, #4]
 800d670:	f44f 7200 	mov.w	r2, #512	; 0x200
 800d674:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 800d676:	687b      	ldr	r3, [r7, #4]
 800d678:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800d67a:	687b      	ldr	r3, [r7, #4]
 800d67c:	661a      	str	r2, [r3, #96]	; 0x60
 800d67e:	e00f      	b.n	800d6a0 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800d680:	687b      	ldr	r3, [r7, #4]
 800d682:	681b      	ldr	r3, [r3, #0]
 800d684:	4a58      	ldr	r2, [pc, #352]	; (800d7e8 <HAL_SD_GetCardCSD+0x344>)
 800d686:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800d688:	687b      	ldr	r3, [r7, #4]
 800d68a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d68c:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800d690:	687b      	ldr	r3, [r7, #4]
 800d692:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 800d694:	687b      	ldr	r3, [r7, #4]
 800d696:	2201      	movs	r2, #1
 800d698:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800d69c:	2301      	movs	r3, #1
 800d69e:	e09d      	b.n	800d7dc <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 800d6a0:	687b      	ldr	r3, [r7, #4]
 800d6a2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d6a4:	0b9b      	lsrs	r3, r3, #14
 800d6a6:	b2db      	uxtb	r3, r3
 800d6a8:	f003 0301 	and.w	r3, r3, #1
 800d6ac:	b2da      	uxtb	r2, r3
 800d6ae:	683b      	ldr	r3, [r7, #0]
 800d6b0:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 800d6b2:	687b      	ldr	r3, [r7, #4]
 800d6b4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d6b6:	09db      	lsrs	r3, r3, #7
 800d6b8:	b2db      	uxtb	r3, r3
 800d6ba:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d6be:	b2da      	uxtb	r2, r3
 800d6c0:	683b      	ldr	r3, [r7, #0]
 800d6c2:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 800d6c4:	687b      	ldr	r3, [r7, #4]
 800d6c6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d6c8:	b2db      	uxtb	r3, r3
 800d6ca:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d6ce:	b2da      	uxtb	r2, r3
 800d6d0:	683b      	ldr	r3, [r7, #0]
 800d6d2:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 800d6d4:	687b      	ldr	r3, [r7, #4]
 800d6d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d6d8:	0fdb      	lsrs	r3, r3, #31
 800d6da:	b2da      	uxtb	r2, r3
 800d6dc:	683b      	ldr	r3, [r7, #0]
 800d6de:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 800d6e0:	687b      	ldr	r3, [r7, #4]
 800d6e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d6e4:	0f5b      	lsrs	r3, r3, #29
 800d6e6:	b2db      	uxtb	r3, r3
 800d6e8:	f003 0303 	and.w	r3, r3, #3
 800d6ec:	b2da      	uxtb	r2, r3
 800d6ee:	683b      	ldr	r3, [r7, #0]
 800d6f0:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 800d6f2:	687b      	ldr	r3, [r7, #4]
 800d6f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d6f6:	0e9b      	lsrs	r3, r3, #26
 800d6f8:	b2db      	uxtb	r3, r3
 800d6fa:	f003 0307 	and.w	r3, r3, #7
 800d6fe:	b2da      	uxtb	r2, r3
 800d700:	683b      	ldr	r3, [r7, #0]
 800d702:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 800d704:	687b      	ldr	r3, [r7, #4]
 800d706:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d708:	0d9b      	lsrs	r3, r3, #22
 800d70a:	b2db      	uxtb	r3, r3
 800d70c:	f003 030f 	and.w	r3, r3, #15
 800d710:	b2da      	uxtb	r2, r3
 800d712:	683b      	ldr	r3, [r7, #0]
 800d714:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 800d716:	687b      	ldr	r3, [r7, #4]
 800d718:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d71a:	0d5b      	lsrs	r3, r3, #21
 800d71c:	b2db      	uxtb	r3, r3
 800d71e:	f003 0301 	and.w	r3, r3, #1
 800d722:	b2da      	uxtb	r2, r3
 800d724:	683b      	ldr	r3, [r7, #0]
 800d726:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 800d72a:	683b      	ldr	r3, [r7, #0]
 800d72c:	2200      	movs	r2, #0
 800d72e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 800d732:	687b      	ldr	r3, [r7, #4]
 800d734:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d736:	0c1b      	lsrs	r3, r3, #16
 800d738:	b2db      	uxtb	r3, r3
 800d73a:	f003 0301 	and.w	r3, r3, #1
 800d73e:	b2da      	uxtb	r2, r3
 800d740:	683b      	ldr	r3, [r7, #0]
 800d742:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 800d746:	687b      	ldr	r3, [r7, #4]
 800d748:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d74a:	0bdb      	lsrs	r3, r3, #15
 800d74c:	b2db      	uxtb	r3, r3
 800d74e:	f003 0301 	and.w	r3, r3, #1
 800d752:	b2da      	uxtb	r2, r3
 800d754:	683b      	ldr	r3, [r7, #0]
 800d756:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 800d75a:	687b      	ldr	r3, [r7, #4]
 800d75c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d75e:	0b9b      	lsrs	r3, r3, #14
 800d760:	b2db      	uxtb	r3, r3
 800d762:	f003 0301 	and.w	r3, r3, #1
 800d766:	b2da      	uxtb	r2, r3
 800d768:	683b      	ldr	r3, [r7, #0]
 800d76a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 800d76e:	687b      	ldr	r3, [r7, #4]
 800d770:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d772:	0b5b      	lsrs	r3, r3, #13
 800d774:	b2db      	uxtb	r3, r3
 800d776:	f003 0301 	and.w	r3, r3, #1
 800d77a:	b2da      	uxtb	r2, r3
 800d77c:	683b      	ldr	r3, [r7, #0]
 800d77e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 800d782:	687b      	ldr	r3, [r7, #4]
 800d784:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d786:	0b1b      	lsrs	r3, r3, #12
 800d788:	b2db      	uxtb	r3, r3
 800d78a:	f003 0301 	and.w	r3, r3, #1
 800d78e:	b2da      	uxtb	r2, r3
 800d790:	683b      	ldr	r3, [r7, #0]
 800d792:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 800d796:	687b      	ldr	r3, [r7, #4]
 800d798:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d79a:	0a9b      	lsrs	r3, r3, #10
 800d79c:	b2db      	uxtb	r3, r3
 800d79e:	f003 0303 	and.w	r3, r3, #3
 800d7a2:	b2da      	uxtb	r2, r3
 800d7a4:	683b      	ldr	r3, [r7, #0]
 800d7a6:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 800d7aa:	687b      	ldr	r3, [r7, #4]
 800d7ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d7ae:	0a1b      	lsrs	r3, r3, #8
 800d7b0:	b2db      	uxtb	r3, r3
 800d7b2:	f003 0303 	and.w	r3, r3, #3
 800d7b6:	b2da      	uxtb	r2, r3
 800d7b8:	683b      	ldr	r3, [r7, #0]
 800d7ba:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 800d7be:	687b      	ldr	r3, [r7, #4]
 800d7c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d7c2:	085b      	lsrs	r3, r3, #1
 800d7c4:	b2db      	uxtb	r3, r3
 800d7c6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d7ca:	b2da      	uxtb	r2, r3
 800d7cc:	683b      	ldr	r3, [r7, #0]
 800d7ce:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 800d7d2:	683b      	ldr	r3, [r7, #0]
 800d7d4:	2201      	movs	r2, #1
 800d7d6:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 800d7da:	2300      	movs	r3, #0
}
 800d7dc:	4618      	mov	r0, r3
 800d7de:	370c      	adds	r7, #12
 800d7e0:	46bd      	mov	sp, r7
 800d7e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7e6:	4770      	bx	lr
 800d7e8:	004005ff 	.word	0x004005ff

0800d7ec <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 800d7ec:	b480      	push	{r7}
 800d7ee:	b083      	sub	sp, #12
 800d7f0:	af00      	add	r7, sp, #0
 800d7f2:	6078      	str	r0, [r7, #4]
 800d7f4:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 800d7f6:	687b      	ldr	r3, [r7, #4]
 800d7f8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800d7fa:	683b      	ldr	r3, [r7, #0]
 800d7fc:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 800d7fe:	687b      	ldr	r3, [r7, #4]
 800d800:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800d802:	683b      	ldr	r3, [r7, #0]
 800d804:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 800d806:	687b      	ldr	r3, [r7, #4]
 800d808:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800d80a:	683b      	ldr	r3, [r7, #0]
 800d80c:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 800d80e:	687b      	ldr	r3, [r7, #4]
 800d810:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800d812:	683b      	ldr	r3, [r7, #0]
 800d814:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 800d816:	687b      	ldr	r3, [r7, #4]
 800d818:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800d81a:	683b      	ldr	r3, [r7, #0]
 800d81c:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 800d81e:	687b      	ldr	r3, [r7, #4]
 800d820:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800d822:	683b      	ldr	r3, [r7, #0]
 800d824:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 800d826:	687b      	ldr	r3, [r7, #4]
 800d828:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800d82a:	683b      	ldr	r3, [r7, #0]
 800d82c:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 800d82e:	687b      	ldr	r3, [r7, #4]
 800d830:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800d832:	683b      	ldr	r3, [r7, #0]
 800d834:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 800d836:	2300      	movs	r3, #0
}
 800d838:	4618      	mov	r0, r3
 800d83a:	370c      	adds	r7, #12
 800d83c:	46bd      	mov	sp, r7
 800d83e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d842:	4770      	bx	lr

0800d844 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDIO_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDIO_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 800d844:	b5b0      	push	{r4, r5, r7, lr}
 800d846:	b08e      	sub	sp, #56	; 0x38
 800d848:	af04      	add	r7, sp, #16
 800d84a:	6078      	str	r0, [r7, #4]
 800d84c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 800d84e:	687b      	ldr	r3, [r7, #4]
 800d850:	2203      	movs	r2, #3
 800d852:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 800d856:	687b      	ldr	r3, [r7, #4]
 800d858:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d85a:	2b03      	cmp	r3, #3
 800d85c:	d02e      	beq.n	800d8bc <HAL_SD_ConfigWideBusOperation+0x78>
  {
    if(WideMode == SDIO_BUS_WIDE_8B)
 800d85e:	683b      	ldr	r3, [r7, #0]
 800d860:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800d864:	d106      	bne.n	800d874 <HAL_SD_ConfigWideBusOperation+0x30>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800d866:	687b      	ldr	r3, [r7, #4]
 800d868:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d86a:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800d86e:	687b      	ldr	r3, [r7, #4]
 800d870:	639a      	str	r2, [r3, #56]	; 0x38
 800d872:	e029      	b.n	800d8c8 <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else if(WideMode == SDIO_BUS_WIDE_4B)
 800d874:	683b      	ldr	r3, [r7, #0]
 800d876:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800d87a:	d10a      	bne.n	800d892 <HAL_SD_ConfigWideBusOperation+0x4e>
    {
      errorstate = SD_WideBus_Enable(hsd);
 800d87c:	6878      	ldr	r0, [r7, #4]
 800d87e:	f000 fb0f 	bl	800dea0 <SD_WideBus_Enable>
 800d882:	6278      	str	r0, [r7, #36]	; 0x24

      hsd->ErrorCode |= errorstate;
 800d884:	687b      	ldr	r3, [r7, #4]
 800d886:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d888:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d88a:	431a      	orrs	r2, r3
 800d88c:	687b      	ldr	r3, [r7, #4]
 800d88e:	639a      	str	r2, [r3, #56]	; 0x38
 800d890:	e01a      	b.n	800d8c8 <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else if(WideMode == SDIO_BUS_WIDE_1B)
 800d892:	683b      	ldr	r3, [r7, #0]
 800d894:	2b00      	cmp	r3, #0
 800d896:	d10a      	bne.n	800d8ae <HAL_SD_ConfigWideBusOperation+0x6a>
    {
      errorstate = SD_WideBus_Disable(hsd);
 800d898:	6878      	ldr	r0, [r7, #4]
 800d89a:	f000 fb4c 	bl	800df36 <SD_WideBus_Disable>
 800d89e:	6278      	str	r0, [r7, #36]	; 0x24

      hsd->ErrorCode |= errorstate;
 800d8a0:	687b      	ldr	r3, [r7, #4]
 800d8a2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d8a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d8a6:	431a      	orrs	r2, r3
 800d8a8:	687b      	ldr	r3, [r7, #4]
 800d8aa:	639a      	str	r2, [r3, #56]	; 0x38
 800d8ac:	e00c      	b.n	800d8c8 <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800d8ae:	687b      	ldr	r3, [r7, #4]
 800d8b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d8b2:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800d8b6:	687b      	ldr	r3, [r7, #4]
 800d8b8:	639a      	str	r2, [r3, #56]	; 0x38
 800d8ba:	e005      	b.n	800d8c8 <HAL_SD_ConfigWideBusOperation+0x84>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800d8bc:	687b      	ldr	r3, [r7, #4]
 800d8be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d8c0:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800d8c4:	687b      	ldr	r3, [r7, #4]
 800d8c6:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800d8c8:	687b      	ldr	r3, [r7, #4]
 800d8ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d8cc:	2b00      	cmp	r3, #0
 800d8ce:	d009      	beq.n	800d8e4 <HAL_SD_ConfigWideBusOperation+0xa0>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800d8d0:	687b      	ldr	r3, [r7, #4]
 800d8d2:	681b      	ldr	r3, [r3, #0]
 800d8d4:	4a18      	ldr	r2, [pc, #96]	; (800d938 <HAL_SD_ConfigWideBusOperation+0xf4>)
 800d8d6:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 800d8d8:	687b      	ldr	r3, [r7, #4]
 800d8da:	2201      	movs	r2, #1
 800d8dc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800d8e0:	2301      	movs	r3, #1
 800d8e2:	e024      	b.n	800d92e <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDIO peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 800d8e4:	687b      	ldr	r3, [r7, #4]
 800d8e6:	685b      	ldr	r3, [r3, #4]
 800d8e8:	60fb      	str	r3, [r7, #12]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 800d8ea:	687b      	ldr	r3, [r7, #4]
 800d8ec:	689b      	ldr	r3, [r3, #8]
 800d8ee:	613b      	str	r3, [r7, #16]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 800d8f0:	687b      	ldr	r3, [r7, #4]
 800d8f2:	68db      	ldr	r3, [r3, #12]
 800d8f4:	617b      	str	r3, [r7, #20]
    Init.BusWide             = WideMode;
 800d8f6:	683b      	ldr	r3, [r7, #0]
 800d8f8:	61bb      	str	r3, [r7, #24]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 800d8fa:	687b      	ldr	r3, [r7, #4]
 800d8fc:	695b      	ldr	r3, [r3, #20]
 800d8fe:	61fb      	str	r3, [r7, #28]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 800d900:	687b      	ldr	r3, [r7, #4]
 800d902:	699b      	ldr	r3, [r3, #24]
 800d904:	623b      	str	r3, [r7, #32]
    (void)SDIO_Init(hsd->Instance, Init);
 800d906:	687b      	ldr	r3, [r7, #4]
 800d908:	681d      	ldr	r5, [r3, #0]
 800d90a:	466c      	mov	r4, sp
 800d90c:	f107 0318 	add.w	r3, r7, #24
 800d910:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800d914:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800d918:	f107 030c 	add.w	r3, r7, #12
 800d91c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800d91e:	4628      	mov	r0, r5
 800d920:	f002 fcb2 	bl	8010288 <SDIO_Init>
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 800d924:	687b      	ldr	r3, [r7, #4]
 800d926:	2201      	movs	r2, #1
 800d928:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800d92c:	2300      	movs	r3, #0
}
 800d92e:	4618      	mov	r0, r3
 800d930:	3728      	adds	r7, #40	; 0x28
 800d932:	46bd      	mov	sp, r7
 800d934:	bdb0      	pop	{r4, r5, r7, pc}
 800d936:	bf00      	nop
 800d938:	004005ff 	.word	0x004005ff

0800d93c <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 800d93c:	b580      	push	{r7, lr}
 800d93e:	b086      	sub	sp, #24
 800d940:	af00      	add	r7, sp, #0
 800d942:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 800d944:	2300      	movs	r3, #0
 800d946:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 800d948:	f107 030c 	add.w	r3, r7, #12
 800d94c:	4619      	mov	r1, r3
 800d94e:	6878      	ldr	r0, [r7, #4]
 800d950:	f000 fa7e 	bl	800de50 <SD_SendStatus>
 800d954:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800d956:	697b      	ldr	r3, [r7, #20]
 800d958:	2b00      	cmp	r3, #0
 800d95a:	d005      	beq.n	800d968 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 800d95c:	687b      	ldr	r3, [r7, #4]
 800d95e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d960:	697b      	ldr	r3, [r7, #20]
 800d962:	431a      	orrs	r2, r3
 800d964:	687b      	ldr	r3, [r7, #4]
 800d966:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 800d968:	68fb      	ldr	r3, [r7, #12]
 800d96a:	0a5b      	lsrs	r3, r3, #9
 800d96c:	f003 030f 	and.w	r3, r3, #15
 800d970:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 800d972:	693b      	ldr	r3, [r7, #16]
}
 800d974:	4618      	mov	r0, r3
 800d976:	3718      	adds	r7, #24
 800d978:	46bd      	mov	sp, r7
 800d97a:	bd80      	pop	{r7, pc}

0800d97c <SD_DMATransmitCplt>:
  * @brief  DMA SD transmit process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800d97c:	b480      	push	{r7}
 800d97e:	b085      	sub	sp, #20
 800d980:	af00      	add	r7, sp, #0
 800d982:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800d984:	687b      	ldr	r3, [r7, #4]
 800d986:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d988:	60fb      	str	r3, [r7, #12]

  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DATAEND));
 800d98a:	68fb      	ldr	r3, [r7, #12]
 800d98c:	681b      	ldr	r3, [r3, #0]
 800d98e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800d990:	68fb      	ldr	r3, [r7, #12]
 800d992:	681b      	ldr	r3, [r3, #0]
 800d994:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800d998:	63da      	str	r2, [r3, #60]	; 0x3c
}
 800d99a:	bf00      	nop
 800d99c:	3714      	adds	r7, #20
 800d99e:	46bd      	mov	sp, r7
 800d9a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9a4:	4770      	bx	lr

0800d9a6 <SD_DMAReceiveCplt>:
  * @brief  DMA SD receive process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800d9a6:	b580      	push	{r7, lr}
 800d9a8:	b084      	sub	sp, #16
 800d9aa:	af00      	add	r7, sp, #0
 800d9ac:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800d9ae:	687b      	ldr	r3, [r7, #4]
 800d9b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d9b2:	60fb      	str	r3, [r7, #12]
  uint32_t errorstate;

  /* Send stop command in multiblock write */
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 800d9b4:	68fb      	ldr	r3, [r7, #12]
 800d9b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d9b8:	2b82      	cmp	r3, #130	; 0x82
 800d9ba:	d111      	bne.n	800d9e0 <SD_DMAReceiveCplt+0x3a>
  {
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800d9bc:	68fb      	ldr	r3, [r7, #12]
 800d9be:	681b      	ldr	r3, [r3, #0]
 800d9c0:	4618      	mov	r0, r3
 800d9c2:	f002 fde7 	bl	8010594 <SDMMC_CmdStopTransfer>
 800d9c6:	60b8      	str	r0, [r7, #8]
    if(errorstate != HAL_SD_ERROR_NONE)
 800d9c8:	68bb      	ldr	r3, [r7, #8]
 800d9ca:	2b00      	cmp	r3, #0
 800d9cc:	d008      	beq.n	800d9e0 <SD_DMAReceiveCplt+0x3a>
    {
      hsd->ErrorCode |= errorstate;
 800d9ce:	68fb      	ldr	r3, [r7, #12]
 800d9d0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d9d2:	68bb      	ldr	r3, [r7, #8]
 800d9d4:	431a      	orrs	r2, r3
 800d9d6:	68fb      	ldr	r3, [r7, #12]
 800d9d8:	639a      	str	r2, [r3, #56]	; 0x38
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
      hsd->ErrorCallback(hsd);
#else
      HAL_SD_ErrorCallback(hsd);
 800d9da:	68f8      	ldr	r0, [r7, #12]
 800d9dc:	f7ff fd58 	bl	800d490 <HAL_SD_ErrorCallback>
    }
  }

  /* Disable the DMA transfer for transmit request by setting the DMAEN bit
  in the SD DCTRL register */
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 800d9e0:	68fb      	ldr	r3, [r7, #12]
 800d9e2:	681b      	ldr	r3, [r3, #0]
 800d9e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d9e6:	68fb      	ldr	r3, [r7, #12]
 800d9e8:	681b      	ldr	r3, [r3, #0]
 800d9ea:	f022 0208 	bic.w	r2, r2, #8
 800d9ee:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Clear all the static flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800d9f0:	68fb      	ldr	r3, [r7, #12]
 800d9f2:	681b      	ldr	r3, [r3, #0]
 800d9f4:	f240 523a 	movw	r2, #1338	; 0x53a
 800d9f8:	639a      	str	r2, [r3, #56]	; 0x38

  hsd->State = HAL_SD_STATE_READY;
 800d9fa:	68fb      	ldr	r3, [r7, #12]
 800d9fc:	2201      	movs	r2, #1
 800d9fe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800da02:	68fb      	ldr	r3, [r7, #12]
 800da04:	2200      	movs	r2, #0
 800da06:	631a      	str	r2, [r3, #48]	; 0x30

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
  hsd->RxCpltCallback(hsd);
#else
  HAL_SD_RxCpltCallback(hsd);
 800da08:	68f8      	ldr	r0, [r7, #12]
 800da0a:	f003 fa3f 	bl	8010e8c <HAL_SD_RxCpltCallback>
#endif
}
 800da0e:	bf00      	nop
 800da10:	3710      	adds	r7, #16
 800da12:	46bd      	mov	sp, r7
 800da14:	bd80      	pop	{r7, pc}
	...

0800da18 <SD_DMAError>:
  * @brief  DMA SD communication error callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAError(DMA_HandleTypeDef *hdma)
{
 800da18:	b580      	push	{r7, lr}
 800da1a:	b086      	sub	sp, #24
 800da1c:	af00      	add	r7, sp, #0
 800da1e:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800da20:	687b      	ldr	r3, [r7, #4]
 800da22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800da24:	617b      	str	r3, [r7, #20]
  HAL_SD_CardStateTypeDef CardState;
  uint32_t RxErrorCode, TxErrorCode;

  /* if DMA error is FIFO error ignore it */
  if(HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 800da26:	6878      	ldr	r0, [r7, #4]
 800da28:	f7fd f848 	bl	800aabc <HAL_DMA_GetError>
 800da2c:	4603      	mov	r3, r0
 800da2e:	2b02      	cmp	r3, #2
 800da30:	d03e      	beq.n	800dab0 <SD_DMAError+0x98>
  {
    RxErrorCode = hsd->hdmarx->ErrorCode;
 800da32:	697b      	ldr	r3, [r7, #20]
 800da34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800da36:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800da38:	613b      	str	r3, [r7, #16]
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 800da3a:	697b      	ldr	r3, [r7, #20]
 800da3c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800da3e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800da40:	60fb      	str	r3, [r7, #12]
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 800da42:	693b      	ldr	r3, [r7, #16]
 800da44:	2b01      	cmp	r3, #1
 800da46:	d002      	beq.n	800da4e <SD_DMAError+0x36>
 800da48:	68fb      	ldr	r3, [r7, #12]
 800da4a:	2b01      	cmp	r3, #1
 800da4c:	d12d      	bne.n	800daaa <SD_DMAError+0x92>
    {
      /* Clear All flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800da4e:	697b      	ldr	r3, [r7, #20]
 800da50:	681b      	ldr	r3, [r3, #0]
 800da52:	4a19      	ldr	r2, [pc, #100]	; (800dab8 <SD_DMAError+0xa0>)
 800da54:	639a      	str	r2, [r3, #56]	; 0x38

      /* Disable All interrupts */
      __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 800da56:	697b      	ldr	r3, [r7, #20]
 800da58:	681b      	ldr	r3, [r3, #0]
 800da5a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800da5c:	697b      	ldr	r3, [r7, #20]
 800da5e:	681b      	ldr	r3, [r3, #0]
 800da60:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 800da64:	63da      	str	r2, [r3, #60]	; 0x3c
        SDIO_IT_TXUNDERR| SDIO_IT_RXOVERR);

      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800da66:	697b      	ldr	r3, [r7, #20]
 800da68:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800da6a:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800da6e:	697b      	ldr	r3, [r7, #20]
 800da70:	639a      	str	r2, [r3, #56]	; 0x38
      CardState = HAL_SD_GetCardState(hsd);
 800da72:	6978      	ldr	r0, [r7, #20]
 800da74:	f7ff ff62 	bl	800d93c <HAL_SD_GetCardState>
 800da78:	60b8      	str	r0, [r7, #8]
      if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800da7a:	68bb      	ldr	r3, [r7, #8]
 800da7c:	2b06      	cmp	r3, #6
 800da7e:	d002      	beq.n	800da86 <SD_DMAError+0x6e>
 800da80:	68bb      	ldr	r3, [r7, #8]
 800da82:	2b05      	cmp	r3, #5
 800da84:	d10a      	bne.n	800da9c <SD_DMAError+0x84>
      {
        hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800da86:	697b      	ldr	r3, [r7, #20]
 800da88:	681b      	ldr	r3, [r3, #0]
 800da8a:	4618      	mov	r0, r3
 800da8c:	f002 fd82 	bl	8010594 <SDMMC_CmdStopTransfer>
 800da90:	4602      	mov	r2, r0
 800da92:	697b      	ldr	r3, [r7, #20]
 800da94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800da96:	431a      	orrs	r2, r3
 800da98:	697b      	ldr	r3, [r7, #20]
 800da9a:	639a      	str	r2, [r3, #56]	; 0x38
      }

      hsd->State= HAL_SD_STATE_READY;
 800da9c:	697b      	ldr	r3, [r7, #20]
 800da9e:	2201      	movs	r2, #1
 800daa0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800daa4:	697b      	ldr	r3, [r7, #20]
 800daa6:	2200      	movs	r2, #0
 800daa8:	631a      	str	r2, [r3, #48]	; 0x30
    }

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
 800daaa:	6978      	ldr	r0, [r7, #20]
 800daac:	f7ff fcf0 	bl	800d490 <HAL_SD_ErrorCallback>
#endif
  }
}
 800dab0:	bf00      	nop
 800dab2:	3718      	adds	r7, #24
 800dab4:	46bd      	mov	sp, r7
 800dab6:	bd80      	pop	{r7, pc}
 800dab8:	004005ff 	.word	0x004005ff

0800dabc <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)
{
 800dabc:	b580      	push	{r7, lr}
 800dabe:	b084      	sub	sp, #16
 800dac0:	af00      	add	r7, sp, #0
 800dac2:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800dac4:	687b      	ldr	r3, [r7, #4]
 800dac6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dac8:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800daca:	68fb      	ldr	r3, [r7, #12]
 800dacc:	681b      	ldr	r3, [r3, #0]
 800dace:	f240 523a 	movw	r2, #1338	; 0x53a
 800dad2:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 800dad4:	68f8      	ldr	r0, [r7, #12]
 800dad6:	f7ff ff31 	bl	800d93c <HAL_SD_GetCardState>
 800dada:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 800dadc:	68fb      	ldr	r3, [r7, #12]
 800dade:	2201      	movs	r2, #1
 800dae0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800dae4:	68fb      	ldr	r3, [r7, #12]
 800dae6:	2200      	movs	r2, #0
 800dae8:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800daea:	68bb      	ldr	r3, [r7, #8]
 800daec:	2b06      	cmp	r3, #6
 800daee:	d002      	beq.n	800daf6 <SD_DMATxAbort+0x3a>
 800daf0:	68bb      	ldr	r3, [r7, #8]
 800daf2:	2b05      	cmp	r3, #5
 800daf4:	d10a      	bne.n	800db0c <SD_DMATxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800daf6:	68fb      	ldr	r3, [r7, #12]
 800daf8:	681b      	ldr	r3, [r3, #0]
 800dafa:	4618      	mov	r0, r3
 800dafc:	f002 fd4a 	bl	8010594 <SDMMC_CmdStopTransfer>
 800db00:	4602      	mov	r2, r0
 800db02:	68fb      	ldr	r3, [r7, #12]
 800db04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800db06:	431a      	orrs	r2, r3
 800db08:	68fb      	ldr	r3, [r7, #12]
 800db0a:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 800db0c:	68fb      	ldr	r3, [r7, #12]
 800db0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800db10:	2b00      	cmp	r3, #0
 800db12:	d103      	bne.n	800db1c <SD_DMATxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 800db14:	68f8      	ldr	r0, [r7, #12]
 800db16:	f003 f9a5 	bl	8010e64 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 800db1a:	e002      	b.n	800db22 <SD_DMATxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 800db1c:	68f8      	ldr	r0, [r7, #12]
 800db1e:	f7ff fcb7 	bl	800d490 <HAL_SD_ErrorCallback>
}
 800db22:	bf00      	nop
 800db24:	3710      	adds	r7, #16
 800db26:	46bd      	mov	sp, r7
 800db28:	bd80      	pop	{r7, pc}

0800db2a <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)
{
 800db2a:	b580      	push	{r7, lr}
 800db2c:	b084      	sub	sp, #16
 800db2e:	af00      	add	r7, sp, #0
 800db30:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800db32:	687b      	ldr	r3, [r7, #4]
 800db34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800db36:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800db38:	68fb      	ldr	r3, [r7, #12]
 800db3a:	681b      	ldr	r3, [r3, #0]
 800db3c:	f240 523a 	movw	r2, #1338	; 0x53a
 800db40:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 800db42:	68f8      	ldr	r0, [r7, #12]
 800db44:	f7ff fefa 	bl	800d93c <HAL_SD_GetCardState>
 800db48:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 800db4a:	68fb      	ldr	r3, [r7, #12]
 800db4c:	2201      	movs	r2, #1
 800db4e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800db52:	68fb      	ldr	r3, [r7, #12]
 800db54:	2200      	movs	r2, #0
 800db56:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800db58:	68bb      	ldr	r3, [r7, #8]
 800db5a:	2b06      	cmp	r3, #6
 800db5c:	d002      	beq.n	800db64 <SD_DMARxAbort+0x3a>
 800db5e:	68bb      	ldr	r3, [r7, #8]
 800db60:	2b05      	cmp	r3, #5
 800db62:	d10a      	bne.n	800db7a <SD_DMARxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800db64:	68fb      	ldr	r3, [r7, #12]
 800db66:	681b      	ldr	r3, [r3, #0]
 800db68:	4618      	mov	r0, r3
 800db6a:	f002 fd13 	bl	8010594 <SDMMC_CmdStopTransfer>
 800db6e:	4602      	mov	r2, r0
 800db70:	68fb      	ldr	r3, [r7, #12]
 800db72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800db74:	431a      	orrs	r2, r3
 800db76:	68fb      	ldr	r3, [r7, #12]
 800db78:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 800db7a:	68fb      	ldr	r3, [r7, #12]
 800db7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800db7e:	2b00      	cmp	r3, #0
 800db80:	d103      	bne.n	800db8a <SD_DMARxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 800db82:	68f8      	ldr	r0, [r7, #12]
 800db84:	f003 f96e 	bl	8010e64 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 800db88:	e002      	b.n	800db90 <SD_DMARxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 800db8a:	68f8      	ldr	r0, [r7, #12]
 800db8c:	f7ff fc80 	bl	800d490 <HAL_SD_ErrorCallback>
}
 800db90:	bf00      	nop
 800db92:	3710      	adds	r7, #16
 800db94:	46bd      	mov	sp, r7
 800db96:	bd80      	pop	{r7, pc}

0800db98 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 800db98:	b5b0      	push	{r4, r5, r7, lr}
 800db9a:	b094      	sub	sp, #80	; 0x50
 800db9c:	af04      	add	r7, sp, #16
 800db9e:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 800dba0:	2301      	movs	r3, #1
 800dba2:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 800dba4:	687b      	ldr	r3, [r7, #4]
 800dba6:	681b      	ldr	r3, [r3, #0]
 800dba8:	4618      	mov	r0, r3
 800dbaa:	f002 fbc5 	bl	8010338 <SDIO_GetPowerState>
 800dbae:	4603      	mov	r3, r0
 800dbb0:	2b00      	cmp	r3, #0
 800dbb2:	d102      	bne.n	800dbba <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800dbb4:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800dbb8:	e0b7      	b.n	800dd2a <SD_InitCard+0x192>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800dbba:	687b      	ldr	r3, [r7, #4]
 800dbbc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800dbbe:	2b03      	cmp	r3, #3
 800dbc0:	d02f      	beq.n	800dc22 <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 800dbc2:	687b      	ldr	r3, [r7, #4]
 800dbc4:	681b      	ldr	r3, [r3, #0]
 800dbc6:	4618      	mov	r0, r3
 800dbc8:	f002 fdee 	bl	80107a8 <SDMMC_CmdSendCID>
 800dbcc:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800dbce:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800dbd0:	2b00      	cmp	r3, #0
 800dbd2:	d001      	beq.n	800dbd8 <SD_InitCard+0x40>
    {
      return errorstate;
 800dbd4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800dbd6:	e0a8      	b.n	800dd2a <SD_InitCard+0x192>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800dbd8:	687b      	ldr	r3, [r7, #4]
 800dbda:	681b      	ldr	r3, [r3, #0]
 800dbdc:	2100      	movs	r1, #0
 800dbde:	4618      	mov	r0, r3
 800dbe0:	f002 fbef 	bl	80103c2 <SDIO_GetResponse>
 800dbe4:	4602      	mov	r2, r0
 800dbe6:	687b      	ldr	r3, [r7, #4]
 800dbe8:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 800dbea:	687b      	ldr	r3, [r7, #4]
 800dbec:	681b      	ldr	r3, [r3, #0]
 800dbee:	2104      	movs	r1, #4
 800dbf0:	4618      	mov	r0, r3
 800dbf2:	f002 fbe6 	bl	80103c2 <SDIO_GetResponse>
 800dbf6:	4602      	mov	r2, r0
 800dbf8:	687b      	ldr	r3, [r7, #4]
 800dbfa:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 800dbfc:	687b      	ldr	r3, [r7, #4]
 800dbfe:	681b      	ldr	r3, [r3, #0]
 800dc00:	2108      	movs	r1, #8
 800dc02:	4618      	mov	r0, r3
 800dc04:	f002 fbdd 	bl	80103c2 <SDIO_GetResponse>
 800dc08:	4602      	mov	r2, r0
 800dc0a:	687b      	ldr	r3, [r7, #4]
 800dc0c:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 800dc0e:	687b      	ldr	r3, [r7, #4]
 800dc10:	681b      	ldr	r3, [r3, #0]
 800dc12:	210c      	movs	r1, #12
 800dc14:	4618      	mov	r0, r3
 800dc16:	f002 fbd4 	bl	80103c2 <SDIO_GetResponse>
 800dc1a:	4602      	mov	r2, r0
 800dc1c:	687b      	ldr	r3, [r7, #4]
 800dc1e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800dc22:	687b      	ldr	r3, [r7, #4]
 800dc24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800dc26:	2b03      	cmp	r3, #3
 800dc28:	d00d      	beq.n	800dc46 <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 800dc2a:	687b      	ldr	r3, [r7, #4]
 800dc2c:	681b      	ldr	r3, [r3, #0]
 800dc2e:	f107 020e 	add.w	r2, r7, #14
 800dc32:	4611      	mov	r1, r2
 800dc34:	4618      	mov	r0, r3
 800dc36:	f002 fdf4 	bl	8010822 <SDMMC_CmdSetRelAdd>
 800dc3a:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800dc3c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800dc3e:	2b00      	cmp	r3, #0
 800dc40:	d001      	beq.n	800dc46 <SD_InitCard+0xae>
    {
      return errorstate;
 800dc42:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800dc44:	e071      	b.n	800dd2a <SD_InitCard+0x192>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 800dc46:	687b      	ldr	r3, [r7, #4]
 800dc48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800dc4a:	2b03      	cmp	r3, #3
 800dc4c:	d036      	beq.n	800dcbc <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 800dc4e:	89fb      	ldrh	r3, [r7, #14]
 800dc50:	461a      	mov	r2, r3
 800dc52:	687b      	ldr	r3, [r7, #4]
 800dc54:	651a      	str	r2, [r3, #80]	; 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800dc56:	687b      	ldr	r3, [r7, #4]
 800dc58:	681a      	ldr	r2, [r3, #0]
 800dc5a:	687b      	ldr	r3, [r7, #4]
 800dc5c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800dc5e:	041b      	lsls	r3, r3, #16
 800dc60:	4619      	mov	r1, r3
 800dc62:	4610      	mov	r0, r2
 800dc64:	f002 fdbe 	bl	80107e4 <SDMMC_CmdSendCSD>
 800dc68:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800dc6a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800dc6c:	2b00      	cmp	r3, #0
 800dc6e:	d001      	beq.n	800dc74 <SD_InitCard+0xdc>
    {
      return errorstate;
 800dc70:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800dc72:	e05a      	b.n	800dd2a <SD_InitCard+0x192>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800dc74:	687b      	ldr	r3, [r7, #4]
 800dc76:	681b      	ldr	r3, [r3, #0]
 800dc78:	2100      	movs	r1, #0
 800dc7a:	4618      	mov	r0, r3
 800dc7c:	f002 fba1 	bl	80103c2 <SDIO_GetResponse>
 800dc80:	4602      	mov	r2, r0
 800dc82:	687b      	ldr	r3, [r7, #4]
 800dc84:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 800dc86:	687b      	ldr	r3, [r7, #4]
 800dc88:	681b      	ldr	r3, [r3, #0]
 800dc8a:	2104      	movs	r1, #4
 800dc8c:	4618      	mov	r0, r3
 800dc8e:	f002 fb98 	bl	80103c2 <SDIO_GetResponse>
 800dc92:	4602      	mov	r2, r0
 800dc94:	687b      	ldr	r3, [r7, #4]
 800dc96:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 800dc98:	687b      	ldr	r3, [r7, #4]
 800dc9a:	681b      	ldr	r3, [r3, #0]
 800dc9c:	2108      	movs	r1, #8
 800dc9e:	4618      	mov	r0, r3
 800dca0:	f002 fb8f 	bl	80103c2 <SDIO_GetResponse>
 800dca4:	4602      	mov	r2, r0
 800dca6:	687b      	ldr	r3, [r7, #4]
 800dca8:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 800dcaa:	687b      	ldr	r3, [r7, #4]
 800dcac:	681b      	ldr	r3, [r3, #0]
 800dcae:	210c      	movs	r1, #12
 800dcb0:	4618      	mov	r0, r3
 800dcb2:	f002 fb86 	bl	80103c2 <SDIO_GetResponse>
 800dcb6:	4602      	mov	r2, r0
 800dcb8:	687b      	ldr	r3, [r7, #4]
 800dcba:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 800dcbc:	687b      	ldr	r3, [r7, #4]
 800dcbe:	681b      	ldr	r3, [r3, #0]
 800dcc0:	2104      	movs	r1, #4
 800dcc2:	4618      	mov	r0, r3
 800dcc4:	f002 fb7d 	bl	80103c2 <SDIO_GetResponse>
 800dcc8:	4603      	mov	r3, r0
 800dcca:	0d1a      	lsrs	r2, r3, #20
 800dccc:	687b      	ldr	r3, [r7, #4]
 800dcce:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 800dcd0:	f107 0310 	add.w	r3, r7, #16
 800dcd4:	4619      	mov	r1, r3
 800dcd6:	6878      	ldr	r0, [r7, #4]
 800dcd8:	f7ff fbe4 	bl	800d4a4 <HAL_SD_GetCardCSD>
 800dcdc:	4603      	mov	r3, r0
 800dcde:	2b00      	cmp	r3, #0
 800dce0:	d002      	beq.n	800dce8 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800dce2:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800dce6:	e020      	b.n	800dd2a <SD_InitCard+0x192>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 800dce8:	687b      	ldr	r3, [r7, #4]
 800dcea:	6819      	ldr	r1, [r3, #0]
 800dcec:	687b      	ldr	r3, [r7, #4]
 800dcee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800dcf0:	041b      	lsls	r3, r3, #16
 800dcf2:	f04f 0400 	mov.w	r4, #0
 800dcf6:	461a      	mov	r2, r3
 800dcf8:	4623      	mov	r3, r4
 800dcfa:	4608      	mov	r0, r1
 800dcfc:	f002 fc6c 	bl	80105d8 <SDMMC_CmdSelDesel>
 800dd00:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 800dd02:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800dd04:	2b00      	cmp	r3, #0
 800dd06:	d001      	beq.n	800dd0c <SD_InitCard+0x174>
  {
    return errorstate;
 800dd08:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800dd0a:	e00e      	b.n	800dd2a <SD_InitCard+0x192>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 800dd0c:	687b      	ldr	r3, [r7, #4]
 800dd0e:	681d      	ldr	r5, [r3, #0]
 800dd10:	687b      	ldr	r3, [r7, #4]
 800dd12:	466c      	mov	r4, sp
 800dd14:	f103 0210 	add.w	r2, r3, #16
 800dd18:	ca07      	ldmia	r2, {r0, r1, r2}
 800dd1a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800dd1e:	3304      	adds	r3, #4
 800dd20:	cb0e      	ldmia	r3, {r1, r2, r3}
 800dd22:	4628      	mov	r0, r5
 800dd24:	f002 fab0 	bl	8010288 <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 800dd28:	2300      	movs	r3, #0
}
 800dd2a:	4618      	mov	r0, r3
 800dd2c:	3740      	adds	r7, #64	; 0x40
 800dd2e:	46bd      	mov	sp, r7
 800dd30:	bdb0      	pop	{r4, r5, r7, pc}
	...

0800dd34 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 800dd34:	b580      	push	{r7, lr}
 800dd36:	b086      	sub	sp, #24
 800dd38:	af00      	add	r7, sp, #0
 800dd3a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800dd3c:	2300      	movs	r3, #0
 800dd3e:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 800dd40:	2300      	movs	r3, #0
 800dd42:	617b      	str	r3, [r7, #20]
 800dd44:	2300      	movs	r3, #0
 800dd46:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800dd48:	687b      	ldr	r3, [r7, #4]
 800dd4a:	681b      	ldr	r3, [r3, #0]
 800dd4c:	4618      	mov	r0, r3
 800dd4e:	f002 fc66 	bl	801061e <SDMMC_CmdGoIdleState>
 800dd52:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800dd54:	68fb      	ldr	r3, [r7, #12]
 800dd56:	2b00      	cmp	r3, #0
 800dd58:	d001      	beq.n	800dd5e <SD_PowerON+0x2a>
  {
    return errorstate;
 800dd5a:	68fb      	ldr	r3, [r7, #12]
 800dd5c:	e072      	b.n	800de44 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 800dd5e:	687b      	ldr	r3, [r7, #4]
 800dd60:	681b      	ldr	r3, [r3, #0]
 800dd62:	4618      	mov	r0, r3
 800dd64:	f002 fc79 	bl	801065a <SDMMC_CmdOperCond>
 800dd68:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800dd6a:	68fb      	ldr	r3, [r7, #12]
 800dd6c:	2b00      	cmp	r3, #0
 800dd6e:	d00d      	beq.n	800dd8c <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 800dd70:	687b      	ldr	r3, [r7, #4]
 800dd72:	2200      	movs	r2, #0
 800dd74:	649a      	str	r2, [r3, #72]	; 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800dd76:	687b      	ldr	r3, [r7, #4]
 800dd78:	681b      	ldr	r3, [r3, #0]
 800dd7a:	4618      	mov	r0, r3
 800dd7c:	f002 fc4f 	bl	801061e <SDMMC_CmdGoIdleState>
 800dd80:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800dd82:	68fb      	ldr	r3, [r7, #12]
 800dd84:	2b00      	cmp	r3, #0
 800dd86:	d004      	beq.n	800dd92 <SD_PowerON+0x5e>
    {
      return errorstate;
 800dd88:	68fb      	ldr	r3, [r7, #12]
 800dd8a:	e05b      	b.n	800de44 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 800dd8c:	687b      	ldr	r3, [r7, #4]
 800dd8e:	2201      	movs	r2, #1
 800dd90:	649a      	str	r2, [r3, #72]	; 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 800dd92:	687b      	ldr	r3, [r7, #4]
 800dd94:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800dd96:	2b01      	cmp	r3, #1
 800dd98:	d137      	bne.n	800de0a <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800dd9a:	687b      	ldr	r3, [r7, #4]
 800dd9c:	681b      	ldr	r3, [r3, #0]
 800dd9e:	2100      	movs	r1, #0
 800dda0:	4618      	mov	r0, r3
 800dda2:	f002 fc79 	bl	8010698 <SDMMC_CmdAppCommand>
 800dda6:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800dda8:	68fb      	ldr	r3, [r7, #12]
 800ddaa:	2b00      	cmp	r3, #0
 800ddac:	d02d      	beq.n	800de0a <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800ddae:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800ddb2:	e047      	b.n	800de44 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800ddb4:	687b      	ldr	r3, [r7, #4]
 800ddb6:	681b      	ldr	r3, [r3, #0]
 800ddb8:	2100      	movs	r1, #0
 800ddba:	4618      	mov	r0, r3
 800ddbc:	f002 fc6c 	bl	8010698 <SDMMC_CmdAppCommand>
 800ddc0:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800ddc2:	68fb      	ldr	r3, [r7, #12]
 800ddc4:	2b00      	cmp	r3, #0
 800ddc6:	d001      	beq.n	800ddcc <SD_PowerON+0x98>
    {
      return errorstate;
 800ddc8:	68fb      	ldr	r3, [r7, #12]
 800ddca:	e03b      	b.n	800de44 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 800ddcc:	687b      	ldr	r3, [r7, #4]
 800ddce:	681b      	ldr	r3, [r3, #0]
 800ddd0:	491e      	ldr	r1, [pc, #120]	; (800de4c <SD_PowerON+0x118>)
 800ddd2:	4618      	mov	r0, r3
 800ddd4:	f002 fc82 	bl	80106dc <SDMMC_CmdAppOperCommand>
 800ddd8:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800ddda:	68fb      	ldr	r3, [r7, #12]
 800dddc:	2b00      	cmp	r3, #0
 800ddde:	d002      	beq.n	800dde6 <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800dde0:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800dde4:	e02e      	b.n	800de44 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800dde6:	687b      	ldr	r3, [r7, #4]
 800dde8:	681b      	ldr	r3, [r3, #0]
 800ddea:	2100      	movs	r1, #0
 800ddec:	4618      	mov	r0, r3
 800ddee:	f002 fae8 	bl	80103c2 <SDIO_GetResponse>
 800ddf2:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 800ddf4:	697b      	ldr	r3, [r7, #20]
 800ddf6:	0fdb      	lsrs	r3, r3, #31
 800ddf8:	2b01      	cmp	r3, #1
 800ddfa:	d101      	bne.n	800de00 <SD_PowerON+0xcc>
 800ddfc:	2301      	movs	r3, #1
 800ddfe:	e000      	b.n	800de02 <SD_PowerON+0xce>
 800de00:	2300      	movs	r3, #0
 800de02:	613b      	str	r3, [r7, #16]

    count++;
 800de04:	68bb      	ldr	r3, [r7, #8]
 800de06:	3301      	adds	r3, #1
 800de08:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 800de0a:	68bb      	ldr	r3, [r7, #8]
 800de0c:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800de10:	4293      	cmp	r3, r2
 800de12:	d802      	bhi.n	800de1a <SD_PowerON+0xe6>
 800de14:	693b      	ldr	r3, [r7, #16]
 800de16:	2b00      	cmp	r3, #0
 800de18:	d0cc      	beq.n	800ddb4 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 800de1a:	68bb      	ldr	r3, [r7, #8]
 800de1c:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800de20:	4293      	cmp	r3, r2
 800de22:	d902      	bls.n	800de2a <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 800de24:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800de28:	e00c      	b.n	800de44 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 800de2a:	697b      	ldr	r3, [r7, #20]
 800de2c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800de30:	2b00      	cmp	r3, #0
 800de32:	d003      	beq.n	800de3c <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 800de34:	687b      	ldr	r3, [r7, #4]
 800de36:	2201      	movs	r2, #1
 800de38:	645a      	str	r2, [r3, #68]	; 0x44
 800de3a:	e002      	b.n	800de42 <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 800de3c:	687b      	ldr	r3, [r7, #4]
 800de3e:	2200      	movs	r2, #0
 800de40:	645a      	str	r2, [r3, #68]	; 0x44
  }


  return HAL_SD_ERROR_NONE;
 800de42:	2300      	movs	r3, #0
}
 800de44:	4618      	mov	r0, r3
 800de46:	3718      	adds	r7, #24
 800de48:	46bd      	mov	sp, r7
 800de4a:	bd80      	pop	{r7, pc}
 800de4c:	c1100000 	.word	0xc1100000

0800de50 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 800de50:	b580      	push	{r7, lr}
 800de52:	b084      	sub	sp, #16
 800de54:	af00      	add	r7, sp, #0
 800de56:	6078      	str	r0, [r7, #4]
 800de58:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 800de5a:	683b      	ldr	r3, [r7, #0]
 800de5c:	2b00      	cmp	r3, #0
 800de5e:	d102      	bne.n	800de66 <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 800de60:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800de64:	e018      	b.n	800de98 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800de66:	687b      	ldr	r3, [r7, #4]
 800de68:	681a      	ldr	r2, [r3, #0]
 800de6a:	687b      	ldr	r3, [r7, #4]
 800de6c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800de6e:	041b      	lsls	r3, r3, #16
 800de70:	4619      	mov	r1, r3
 800de72:	4610      	mov	r0, r2
 800de74:	f002 fcf6 	bl	8010864 <SDMMC_CmdSendStatus>
 800de78:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800de7a:	68fb      	ldr	r3, [r7, #12]
 800de7c:	2b00      	cmp	r3, #0
 800de7e:	d001      	beq.n	800de84 <SD_SendStatus+0x34>
  {
    return errorstate;
 800de80:	68fb      	ldr	r3, [r7, #12]
 800de82:	e009      	b.n	800de98 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800de84:	687b      	ldr	r3, [r7, #4]
 800de86:	681b      	ldr	r3, [r3, #0]
 800de88:	2100      	movs	r1, #0
 800de8a:	4618      	mov	r0, r3
 800de8c:	f002 fa99 	bl	80103c2 <SDIO_GetResponse>
 800de90:	4602      	mov	r2, r0
 800de92:	683b      	ldr	r3, [r7, #0]
 800de94:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 800de96:	2300      	movs	r3, #0
}
 800de98:	4618      	mov	r0, r3
 800de9a:	3710      	adds	r7, #16
 800de9c:	46bd      	mov	sp, r7
 800de9e:	bd80      	pop	{r7, pc}

0800dea0 <SD_WideBus_Enable>:
  * @brief  Enables the SDIO wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 800dea0:	b580      	push	{r7, lr}
 800dea2:	b086      	sub	sp, #24
 800dea4:	af00      	add	r7, sp, #0
 800dea6:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800dea8:	2300      	movs	r3, #0
 800deaa:	60fb      	str	r3, [r7, #12]
 800deac:	2300      	movs	r3, #0
 800deae:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800deb0:	687b      	ldr	r3, [r7, #4]
 800deb2:	681b      	ldr	r3, [r3, #0]
 800deb4:	2100      	movs	r1, #0
 800deb6:	4618      	mov	r0, r3
 800deb8:	f002 fa83 	bl	80103c2 <SDIO_GetResponse>
 800debc:	4603      	mov	r3, r0
 800debe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800dec2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800dec6:	d102      	bne.n	800dece <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800dec8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800decc:	e02f      	b.n	800df2e <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800dece:	f107 030c 	add.w	r3, r7, #12
 800ded2:	4619      	mov	r1, r3
 800ded4:	6878      	ldr	r0, [r7, #4]
 800ded6:	f000 f879 	bl	800dfcc <SD_FindSCR>
 800deda:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800dedc:	697b      	ldr	r3, [r7, #20]
 800dede:	2b00      	cmp	r3, #0
 800dee0:	d001      	beq.n	800dee6 <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 800dee2:	697b      	ldr	r3, [r7, #20]
 800dee4:	e023      	b.n	800df2e <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800dee6:	693b      	ldr	r3, [r7, #16]
 800dee8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800deec:	2b00      	cmp	r3, #0
 800deee:	d01c      	beq.n	800df2a <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800def0:	687b      	ldr	r3, [r7, #4]
 800def2:	681a      	ldr	r2, [r3, #0]
 800def4:	687b      	ldr	r3, [r7, #4]
 800def6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800def8:	041b      	lsls	r3, r3, #16
 800defa:	4619      	mov	r1, r3
 800defc:	4610      	mov	r0, r2
 800defe:	f002 fbcb 	bl	8010698 <SDMMC_CmdAppCommand>
 800df02:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800df04:	697b      	ldr	r3, [r7, #20]
 800df06:	2b00      	cmp	r3, #0
 800df08:	d001      	beq.n	800df0e <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 800df0a:	697b      	ldr	r3, [r7, #20]
 800df0c:	e00f      	b.n	800df2e <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 800df0e:	687b      	ldr	r3, [r7, #4]
 800df10:	681b      	ldr	r3, [r3, #0]
 800df12:	2102      	movs	r1, #2
 800df14:	4618      	mov	r0, r3
 800df16:	f002 fc04 	bl	8010722 <SDMMC_CmdBusWidth>
 800df1a:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800df1c:	697b      	ldr	r3, [r7, #20]
 800df1e:	2b00      	cmp	r3, #0
 800df20:	d001      	beq.n	800df26 <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 800df22:	697b      	ldr	r3, [r7, #20]
 800df24:	e003      	b.n	800df2e <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800df26:	2300      	movs	r3, #0
 800df28:	e001      	b.n	800df2e <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800df2a:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 800df2e:	4618      	mov	r0, r3
 800df30:	3718      	adds	r7, #24
 800df32:	46bd      	mov	sp, r7
 800df34:	bd80      	pop	{r7, pc}

0800df36 <SD_WideBus_Disable>:
  * @brief  Disables the SDIO wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 800df36:	b580      	push	{r7, lr}
 800df38:	b086      	sub	sp, #24
 800df3a:	af00      	add	r7, sp, #0
 800df3c:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800df3e:	2300      	movs	r3, #0
 800df40:	60fb      	str	r3, [r7, #12]
 800df42:	2300      	movs	r3, #0
 800df44:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800df46:	687b      	ldr	r3, [r7, #4]
 800df48:	681b      	ldr	r3, [r3, #0]
 800df4a:	2100      	movs	r1, #0
 800df4c:	4618      	mov	r0, r3
 800df4e:	f002 fa38 	bl	80103c2 <SDIO_GetResponse>
 800df52:	4603      	mov	r3, r0
 800df54:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800df58:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800df5c:	d102      	bne.n	800df64 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800df5e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800df62:	e02f      	b.n	800dfc4 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800df64:	f107 030c 	add.w	r3, r7, #12
 800df68:	4619      	mov	r1, r3
 800df6a:	6878      	ldr	r0, [r7, #4]
 800df6c:	f000 f82e 	bl	800dfcc <SD_FindSCR>
 800df70:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800df72:	697b      	ldr	r3, [r7, #20]
 800df74:	2b00      	cmp	r3, #0
 800df76:	d001      	beq.n	800df7c <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 800df78:	697b      	ldr	r3, [r7, #20]
 800df7a:	e023      	b.n	800dfc4 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800df7c:	693b      	ldr	r3, [r7, #16]
 800df7e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800df82:	2b00      	cmp	r3, #0
 800df84:	d01c      	beq.n	800dfc0 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800df86:	687b      	ldr	r3, [r7, #4]
 800df88:	681a      	ldr	r2, [r3, #0]
 800df8a:	687b      	ldr	r3, [r7, #4]
 800df8c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800df8e:	041b      	lsls	r3, r3, #16
 800df90:	4619      	mov	r1, r3
 800df92:	4610      	mov	r0, r2
 800df94:	f002 fb80 	bl	8010698 <SDMMC_CmdAppCommand>
 800df98:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800df9a:	697b      	ldr	r3, [r7, #20]
 800df9c:	2b00      	cmp	r3, #0
 800df9e:	d001      	beq.n	800dfa4 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 800dfa0:	697b      	ldr	r3, [r7, #20]
 800dfa2:	e00f      	b.n	800dfc4 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 800dfa4:	687b      	ldr	r3, [r7, #4]
 800dfa6:	681b      	ldr	r3, [r3, #0]
 800dfa8:	2100      	movs	r1, #0
 800dfaa:	4618      	mov	r0, r3
 800dfac:	f002 fbb9 	bl	8010722 <SDMMC_CmdBusWidth>
 800dfb0:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800dfb2:	697b      	ldr	r3, [r7, #20]
 800dfb4:	2b00      	cmp	r3, #0
 800dfb6:	d001      	beq.n	800dfbc <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 800dfb8:	697b      	ldr	r3, [r7, #20]
 800dfba:	e003      	b.n	800dfc4 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800dfbc:	2300      	movs	r3, #0
 800dfbe:	e001      	b.n	800dfc4 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800dfc0:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 800dfc4:	4618      	mov	r0, r3
 800dfc6:	3718      	adds	r7, #24
 800dfc8:	46bd      	mov	sp, r7
 800dfca:	bd80      	pop	{r7, pc}

0800dfcc <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 800dfcc:	b590      	push	{r4, r7, lr}
 800dfce:	b08f      	sub	sp, #60	; 0x3c
 800dfd0:	af00      	add	r7, sp, #0
 800dfd2:	6078      	str	r0, [r7, #4]
 800dfd4:	6039      	str	r1, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800dfd6:	f7fb fd7b 	bl	8009ad0 <HAL_GetTick>
 800dfda:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t index = 0U;
 800dfdc:	2300      	movs	r3, #0
 800dfde:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 800dfe0:	2300      	movs	r3, #0
 800dfe2:	60bb      	str	r3, [r7, #8]
 800dfe4:	2300      	movs	r3, #0
 800dfe6:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 800dfe8:	683b      	ldr	r3, [r7, #0]
 800dfea:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 800dfec:	687b      	ldr	r3, [r7, #4]
 800dfee:	681b      	ldr	r3, [r3, #0]
 800dff0:	2108      	movs	r1, #8
 800dff2:	4618      	mov	r0, r3
 800dff4:	f002 fa24 	bl	8010440 <SDMMC_CmdBlockLength>
 800dff8:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800dffa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dffc:	2b00      	cmp	r3, #0
 800dffe:	d001      	beq.n	800e004 <SD_FindSCR+0x38>
  {
    return errorstate;
 800e000:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e002:	e0a9      	b.n	800e158 <SD_FindSCR+0x18c>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 800e004:	687b      	ldr	r3, [r7, #4]
 800e006:	681a      	ldr	r2, [r3, #0]
 800e008:	687b      	ldr	r3, [r7, #4]
 800e00a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800e00c:	041b      	lsls	r3, r3, #16
 800e00e:	4619      	mov	r1, r3
 800e010:	4610      	mov	r0, r2
 800e012:	f002 fb41 	bl	8010698 <SDMMC_CmdAppCommand>
 800e016:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800e018:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e01a:	2b00      	cmp	r3, #0
 800e01c:	d001      	beq.n	800e022 <SD_FindSCR+0x56>
  {
    return errorstate;
 800e01e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e020:	e09a      	b.n	800e158 <SD_FindSCR+0x18c>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800e022:	f04f 33ff 	mov.w	r3, #4294967295
 800e026:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 800e028:	2308      	movs	r3, #8
 800e02a:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
 800e02c:	2330      	movs	r3, #48	; 0x30
 800e02e:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 800e030:	2302      	movs	r3, #2
 800e032:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 800e034:	2300      	movs	r3, #0
 800e036:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDIO_DPSM_ENABLE;
 800e038:	2301      	movs	r3, #1
 800e03a:	627b      	str	r3, [r7, #36]	; 0x24
  (void)SDIO_ConfigData(hsd->Instance, &config);
 800e03c:	687b      	ldr	r3, [r7, #4]
 800e03e:	681b      	ldr	r3, [r3, #0]
 800e040:	f107 0210 	add.w	r2, r7, #16
 800e044:	4611      	mov	r1, r2
 800e046:	4618      	mov	r0, r3
 800e048:	f002 f9ce 	bl	80103e8 <SDIO_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 800e04c:	687b      	ldr	r3, [r7, #4]
 800e04e:	681b      	ldr	r3, [r3, #0]
 800e050:	4618      	mov	r0, r3
 800e052:	f002 fb88 	bl	8010766 <SDMMC_CmdSendSCR>
 800e056:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800e058:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e05a:	2b00      	cmp	r3, #0
 800e05c:	d022      	beq.n	800e0a4 <SD_FindSCR+0xd8>
  {
    return errorstate;
 800e05e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e060:	e07a      	b.n	800e158 <SD_FindSCR+0x18c>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 800e062:	687b      	ldr	r3, [r7, #4]
 800e064:	681b      	ldr	r3, [r3, #0]
 800e066:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e068:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800e06c:	2b00      	cmp	r3, #0
 800e06e:	d00e      	beq.n	800e08e <SD_FindSCR+0xc2>
    {
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 800e070:	687b      	ldr	r3, [r7, #4]
 800e072:	6819      	ldr	r1, [r3, #0]
 800e074:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e076:	009b      	lsls	r3, r3, #2
 800e078:	f107 0208 	add.w	r2, r7, #8
 800e07c:	18d4      	adds	r4, r2, r3
 800e07e:	4608      	mov	r0, r1
 800e080:	f002 f92d 	bl	80102de <SDIO_ReadFIFO>
 800e084:	4603      	mov	r3, r0
 800e086:	6023      	str	r3, [r4, #0]
      index++;
 800e088:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e08a:	3301      	adds	r3, #1
 800e08c:	637b      	str	r3, [r7, #52]	; 0x34
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800e08e:	f7fb fd1f 	bl	8009ad0 <HAL_GetTick>
 800e092:	4602      	mov	r2, r0
 800e094:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e096:	1ad3      	subs	r3, r2, r3
 800e098:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e09c:	d102      	bne.n	800e0a4 <SD_FindSCR+0xd8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800e09e:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800e0a2:	e059      	b.n	800e158 <SD_FindSCR+0x18c>
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
 800e0a4:	687b      	ldr	r3, [r7, #4]
 800e0a6:	681b      	ldr	r3, [r3, #0]
 800e0a8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800e0aa:	f240 432a 	movw	r3, #1066	; 0x42a
 800e0ae:	4013      	ands	r3, r2
 800e0b0:	2b00      	cmp	r3, #0
 800e0b2:	d0d6      	beq.n	800e062 <SD_FindSCR+0x96>
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 800e0b4:	687b      	ldr	r3, [r7, #4]
 800e0b6:	681b      	ldr	r3, [r3, #0]
 800e0b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e0ba:	f003 0308 	and.w	r3, r3, #8
 800e0be:	2b00      	cmp	r3, #0
 800e0c0:	d005      	beq.n	800e0ce <SD_FindSCR+0x102>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 800e0c2:	687b      	ldr	r3, [r7, #4]
 800e0c4:	681b      	ldr	r3, [r3, #0]
 800e0c6:	2208      	movs	r2, #8
 800e0c8:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 800e0ca:	2308      	movs	r3, #8
 800e0cc:	e044      	b.n	800e158 <SD_FindSCR+0x18c>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 800e0ce:	687b      	ldr	r3, [r7, #4]
 800e0d0:	681b      	ldr	r3, [r3, #0]
 800e0d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e0d4:	f003 0302 	and.w	r3, r3, #2
 800e0d8:	2b00      	cmp	r3, #0
 800e0da:	d005      	beq.n	800e0e8 <SD_FindSCR+0x11c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 800e0dc:	687b      	ldr	r3, [r7, #4]
 800e0de:	681b      	ldr	r3, [r3, #0]
 800e0e0:	2202      	movs	r2, #2
 800e0e2:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800e0e4:	2302      	movs	r3, #2
 800e0e6:	e037      	b.n	800e158 <SD_FindSCR+0x18c>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 800e0e8:	687b      	ldr	r3, [r7, #4]
 800e0ea:	681b      	ldr	r3, [r3, #0]
 800e0ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e0ee:	f003 0320 	and.w	r3, r3, #32
 800e0f2:	2b00      	cmp	r3, #0
 800e0f4:	d005      	beq.n	800e102 <SD_FindSCR+0x136>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 800e0f6:	687b      	ldr	r3, [r7, #4]
 800e0f8:	681b      	ldr	r3, [r3, #0]
 800e0fa:	2220      	movs	r2, #32
 800e0fc:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 800e0fe:	2320      	movs	r3, #32
 800e100:	e02a      	b.n	800e158 <SD_FindSCR+0x18c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800e102:	687b      	ldr	r3, [r7, #4]
 800e104:	681b      	ldr	r3, [r3, #0]
 800e106:	f240 523a 	movw	r2, #1338	; 0x53a
 800e10a:	639a      	str	r2, [r3, #56]	; 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800e10c:	68fb      	ldr	r3, [r7, #12]
 800e10e:	061a      	lsls	r2, r3, #24
 800e110:	68fb      	ldr	r3, [r7, #12]
 800e112:	021b      	lsls	r3, r3, #8
 800e114:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800e118:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800e11a:	68fb      	ldr	r3, [r7, #12]
 800e11c:	0a1b      	lsrs	r3, r3, #8
 800e11e:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800e122:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800e124:	68fb      	ldr	r3, [r7, #12]
 800e126:	0e1b      	lsrs	r3, r3, #24
 800e128:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800e12a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e12c:	601a      	str	r2, [r3, #0]
    scr++;
 800e12e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e130:	3304      	adds	r3, #4
 800e132:	62fb      	str	r3, [r7, #44]	; 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800e134:	68bb      	ldr	r3, [r7, #8]
 800e136:	061a      	lsls	r2, r3, #24
 800e138:	68bb      	ldr	r3, [r7, #8]
 800e13a:	021b      	lsls	r3, r3, #8
 800e13c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800e140:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800e142:	68bb      	ldr	r3, [r7, #8]
 800e144:	0a1b      	lsrs	r3, r3, #8
 800e146:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800e14a:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800e14c:	68bb      	ldr	r3, [r7, #8]
 800e14e:	0e1b      	lsrs	r3, r3, #24
 800e150:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800e152:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e154:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 800e156:	2300      	movs	r3, #0
}
 800e158:	4618      	mov	r0, r3
 800e15a:	373c      	adds	r7, #60	; 0x3c
 800e15c:	46bd      	mov	sp, r7
 800e15e:	bd90      	pop	{r4, r7, pc}

0800e160 <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 800e160:	b580      	push	{r7, lr}
 800e162:	b086      	sub	sp, #24
 800e164:	af00      	add	r7, sp, #0
 800e166:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 800e168:	687b      	ldr	r3, [r7, #4]
 800e16a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e16c:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->RxXferSize;
 800e16e:	687b      	ldr	r3, [r7, #4]
 800e170:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e172:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 800e174:	693b      	ldr	r3, [r7, #16]
 800e176:	2b00      	cmp	r3, #0
 800e178:	d03f      	beq.n	800e1fa <SD_Read_IT+0x9a>
  {
    /* Read data from SDIO Rx FIFO */
    for(count = 0U; count < 8U; count++)
 800e17a:	2300      	movs	r3, #0
 800e17c:	617b      	str	r3, [r7, #20]
 800e17e:	e033      	b.n	800e1e8 <SD_Read_IT+0x88>
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 800e180:	687b      	ldr	r3, [r7, #4]
 800e182:	681b      	ldr	r3, [r3, #0]
 800e184:	4618      	mov	r0, r3
 800e186:	f002 f8aa 	bl	80102de <SDIO_ReadFIFO>
 800e18a:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 800e18c:	68bb      	ldr	r3, [r7, #8]
 800e18e:	b2da      	uxtb	r2, r3
 800e190:	68fb      	ldr	r3, [r7, #12]
 800e192:	701a      	strb	r2, [r3, #0]
      tmp++;
 800e194:	68fb      	ldr	r3, [r7, #12]
 800e196:	3301      	adds	r3, #1
 800e198:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800e19a:	693b      	ldr	r3, [r7, #16]
 800e19c:	3b01      	subs	r3, #1
 800e19e:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 800e1a0:	68bb      	ldr	r3, [r7, #8]
 800e1a2:	0a1b      	lsrs	r3, r3, #8
 800e1a4:	b2da      	uxtb	r2, r3
 800e1a6:	68fb      	ldr	r3, [r7, #12]
 800e1a8:	701a      	strb	r2, [r3, #0]
      tmp++;
 800e1aa:	68fb      	ldr	r3, [r7, #12]
 800e1ac:	3301      	adds	r3, #1
 800e1ae:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800e1b0:	693b      	ldr	r3, [r7, #16]
 800e1b2:	3b01      	subs	r3, #1
 800e1b4:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 800e1b6:	68bb      	ldr	r3, [r7, #8]
 800e1b8:	0c1b      	lsrs	r3, r3, #16
 800e1ba:	b2da      	uxtb	r2, r3
 800e1bc:	68fb      	ldr	r3, [r7, #12]
 800e1be:	701a      	strb	r2, [r3, #0]
      tmp++;
 800e1c0:	68fb      	ldr	r3, [r7, #12]
 800e1c2:	3301      	adds	r3, #1
 800e1c4:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800e1c6:	693b      	ldr	r3, [r7, #16]
 800e1c8:	3b01      	subs	r3, #1
 800e1ca:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 800e1cc:	68bb      	ldr	r3, [r7, #8]
 800e1ce:	0e1b      	lsrs	r3, r3, #24
 800e1d0:	b2da      	uxtb	r2, r3
 800e1d2:	68fb      	ldr	r3, [r7, #12]
 800e1d4:	701a      	strb	r2, [r3, #0]
      tmp++;
 800e1d6:	68fb      	ldr	r3, [r7, #12]
 800e1d8:	3301      	adds	r3, #1
 800e1da:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800e1dc:	693b      	ldr	r3, [r7, #16]
 800e1de:	3b01      	subs	r3, #1
 800e1e0:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 800e1e2:	697b      	ldr	r3, [r7, #20]
 800e1e4:	3301      	adds	r3, #1
 800e1e6:	617b      	str	r3, [r7, #20]
 800e1e8:	697b      	ldr	r3, [r7, #20]
 800e1ea:	2b07      	cmp	r3, #7
 800e1ec:	d9c8      	bls.n	800e180 <SD_Read_IT+0x20>
    }

    hsd->pRxBuffPtr = tmp;
 800e1ee:	687b      	ldr	r3, [r7, #4]
 800e1f0:	68fa      	ldr	r2, [r7, #12]
 800e1f2:	629a      	str	r2, [r3, #40]	; 0x28
    hsd->RxXferSize = dataremaining;
 800e1f4:	687b      	ldr	r3, [r7, #4]
 800e1f6:	693a      	ldr	r2, [r7, #16]
 800e1f8:	62da      	str	r2, [r3, #44]	; 0x2c
  }
}
 800e1fa:	bf00      	nop
 800e1fc:	3718      	adds	r7, #24
 800e1fe:	46bd      	mov	sp, r7
 800e200:	bd80      	pop	{r7, pc}

0800e202 <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 800e202:	b580      	push	{r7, lr}
 800e204:	b086      	sub	sp, #24
 800e206:	af00      	add	r7, sp, #0
 800e208:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 800e20a:	687b      	ldr	r3, [r7, #4]
 800e20c:	6a1b      	ldr	r3, [r3, #32]
 800e20e:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->TxXferSize;
 800e210:	687b      	ldr	r3, [r7, #4]
 800e212:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e214:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 800e216:	693b      	ldr	r3, [r7, #16]
 800e218:	2b00      	cmp	r3, #0
 800e21a:	d043      	beq.n	800e2a4 <SD_Write_IT+0xa2>
  {
    /* Write data to SDIO Tx FIFO */
    for(count = 0U; count < 8U; count++)
 800e21c:	2300      	movs	r3, #0
 800e21e:	617b      	str	r3, [r7, #20]
 800e220:	e037      	b.n	800e292 <SD_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 800e222:	68fb      	ldr	r3, [r7, #12]
 800e224:	781b      	ldrb	r3, [r3, #0]
 800e226:	60bb      	str	r3, [r7, #8]
      tmp++;
 800e228:	68fb      	ldr	r3, [r7, #12]
 800e22a:	3301      	adds	r3, #1
 800e22c:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800e22e:	693b      	ldr	r3, [r7, #16]
 800e230:	3b01      	subs	r3, #1
 800e232:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 800e234:	68fb      	ldr	r3, [r7, #12]
 800e236:	781b      	ldrb	r3, [r3, #0]
 800e238:	021a      	lsls	r2, r3, #8
 800e23a:	68bb      	ldr	r3, [r7, #8]
 800e23c:	4313      	orrs	r3, r2
 800e23e:	60bb      	str	r3, [r7, #8]
      tmp++;
 800e240:	68fb      	ldr	r3, [r7, #12]
 800e242:	3301      	adds	r3, #1
 800e244:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800e246:	693b      	ldr	r3, [r7, #16]
 800e248:	3b01      	subs	r3, #1
 800e24a:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 800e24c:	68fb      	ldr	r3, [r7, #12]
 800e24e:	781b      	ldrb	r3, [r3, #0]
 800e250:	041a      	lsls	r2, r3, #16
 800e252:	68bb      	ldr	r3, [r7, #8]
 800e254:	4313      	orrs	r3, r2
 800e256:	60bb      	str	r3, [r7, #8]
      tmp++;
 800e258:	68fb      	ldr	r3, [r7, #12]
 800e25a:	3301      	adds	r3, #1
 800e25c:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800e25e:	693b      	ldr	r3, [r7, #16]
 800e260:	3b01      	subs	r3, #1
 800e262:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 800e264:	68fb      	ldr	r3, [r7, #12]
 800e266:	781b      	ldrb	r3, [r3, #0]
 800e268:	061a      	lsls	r2, r3, #24
 800e26a:	68bb      	ldr	r3, [r7, #8]
 800e26c:	4313      	orrs	r3, r2
 800e26e:	60bb      	str	r3, [r7, #8]
      tmp++;
 800e270:	68fb      	ldr	r3, [r7, #12]
 800e272:	3301      	adds	r3, #1
 800e274:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800e276:	693b      	ldr	r3, [r7, #16]
 800e278:	3b01      	subs	r3, #1
 800e27a:	613b      	str	r3, [r7, #16]
      (void)SDIO_WriteFIFO(hsd->Instance, &data);
 800e27c:	687b      	ldr	r3, [r7, #4]
 800e27e:	681b      	ldr	r3, [r3, #0]
 800e280:	f107 0208 	add.w	r2, r7, #8
 800e284:	4611      	mov	r1, r2
 800e286:	4618      	mov	r0, r3
 800e288:	f002 f836 	bl	80102f8 <SDIO_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 800e28c:	697b      	ldr	r3, [r7, #20]
 800e28e:	3301      	adds	r3, #1
 800e290:	617b      	str	r3, [r7, #20]
 800e292:	697b      	ldr	r3, [r7, #20]
 800e294:	2b07      	cmp	r3, #7
 800e296:	d9c4      	bls.n	800e222 <SD_Write_IT+0x20>
    }

    hsd->pTxBuffPtr = tmp;
 800e298:	687b      	ldr	r3, [r7, #4]
 800e29a:	68fa      	ldr	r2, [r7, #12]
 800e29c:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = dataremaining;
 800e29e:	687b      	ldr	r3, [r7, #4]
 800e2a0:	693a      	ldr	r2, [r7, #16]
 800e2a2:	625a      	str	r2, [r3, #36]	; 0x24
  }
}
 800e2a4:	bf00      	nop
 800e2a6:	3718      	adds	r7, #24
 800e2a8:	46bd      	mov	sp, r7
 800e2aa:	bd80      	pop	{r7, pc}

0800e2ac <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800e2ac:	b580      	push	{r7, lr}
 800e2ae:	b082      	sub	sp, #8
 800e2b0:	af00      	add	r7, sp, #0
 800e2b2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800e2b4:	687b      	ldr	r3, [r7, #4]
 800e2b6:	2b00      	cmp	r3, #0
 800e2b8:	d101      	bne.n	800e2be <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800e2ba:	2301      	movs	r3, #1
 800e2bc:	e056      	b.n	800e36c <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800e2be:	687b      	ldr	r3, [r7, #4]
 800e2c0:	2200      	movs	r2, #0
 800e2c2:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800e2c4:	687b      	ldr	r3, [r7, #4]
 800e2c6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800e2ca:	b2db      	uxtb	r3, r3
 800e2cc:	2b00      	cmp	r3, #0
 800e2ce:	d106      	bne.n	800e2de <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800e2d0:	687b      	ldr	r3, [r7, #4]
 800e2d2:	2200      	movs	r2, #0
 800e2d4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800e2d8:	6878      	ldr	r0, [r7, #4]
 800e2da:	f7f8 fe83 	bl	8006fe4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800e2de:	687b      	ldr	r3, [r7, #4]
 800e2e0:	2202      	movs	r2, #2
 800e2e2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800e2e6:	687b      	ldr	r3, [r7, #4]
 800e2e8:	681b      	ldr	r3, [r3, #0]
 800e2ea:	681a      	ldr	r2, [r3, #0]
 800e2ec:	687b      	ldr	r3, [r7, #4]
 800e2ee:	681b      	ldr	r3, [r3, #0]
 800e2f0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800e2f4:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800e2f6:	687b      	ldr	r3, [r7, #4]
 800e2f8:	685a      	ldr	r2, [r3, #4]
 800e2fa:	687b      	ldr	r3, [r7, #4]
 800e2fc:	689b      	ldr	r3, [r3, #8]
 800e2fe:	431a      	orrs	r2, r3
 800e300:	687b      	ldr	r3, [r7, #4]
 800e302:	68db      	ldr	r3, [r3, #12]
 800e304:	431a      	orrs	r2, r3
 800e306:	687b      	ldr	r3, [r7, #4]
 800e308:	691b      	ldr	r3, [r3, #16]
 800e30a:	431a      	orrs	r2, r3
 800e30c:	687b      	ldr	r3, [r7, #4]
 800e30e:	695b      	ldr	r3, [r3, #20]
 800e310:	431a      	orrs	r2, r3
 800e312:	687b      	ldr	r3, [r7, #4]
 800e314:	699b      	ldr	r3, [r3, #24]
 800e316:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800e31a:	431a      	orrs	r2, r3
 800e31c:	687b      	ldr	r3, [r7, #4]
 800e31e:	69db      	ldr	r3, [r3, #28]
 800e320:	431a      	orrs	r2, r3
 800e322:	687b      	ldr	r3, [r7, #4]
 800e324:	6a1b      	ldr	r3, [r3, #32]
 800e326:	ea42 0103 	orr.w	r1, r2, r3
 800e32a:	687b      	ldr	r3, [r7, #4]
 800e32c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800e32e:	687b      	ldr	r3, [r7, #4]
 800e330:	681b      	ldr	r3, [r3, #0]
 800e332:	430a      	orrs	r2, r1
 800e334:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 800e336:	687b      	ldr	r3, [r7, #4]
 800e338:	699b      	ldr	r3, [r3, #24]
 800e33a:	0c1b      	lsrs	r3, r3, #16
 800e33c:	f003 0104 	and.w	r1, r3, #4
 800e340:	687b      	ldr	r3, [r7, #4]
 800e342:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800e344:	687b      	ldr	r3, [r7, #4]
 800e346:	681b      	ldr	r3, [r3, #0]
 800e348:	430a      	orrs	r2, r1
 800e34a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800e34c:	687b      	ldr	r3, [r7, #4]
 800e34e:	681b      	ldr	r3, [r3, #0]
 800e350:	69da      	ldr	r2, [r3, #28]
 800e352:	687b      	ldr	r3, [r7, #4]
 800e354:	681b      	ldr	r3, [r3, #0]
 800e356:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800e35a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800e35c:	687b      	ldr	r3, [r7, #4]
 800e35e:	2200      	movs	r2, #0
 800e360:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800e362:	687b      	ldr	r3, [r7, #4]
 800e364:	2201      	movs	r2, #1
 800e366:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800e36a:	2300      	movs	r3, #0
}
 800e36c:	4618      	mov	r0, r3
 800e36e:	3708      	adds	r7, #8
 800e370:	46bd      	mov	sp, r7
 800e372:	bd80      	pop	{r7, pc}

0800e374 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800e374:	b580      	push	{r7, lr}
 800e376:	b088      	sub	sp, #32
 800e378:	af00      	add	r7, sp, #0
 800e37a:	60f8      	str	r0, [r7, #12]
 800e37c:	60b9      	str	r1, [r7, #8]
 800e37e:	603b      	str	r3, [r7, #0]
 800e380:	4613      	mov	r3, r2
 800e382:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800e384:	2300      	movs	r3, #0
 800e386:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800e388:	68fb      	ldr	r3, [r7, #12]
 800e38a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800e38e:	2b01      	cmp	r3, #1
 800e390:	d101      	bne.n	800e396 <HAL_SPI_Transmit+0x22>
 800e392:	2302      	movs	r3, #2
 800e394:	e11e      	b.n	800e5d4 <HAL_SPI_Transmit+0x260>
 800e396:	68fb      	ldr	r3, [r7, #12]
 800e398:	2201      	movs	r2, #1
 800e39a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800e39e:	f7fb fb97 	bl	8009ad0 <HAL_GetTick>
 800e3a2:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800e3a4:	88fb      	ldrh	r3, [r7, #6]
 800e3a6:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800e3a8:	68fb      	ldr	r3, [r7, #12]
 800e3aa:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800e3ae:	b2db      	uxtb	r3, r3
 800e3b0:	2b01      	cmp	r3, #1
 800e3b2:	d002      	beq.n	800e3ba <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800e3b4:	2302      	movs	r3, #2
 800e3b6:	77fb      	strb	r3, [r7, #31]
    goto error;
 800e3b8:	e103      	b.n	800e5c2 <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 800e3ba:	68bb      	ldr	r3, [r7, #8]
 800e3bc:	2b00      	cmp	r3, #0
 800e3be:	d002      	beq.n	800e3c6 <HAL_SPI_Transmit+0x52>
 800e3c0:	88fb      	ldrh	r3, [r7, #6]
 800e3c2:	2b00      	cmp	r3, #0
 800e3c4:	d102      	bne.n	800e3cc <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800e3c6:	2301      	movs	r3, #1
 800e3c8:	77fb      	strb	r3, [r7, #31]
    goto error;
 800e3ca:	e0fa      	b.n	800e5c2 <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800e3cc:	68fb      	ldr	r3, [r7, #12]
 800e3ce:	2203      	movs	r2, #3
 800e3d0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800e3d4:	68fb      	ldr	r3, [r7, #12]
 800e3d6:	2200      	movs	r2, #0
 800e3d8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800e3da:	68fb      	ldr	r3, [r7, #12]
 800e3dc:	68ba      	ldr	r2, [r7, #8]
 800e3de:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800e3e0:	68fb      	ldr	r3, [r7, #12]
 800e3e2:	88fa      	ldrh	r2, [r7, #6]
 800e3e4:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800e3e6:	68fb      	ldr	r3, [r7, #12]
 800e3e8:	88fa      	ldrh	r2, [r7, #6]
 800e3ea:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800e3ec:	68fb      	ldr	r3, [r7, #12]
 800e3ee:	2200      	movs	r2, #0
 800e3f0:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800e3f2:	68fb      	ldr	r3, [r7, #12]
 800e3f4:	2200      	movs	r2, #0
 800e3f6:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800e3f8:	68fb      	ldr	r3, [r7, #12]
 800e3fa:	2200      	movs	r2, #0
 800e3fc:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800e3fe:	68fb      	ldr	r3, [r7, #12]
 800e400:	2200      	movs	r2, #0
 800e402:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800e404:	68fb      	ldr	r3, [r7, #12]
 800e406:	2200      	movs	r2, #0
 800e408:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800e40a:	68fb      	ldr	r3, [r7, #12]
 800e40c:	689b      	ldr	r3, [r3, #8]
 800e40e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800e412:	d107      	bne.n	800e424 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 800e414:	68fb      	ldr	r3, [r7, #12]
 800e416:	681b      	ldr	r3, [r3, #0]
 800e418:	681a      	ldr	r2, [r3, #0]
 800e41a:	68fb      	ldr	r3, [r7, #12]
 800e41c:	681b      	ldr	r3, [r3, #0]
 800e41e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800e422:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800e424:	68fb      	ldr	r3, [r7, #12]
 800e426:	681b      	ldr	r3, [r3, #0]
 800e428:	681b      	ldr	r3, [r3, #0]
 800e42a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e42e:	2b40      	cmp	r3, #64	; 0x40
 800e430:	d007      	beq.n	800e442 <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800e432:	68fb      	ldr	r3, [r7, #12]
 800e434:	681b      	ldr	r3, [r3, #0]
 800e436:	681a      	ldr	r2, [r3, #0]
 800e438:	68fb      	ldr	r3, [r7, #12]
 800e43a:	681b      	ldr	r3, [r3, #0]
 800e43c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800e440:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800e442:	68fb      	ldr	r3, [r7, #12]
 800e444:	68db      	ldr	r3, [r3, #12]
 800e446:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800e44a:	d14b      	bne.n	800e4e4 <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800e44c:	68fb      	ldr	r3, [r7, #12]
 800e44e:	685b      	ldr	r3, [r3, #4]
 800e450:	2b00      	cmp	r3, #0
 800e452:	d002      	beq.n	800e45a <HAL_SPI_Transmit+0xe6>
 800e454:	8afb      	ldrh	r3, [r7, #22]
 800e456:	2b01      	cmp	r3, #1
 800e458:	d13e      	bne.n	800e4d8 <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800e45a:	68fb      	ldr	r3, [r7, #12]
 800e45c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e45e:	881a      	ldrh	r2, [r3, #0]
 800e460:	68fb      	ldr	r3, [r7, #12]
 800e462:	681b      	ldr	r3, [r3, #0]
 800e464:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800e466:	68fb      	ldr	r3, [r7, #12]
 800e468:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e46a:	1c9a      	adds	r2, r3, #2
 800e46c:	68fb      	ldr	r3, [r7, #12]
 800e46e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800e470:	68fb      	ldr	r3, [r7, #12]
 800e472:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800e474:	b29b      	uxth	r3, r3
 800e476:	3b01      	subs	r3, #1
 800e478:	b29a      	uxth	r2, r3
 800e47a:	68fb      	ldr	r3, [r7, #12]
 800e47c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800e47e:	e02b      	b.n	800e4d8 <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800e480:	68fb      	ldr	r3, [r7, #12]
 800e482:	681b      	ldr	r3, [r3, #0]
 800e484:	689b      	ldr	r3, [r3, #8]
 800e486:	f003 0302 	and.w	r3, r3, #2
 800e48a:	2b02      	cmp	r3, #2
 800e48c:	d112      	bne.n	800e4b4 <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800e48e:	68fb      	ldr	r3, [r7, #12]
 800e490:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e492:	881a      	ldrh	r2, [r3, #0]
 800e494:	68fb      	ldr	r3, [r7, #12]
 800e496:	681b      	ldr	r3, [r3, #0]
 800e498:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800e49a:	68fb      	ldr	r3, [r7, #12]
 800e49c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e49e:	1c9a      	adds	r2, r3, #2
 800e4a0:	68fb      	ldr	r3, [r7, #12]
 800e4a2:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800e4a4:	68fb      	ldr	r3, [r7, #12]
 800e4a6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800e4a8:	b29b      	uxth	r3, r3
 800e4aa:	3b01      	subs	r3, #1
 800e4ac:	b29a      	uxth	r2, r3
 800e4ae:	68fb      	ldr	r3, [r7, #12]
 800e4b0:	86da      	strh	r2, [r3, #54]	; 0x36
 800e4b2:	e011      	b.n	800e4d8 <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e4b4:	f7fb fb0c 	bl	8009ad0 <HAL_GetTick>
 800e4b8:	4602      	mov	r2, r0
 800e4ba:	69bb      	ldr	r3, [r7, #24]
 800e4bc:	1ad3      	subs	r3, r2, r3
 800e4be:	683a      	ldr	r2, [r7, #0]
 800e4c0:	429a      	cmp	r2, r3
 800e4c2:	d803      	bhi.n	800e4cc <HAL_SPI_Transmit+0x158>
 800e4c4:	683b      	ldr	r3, [r7, #0]
 800e4c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e4ca:	d102      	bne.n	800e4d2 <HAL_SPI_Transmit+0x15e>
 800e4cc:	683b      	ldr	r3, [r7, #0]
 800e4ce:	2b00      	cmp	r3, #0
 800e4d0:	d102      	bne.n	800e4d8 <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 800e4d2:	2303      	movs	r3, #3
 800e4d4:	77fb      	strb	r3, [r7, #31]
          goto error;
 800e4d6:	e074      	b.n	800e5c2 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 800e4d8:	68fb      	ldr	r3, [r7, #12]
 800e4da:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800e4dc:	b29b      	uxth	r3, r3
 800e4de:	2b00      	cmp	r3, #0
 800e4e0:	d1ce      	bne.n	800e480 <HAL_SPI_Transmit+0x10c>
 800e4e2:	e04c      	b.n	800e57e <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800e4e4:	68fb      	ldr	r3, [r7, #12]
 800e4e6:	685b      	ldr	r3, [r3, #4]
 800e4e8:	2b00      	cmp	r3, #0
 800e4ea:	d002      	beq.n	800e4f2 <HAL_SPI_Transmit+0x17e>
 800e4ec:	8afb      	ldrh	r3, [r7, #22]
 800e4ee:	2b01      	cmp	r3, #1
 800e4f0:	d140      	bne.n	800e574 <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800e4f2:	68fb      	ldr	r3, [r7, #12]
 800e4f4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800e4f6:	68fb      	ldr	r3, [r7, #12]
 800e4f8:	681b      	ldr	r3, [r3, #0]
 800e4fa:	330c      	adds	r3, #12
 800e4fc:	7812      	ldrb	r2, [r2, #0]
 800e4fe:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800e500:	68fb      	ldr	r3, [r7, #12]
 800e502:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e504:	1c5a      	adds	r2, r3, #1
 800e506:	68fb      	ldr	r3, [r7, #12]
 800e508:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800e50a:	68fb      	ldr	r3, [r7, #12]
 800e50c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800e50e:	b29b      	uxth	r3, r3
 800e510:	3b01      	subs	r3, #1
 800e512:	b29a      	uxth	r2, r3
 800e514:	68fb      	ldr	r3, [r7, #12]
 800e516:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800e518:	e02c      	b.n	800e574 <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800e51a:	68fb      	ldr	r3, [r7, #12]
 800e51c:	681b      	ldr	r3, [r3, #0]
 800e51e:	689b      	ldr	r3, [r3, #8]
 800e520:	f003 0302 	and.w	r3, r3, #2
 800e524:	2b02      	cmp	r3, #2
 800e526:	d113      	bne.n	800e550 <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800e528:	68fb      	ldr	r3, [r7, #12]
 800e52a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800e52c:	68fb      	ldr	r3, [r7, #12]
 800e52e:	681b      	ldr	r3, [r3, #0]
 800e530:	330c      	adds	r3, #12
 800e532:	7812      	ldrb	r2, [r2, #0]
 800e534:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800e536:	68fb      	ldr	r3, [r7, #12]
 800e538:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e53a:	1c5a      	adds	r2, r3, #1
 800e53c:	68fb      	ldr	r3, [r7, #12]
 800e53e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800e540:	68fb      	ldr	r3, [r7, #12]
 800e542:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800e544:	b29b      	uxth	r3, r3
 800e546:	3b01      	subs	r3, #1
 800e548:	b29a      	uxth	r2, r3
 800e54a:	68fb      	ldr	r3, [r7, #12]
 800e54c:	86da      	strh	r2, [r3, #54]	; 0x36
 800e54e:	e011      	b.n	800e574 <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e550:	f7fb fabe 	bl	8009ad0 <HAL_GetTick>
 800e554:	4602      	mov	r2, r0
 800e556:	69bb      	ldr	r3, [r7, #24]
 800e558:	1ad3      	subs	r3, r2, r3
 800e55a:	683a      	ldr	r2, [r7, #0]
 800e55c:	429a      	cmp	r2, r3
 800e55e:	d803      	bhi.n	800e568 <HAL_SPI_Transmit+0x1f4>
 800e560:	683b      	ldr	r3, [r7, #0]
 800e562:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e566:	d102      	bne.n	800e56e <HAL_SPI_Transmit+0x1fa>
 800e568:	683b      	ldr	r3, [r7, #0]
 800e56a:	2b00      	cmp	r3, #0
 800e56c:	d102      	bne.n	800e574 <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 800e56e:	2303      	movs	r3, #3
 800e570:	77fb      	strb	r3, [r7, #31]
          goto error;
 800e572:	e026      	b.n	800e5c2 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 800e574:	68fb      	ldr	r3, [r7, #12]
 800e576:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800e578:	b29b      	uxth	r3, r3
 800e57a:	2b00      	cmp	r3, #0
 800e57c:	d1cd      	bne.n	800e51a <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800e57e:	69ba      	ldr	r2, [r7, #24]
 800e580:	6839      	ldr	r1, [r7, #0]
 800e582:	68f8      	ldr	r0, [r7, #12]
 800e584:	f000 fba4 	bl	800ecd0 <SPI_EndRxTxTransaction>
 800e588:	4603      	mov	r3, r0
 800e58a:	2b00      	cmp	r3, #0
 800e58c:	d002      	beq.n	800e594 <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800e58e:	68fb      	ldr	r3, [r7, #12]
 800e590:	2220      	movs	r2, #32
 800e592:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800e594:	68fb      	ldr	r3, [r7, #12]
 800e596:	689b      	ldr	r3, [r3, #8]
 800e598:	2b00      	cmp	r3, #0
 800e59a:	d10a      	bne.n	800e5b2 <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800e59c:	2300      	movs	r3, #0
 800e59e:	613b      	str	r3, [r7, #16]
 800e5a0:	68fb      	ldr	r3, [r7, #12]
 800e5a2:	681b      	ldr	r3, [r3, #0]
 800e5a4:	68db      	ldr	r3, [r3, #12]
 800e5a6:	613b      	str	r3, [r7, #16]
 800e5a8:	68fb      	ldr	r3, [r7, #12]
 800e5aa:	681b      	ldr	r3, [r3, #0]
 800e5ac:	689b      	ldr	r3, [r3, #8]
 800e5ae:	613b      	str	r3, [r7, #16]
 800e5b0:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800e5b2:	68fb      	ldr	r3, [r7, #12]
 800e5b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e5b6:	2b00      	cmp	r3, #0
 800e5b8:	d002      	beq.n	800e5c0 <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 800e5ba:	2301      	movs	r3, #1
 800e5bc:	77fb      	strb	r3, [r7, #31]
 800e5be:	e000      	b.n	800e5c2 <HAL_SPI_Transmit+0x24e>
  }

error:
 800e5c0:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800e5c2:	68fb      	ldr	r3, [r7, #12]
 800e5c4:	2201      	movs	r2, #1
 800e5c6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800e5ca:	68fb      	ldr	r3, [r7, #12]
 800e5cc:	2200      	movs	r2, #0
 800e5ce:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800e5d2:	7ffb      	ldrb	r3, [r7, #31]
}
 800e5d4:	4618      	mov	r0, r3
 800e5d6:	3720      	adds	r7, #32
 800e5d8:	46bd      	mov	sp, r7
 800e5da:	bd80      	pop	{r7, pc}

0800e5dc <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800e5dc:	b580      	push	{r7, lr}
 800e5de:	b088      	sub	sp, #32
 800e5e0:	af02      	add	r7, sp, #8
 800e5e2:	60f8      	str	r0, [r7, #12]
 800e5e4:	60b9      	str	r1, [r7, #8]
 800e5e6:	603b      	str	r3, [r7, #0]
 800e5e8:	4613      	mov	r3, r2
 800e5ea:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800e5ec:	2300      	movs	r3, #0
 800e5ee:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800e5f0:	68fb      	ldr	r3, [r7, #12]
 800e5f2:	685b      	ldr	r3, [r3, #4]
 800e5f4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800e5f8:	d112      	bne.n	800e620 <HAL_SPI_Receive+0x44>
 800e5fa:	68fb      	ldr	r3, [r7, #12]
 800e5fc:	689b      	ldr	r3, [r3, #8]
 800e5fe:	2b00      	cmp	r3, #0
 800e600:	d10e      	bne.n	800e620 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800e602:	68fb      	ldr	r3, [r7, #12]
 800e604:	2204      	movs	r2, #4
 800e606:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800e60a:	88fa      	ldrh	r2, [r7, #6]
 800e60c:	683b      	ldr	r3, [r7, #0]
 800e60e:	9300      	str	r3, [sp, #0]
 800e610:	4613      	mov	r3, r2
 800e612:	68ba      	ldr	r2, [r7, #8]
 800e614:	68b9      	ldr	r1, [r7, #8]
 800e616:	68f8      	ldr	r0, [r7, #12]
 800e618:	f000 f8e9 	bl	800e7ee <HAL_SPI_TransmitReceive>
 800e61c:	4603      	mov	r3, r0
 800e61e:	e0e2      	b.n	800e7e6 <HAL_SPI_Receive+0x20a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800e620:	68fb      	ldr	r3, [r7, #12]
 800e622:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800e626:	2b01      	cmp	r3, #1
 800e628:	d101      	bne.n	800e62e <HAL_SPI_Receive+0x52>
 800e62a:	2302      	movs	r3, #2
 800e62c:	e0db      	b.n	800e7e6 <HAL_SPI_Receive+0x20a>
 800e62e:	68fb      	ldr	r3, [r7, #12]
 800e630:	2201      	movs	r2, #1
 800e632:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800e636:	f7fb fa4b 	bl	8009ad0 <HAL_GetTick>
 800e63a:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800e63c:	68fb      	ldr	r3, [r7, #12]
 800e63e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800e642:	b2db      	uxtb	r3, r3
 800e644:	2b01      	cmp	r3, #1
 800e646:	d002      	beq.n	800e64e <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 800e648:	2302      	movs	r3, #2
 800e64a:	75fb      	strb	r3, [r7, #23]
    goto error;
 800e64c:	e0c2      	b.n	800e7d4 <HAL_SPI_Receive+0x1f8>
  }

  if ((pData == NULL) || (Size == 0U))
 800e64e:	68bb      	ldr	r3, [r7, #8]
 800e650:	2b00      	cmp	r3, #0
 800e652:	d002      	beq.n	800e65a <HAL_SPI_Receive+0x7e>
 800e654:	88fb      	ldrh	r3, [r7, #6]
 800e656:	2b00      	cmp	r3, #0
 800e658:	d102      	bne.n	800e660 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800e65a:	2301      	movs	r3, #1
 800e65c:	75fb      	strb	r3, [r7, #23]
    goto error;
 800e65e:	e0b9      	b.n	800e7d4 <HAL_SPI_Receive+0x1f8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800e660:	68fb      	ldr	r3, [r7, #12]
 800e662:	2204      	movs	r2, #4
 800e664:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800e668:	68fb      	ldr	r3, [r7, #12]
 800e66a:	2200      	movs	r2, #0
 800e66c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800e66e:	68fb      	ldr	r3, [r7, #12]
 800e670:	68ba      	ldr	r2, [r7, #8]
 800e672:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800e674:	68fb      	ldr	r3, [r7, #12]
 800e676:	88fa      	ldrh	r2, [r7, #6]
 800e678:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800e67a:	68fb      	ldr	r3, [r7, #12]
 800e67c:	88fa      	ldrh	r2, [r7, #6]
 800e67e:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800e680:	68fb      	ldr	r3, [r7, #12]
 800e682:	2200      	movs	r2, #0
 800e684:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 800e686:	68fb      	ldr	r3, [r7, #12]
 800e688:	2200      	movs	r2, #0
 800e68a:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 800e68c:	68fb      	ldr	r3, [r7, #12]
 800e68e:	2200      	movs	r2, #0
 800e690:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 800e692:	68fb      	ldr	r3, [r7, #12]
 800e694:	2200      	movs	r2, #0
 800e696:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800e698:	68fb      	ldr	r3, [r7, #12]
 800e69a:	2200      	movs	r2, #0
 800e69c:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800e69e:	68fb      	ldr	r3, [r7, #12]
 800e6a0:	689b      	ldr	r3, [r3, #8]
 800e6a2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800e6a6:	d107      	bne.n	800e6b8 <HAL_SPI_Receive+0xdc>
  {
    SPI_1LINE_RX(hspi);
 800e6a8:	68fb      	ldr	r3, [r7, #12]
 800e6aa:	681b      	ldr	r3, [r3, #0]
 800e6ac:	681a      	ldr	r2, [r3, #0]
 800e6ae:	68fb      	ldr	r3, [r7, #12]
 800e6b0:	681b      	ldr	r3, [r3, #0]
 800e6b2:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800e6b6:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800e6b8:	68fb      	ldr	r3, [r7, #12]
 800e6ba:	681b      	ldr	r3, [r3, #0]
 800e6bc:	681b      	ldr	r3, [r3, #0]
 800e6be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e6c2:	2b40      	cmp	r3, #64	; 0x40
 800e6c4:	d007      	beq.n	800e6d6 <HAL_SPI_Receive+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800e6c6:	68fb      	ldr	r3, [r7, #12]
 800e6c8:	681b      	ldr	r3, [r3, #0]
 800e6ca:	681a      	ldr	r2, [r3, #0]
 800e6cc:	68fb      	ldr	r3, [r7, #12]
 800e6ce:	681b      	ldr	r3, [r3, #0]
 800e6d0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800e6d4:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800e6d6:	68fb      	ldr	r3, [r7, #12]
 800e6d8:	68db      	ldr	r3, [r3, #12]
 800e6da:	2b00      	cmp	r3, #0
 800e6dc:	d162      	bne.n	800e7a4 <HAL_SPI_Receive+0x1c8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800e6de:	e02e      	b.n	800e73e <HAL_SPI_Receive+0x162>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800e6e0:	68fb      	ldr	r3, [r7, #12]
 800e6e2:	681b      	ldr	r3, [r3, #0]
 800e6e4:	689b      	ldr	r3, [r3, #8]
 800e6e6:	f003 0301 	and.w	r3, r3, #1
 800e6ea:	2b01      	cmp	r3, #1
 800e6ec:	d115      	bne.n	800e71a <HAL_SPI_Receive+0x13e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800e6ee:	68fb      	ldr	r3, [r7, #12]
 800e6f0:	681b      	ldr	r3, [r3, #0]
 800e6f2:	f103 020c 	add.w	r2, r3, #12
 800e6f6:	68fb      	ldr	r3, [r7, #12]
 800e6f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e6fa:	7812      	ldrb	r2, [r2, #0]
 800e6fc:	b2d2      	uxtb	r2, r2
 800e6fe:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800e700:	68fb      	ldr	r3, [r7, #12]
 800e702:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e704:	1c5a      	adds	r2, r3, #1
 800e706:	68fb      	ldr	r3, [r7, #12]
 800e708:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800e70a:	68fb      	ldr	r3, [r7, #12]
 800e70c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e70e:	b29b      	uxth	r3, r3
 800e710:	3b01      	subs	r3, #1
 800e712:	b29a      	uxth	r2, r3
 800e714:	68fb      	ldr	r3, [r7, #12]
 800e716:	87da      	strh	r2, [r3, #62]	; 0x3e
 800e718:	e011      	b.n	800e73e <HAL_SPI_Receive+0x162>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e71a:	f7fb f9d9 	bl	8009ad0 <HAL_GetTick>
 800e71e:	4602      	mov	r2, r0
 800e720:	693b      	ldr	r3, [r7, #16]
 800e722:	1ad3      	subs	r3, r2, r3
 800e724:	683a      	ldr	r2, [r7, #0]
 800e726:	429a      	cmp	r2, r3
 800e728:	d803      	bhi.n	800e732 <HAL_SPI_Receive+0x156>
 800e72a:	683b      	ldr	r3, [r7, #0]
 800e72c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e730:	d102      	bne.n	800e738 <HAL_SPI_Receive+0x15c>
 800e732:	683b      	ldr	r3, [r7, #0]
 800e734:	2b00      	cmp	r3, #0
 800e736:	d102      	bne.n	800e73e <HAL_SPI_Receive+0x162>
        {
          errorcode = HAL_TIMEOUT;
 800e738:	2303      	movs	r3, #3
 800e73a:	75fb      	strb	r3, [r7, #23]
          goto error;
 800e73c:	e04a      	b.n	800e7d4 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 800e73e:	68fb      	ldr	r3, [r7, #12]
 800e740:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e742:	b29b      	uxth	r3, r3
 800e744:	2b00      	cmp	r3, #0
 800e746:	d1cb      	bne.n	800e6e0 <HAL_SPI_Receive+0x104>
 800e748:	e031      	b.n	800e7ae <HAL_SPI_Receive+0x1d2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800e74a:	68fb      	ldr	r3, [r7, #12]
 800e74c:	681b      	ldr	r3, [r3, #0]
 800e74e:	689b      	ldr	r3, [r3, #8]
 800e750:	f003 0301 	and.w	r3, r3, #1
 800e754:	2b01      	cmp	r3, #1
 800e756:	d113      	bne.n	800e780 <HAL_SPI_Receive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800e758:	68fb      	ldr	r3, [r7, #12]
 800e75a:	681b      	ldr	r3, [r3, #0]
 800e75c:	68da      	ldr	r2, [r3, #12]
 800e75e:	68fb      	ldr	r3, [r7, #12]
 800e760:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e762:	b292      	uxth	r2, r2
 800e764:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800e766:	68fb      	ldr	r3, [r7, #12]
 800e768:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e76a:	1c9a      	adds	r2, r3, #2
 800e76c:	68fb      	ldr	r3, [r7, #12]
 800e76e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800e770:	68fb      	ldr	r3, [r7, #12]
 800e772:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e774:	b29b      	uxth	r3, r3
 800e776:	3b01      	subs	r3, #1
 800e778:	b29a      	uxth	r2, r3
 800e77a:	68fb      	ldr	r3, [r7, #12]
 800e77c:	87da      	strh	r2, [r3, #62]	; 0x3e
 800e77e:	e011      	b.n	800e7a4 <HAL_SPI_Receive+0x1c8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e780:	f7fb f9a6 	bl	8009ad0 <HAL_GetTick>
 800e784:	4602      	mov	r2, r0
 800e786:	693b      	ldr	r3, [r7, #16]
 800e788:	1ad3      	subs	r3, r2, r3
 800e78a:	683a      	ldr	r2, [r7, #0]
 800e78c:	429a      	cmp	r2, r3
 800e78e:	d803      	bhi.n	800e798 <HAL_SPI_Receive+0x1bc>
 800e790:	683b      	ldr	r3, [r7, #0]
 800e792:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e796:	d102      	bne.n	800e79e <HAL_SPI_Receive+0x1c2>
 800e798:	683b      	ldr	r3, [r7, #0]
 800e79a:	2b00      	cmp	r3, #0
 800e79c:	d102      	bne.n	800e7a4 <HAL_SPI_Receive+0x1c8>
        {
          errorcode = HAL_TIMEOUT;
 800e79e:	2303      	movs	r3, #3
 800e7a0:	75fb      	strb	r3, [r7, #23]
          goto error;
 800e7a2:	e017      	b.n	800e7d4 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 800e7a4:	68fb      	ldr	r3, [r7, #12]
 800e7a6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e7a8:	b29b      	uxth	r3, r3
 800e7aa:	2b00      	cmp	r3, #0
 800e7ac:	d1cd      	bne.n	800e74a <HAL_SPI_Receive+0x16e>
    READ_REG(hspi->Instance->DR);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800e7ae:	693a      	ldr	r2, [r7, #16]
 800e7b0:	6839      	ldr	r1, [r7, #0]
 800e7b2:	68f8      	ldr	r0, [r7, #12]
 800e7b4:	f000 fa27 	bl	800ec06 <SPI_EndRxTransaction>
 800e7b8:	4603      	mov	r3, r0
 800e7ba:	2b00      	cmp	r3, #0
 800e7bc:	d002      	beq.n	800e7c4 <HAL_SPI_Receive+0x1e8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800e7be:	68fb      	ldr	r3, [r7, #12]
 800e7c0:	2220      	movs	r2, #32
 800e7c2:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800e7c4:	68fb      	ldr	r3, [r7, #12]
 800e7c6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e7c8:	2b00      	cmp	r3, #0
 800e7ca:	d002      	beq.n	800e7d2 <HAL_SPI_Receive+0x1f6>
  {
    errorcode = HAL_ERROR;
 800e7cc:	2301      	movs	r3, #1
 800e7ce:	75fb      	strb	r3, [r7, #23]
 800e7d0:	e000      	b.n	800e7d4 <HAL_SPI_Receive+0x1f8>
  }

error :
 800e7d2:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800e7d4:	68fb      	ldr	r3, [r7, #12]
 800e7d6:	2201      	movs	r2, #1
 800e7d8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800e7dc:	68fb      	ldr	r3, [r7, #12]
 800e7de:	2200      	movs	r2, #0
 800e7e0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800e7e4:	7dfb      	ldrb	r3, [r7, #23]
}
 800e7e6:	4618      	mov	r0, r3
 800e7e8:	3718      	adds	r7, #24
 800e7ea:	46bd      	mov	sp, r7
 800e7ec:	bd80      	pop	{r7, pc}

0800e7ee <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800e7ee:	b580      	push	{r7, lr}
 800e7f0:	b08c      	sub	sp, #48	; 0x30
 800e7f2:	af00      	add	r7, sp, #0
 800e7f4:	60f8      	str	r0, [r7, #12]
 800e7f6:	60b9      	str	r1, [r7, #8]
 800e7f8:	607a      	str	r2, [r7, #4]
 800e7fa:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800e7fc:	2301      	movs	r3, #1
 800e7fe:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800e800:	2300      	movs	r3, #0
 800e802:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800e806:	68fb      	ldr	r3, [r7, #12]
 800e808:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800e80c:	2b01      	cmp	r3, #1
 800e80e:	d101      	bne.n	800e814 <HAL_SPI_TransmitReceive+0x26>
 800e810:	2302      	movs	r3, #2
 800e812:	e18a      	b.n	800eb2a <HAL_SPI_TransmitReceive+0x33c>
 800e814:	68fb      	ldr	r3, [r7, #12]
 800e816:	2201      	movs	r2, #1
 800e818:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800e81c:	f7fb f958 	bl	8009ad0 <HAL_GetTick>
 800e820:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800e822:	68fb      	ldr	r3, [r7, #12]
 800e824:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800e828:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800e82c:	68fb      	ldr	r3, [r7, #12]
 800e82e:	685b      	ldr	r3, [r3, #4]
 800e830:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800e832:	887b      	ldrh	r3, [r7, #2]
 800e834:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800e836:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800e83a:	2b01      	cmp	r3, #1
 800e83c:	d00f      	beq.n	800e85e <HAL_SPI_TransmitReceive+0x70>
 800e83e:	69fb      	ldr	r3, [r7, #28]
 800e840:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800e844:	d107      	bne.n	800e856 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800e846:	68fb      	ldr	r3, [r7, #12]
 800e848:	689b      	ldr	r3, [r3, #8]
 800e84a:	2b00      	cmp	r3, #0
 800e84c:	d103      	bne.n	800e856 <HAL_SPI_TransmitReceive+0x68>
 800e84e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800e852:	2b04      	cmp	r3, #4
 800e854:	d003      	beq.n	800e85e <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800e856:	2302      	movs	r3, #2
 800e858:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800e85c:	e15b      	b.n	800eb16 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800e85e:	68bb      	ldr	r3, [r7, #8]
 800e860:	2b00      	cmp	r3, #0
 800e862:	d005      	beq.n	800e870 <HAL_SPI_TransmitReceive+0x82>
 800e864:	687b      	ldr	r3, [r7, #4]
 800e866:	2b00      	cmp	r3, #0
 800e868:	d002      	beq.n	800e870 <HAL_SPI_TransmitReceive+0x82>
 800e86a:	887b      	ldrh	r3, [r7, #2]
 800e86c:	2b00      	cmp	r3, #0
 800e86e:	d103      	bne.n	800e878 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800e870:	2301      	movs	r3, #1
 800e872:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800e876:	e14e      	b.n	800eb16 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800e878:	68fb      	ldr	r3, [r7, #12]
 800e87a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800e87e:	b2db      	uxtb	r3, r3
 800e880:	2b04      	cmp	r3, #4
 800e882:	d003      	beq.n	800e88c <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800e884:	68fb      	ldr	r3, [r7, #12]
 800e886:	2205      	movs	r2, #5
 800e888:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800e88c:	68fb      	ldr	r3, [r7, #12]
 800e88e:	2200      	movs	r2, #0
 800e890:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800e892:	68fb      	ldr	r3, [r7, #12]
 800e894:	687a      	ldr	r2, [r7, #4]
 800e896:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800e898:	68fb      	ldr	r3, [r7, #12]
 800e89a:	887a      	ldrh	r2, [r7, #2]
 800e89c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800e89e:	68fb      	ldr	r3, [r7, #12]
 800e8a0:	887a      	ldrh	r2, [r7, #2]
 800e8a2:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800e8a4:	68fb      	ldr	r3, [r7, #12]
 800e8a6:	68ba      	ldr	r2, [r7, #8]
 800e8a8:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800e8aa:	68fb      	ldr	r3, [r7, #12]
 800e8ac:	887a      	ldrh	r2, [r7, #2]
 800e8ae:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800e8b0:	68fb      	ldr	r3, [r7, #12]
 800e8b2:	887a      	ldrh	r2, [r7, #2]
 800e8b4:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800e8b6:	68fb      	ldr	r3, [r7, #12]
 800e8b8:	2200      	movs	r2, #0
 800e8ba:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800e8bc:	68fb      	ldr	r3, [r7, #12]
 800e8be:	2200      	movs	r2, #0
 800e8c0:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800e8c2:	68fb      	ldr	r3, [r7, #12]
 800e8c4:	681b      	ldr	r3, [r3, #0]
 800e8c6:	681b      	ldr	r3, [r3, #0]
 800e8c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e8cc:	2b40      	cmp	r3, #64	; 0x40
 800e8ce:	d007      	beq.n	800e8e0 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800e8d0:	68fb      	ldr	r3, [r7, #12]
 800e8d2:	681b      	ldr	r3, [r3, #0]
 800e8d4:	681a      	ldr	r2, [r3, #0]
 800e8d6:	68fb      	ldr	r3, [r7, #12]
 800e8d8:	681b      	ldr	r3, [r3, #0]
 800e8da:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800e8de:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800e8e0:	68fb      	ldr	r3, [r7, #12]
 800e8e2:	68db      	ldr	r3, [r3, #12]
 800e8e4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800e8e8:	d178      	bne.n	800e9dc <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800e8ea:	68fb      	ldr	r3, [r7, #12]
 800e8ec:	685b      	ldr	r3, [r3, #4]
 800e8ee:	2b00      	cmp	r3, #0
 800e8f0:	d002      	beq.n	800e8f8 <HAL_SPI_TransmitReceive+0x10a>
 800e8f2:	8b7b      	ldrh	r3, [r7, #26]
 800e8f4:	2b01      	cmp	r3, #1
 800e8f6:	d166      	bne.n	800e9c6 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800e8f8:	68fb      	ldr	r3, [r7, #12]
 800e8fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e8fc:	881a      	ldrh	r2, [r3, #0]
 800e8fe:	68fb      	ldr	r3, [r7, #12]
 800e900:	681b      	ldr	r3, [r3, #0]
 800e902:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800e904:	68fb      	ldr	r3, [r7, #12]
 800e906:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e908:	1c9a      	adds	r2, r3, #2
 800e90a:	68fb      	ldr	r3, [r7, #12]
 800e90c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800e90e:	68fb      	ldr	r3, [r7, #12]
 800e910:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800e912:	b29b      	uxth	r3, r3
 800e914:	3b01      	subs	r3, #1
 800e916:	b29a      	uxth	r2, r3
 800e918:	68fb      	ldr	r3, [r7, #12]
 800e91a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800e91c:	e053      	b.n	800e9c6 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800e91e:	68fb      	ldr	r3, [r7, #12]
 800e920:	681b      	ldr	r3, [r3, #0]
 800e922:	689b      	ldr	r3, [r3, #8]
 800e924:	f003 0302 	and.w	r3, r3, #2
 800e928:	2b02      	cmp	r3, #2
 800e92a:	d11b      	bne.n	800e964 <HAL_SPI_TransmitReceive+0x176>
 800e92c:	68fb      	ldr	r3, [r7, #12]
 800e92e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800e930:	b29b      	uxth	r3, r3
 800e932:	2b00      	cmp	r3, #0
 800e934:	d016      	beq.n	800e964 <HAL_SPI_TransmitReceive+0x176>
 800e936:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e938:	2b01      	cmp	r3, #1
 800e93a:	d113      	bne.n	800e964 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800e93c:	68fb      	ldr	r3, [r7, #12]
 800e93e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e940:	881a      	ldrh	r2, [r3, #0]
 800e942:	68fb      	ldr	r3, [r7, #12]
 800e944:	681b      	ldr	r3, [r3, #0]
 800e946:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800e948:	68fb      	ldr	r3, [r7, #12]
 800e94a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e94c:	1c9a      	adds	r2, r3, #2
 800e94e:	68fb      	ldr	r3, [r7, #12]
 800e950:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800e952:	68fb      	ldr	r3, [r7, #12]
 800e954:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800e956:	b29b      	uxth	r3, r3
 800e958:	3b01      	subs	r3, #1
 800e95a:	b29a      	uxth	r2, r3
 800e95c:	68fb      	ldr	r3, [r7, #12]
 800e95e:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800e960:	2300      	movs	r3, #0
 800e962:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800e964:	68fb      	ldr	r3, [r7, #12]
 800e966:	681b      	ldr	r3, [r3, #0]
 800e968:	689b      	ldr	r3, [r3, #8]
 800e96a:	f003 0301 	and.w	r3, r3, #1
 800e96e:	2b01      	cmp	r3, #1
 800e970:	d119      	bne.n	800e9a6 <HAL_SPI_TransmitReceive+0x1b8>
 800e972:	68fb      	ldr	r3, [r7, #12]
 800e974:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e976:	b29b      	uxth	r3, r3
 800e978:	2b00      	cmp	r3, #0
 800e97a:	d014      	beq.n	800e9a6 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800e97c:	68fb      	ldr	r3, [r7, #12]
 800e97e:	681b      	ldr	r3, [r3, #0]
 800e980:	68da      	ldr	r2, [r3, #12]
 800e982:	68fb      	ldr	r3, [r7, #12]
 800e984:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e986:	b292      	uxth	r2, r2
 800e988:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800e98a:	68fb      	ldr	r3, [r7, #12]
 800e98c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e98e:	1c9a      	adds	r2, r3, #2
 800e990:	68fb      	ldr	r3, [r7, #12]
 800e992:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800e994:	68fb      	ldr	r3, [r7, #12]
 800e996:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e998:	b29b      	uxth	r3, r3
 800e99a:	3b01      	subs	r3, #1
 800e99c:	b29a      	uxth	r2, r3
 800e99e:	68fb      	ldr	r3, [r7, #12]
 800e9a0:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800e9a2:	2301      	movs	r3, #1
 800e9a4:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800e9a6:	f7fb f893 	bl	8009ad0 <HAL_GetTick>
 800e9aa:	4602      	mov	r2, r0
 800e9ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e9ae:	1ad3      	subs	r3, r2, r3
 800e9b0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800e9b2:	429a      	cmp	r2, r3
 800e9b4:	d807      	bhi.n	800e9c6 <HAL_SPI_TransmitReceive+0x1d8>
 800e9b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e9b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e9bc:	d003      	beq.n	800e9c6 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 800e9be:	2303      	movs	r3, #3
 800e9c0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800e9c4:	e0a7      	b.n	800eb16 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800e9c6:	68fb      	ldr	r3, [r7, #12]
 800e9c8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800e9ca:	b29b      	uxth	r3, r3
 800e9cc:	2b00      	cmp	r3, #0
 800e9ce:	d1a6      	bne.n	800e91e <HAL_SPI_TransmitReceive+0x130>
 800e9d0:	68fb      	ldr	r3, [r7, #12]
 800e9d2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e9d4:	b29b      	uxth	r3, r3
 800e9d6:	2b00      	cmp	r3, #0
 800e9d8:	d1a1      	bne.n	800e91e <HAL_SPI_TransmitReceive+0x130>
 800e9da:	e07c      	b.n	800ead6 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800e9dc:	68fb      	ldr	r3, [r7, #12]
 800e9de:	685b      	ldr	r3, [r3, #4]
 800e9e0:	2b00      	cmp	r3, #0
 800e9e2:	d002      	beq.n	800e9ea <HAL_SPI_TransmitReceive+0x1fc>
 800e9e4:	8b7b      	ldrh	r3, [r7, #26]
 800e9e6:	2b01      	cmp	r3, #1
 800e9e8:	d16b      	bne.n	800eac2 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800e9ea:	68fb      	ldr	r3, [r7, #12]
 800e9ec:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800e9ee:	68fb      	ldr	r3, [r7, #12]
 800e9f0:	681b      	ldr	r3, [r3, #0]
 800e9f2:	330c      	adds	r3, #12
 800e9f4:	7812      	ldrb	r2, [r2, #0]
 800e9f6:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800e9f8:	68fb      	ldr	r3, [r7, #12]
 800e9fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e9fc:	1c5a      	adds	r2, r3, #1
 800e9fe:	68fb      	ldr	r3, [r7, #12]
 800ea00:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800ea02:	68fb      	ldr	r3, [r7, #12]
 800ea04:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ea06:	b29b      	uxth	r3, r3
 800ea08:	3b01      	subs	r3, #1
 800ea0a:	b29a      	uxth	r2, r3
 800ea0c:	68fb      	ldr	r3, [r7, #12]
 800ea0e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800ea10:	e057      	b.n	800eac2 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800ea12:	68fb      	ldr	r3, [r7, #12]
 800ea14:	681b      	ldr	r3, [r3, #0]
 800ea16:	689b      	ldr	r3, [r3, #8]
 800ea18:	f003 0302 	and.w	r3, r3, #2
 800ea1c:	2b02      	cmp	r3, #2
 800ea1e:	d11c      	bne.n	800ea5a <HAL_SPI_TransmitReceive+0x26c>
 800ea20:	68fb      	ldr	r3, [r7, #12]
 800ea22:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ea24:	b29b      	uxth	r3, r3
 800ea26:	2b00      	cmp	r3, #0
 800ea28:	d017      	beq.n	800ea5a <HAL_SPI_TransmitReceive+0x26c>
 800ea2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ea2c:	2b01      	cmp	r3, #1
 800ea2e:	d114      	bne.n	800ea5a <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800ea30:	68fb      	ldr	r3, [r7, #12]
 800ea32:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800ea34:	68fb      	ldr	r3, [r7, #12]
 800ea36:	681b      	ldr	r3, [r3, #0]
 800ea38:	330c      	adds	r3, #12
 800ea3a:	7812      	ldrb	r2, [r2, #0]
 800ea3c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800ea3e:	68fb      	ldr	r3, [r7, #12]
 800ea40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ea42:	1c5a      	adds	r2, r3, #1
 800ea44:	68fb      	ldr	r3, [r7, #12]
 800ea46:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800ea48:	68fb      	ldr	r3, [r7, #12]
 800ea4a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ea4c:	b29b      	uxth	r3, r3
 800ea4e:	3b01      	subs	r3, #1
 800ea50:	b29a      	uxth	r2, r3
 800ea52:	68fb      	ldr	r3, [r7, #12]
 800ea54:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800ea56:	2300      	movs	r3, #0
 800ea58:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800ea5a:	68fb      	ldr	r3, [r7, #12]
 800ea5c:	681b      	ldr	r3, [r3, #0]
 800ea5e:	689b      	ldr	r3, [r3, #8]
 800ea60:	f003 0301 	and.w	r3, r3, #1
 800ea64:	2b01      	cmp	r3, #1
 800ea66:	d119      	bne.n	800ea9c <HAL_SPI_TransmitReceive+0x2ae>
 800ea68:	68fb      	ldr	r3, [r7, #12]
 800ea6a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ea6c:	b29b      	uxth	r3, r3
 800ea6e:	2b00      	cmp	r3, #0
 800ea70:	d014      	beq.n	800ea9c <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800ea72:	68fb      	ldr	r3, [r7, #12]
 800ea74:	681b      	ldr	r3, [r3, #0]
 800ea76:	68da      	ldr	r2, [r3, #12]
 800ea78:	68fb      	ldr	r3, [r7, #12]
 800ea7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ea7c:	b2d2      	uxtb	r2, r2
 800ea7e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800ea80:	68fb      	ldr	r3, [r7, #12]
 800ea82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ea84:	1c5a      	adds	r2, r3, #1
 800ea86:	68fb      	ldr	r3, [r7, #12]
 800ea88:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800ea8a:	68fb      	ldr	r3, [r7, #12]
 800ea8c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ea8e:	b29b      	uxth	r3, r3
 800ea90:	3b01      	subs	r3, #1
 800ea92:	b29a      	uxth	r2, r3
 800ea94:	68fb      	ldr	r3, [r7, #12]
 800ea96:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800ea98:	2301      	movs	r3, #1
 800ea9a:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800ea9c:	f7fb f818 	bl	8009ad0 <HAL_GetTick>
 800eaa0:	4602      	mov	r2, r0
 800eaa2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800eaa4:	1ad3      	subs	r3, r2, r3
 800eaa6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800eaa8:	429a      	cmp	r2, r3
 800eaaa:	d803      	bhi.n	800eab4 <HAL_SPI_TransmitReceive+0x2c6>
 800eaac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eaae:	f1b3 3fff 	cmp.w	r3, #4294967295
 800eab2:	d102      	bne.n	800eaba <HAL_SPI_TransmitReceive+0x2cc>
 800eab4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eab6:	2b00      	cmp	r3, #0
 800eab8:	d103      	bne.n	800eac2 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 800eaba:	2303      	movs	r3, #3
 800eabc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800eac0:	e029      	b.n	800eb16 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800eac2:	68fb      	ldr	r3, [r7, #12]
 800eac4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800eac6:	b29b      	uxth	r3, r3
 800eac8:	2b00      	cmp	r3, #0
 800eaca:	d1a2      	bne.n	800ea12 <HAL_SPI_TransmitReceive+0x224>
 800eacc:	68fb      	ldr	r3, [r7, #12]
 800eace:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ead0:	b29b      	uxth	r3, r3
 800ead2:	2b00      	cmp	r3, #0
 800ead4:	d19d      	bne.n	800ea12 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800ead6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ead8:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800eada:	68f8      	ldr	r0, [r7, #12]
 800eadc:	f000 f8f8 	bl	800ecd0 <SPI_EndRxTxTransaction>
 800eae0:	4603      	mov	r3, r0
 800eae2:	2b00      	cmp	r3, #0
 800eae4:	d006      	beq.n	800eaf4 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800eae6:	2301      	movs	r3, #1
 800eae8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800eaec:	68fb      	ldr	r3, [r7, #12]
 800eaee:	2220      	movs	r2, #32
 800eaf0:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800eaf2:	e010      	b.n	800eb16 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800eaf4:	68fb      	ldr	r3, [r7, #12]
 800eaf6:	689b      	ldr	r3, [r3, #8]
 800eaf8:	2b00      	cmp	r3, #0
 800eafa:	d10b      	bne.n	800eb14 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800eafc:	2300      	movs	r3, #0
 800eafe:	617b      	str	r3, [r7, #20]
 800eb00:	68fb      	ldr	r3, [r7, #12]
 800eb02:	681b      	ldr	r3, [r3, #0]
 800eb04:	68db      	ldr	r3, [r3, #12]
 800eb06:	617b      	str	r3, [r7, #20]
 800eb08:	68fb      	ldr	r3, [r7, #12]
 800eb0a:	681b      	ldr	r3, [r3, #0]
 800eb0c:	689b      	ldr	r3, [r3, #8]
 800eb0e:	617b      	str	r3, [r7, #20]
 800eb10:	697b      	ldr	r3, [r7, #20]
 800eb12:	e000      	b.n	800eb16 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 800eb14:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800eb16:	68fb      	ldr	r3, [r7, #12]
 800eb18:	2201      	movs	r2, #1
 800eb1a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800eb1e:	68fb      	ldr	r3, [r7, #12]
 800eb20:	2200      	movs	r2, #0
 800eb22:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800eb26:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800eb2a:	4618      	mov	r0, r3
 800eb2c:	3730      	adds	r7, #48	; 0x30
 800eb2e:	46bd      	mov	sp, r7
 800eb30:	bd80      	pop	{r7, pc}

0800eb32 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800eb32:	b580      	push	{r7, lr}
 800eb34:	b084      	sub	sp, #16
 800eb36:	af00      	add	r7, sp, #0
 800eb38:	60f8      	str	r0, [r7, #12]
 800eb3a:	60b9      	str	r1, [r7, #8]
 800eb3c:	603b      	str	r3, [r7, #0]
 800eb3e:	4613      	mov	r3, r2
 800eb40:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800eb42:	e04c      	b.n	800ebde <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 800eb44:	683b      	ldr	r3, [r7, #0]
 800eb46:	f1b3 3fff 	cmp.w	r3, #4294967295
 800eb4a:	d048      	beq.n	800ebde <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 800eb4c:	f7fa ffc0 	bl	8009ad0 <HAL_GetTick>
 800eb50:	4602      	mov	r2, r0
 800eb52:	69bb      	ldr	r3, [r7, #24]
 800eb54:	1ad3      	subs	r3, r2, r3
 800eb56:	683a      	ldr	r2, [r7, #0]
 800eb58:	429a      	cmp	r2, r3
 800eb5a:	d902      	bls.n	800eb62 <SPI_WaitFlagStateUntilTimeout+0x30>
 800eb5c:	683b      	ldr	r3, [r7, #0]
 800eb5e:	2b00      	cmp	r3, #0
 800eb60:	d13d      	bne.n	800ebde <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800eb62:	68fb      	ldr	r3, [r7, #12]
 800eb64:	681b      	ldr	r3, [r3, #0]
 800eb66:	685a      	ldr	r2, [r3, #4]
 800eb68:	68fb      	ldr	r3, [r7, #12]
 800eb6a:	681b      	ldr	r3, [r3, #0]
 800eb6c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800eb70:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800eb72:	68fb      	ldr	r3, [r7, #12]
 800eb74:	685b      	ldr	r3, [r3, #4]
 800eb76:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800eb7a:	d111      	bne.n	800eba0 <SPI_WaitFlagStateUntilTimeout+0x6e>
 800eb7c:	68fb      	ldr	r3, [r7, #12]
 800eb7e:	689b      	ldr	r3, [r3, #8]
 800eb80:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800eb84:	d004      	beq.n	800eb90 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800eb86:	68fb      	ldr	r3, [r7, #12]
 800eb88:	689b      	ldr	r3, [r3, #8]
 800eb8a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800eb8e:	d107      	bne.n	800eba0 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800eb90:	68fb      	ldr	r3, [r7, #12]
 800eb92:	681b      	ldr	r3, [r3, #0]
 800eb94:	681a      	ldr	r2, [r3, #0]
 800eb96:	68fb      	ldr	r3, [r7, #12]
 800eb98:	681b      	ldr	r3, [r3, #0]
 800eb9a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800eb9e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800eba0:	68fb      	ldr	r3, [r7, #12]
 800eba2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800eba4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800eba8:	d10f      	bne.n	800ebca <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 800ebaa:	68fb      	ldr	r3, [r7, #12]
 800ebac:	681b      	ldr	r3, [r3, #0]
 800ebae:	681a      	ldr	r2, [r3, #0]
 800ebb0:	68fb      	ldr	r3, [r7, #12]
 800ebb2:	681b      	ldr	r3, [r3, #0]
 800ebb4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800ebb8:	601a      	str	r2, [r3, #0]
 800ebba:	68fb      	ldr	r3, [r7, #12]
 800ebbc:	681b      	ldr	r3, [r3, #0]
 800ebbe:	681a      	ldr	r2, [r3, #0]
 800ebc0:	68fb      	ldr	r3, [r7, #12]
 800ebc2:	681b      	ldr	r3, [r3, #0]
 800ebc4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800ebc8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800ebca:	68fb      	ldr	r3, [r7, #12]
 800ebcc:	2201      	movs	r2, #1
 800ebce:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800ebd2:	68fb      	ldr	r3, [r7, #12]
 800ebd4:	2200      	movs	r2, #0
 800ebd6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800ebda:	2303      	movs	r3, #3
 800ebdc:	e00f      	b.n	800ebfe <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800ebde:	68fb      	ldr	r3, [r7, #12]
 800ebe0:	681b      	ldr	r3, [r3, #0]
 800ebe2:	689a      	ldr	r2, [r3, #8]
 800ebe4:	68bb      	ldr	r3, [r7, #8]
 800ebe6:	4013      	ands	r3, r2
 800ebe8:	68ba      	ldr	r2, [r7, #8]
 800ebea:	429a      	cmp	r2, r3
 800ebec:	bf0c      	ite	eq
 800ebee:	2301      	moveq	r3, #1
 800ebf0:	2300      	movne	r3, #0
 800ebf2:	b2db      	uxtb	r3, r3
 800ebf4:	461a      	mov	r2, r3
 800ebf6:	79fb      	ldrb	r3, [r7, #7]
 800ebf8:	429a      	cmp	r2, r3
 800ebfa:	d1a3      	bne.n	800eb44 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 800ebfc:	2300      	movs	r3, #0
}
 800ebfe:	4618      	mov	r0, r3
 800ec00:	3710      	adds	r7, #16
 800ec02:	46bd      	mov	sp, r7
 800ec04:	bd80      	pop	{r7, pc}

0800ec06 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800ec06:	b580      	push	{r7, lr}
 800ec08:	b086      	sub	sp, #24
 800ec0a:	af02      	add	r7, sp, #8
 800ec0c:	60f8      	str	r0, [r7, #12]
 800ec0e:	60b9      	str	r1, [r7, #8]
 800ec10:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ec12:	68fb      	ldr	r3, [r7, #12]
 800ec14:	685b      	ldr	r3, [r3, #4]
 800ec16:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800ec1a:	d111      	bne.n	800ec40 <SPI_EndRxTransaction+0x3a>
 800ec1c:	68fb      	ldr	r3, [r7, #12]
 800ec1e:	689b      	ldr	r3, [r3, #8]
 800ec20:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ec24:	d004      	beq.n	800ec30 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800ec26:	68fb      	ldr	r3, [r7, #12]
 800ec28:	689b      	ldr	r3, [r3, #8]
 800ec2a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ec2e:	d107      	bne.n	800ec40 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800ec30:	68fb      	ldr	r3, [r7, #12]
 800ec32:	681b      	ldr	r3, [r3, #0]
 800ec34:	681a      	ldr	r2, [r3, #0]
 800ec36:	68fb      	ldr	r3, [r7, #12]
 800ec38:	681b      	ldr	r3, [r3, #0]
 800ec3a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800ec3e:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800ec40:	68fb      	ldr	r3, [r7, #12]
 800ec42:	685b      	ldr	r3, [r3, #4]
 800ec44:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800ec48:	d12a      	bne.n	800eca0 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 800ec4a:	68fb      	ldr	r3, [r7, #12]
 800ec4c:	689b      	ldr	r3, [r3, #8]
 800ec4e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ec52:	d012      	beq.n	800ec7a <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800ec54:	687b      	ldr	r3, [r7, #4]
 800ec56:	9300      	str	r3, [sp, #0]
 800ec58:	68bb      	ldr	r3, [r7, #8]
 800ec5a:	2200      	movs	r2, #0
 800ec5c:	2180      	movs	r1, #128	; 0x80
 800ec5e:	68f8      	ldr	r0, [r7, #12]
 800ec60:	f7ff ff67 	bl	800eb32 <SPI_WaitFlagStateUntilTimeout>
 800ec64:	4603      	mov	r3, r0
 800ec66:	2b00      	cmp	r3, #0
 800ec68:	d02d      	beq.n	800ecc6 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ec6a:	68fb      	ldr	r3, [r7, #12]
 800ec6c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ec6e:	f043 0220 	orr.w	r2, r3, #32
 800ec72:	68fb      	ldr	r3, [r7, #12]
 800ec74:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800ec76:	2303      	movs	r3, #3
 800ec78:	e026      	b.n	800ecc8 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800ec7a:	687b      	ldr	r3, [r7, #4]
 800ec7c:	9300      	str	r3, [sp, #0]
 800ec7e:	68bb      	ldr	r3, [r7, #8]
 800ec80:	2200      	movs	r2, #0
 800ec82:	2101      	movs	r1, #1
 800ec84:	68f8      	ldr	r0, [r7, #12]
 800ec86:	f7ff ff54 	bl	800eb32 <SPI_WaitFlagStateUntilTimeout>
 800ec8a:	4603      	mov	r3, r0
 800ec8c:	2b00      	cmp	r3, #0
 800ec8e:	d01a      	beq.n	800ecc6 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ec90:	68fb      	ldr	r3, [r7, #12]
 800ec92:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ec94:	f043 0220 	orr.w	r2, r3, #32
 800ec98:	68fb      	ldr	r3, [r7, #12]
 800ec9a:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800ec9c:	2303      	movs	r3, #3
 800ec9e:	e013      	b.n	800ecc8 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800eca0:	687b      	ldr	r3, [r7, #4]
 800eca2:	9300      	str	r3, [sp, #0]
 800eca4:	68bb      	ldr	r3, [r7, #8]
 800eca6:	2200      	movs	r2, #0
 800eca8:	2101      	movs	r1, #1
 800ecaa:	68f8      	ldr	r0, [r7, #12]
 800ecac:	f7ff ff41 	bl	800eb32 <SPI_WaitFlagStateUntilTimeout>
 800ecb0:	4603      	mov	r3, r0
 800ecb2:	2b00      	cmp	r3, #0
 800ecb4:	d007      	beq.n	800ecc6 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ecb6:	68fb      	ldr	r3, [r7, #12]
 800ecb8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ecba:	f043 0220 	orr.w	r2, r3, #32
 800ecbe:	68fb      	ldr	r3, [r7, #12]
 800ecc0:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800ecc2:	2303      	movs	r3, #3
 800ecc4:	e000      	b.n	800ecc8 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 800ecc6:	2300      	movs	r3, #0
}
 800ecc8:	4618      	mov	r0, r3
 800ecca:	3710      	adds	r7, #16
 800eccc:	46bd      	mov	sp, r7
 800ecce:	bd80      	pop	{r7, pc}

0800ecd0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800ecd0:	b580      	push	{r7, lr}
 800ecd2:	b088      	sub	sp, #32
 800ecd4:	af02      	add	r7, sp, #8
 800ecd6:	60f8      	str	r0, [r7, #12]
 800ecd8:	60b9      	str	r1, [r7, #8]
 800ecda:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800ecdc:	4b1b      	ldr	r3, [pc, #108]	; (800ed4c <SPI_EndRxTxTransaction+0x7c>)
 800ecde:	681b      	ldr	r3, [r3, #0]
 800ece0:	4a1b      	ldr	r2, [pc, #108]	; (800ed50 <SPI_EndRxTxTransaction+0x80>)
 800ece2:	fba2 2303 	umull	r2, r3, r2, r3
 800ece6:	0d5b      	lsrs	r3, r3, #21
 800ece8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800ecec:	fb02 f303 	mul.w	r3, r2, r3
 800ecf0:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800ecf2:	68fb      	ldr	r3, [r7, #12]
 800ecf4:	685b      	ldr	r3, [r3, #4]
 800ecf6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800ecfa:	d112      	bne.n	800ed22 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800ecfc:	687b      	ldr	r3, [r7, #4]
 800ecfe:	9300      	str	r3, [sp, #0]
 800ed00:	68bb      	ldr	r3, [r7, #8]
 800ed02:	2200      	movs	r2, #0
 800ed04:	2180      	movs	r1, #128	; 0x80
 800ed06:	68f8      	ldr	r0, [r7, #12]
 800ed08:	f7ff ff13 	bl	800eb32 <SPI_WaitFlagStateUntilTimeout>
 800ed0c:	4603      	mov	r3, r0
 800ed0e:	2b00      	cmp	r3, #0
 800ed10:	d016      	beq.n	800ed40 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ed12:	68fb      	ldr	r3, [r7, #12]
 800ed14:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ed16:	f043 0220 	orr.w	r2, r3, #32
 800ed1a:	68fb      	ldr	r3, [r7, #12]
 800ed1c:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800ed1e:	2303      	movs	r3, #3
 800ed20:	e00f      	b.n	800ed42 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800ed22:	697b      	ldr	r3, [r7, #20]
 800ed24:	2b00      	cmp	r3, #0
 800ed26:	d00a      	beq.n	800ed3e <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 800ed28:	697b      	ldr	r3, [r7, #20]
 800ed2a:	3b01      	subs	r3, #1
 800ed2c:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800ed2e:	68fb      	ldr	r3, [r7, #12]
 800ed30:	681b      	ldr	r3, [r3, #0]
 800ed32:	689b      	ldr	r3, [r3, #8]
 800ed34:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ed38:	2b80      	cmp	r3, #128	; 0x80
 800ed3a:	d0f2      	beq.n	800ed22 <SPI_EndRxTxTransaction+0x52>
 800ed3c:	e000      	b.n	800ed40 <SPI_EndRxTxTransaction+0x70>
        break;
 800ed3e:	bf00      	nop
  }

  return HAL_OK;
 800ed40:	2300      	movs	r3, #0
}
 800ed42:	4618      	mov	r0, r3
 800ed44:	3718      	adds	r7, #24
 800ed46:	46bd      	mov	sp, r7
 800ed48:	bd80      	pop	{r7, pc}
 800ed4a:	bf00      	nop
 800ed4c:	20000000 	.word	0x20000000
 800ed50:	165e9f81 	.word	0x165e9f81

0800ed54 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800ed54:	b580      	push	{r7, lr}
 800ed56:	b082      	sub	sp, #8
 800ed58:	af00      	add	r7, sp, #0
 800ed5a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800ed5c:	687b      	ldr	r3, [r7, #4]
 800ed5e:	2b00      	cmp	r3, #0
 800ed60:	d101      	bne.n	800ed66 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800ed62:	2301      	movs	r3, #1
 800ed64:	e01d      	b.n	800eda2 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800ed66:	687b      	ldr	r3, [r7, #4]
 800ed68:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800ed6c:	b2db      	uxtb	r3, r3
 800ed6e:	2b00      	cmp	r3, #0
 800ed70:	d106      	bne.n	800ed80 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800ed72:	687b      	ldr	r3, [r7, #4]
 800ed74:	2200      	movs	r2, #0
 800ed76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800ed7a:	6878      	ldr	r0, [r7, #4]
 800ed7c:	f7f8 f9ee 	bl	800715c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ed80:	687b      	ldr	r3, [r7, #4]
 800ed82:	2202      	movs	r2, #2
 800ed84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800ed88:	687b      	ldr	r3, [r7, #4]
 800ed8a:	681a      	ldr	r2, [r3, #0]
 800ed8c:	687b      	ldr	r3, [r7, #4]
 800ed8e:	3304      	adds	r3, #4
 800ed90:	4619      	mov	r1, r3
 800ed92:	4610      	mov	r0, r2
 800ed94:	f000 fb56 	bl	800f444 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800ed98:	687b      	ldr	r3, [r7, #4]
 800ed9a:	2201      	movs	r2, #1
 800ed9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800eda0:	2300      	movs	r3, #0
}
 800eda2:	4618      	mov	r0, r3
 800eda4:	3708      	adds	r7, #8
 800eda6:	46bd      	mov	sp, r7
 800eda8:	bd80      	pop	{r7, pc}

0800edaa <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800edaa:	b480      	push	{r7}
 800edac:	b085      	sub	sp, #20
 800edae:	af00      	add	r7, sp, #0
 800edb0:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800edb2:	687b      	ldr	r3, [r7, #4]
 800edb4:	681b      	ldr	r3, [r3, #0]
 800edb6:	68da      	ldr	r2, [r3, #12]
 800edb8:	687b      	ldr	r3, [r7, #4]
 800edba:	681b      	ldr	r3, [r3, #0]
 800edbc:	f042 0201 	orr.w	r2, r2, #1
 800edc0:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800edc2:	687b      	ldr	r3, [r7, #4]
 800edc4:	681b      	ldr	r3, [r3, #0]
 800edc6:	689b      	ldr	r3, [r3, #8]
 800edc8:	f003 0307 	and.w	r3, r3, #7
 800edcc:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800edce:	68fb      	ldr	r3, [r7, #12]
 800edd0:	2b06      	cmp	r3, #6
 800edd2:	d007      	beq.n	800ede4 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 800edd4:	687b      	ldr	r3, [r7, #4]
 800edd6:	681b      	ldr	r3, [r3, #0]
 800edd8:	681a      	ldr	r2, [r3, #0]
 800edda:	687b      	ldr	r3, [r7, #4]
 800eddc:	681b      	ldr	r3, [r3, #0]
 800edde:	f042 0201 	orr.w	r2, r2, #1
 800ede2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800ede4:	2300      	movs	r3, #0
}
 800ede6:	4618      	mov	r0, r3
 800ede8:	3714      	adds	r7, #20
 800edea:	46bd      	mov	sp, r7
 800edec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800edf0:	4770      	bx	lr

0800edf2 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800edf2:	b580      	push	{r7, lr}
 800edf4:	b082      	sub	sp, #8
 800edf6:	af00      	add	r7, sp, #0
 800edf8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800edfa:	687b      	ldr	r3, [r7, #4]
 800edfc:	2b00      	cmp	r3, #0
 800edfe:	d101      	bne.n	800ee04 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800ee00:	2301      	movs	r3, #1
 800ee02:	e01d      	b.n	800ee40 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800ee04:	687b      	ldr	r3, [r7, #4]
 800ee06:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800ee0a:	b2db      	uxtb	r3, r3
 800ee0c:	2b00      	cmp	r3, #0
 800ee0e:	d106      	bne.n	800ee1e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800ee10:	687b      	ldr	r3, [r7, #4]
 800ee12:	2200      	movs	r2, #0
 800ee14:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800ee18:	6878      	ldr	r0, [r7, #4]
 800ee1a:	f7f8 f92b 	bl	8007074 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ee1e:	687b      	ldr	r3, [r7, #4]
 800ee20:	2202      	movs	r2, #2
 800ee22:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800ee26:	687b      	ldr	r3, [r7, #4]
 800ee28:	681a      	ldr	r2, [r3, #0]
 800ee2a:	687b      	ldr	r3, [r7, #4]
 800ee2c:	3304      	adds	r3, #4
 800ee2e:	4619      	mov	r1, r3
 800ee30:	4610      	mov	r0, r2
 800ee32:	f000 fb07 	bl	800f444 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800ee36:	687b      	ldr	r3, [r7, #4]
 800ee38:	2201      	movs	r2, #1
 800ee3a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800ee3e:	2300      	movs	r3, #0
}
 800ee40:	4618      	mov	r0, r3
 800ee42:	3708      	adds	r7, #8
 800ee44:	46bd      	mov	sp, r7
 800ee46:	bd80      	pop	{r7, pc}

0800ee48 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800ee48:	b580      	push	{r7, lr}
 800ee4a:	b084      	sub	sp, #16
 800ee4c:	af00      	add	r7, sp, #0
 800ee4e:	6078      	str	r0, [r7, #4]
 800ee50:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800ee52:	687b      	ldr	r3, [r7, #4]
 800ee54:	681b      	ldr	r3, [r3, #0]
 800ee56:	2201      	movs	r2, #1
 800ee58:	6839      	ldr	r1, [r7, #0]
 800ee5a:	4618      	mov	r0, r3
 800ee5c:	f000 fd42 	bl	800f8e4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800ee60:	687b      	ldr	r3, [r7, #4]
 800ee62:	681b      	ldr	r3, [r3, #0]
 800ee64:	4a15      	ldr	r2, [pc, #84]	; (800eebc <HAL_TIM_PWM_Start+0x74>)
 800ee66:	4293      	cmp	r3, r2
 800ee68:	d004      	beq.n	800ee74 <HAL_TIM_PWM_Start+0x2c>
 800ee6a:	687b      	ldr	r3, [r7, #4]
 800ee6c:	681b      	ldr	r3, [r3, #0]
 800ee6e:	4a14      	ldr	r2, [pc, #80]	; (800eec0 <HAL_TIM_PWM_Start+0x78>)
 800ee70:	4293      	cmp	r3, r2
 800ee72:	d101      	bne.n	800ee78 <HAL_TIM_PWM_Start+0x30>
 800ee74:	2301      	movs	r3, #1
 800ee76:	e000      	b.n	800ee7a <HAL_TIM_PWM_Start+0x32>
 800ee78:	2300      	movs	r3, #0
 800ee7a:	2b00      	cmp	r3, #0
 800ee7c:	d007      	beq.n	800ee8e <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800ee7e:	687b      	ldr	r3, [r7, #4]
 800ee80:	681b      	ldr	r3, [r3, #0]
 800ee82:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800ee84:	687b      	ldr	r3, [r7, #4]
 800ee86:	681b      	ldr	r3, [r3, #0]
 800ee88:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800ee8c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800ee8e:	687b      	ldr	r3, [r7, #4]
 800ee90:	681b      	ldr	r3, [r3, #0]
 800ee92:	689b      	ldr	r3, [r3, #8]
 800ee94:	f003 0307 	and.w	r3, r3, #7
 800ee98:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ee9a:	68fb      	ldr	r3, [r7, #12]
 800ee9c:	2b06      	cmp	r3, #6
 800ee9e:	d007      	beq.n	800eeb0 <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 800eea0:	687b      	ldr	r3, [r7, #4]
 800eea2:	681b      	ldr	r3, [r3, #0]
 800eea4:	681a      	ldr	r2, [r3, #0]
 800eea6:	687b      	ldr	r3, [r7, #4]
 800eea8:	681b      	ldr	r3, [r3, #0]
 800eeaa:	f042 0201 	orr.w	r2, r2, #1
 800eeae:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800eeb0:	2300      	movs	r3, #0
}
 800eeb2:	4618      	mov	r0, r3
 800eeb4:	3710      	adds	r7, #16
 800eeb6:	46bd      	mov	sp, r7
 800eeb8:	bd80      	pop	{r7, pc}
 800eeba:	bf00      	nop
 800eebc:	40010000 	.word	0x40010000
 800eec0:	40010400 	.word	0x40010400

0800eec4 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 800eec4:	b580      	push	{r7, lr}
 800eec6:	b086      	sub	sp, #24
 800eec8:	af00      	add	r7, sp, #0
 800eeca:	6078      	str	r0, [r7, #4]
 800eecc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800eece:	687b      	ldr	r3, [r7, #4]
 800eed0:	2b00      	cmp	r3, #0
 800eed2:	d101      	bne.n	800eed8 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800eed4:	2301      	movs	r3, #1
 800eed6:	e083      	b.n	800efe0 <HAL_TIM_Encoder_Init+0x11c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 800eed8:	687b      	ldr	r3, [r7, #4]
 800eeda:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800eede:	b2db      	uxtb	r3, r3
 800eee0:	2b00      	cmp	r3, #0
 800eee2:	d106      	bne.n	800eef2 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800eee4:	687b      	ldr	r3, [r7, #4]
 800eee6:	2200      	movs	r2, #0
 800eee8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800eeec:	6878      	ldr	r0, [r7, #4]
 800eeee:	f7f8 f9c5 	bl	800727c <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800eef2:	687b      	ldr	r3, [r7, #4]
 800eef4:	2202      	movs	r2, #2
 800eef6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800eefa:	687b      	ldr	r3, [r7, #4]
 800eefc:	681b      	ldr	r3, [r3, #0]
 800eefe:	689b      	ldr	r3, [r3, #8]
 800ef00:	687a      	ldr	r2, [r7, #4]
 800ef02:	6812      	ldr	r2, [r2, #0]
 800ef04:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800ef08:	f023 0307 	bic.w	r3, r3, #7
 800ef0c:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800ef0e:	687b      	ldr	r3, [r7, #4]
 800ef10:	681a      	ldr	r2, [r3, #0]
 800ef12:	687b      	ldr	r3, [r7, #4]
 800ef14:	3304      	adds	r3, #4
 800ef16:	4619      	mov	r1, r3
 800ef18:	4610      	mov	r0, r2
 800ef1a:	f000 fa93 	bl	800f444 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800ef1e:	687b      	ldr	r3, [r7, #4]
 800ef20:	681b      	ldr	r3, [r3, #0]
 800ef22:	689b      	ldr	r3, [r3, #8]
 800ef24:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800ef26:	687b      	ldr	r3, [r7, #4]
 800ef28:	681b      	ldr	r3, [r3, #0]
 800ef2a:	699b      	ldr	r3, [r3, #24]
 800ef2c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800ef2e:	687b      	ldr	r3, [r7, #4]
 800ef30:	681b      	ldr	r3, [r3, #0]
 800ef32:	6a1b      	ldr	r3, [r3, #32]
 800ef34:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800ef36:	683b      	ldr	r3, [r7, #0]
 800ef38:	681b      	ldr	r3, [r3, #0]
 800ef3a:	697a      	ldr	r2, [r7, #20]
 800ef3c:	4313      	orrs	r3, r2
 800ef3e:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800ef40:	693b      	ldr	r3, [r7, #16]
 800ef42:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800ef46:	f023 0303 	bic.w	r3, r3, #3
 800ef4a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800ef4c:	683b      	ldr	r3, [r7, #0]
 800ef4e:	689a      	ldr	r2, [r3, #8]
 800ef50:	683b      	ldr	r3, [r7, #0]
 800ef52:	699b      	ldr	r3, [r3, #24]
 800ef54:	021b      	lsls	r3, r3, #8
 800ef56:	4313      	orrs	r3, r2
 800ef58:	693a      	ldr	r2, [r7, #16]
 800ef5a:	4313      	orrs	r3, r2
 800ef5c:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800ef5e:	693b      	ldr	r3, [r7, #16]
 800ef60:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800ef64:	f023 030c 	bic.w	r3, r3, #12
 800ef68:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800ef6a:	693b      	ldr	r3, [r7, #16]
 800ef6c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800ef70:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800ef74:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800ef76:	683b      	ldr	r3, [r7, #0]
 800ef78:	68da      	ldr	r2, [r3, #12]
 800ef7a:	683b      	ldr	r3, [r7, #0]
 800ef7c:	69db      	ldr	r3, [r3, #28]
 800ef7e:	021b      	lsls	r3, r3, #8
 800ef80:	4313      	orrs	r3, r2
 800ef82:	693a      	ldr	r2, [r7, #16]
 800ef84:	4313      	orrs	r3, r2
 800ef86:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800ef88:	683b      	ldr	r3, [r7, #0]
 800ef8a:	691b      	ldr	r3, [r3, #16]
 800ef8c:	011a      	lsls	r2, r3, #4
 800ef8e:	683b      	ldr	r3, [r7, #0]
 800ef90:	6a1b      	ldr	r3, [r3, #32]
 800ef92:	031b      	lsls	r3, r3, #12
 800ef94:	4313      	orrs	r3, r2
 800ef96:	693a      	ldr	r2, [r7, #16]
 800ef98:	4313      	orrs	r3, r2
 800ef9a:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800ef9c:	68fb      	ldr	r3, [r7, #12]
 800ef9e:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800efa2:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800efa4:	68fb      	ldr	r3, [r7, #12]
 800efa6:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 800efaa:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800efac:	683b      	ldr	r3, [r7, #0]
 800efae:	685a      	ldr	r2, [r3, #4]
 800efb0:	683b      	ldr	r3, [r7, #0]
 800efb2:	695b      	ldr	r3, [r3, #20]
 800efb4:	011b      	lsls	r3, r3, #4
 800efb6:	4313      	orrs	r3, r2
 800efb8:	68fa      	ldr	r2, [r7, #12]
 800efba:	4313      	orrs	r3, r2
 800efbc:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800efbe:	687b      	ldr	r3, [r7, #4]
 800efc0:	681b      	ldr	r3, [r3, #0]
 800efc2:	697a      	ldr	r2, [r7, #20]
 800efc4:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800efc6:	687b      	ldr	r3, [r7, #4]
 800efc8:	681b      	ldr	r3, [r3, #0]
 800efca:	693a      	ldr	r2, [r7, #16]
 800efcc:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800efce:	687b      	ldr	r3, [r7, #4]
 800efd0:	681b      	ldr	r3, [r3, #0]
 800efd2:	68fa      	ldr	r2, [r7, #12]
 800efd4:	621a      	str	r2, [r3, #32]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800efd6:	687b      	ldr	r3, [r7, #4]
 800efd8:	2201      	movs	r2, #1
 800efda:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800efde:	2300      	movs	r3, #0
}
 800efe0:	4618      	mov	r0, r3
 800efe2:	3718      	adds	r7, #24
 800efe4:	46bd      	mov	sp, r7
 800efe6:	bd80      	pop	{r7, pc}

0800efe8 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800efe8:	b580      	push	{r7, lr}
 800efea:	b082      	sub	sp, #8
 800efec:	af00      	add	r7, sp, #0
 800efee:	6078      	str	r0, [r7, #4]
 800eff0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

  /* Enable the encoder interface channels */
  switch (Channel)
 800eff2:	683b      	ldr	r3, [r7, #0]
 800eff4:	2b00      	cmp	r3, #0
 800eff6:	d002      	beq.n	800effe <HAL_TIM_Encoder_Start+0x16>
 800eff8:	2b04      	cmp	r3, #4
 800effa:	d008      	beq.n	800f00e <HAL_TIM_Encoder_Start+0x26>
 800effc:	e00f      	b.n	800f01e <HAL_TIM_Encoder_Start+0x36>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800effe:	687b      	ldr	r3, [r7, #4]
 800f000:	681b      	ldr	r3, [r3, #0]
 800f002:	2201      	movs	r2, #1
 800f004:	2100      	movs	r1, #0
 800f006:	4618      	mov	r0, r3
 800f008:	f000 fc6c 	bl	800f8e4 <TIM_CCxChannelCmd>
      break;
 800f00c:	e016      	b.n	800f03c <HAL_TIM_Encoder_Start+0x54>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800f00e:	687b      	ldr	r3, [r7, #4]
 800f010:	681b      	ldr	r3, [r3, #0]
 800f012:	2201      	movs	r2, #1
 800f014:	2104      	movs	r1, #4
 800f016:	4618      	mov	r0, r3
 800f018:	f000 fc64 	bl	800f8e4 <TIM_CCxChannelCmd>
      break;
 800f01c:	e00e      	b.n	800f03c <HAL_TIM_Encoder_Start+0x54>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800f01e:	687b      	ldr	r3, [r7, #4]
 800f020:	681b      	ldr	r3, [r3, #0]
 800f022:	2201      	movs	r2, #1
 800f024:	2100      	movs	r1, #0
 800f026:	4618      	mov	r0, r3
 800f028:	f000 fc5c 	bl	800f8e4 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800f02c:	687b      	ldr	r3, [r7, #4]
 800f02e:	681b      	ldr	r3, [r3, #0]
 800f030:	2201      	movs	r2, #1
 800f032:	2104      	movs	r1, #4
 800f034:	4618      	mov	r0, r3
 800f036:	f000 fc55 	bl	800f8e4 <TIM_CCxChannelCmd>
      break;
 800f03a:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800f03c:	687b      	ldr	r3, [r7, #4]
 800f03e:	681b      	ldr	r3, [r3, #0]
 800f040:	681a      	ldr	r2, [r3, #0]
 800f042:	687b      	ldr	r3, [r7, #4]
 800f044:	681b      	ldr	r3, [r3, #0]
 800f046:	f042 0201 	orr.w	r2, r2, #1
 800f04a:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800f04c:	2300      	movs	r3, #0
}
 800f04e:	4618      	mov	r0, r3
 800f050:	3708      	adds	r7, #8
 800f052:	46bd      	mov	sp, r7
 800f054:	bd80      	pop	{r7, pc}

0800f056 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800f056:	b580      	push	{r7, lr}
 800f058:	b082      	sub	sp, #8
 800f05a:	af00      	add	r7, sp, #0
 800f05c:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800f05e:	687b      	ldr	r3, [r7, #4]
 800f060:	681b      	ldr	r3, [r3, #0]
 800f062:	691b      	ldr	r3, [r3, #16]
 800f064:	f003 0302 	and.w	r3, r3, #2
 800f068:	2b02      	cmp	r3, #2
 800f06a:	d122      	bne.n	800f0b2 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800f06c:	687b      	ldr	r3, [r7, #4]
 800f06e:	681b      	ldr	r3, [r3, #0]
 800f070:	68db      	ldr	r3, [r3, #12]
 800f072:	f003 0302 	and.w	r3, r3, #2
 800f076:	2b02      	cmp	r3, #2
 800f078:	d11b      	bne.n	800f0b2 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800f07a:	687b      	ldr	r3, [r7, #4]
 800f07c:	681b      	ldr	r3, [r3, #0]
 800f07e:	f06f 0202 	mvn.w	r2, #2
 800f082:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800f084:	687b      	ldr	r3, [r7, #4]
 800f086:	2201      	movs	r2, #1
 800f088:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800f08a:	687b      	ldr	r3, [r7, #4]
 800f08c:	681b      	ldr	r3, [r3, #0]
 800f08e:	699b      	ldr	r3, [r3, #24]
 800f090:	f003 0303 	and.w	r3, r3, #3
 800f094:	2b00      	cmp	r3, #0
 800f096:	d003      	beq.n	800f0a0 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800f098:	6878      	ldr	r0, [r7, #4]
 800f09a:	f000 f9b5 	bl	800f408 <HAL_TIM_IC_CaptureCallback>
 800f09e:	e005      	b.n	800f0ac <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800f0a0:	6878      	ldr	r0, [r7, #4]
 800f0a2:	f000 f9a7 	bl	800f3f4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800f0a6:	6878      	ldr	r0, [r7, #4]
 800f0a8:	f000 f9b8 	bl	800f41c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f0ac:	687b      	ldr	r3, [r7, #4]
 800f0ae:	2200      	movs	r2, #0
 800f0b0:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800f0b2:	687b      	ldr	r3, [r7, #4]
 800f0b4:	681b      	ldr	r3, [r3, #0]
 800f0b6:	691b      	ldr	r3, [r3, #16]
 800f0b8:	f003 0304 	and.w	r3, r3, #4
 800f0bc:	2b04      	cmp	r3, #4
 800f0be:	d122      	bne.n	800f106 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800f0c0:	687b      	ldr	r3, [r7, #4]
 800f0c2:	681b      	ldr	r3, [r3, #0]
 800f0c4:	68db      	ldr	r3, [r3, #12]
 800f0c6:	f003 0304 	and.w	r3, r3, #4
 800f0ca:	2b04      	cmp	r3, #4
 800f0cc:	d11b      	bne.n	800f106 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800f0ce:	687b      	ldr	r3, [r7, #4]
 800f0d0:	681b      	ldr	r3, [r3, #0]
 800f0d2:	f06f 0204 	mvn.w	r2, #4
 800f0d6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800f0d8:	687b      	ldr	r3, [r7, #4]
 800f0da:	2202      	movs	r2, #2
 800f0dc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800f0de:	687b      	ldr	r3, [r7, #4]
 800f0e0:	681b      	ldr	r3, [r3, #0]
 800f0e2:	699b      	ldr	r3, [r3, #24]
 800f0e4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800f0e8:	2b00      	cmp	r3, #0
 800f0ea:	d003      	beq.n	800f0f4 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800f0ec:	6878      	ldr	r0, [r7, #4]
 800f0ee:	f000 f98b 	bl	800f408 <HAL_TIM_IC_CaptureCallback>
 800f0f2:	e005      	b.n	800f100 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800f0f4:	6878      	ldr	r0, [r7, #4]
 800f0f6:	f000 f97d 	bl	800f3f4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800f0fa:	6878      	ldr	r0, [r7, #4]
 800f0fc:	f000 f98e 	bl	800f41c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f100:	687b      	ldr	r3, [r7, #4]
 800f102:	2200      	movs	r2, #0
 800f104:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800f106:	687b      	ldr	r3, [r7, #4]
 800f108:	681b      	ldr	r3, [r3, #0]
 800f10a:	691b      	ldr	r3, [r3, #16]
 800f10c:	f003 0308 	and.w	r3, r3, #8
 800f110:	2b08      	cmp	r3, #8
 800f112:	d122      	bne.n	800f15a <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800f114:	687b      	ldr	r3, [r7, #4]
 800f116:	681b      	ldr	r3, [r3, #0]
 800f118:	68db      	ldr	r3, [r3, #12]
 800f11a:	f003 0308 	and.w	r3, r3, #8
 800f11e:	2b08      	cmp	r3, #8
 800f120:	d11b      	bne.n	800f15a <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800f122:	687b      	ldr	r3, [r7, #4]
 800f124:	681b      	ldr	r3, [r3, #0]
 800f126:	f06f 0208 	mvn.w	r2, #8
 800f12a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800f12c:	687b      	ldr	r3, [r7, #4]
 800f12e:	2204      	movs	r2, #4
 800f130:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800f132:	687b      	ldr	r3, [r7, #4]
 800f134:	681b      	ldr	r3, [r3, #0]
 800f136:	69db      	ldr	r3, [r3, #28]
 800f138:	f003 0303 	and.w	r3, r3, #3
 800f13c:	2b00      	cmp	r3, #0
 800f13e:	d003      	beq.n	800f148 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800f140:	6878      	ldr	r0, [r7, #4]
 800f142:	f000 f961 	bl	800f408 <HAL_TIM_IC_CaptureCallback>
 800f146:	e005      	b.n	800f154 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800f148:	6878      	ldr	r0, [r7, #4]
 800f14a:	f000 f953 	bl	800f3f4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800f14e:	6878      	ldr	r0, [r7, #4]
 800f150:	f000 f964 	bl	800f41c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f154:	687b      	ldr	r3, [r7, #4]
 800f156:	2200      	movs	r2, #0
 800f158:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800f15a:	687b      	ldr	r3, [r7, #4]
 800f15c:	681b      	ldr	r3, [r3, #0]
 800f15e:	691b      	ldr	r3, [r3, #16]
 800f160:	f003 0310 	and.w	r3, r3, #16
 800f164:	2b10      	cmp	r3, #16
 800f166:	d122      	bne.n	800f1ae <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800f168:	687b      	ldr	r3, [r7, #4]
 800f16a:	681b      	ldr	r3, [r3, #0]
 800f16c:	68db      	ldr	r3, [r3, #12]
 800f16e:	f003 0310 	and.w	r3, r3, #16
 800f172:	2b10      	cmp	r3, #16
 800f174:	d11b      	bne.n	800f1ae <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800f176:	687b      	ldr	r3, [r7, #4]
 800f178:	681b      	ldr	r3, [r3, #0]
 800f17a:	f06f 0210 	mvn.w	r2, #16
 800f17e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800f180:	687b      	ldr	r3, [r7, #4]
 800f182:	2208      	movs	r2, #8
 800f184:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800f186:	687b      	ldr	r3, [r7, #4]
 800f188:	681b      	ldr	r3, [r3, #0]
 800f18a:	69db      	ldr	r3, [r3, #28]
 800f18c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800f190:	2b00      	cmp	r3, #0
 800f192:	d003      	beq.n	800f19c <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800f194:	6878      	ldr	r0, [r7, #4]
 800f196:	f000 f937 	bl	800f408 <HAL_TIM_IC_CaptureCallback>
 800f19a:	e005      	b.n	800f1a8 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800f19c:	6878      	ldr	r0, [r7, #4]
 800f19e:	f000 f929 	bl	800f3f4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800f1a2:	6878      	ldr	r0, [r7, #4]
 800f1a4:	f000 f93a 	bl	800f41c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f1a8:	687b      	ldr	r3, [r7, #4]
 800f1aa:	2200      	movs	r2, #0
 800f1ac:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800f1ae:	687b      	ldr	r3, [r7, #4]
 800f1b0:	681b      	ldr	r3, [r3, #0]
 800f1b2:	691b      	ldr	r3, [r3, #16]
 800f1b4:	f003 0301 	and.w	r3, r3, #1
 800f1b8:	2b01      	cmp	r3, #1
 800f1ba:	d10e      	bne.n	800f1da <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800f1bc:	687b      	ldr	r3, [r7, #4]
 800f1be:	681b      	ldr	r3, [r3, #0]
 800f1c0:	68db      	ldr	r3, [r3, #12]
 800f1c2:	f003 0301 	and.w	r3, r3, #1
 800f1c6:	2b01      	cmp	r3, #1
 800f1c8:	d107      	bne.n	800f1da <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800f1ca:	687b      	ldr	r3, [r7, #4]
 800f1cc:	681b      	ldr	r3, [r3, #0]
 800f1ce:	f06f 0201 	mvn.w	r2, #1
 800f1d2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800f1d4:	6878      	ldr	r0, [r7, #4]
 800f1d6:	f7f6 fd3b 	bl	8005c50 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800f1da:	687b      	ldr	r3, [r7, #4]
 800f1dc:	681b      	ldr	r3, [r3, #0]
 800f1de:	691b      	ldr	r3, [r3, #16]
 800f1e0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f1e4:	2b80      	cmp	r3, #128	; 0x80
 800f1e6:	d10e      	bne.n	800f206 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800f1e8:	687b      	ldr	r3, [r7, #4]
 800f1ea:	681b      	ldr	r3, [r3, #0]
 800f1ec:	68db      	ldr	r3, [r3, #12]
 800f1ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f1f2:	2b80      	cmp	r3, #128	; 0x80
 800f1f4:	d107      	bne.n	800f206 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800f1f6:	687b      	ldr	r3, [r7, #4]
 800f1f8:	681b      	ldr	r3, [r3, #0]
 800f1fa:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800f1fe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800f200:	6878      	ldr	r0, [r7, #4]
 800f202:	f000 fc6d 	bl	800fae0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800f206:	687b      	ldr	r3, [r7, #4]
 800f208:	681b      	ldr	r3, [r3, #0]
 800f20a:	691b      	ldr	r3, [r3, #16]
 800f20c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f210:	2b40      	cmp	r3, #64	; 0x40
 800f212:	d10e      	bne.n	800f232 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800f214:	687b      	ldr	r3, [r7, #4]
 800f216:	681b      	ldr	r3, [r3, #0]
 800f218:	68db      	ldr	r3, [r3, #12]
 800f21a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f21e:	2b40      	cmp	r3, #64	; 0x40
 800f220:	d107      	bne.n	800f232 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800f222:	687b      	ldr	r3, [r7, #4]
 800f224:	681b      	ldr	r3, [r3, #0]
 800f226:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800f22a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800f22c:	6878      	ldr	r0, [r7, #4]
 800f22e:	f000 f8ff 	bl	800f430 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800f232:	687b      	ldr	r3, [r7, #4]
 800f234:	681b      	ldr	r3, [r3, #0]
 800f236:	691b      	ldr	r3, [r3, #16]
 800f238:	f003 0320 	and.w	r3, r3, #32
 800f23c:	2b20      	cmp	r3, #32
 800f23e:	d10e      	bne.n	800f25e <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800f240:	687b      	ldr	r3, [r7, #4]
 800f242:	681b      	ldr	r3, [r3, #0]
 800f244:	68db      	ldr	r3, [r3, #12]
 800f246:	f003 0320 	and.w	r3, r3, #32
 800f24a:	2b20      	cmp	r3, #32
 800f24c:	d107      	bne.n	800f25e <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800f24e:	687b      	ldr	r3, [r7, #4]
 800f250:	681b      	ldr	r3, [r3, #0]
 800f252:	f06f 0220 	mvn.w	r2, #32
 800f256:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800f258:	6878      	ldr	r0, [r7, #4]
 800f25a:	f000 fc37 	bl	800facc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800f25e:	bf00      	nop
 800f260:	3708      	adds	r7, #8
 800f262:	46bd      	mov	sp, r7
 800f264:	bd80      	pop	{r7, pc}
	...

0800f268 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800f268:	b580      	push	{r7, lr}
 800f26a:	b084      	sub	sp, #16
 800f26c:	af00      	add	r7, sp, #0
 800f26e:	60f8      	str	r0, [r7, #12]
 800f270:	60b9      	str	r1, [r7, #8]
 800f272:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800f274:	68fb      	ldr	r3, [r7, #12]
 800f276:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800f27a:	2b01      	cmp	r3, #1
 800f27c:	d101      	bne.n	800f282 <HAL_TIM_PWM_ConfigChannel+0x1a>
 800f27e:	2302      	movs	r3, #2
 800f280:	e0b4      	b.n	800f3ec <HAL_TIM_PWM_ConfigChannel+0x184>
 800f282:	68fb      	ldr	r3, [r7, #12]
 800f284:	2201      	movs	r2, #1
 800f286:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800f28a:	68fb      	ldr	r3, [r7, #12]
 800f28c:	2202      	movs	r2, #2
 800f28e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 800f292:	687b      	ldr	r3, [r7, #4]
 800f294:	2b0c      	cmp	r3, #12
 800f296:	f200 809f 	bhi.w	800f3d8 <HAL_TIM_PWM_ConfigChannel+0x170>
 800f29a:	a201      	add	r2, pc, #4	; (adr r2, 800f2a0 <HAL_TIM_PWM_ConfigChannel+0x38>)
 800f29c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f2a0:	0800f2d5 	.word	0x0800f2d5
 800f2a4:	0800f3d9 	.word	0x0800f3d9
 800f2a8:	0800f3d9 	.word	0x0800f3d9
 800f2ac:	0800f3d9 	.word	0x0800f3d9
 800f2b0:	0800f315 	.word	0x0800f315
 800f2b4:	0800f3d9 	.word	0x0800f3d9
 800f2b8:	0800f3d9 	.word	0x0800f3d9
 800f2bc:	0800f3d9 	.word	0x0800f3d9
 800f2c0:	0800f357 	.word	0x0800f357
 800f2c4:	0800f3d9 	.word	0x0800f3d9
 800f2c8:	0800f3d9 	.word	0x0800f3d9
 800f2cc:	0800f3d9 	.word	0x0800f3d9
 800f2d0:	0800f397 	.word	0x0800f397
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800f2d4:	68fb      	ldr	r3, [r7, #12]
 800f2d6:	681b      	ldr	r3, [r3, #0]
 800f2d8:	68b9      	ldr	r1, [r7, #8]
 800f2da:	4618      	mov	r0, r3
 800f2dc:	f000 f952 	bl	800f584 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800f2e0:	68fb      	ldr	r3, [r7, #12]
 800f2e2:	681b      	ldr	r3, [r3, #0]
 800f2e4:	699a      	ldr	r2, [r3, #24]
 800f2e6:	68fb      	ldr	r3, [r7, #12]
 800f2e8:	681b      	ldr	r3, [r3, #0]
 800f2ea:	f042 0208 	orr.w	r2, r2, #8
 800f2ee:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800f2f0:	68fb      	ldr	r3, [r7, #12]
 800f2f2:	681b      	ldr	r3, [r3, #0]
 800f2f4:	699a      	ldr	r2, [r3, #24]
 800f2f6:	68fb      	ldr	r3, [r7, #12]
 800f2f8:	681b      	ldr	r3, [r3, #0]
 800f2fa:	f022 0204 	bic.w	r2, r2, #4
 800f2fe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800f300:	68fb      	ldr	r3, [r7, #12]
 800f302:	681b      	ldr	r3, [r3, #0]
 800f304:	6999      	ldr	r1, [r3, #24]
 800f306:	68bb      	ldr	r3, [r7, #8]
 800f308:	691a      	ldr	r2, [r3, #16]
 800f30a:	68fb      	ldr	r3, [r7, #12]
 800f30c:	681b      	ldr	r3, [r3, #0]
 800f30e:	430a      	orrs	r2, r1
 800f310:	619a      	str	r2, [r3, #24]
      break;
 800f312:	e062      	b.n	800f3da <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800f314:	68fb      	ldr	r3, [r7, #12]
 800f316:	681b      	ldr	r3, [r3, #0]
 800f318:	68b9      	ldr	r1, [r7, #8]
 800f31a:	4618      	mov	r0, r3
 800f31c:	f000 f9a2 	bl	800f664 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800f320:	68fb      	ldr	r3, [r7, #12]
 800f322:	681b      	ldr	r3, [r3, #0]
 800f324:	699a      	ldr	r2, [r3, #24]
 800f326:	68fb      	ldr	r3, [r7, #12]
 800f328:	681b      	ldr	r3, [r3, #0]
 800f32a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800f32e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800f330:	68fb      	ldr	r3, [r7, #12]
 800f332:	681b      	ldr	r3, [r3, #0]
 800f334:	699a      	ldr	r2, [r3, #24]
 800f336:	68fb      	ldr	r3, [r7, #12]
 800f338:	681b      	ldr	r3, [r3, #0]
 800f33a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800f33e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800f340:	68fb      	ldr	r3, [r7, #12]
 800f342:	681b      	ldr	r3, [r3, #0]
 800f344:	6999      	ldr	r1, [r3, #24]
 800f346:	68bb      	ldr	r3, [r7, #8]
 800f348:	691b      	ldr	r3, [r3, #16]
 800f34a:	021a      	lsls	r2, r3, #8
 800f34c:	68fb      	ldr	r3, [r7, #12]
 800f34e:	681b      	ldr	r3, [r3, #0]
 800f350:	430a      	orrs	r2, r1
 800f352:	619a      	str	r2, [r3, #24]
      break;
 800f354:	e041      	b.n	800f3da <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800f356:	68fb      	ldr	r3, [r7, #12]
 800f358:	681b      	ldr	r3, [r3, #0]
 800f35a:	68b9      	ldr	r1, [r7, #8]
 800f35c:	4618      	mov	r0, r3
 800f35e:	f000 f9f7 	bl	800f750 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800f362:	68fb      	ldr	r3, [r7, #12]
 800f364:	681b      	ldr	r3, [r3, #0]
 800f366:	69da      	ldr	r2, [r3, #28]
 800f368:	68fb      	ldr	r3, [r7, #12]
 800f36a:	681b      	ldr	r3, [r3, #0]
 800f36c:	f042 0208 	orr.w	r2, r2, #8
 800f370:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800f372:	68fb      	ldr	r3, [r7, #12]
 800f374:	681b      	ldr	r3, [r3, #0]
 800f376:	69da      	ldr	r2, [r3, #28]
 800f378:	68fb      	ldr	r3, [r7, #12]
 800f37a:	681b      	ldr	r3, [r3, #0]
 800f37c:	f022 0204 	bic.w	r2, r2, #4
 800f380:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800f382:	68fb      	ldr	r3, [r7, #12]
 800f384:	681b      	ldr	r3, [r3, #0]
 800f386:	69d9      	ldr	r1, [r3, #28]
 800f388:	68bb      	ldr	r3, [r7, #8]
 800f38a:	691a      	ldr	r2, [r3, #16]
 800f38c:	68fb      	ldr	r3, [r7, #12]
 800f38e:	681b      	ldr	r3, [r3, #0]
 800f390:	430a      	orrs	r2, r1
 800f392:	61da      	str	r2, [r3, #28]
      break;
 800f394:	e021      	b.n	800f3da <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800f396:	68fb      	ldr	r3, [r7, #12]
 800f398:	681b      	ldr	r3, [r3, #0]
 800f39a:	68b9      	ldr	r1, [r7, #8]
 800f39c:	4618      	mov	r0, r3
 800f39e:	f000 fa4b 	bl	800f838 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800f3a2:	68fb      	ldr	r3, [r7, #12]
 800f3a4:	681b      	ldr	r3, [r3, #0]
 800f3a6:	69da      	ldr	r2, [r3, #28]
 800f3a8:	68fb      	ldr	r3, [r7, #12]
 800f3aa:	681b      	ldr	r3, [r3, #0]
 800f3ac:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800f3b0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800f3b2:	68fb      	ldr	r3, [r7, #12]
 800f3b4:	681b      	ldr	r3, [r3, #0]
 800f3b6:	69da      	ldr	r2, [r3, #28]
 800f3b8:	68fb      	ldr	r3, [r7, #12]
 800f3ba:	681b      	ldr	r3, [r3, #0]
 800f3bc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800f3c0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800f3c2:	68fb      	ldr	r3, [r7, #12]
 800f3c4:	681b      	ldr	r3, [r3, #0]
 800f3c6:	69d9      	ldr	r1, [r3, #28]
 800f3c8:	68bb      	ldr	r3, [r7, #8]
 800f3ca:	691b      	ldr	r3, [r3, #16]
 800f3cc:	021a      	lsls	r2, r3, #8
 800f3ce:	68fb      	ldr	r3, [r7, #12]
 800f3d0:	681b      	ldr	r3, [r3, #0]
 800f3d2:	430a      	orrs	r2, r1
 800f3d4:	61da      	str	r2, [r3, #28]
      break;
 800f3d6:	e000      	b.n	800f3da <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 800f3d8:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 800f3da:	68fb      	ldr	r3, [r7, #12]
 800f3dc:	2201      	movs	r2, #1
 800f3de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800f3e2:	68fb      	ldr	r3, [r7, #12]
 800f3e4:	2200      	movs	r2, #0
 800f3e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800f3ea:	2300      	movs	r3, #0
}
 800f3ec:	4618      	mov	r0, r3
 800f3ee:	3710      	adds	r7, #16
 800f3f0:	46bd      	mov	sp, r7
 800f3f2:	bd80      	pop	{r7, pc}

0800f3f4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800f3f4:	b480      	push	{r7}
 800f3f6:	b083      	sub	sp, #12
 800f3f8:	af00      	add	r7, sp, #0
 800f3fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800f3fc:	bf00      	nop
 800f3fe:	370c      	adds	r7, #12
 800f400:	46bd      	mov	sp, r7
 800f402:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f406:	4770      	bx	lr

0800f408 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800f408:	b480      	push	{r7}
 800f40a:	b083      	sub	sp, #12
 800f40c:	af00      	add	r7, sp, #0
 800f40e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800f410:	bf00      	nop
 800f412:	370c      	adds	r7, #12
 800f414:	46bd      	mov	sp, r7
 800f416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f41a:	4770      	bx	lr

0800f41c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800f41c:	b480      	push	{r7}
 800f41e:	b083      	sub	sp, #12
 800f420:	af00      	add	r7, sp, #0
 800f422:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800f424:	bf00      	nop
 800f426:	370c      	adds	r7, #12
 800f428:	46bd      	mov	sp, r7
 800f42a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f42e:	4770      	bx	lr

0800f430 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800f430:	b480      	push	{r7}
 800f432:	b083      	sub	sp, #12
 800f434:	af00      	add	r7, sp, #0
 800f436:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800f438:	bf00      	nop
 800f43a:	370c      	adds	r7, #12
 800f43c:	46bd      	mov	sp, r7
 800f43e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f442:	4770      	bx	lr

0800f444 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800f444:	b480      	push	{r7}
 800f446:	b085      	sub	sp, #20
 800f448:	af00      	add	r7, sp, #0
 800f44a:	6078      	str	r0, [r7, #4]
 800f44c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800f44e:	687b      	ldr	r3, [r7, #4]
 800f450:	681b      	ldr	r3, [r3, #0]
 800f452:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800f454:	687b      	ldr	r3, [r7, #4]
 800f456:	4a40      	ldr	r2, [pc, #256]	; (800f558 <TIM_Base_SetConfig+0x114>)
 800f458:	4293      	cmp	r3, r2
 800f45a:	d013      	beq.n	800f484 <TIM_Base_SetConfig+0x40>
 800f45c:	687b      	ldr	r3, [r7, #4]
 800f45e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800f462:	d00f      	beq.n	800f484 <TIM_Base_SetConfig+0x40>
 800f464:	687b      	ldr	r3, [r7, #4]
 800f466:	4a3d      	ldr	r2, [pc, #244]	; (800f55c <TIM_Base_SetConfig+0x118>)
 800f468:	4293      	cmp	r3, r2
 800f46a:	d00b      	beq.n	800f484 <TIM_Base_SetConfig+0x40>
 800f46c:	687b      	ldr	r3, [r7, #4]
 800f46e:	4a3c      	ldr	r2, [pc, #240]	; (800f560 <TIM_Base_SetConfig+0x11c>)
 800f470:	4293      	cmp	r3, r2
 800f472:	d007      	beq.n	800f484 <TIM_Base_SetConfig+0x40>
 800f474:	687b      	ldr	r3, [r7, #4]
 800f476:	4a3b      	ldr	r2, [pc, #236]	; (800f564 <TIM_Base_SetConfig+0x120>)
 800f478:	4293      	cmp	r3, r2
 800f47a:	d003      	beq.n	800f484 <TIM_Base_SetConfig+0x40>
 800f47c:	687b      	ldr	r3, [r7, #4]
 800f47e:	4a3a      	ldr	r2, [pc, #232]	; (800f568 <TIM_Base_SetConfig+0x124>)
 800f480:	4293      	cmp	r3, r2
 800f482:	d108      	bne.n	800f496 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800f484:	68fb      	ldr	r3, [r7, #12]
 800f486:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800f48a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800f48c:	683b      	ldr	r3, [r7, #0]
 800f48e:	685b      	ldr	r3, [r3, #4]
 800f490:	68fa      	ldr	r2, [r7, #12]
 800f492:	4313      	orrs	r3, r2
 800f494:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800f496:	687b      	ldr	r3, [r7, #4]
 800f498:	4a2f      	ldr	r2, [pc, #188]	; (800f558 <TIM_Base_SetConfig+0x114>)
 800f49a:	4293      	cmp	r3, r2
 800f49c:	d02b      	beq.n	800f4f6 <TIM_Base_SetConfig+0xb2>
 800f49e:	687b      	ldr	r3, [r7, #4]
 800f4a0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800f4a4:	d027      	beq.n	800f4f6 <TIM_Base_SetConfig+0xb2>
 800f4a6:	687b      	ldr	r3, [r7, #4]
 800f4a8:	4a2c      	ldr	r2, [pc, #176]	; (800f55c <TIM_Base_SetConfig+0x118>)
 800f4aa:	4293      	cmp	r3, r2
 800f4ac:	d023      	beq.n	800f4f6 <TIM_Base_SetConfig+0xb2>
 800f4ae:	687b      	ldr	r3, [r7, #4]
 800f4b0:	4a2b      	ldr	r2, [pc, #172]	; (800f560 <TIM_Base_SetConfig+0x11c>)
 800f4b2:	4293      	cmp	r3, r2
 800f4b4:	d01f      	beq.n	800f4f6 <TIM_Base_SetConfig+0xb2>
 800f4b6:	687b      	ldr	r3, [r7, #4]
 800f4b8:	4a2a      	ldr	r2, [pc, #168]	; (800f564 <TIM_Base_SetConfig+0x120>)
 800f4ba:	4293      	cmp	r3, r2
 800f4bc:	d01b      	beq.n	800f4f6 <TIM_Base_SetConfig+0xb2>
 800f4be:	687b      	ldr	r3, [r7, #4]
 800f4c0:	4a29      	ldr	r2, [pc, #164]	; (800f568 <TIM_Base_SetConfig+0x124>)
 800f4c2:	4293      	cmp	r3, r2
 800f4c4:	d017      	beq.n	800f4f6 <TIM_Base_SetConfig+0xb2>
 800f4c6:	687b      	ldr	r3, [r7, #4]
 800f4c8:	4a28      	ldr	r2, [pc, #160]	; (800f56c <TIM_Base_SetConfig+0x128>)
 800f4ca:	4293      	cmp	r3, r2
 800f4cc:	d013      	beq.n	800f4f6 <TIM_Base_SetConfig+0xb2>
 800f4ce:	687b      	ldr	r3, [r7, #4]
 800f4d0:	4a27      	ldr	r2, [pc, #156]	; (800f570 <TIM_Base_SetConfig+0x12c>)
 800f4d2:	4293      	cmp	r3, r2
 800f4d4:	d00f      	beq.n	800f4f6 <TIM_Base_SetConfig+0xb2>
 800f4d6:	687b      	ldr	r3, [r7, #4]
 800f4d8:	4a26      	ldr	r2, [pc, #152]	; (800f574 <TIM_Base_SetConfig+0x130>)
 800f4da:	4293      	cmp	r3, r2
 800f4dc:	d00b      	beq.n	800f4f6 <TIM_Base_SetConfig+0xb2>
 800f4de:	687b      	ldr	r3, [r7, #4]
 800f4e0:	4a25      	ldr	r2, [pc, #148]	; (800f578 <TIM_Base_SetConfig+0x134>)
 800f4e2:	4293      	cmp	r3, r2
 800f4e4:	d007      	beq.n	800f4f6 <TIM_Base_SetConfig+0xb2>
 800f4e6:	687b      	ldr	r3, [r7, #4]
 800f4e8:	4a24      	ldr	r2, [pc, #144]	; (800f57c <TIM_Base_SetConfig+0x138>)
 800f4ea:	4293      	cmp	r3, r2
 800f4ec:	d003      	beq.n	800f4f6 <TIM_Base_SetConfig+0xb2>
 800f4ee:	687b      	ldr	r3, [r7, #4]
 800f4f0:	4a23      	ldr	r2, [pc, #140]	; (800f580 <TIM_Base_SetConfig+0x13c>)
 800f4f2:	4293      	cmp	r3, r2
 800f4f4:	d108      	bne.n	800f508 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800f4f6:	68fb      	ldr	r3, [r7, #12]
 800f4f8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800f4fc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800f4fe:	683b      	ldr	r3, [r7, #0]
 800f500:	68db      	ldr	r3, [r3, #12]
 800f502:	68fa      	ldr	r2, [r7, #12]
 800f504:	4313      	orrs	r3, r2
 800f506:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800f508:	68fb      	ldr	r3, [r7, #12]
 800f50a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800f50e:	683b      	ldr	r3, [r7, #0]
 800f510:	695b      	ldr	r3, [r3, #20]
 800f512:	4313      	orrs	r3, r2
 800f514:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800f516:	687b      	ldr	r3, [r7, #4]
 800f518:	68fa      	ldr	r2, [r7, #12]
 800f51a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800f51c:	683b      	ldr	r3, [r7, #0]
 800f51e:	689a      	ldr	r2, [r3, #8]
 800f520:	687b      	ldr	r3, [r7, #4]
 800f522:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800f524:	683b      	ldr	r3, [r7, #0]
 800f526:	681a      	ldr	r2, [r3, #0]
 800f528:	687b      	ldr	r3, [r7, #4]
 800f52a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800f52c:	687b      	ldr	r3, [r7, #4]
 800f52e:	4a0a      	ldr	r2, [pc, #40]	; (800f558 <TIM_Base_SetConfig+0x114>)
 800f530:	4293      	cmp	r3, r2
 800f532:	d003      	beq.n	800f53c <TIM_Base_SetConfig+0xf8>
 800f534:	687b      	ldr	r3, [r7, #4]
 800f536:	4a0c      	ldr	r2, [pc, #48]	; (800f568 <TIM_Base_SetConfig+0x124>)
 800f538:	4293      	cmp	r3, r2
 800f53a:	d103      	bne.n	800f544 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800f53c:	683b      	ldr	r3, [r7, #0]
 800f53e:	691a      	ldr	r2, [r3, #16]
 800f540:	687b      	ldr	r3, [r7, #4]
 800f542:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800f544:	687b      	ldr	r3, [r7, #4]
 800f546:	2201      	movs	r2, #1
 800f548:	615a      	str	r2, [r3, #20]
}
 800f54a:	bf00      	nop
 800f54c:	3714      	adds	r7, #20
 800f54e:	46bd      	mov	sp, r7
 800f550:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f554:	4770      	bx	lr
 800f556:	bf00      	nop
 800f558:	40010000 	.word	0x40010000
 800f55c:	40000400 	.word	0x40000400
 800f560:	40000800 	.word	0x40000800
 800f564:	40000c00 	.word	0x40000c00
 800f568:	40010400 	.word	0x40010400
 800f56c:	40014000 	.word	0x40014000
 800f570:	40014400 	.word	0x40014400
 800f574:	40014800 	.word	0x40014800
 800f578:	40001800 	.word	0x40001800
 800f57c:	40001c00 	.word	0x40001c00
 800f580:	40002000 	.word	0x40002000

0800f584 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800f584:	b480      	push	{r7}
 800f586:	b087      	sub	sp, #28
 800f588:	af00      	add	r7, sp, #0
 800f58a:	6078      	str	r0, [r7, #4]
 800f58c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800f58e:	687b      	ldr	r3, [r7, #4]
 800f590:	6a1b      	ldr	r3, [r3, #32]
 800f592:	f023 0201 	bic.w	r2, r3, #1
 800f596:	687b      	ldr	r3, [r7, #4]
 800f598:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f59a:	687b      	ldr	r3, [r7, #4]
 800f59c:	6a1b      	ldr	r3, [r3, #32]
 800f59e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f5a0:	687b      	ldr	r3, [r7, #4]
 800f5a2:	685b      	ldr	r3, [r3, #4]
 800f5a4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800f5a6:	687b      	ldr	r3, [r7, #4]
 800f5a8:	699b      	ldr	r3, [r3, #24]
 800f5aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800f5ac:	68fb      	ldr	r3, [r7, #12]
 800f5ae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800f5b2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800f5b4:	68fb      	ldr	r3, [r7, #12]
 800f5b6:	f023 0303 	bic.w	r3, r3, #3
 800f5ba:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800f5bc:	683b      	ldr	r3, [r7, #0]
 800f5be:	681b      	ldr	r3, [r3, #0]
 800f5c0:	68fa      	ldr	r2, [r7, #12]
 800f5c2:	4313      	orrs	r3, r2
 800f5c4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800f5c6:	697b      	ldr	r3, [r7, #20]
 800f5c8:	f023 0302 	bic.w	r3, r3, #2
 800f5cc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800f5ce:	683b      	ldr	r3, [r7, #0]
 800f5d0:	689b      	ldr	r3, [r3, #8]
 800f5d2:	697a      	ldr	r2, [r7, #20]
 800f5d4:	4313      	orrs	r3, r2
 800f5d6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800f5d8:	687b      	ldr	r3, [r7, #4]
 800f5da:	4a20      	ldr	r2, [pc, #128]	; (800f65c <TIM_OC1_SetConfig+0xd8>)
 800f5dc:	4293      	cmp	r3, r2
 800f5de:	d003      	beq.n	800f5e8 <TIM_OC1_SetConfig+0x64>
 800f5e0:	687b      	ldr	r3, [r7, #4]
 800f5e2:	4a1f      	ldr	r2, [pc, #124]	; (800f660 <TIM_OC1_SetConfig+0xdc>)
 800f5e4:	4293      	cmp	r3, r2
 800f5e6:	d10c      	bne.n	800f602 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800f5e8:	697b      	ldr	r3, [r7, #20]
 800f5ea:	f023 0308 	bic.w	r3, r3, #8
 800f5ee:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800f5f0:	683b      	ldr	r3, [r7, #0]
 800f5f2:	68db      	ldr	r3, [r3, #12]
 800f5f4:	697a      	ldr	r2, [r7, #20]
 800f5f6:	4313      	orrs	r3, r2
 800f5f8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800f5fa:	697b      	ldr	r3, [r7, #20]
 800f5fc:	f023 0304 	bic.w	r3, r3, #4
 800f600:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f602:	687b      	ldr	r3, [r7, #4]
 800f604:	4a15      	ldr	r2, [pc, #84]	; (800f65c <TIM_OC1_SetConfig+0xd8>)
 800f606:	4293      	cmp	r3, r2
 800f608:	d003      	beq.n	800f612 <TIM_OC1_SetConfig+0x8e>
 800f60a:	687b      	ldr	r3, [r7, #4]
 800f60c:	4a14      	ldr	r2, [pc, #80]	; (800f660 <TIM_OC1_SetConfig+0xdc>)
 800f60e:	4293      	cmp	r3, r2
 800f610:	d111      	bne.n	800f636 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800f612:	693b      	ldr	r3, [r7, #16]
 800f614:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800f618:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800f61a:	693b      	ldr	r3, [r7, #16]
 800f61c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800f620:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800f622:	683b      	ldr	r3, [r7, #0]
 800f624:	695b      	ldr	r3, [r3, #20]
 800f626:	693a      	ldr	r2, [r7, #16]
 800f628:	4313      	orrs	r3, r2
 800f62a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800f62c:	683b      	ldr	r3, [r7, #0]
 800f62e:	699b      	ldr	r3, [r3, #24]
 800f630:	693a      	ldr	r2, [r7, #16]
 800f632:	4313      	orrs	r3, r2
 800f634:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f636:	687b      	ldr	r3, [r7, #4]
 800f638:	693a      	ldr	r2, [r7, #16]
 800f63a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800f63c:	687b      	ldr	r3, [r7, #4]
 800f63e:	68fa      	ldr	r2, [r7, #12]
 800f640:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800f642:	683b      	ldr	r3, [r7, #0]
 800f644:	685a      	ldr	r2, [r3, #4]
 800f646:	687b      	ldr	r3, [r7, #4]
 800f648:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f64a:	687b      	ldr	r3, [r7, #4]
 800f64c:	697a      	ldr	r2, [r7, #20]
 800f64e:	621a      	str	r2, [r3, #32]
}
 800f650:	bf00      	nop
 800f652:	371c      	adds	r7, #28
 800f654:	46bd      	mov	sp, r7
 800f656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f65a:	4770      	bx	lr
 800f65c:	40010000 	.word	0x40010000
 800f660:	40010400 	.word	0x40010400

0800f664 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800f664:	b480      	push	{r7}
 800f666:	b087      	sub	sp, #28
 800f668:	af00      	add	r7, sp, #0
 800f66a:	6078      	str	r0, [r7, #4]
 800f66c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800f66e:	687b      	ldr	r3, [r7, #4]
 800f670:	6a1b      	ldr	r3, [r3, #32]
 800f672:	f023 0210 	bic.w	r2, r3, #16
 800f676:	687b      	ldr	r3, [r7, #4]
 800f678:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f67a:	687b      	ldr	r3, [r7, #4]
 800f67c:	6a1b      	ldr	r3, [r3, #32]
 800f67e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f680:	687b      	ldr	r3, [r7, #4]
 800f682:	685b      	ldr	r3, [r3, #4]
 800f684:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800f686:	687b      	ldr	r3, [r7, #4]
 800f688:	699b      	ldr	r3, [r3, #24]
 800f68a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800f68c:	68fb      	ldr	r3, [r7, #12]
 800f68e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800f692:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800f694:	68fb      	ldr	r3, [r7, #12]
 800f696:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800f69a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800f69c:	683b      	ldr	r3, [r7, #0]
 800f69e:	681b      	ldr	r3, [r3, #0]
 800f6a0:	021b      	lsls	r3, r3, #8
 800f6a2:	68fa      	ldr	r2, [r7, #12]
 800f6a4:	4313      	orrs	r3, r2
 800f6a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800f6a8:	697b      	ldr	r3, [r7, #20]
 800f6aa:	f023 0320 	bic.w	r3, r3, #32
 800f6ae:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800f6b0:	683b      	ldr	r3, [r7, #0]
 800f6b2:	689b      	ldr	r3, [r3, #8]
 800f6b4:	011b      	lsls	r3, r3, #4
 800f6b6:	697a      	ldr	r2, [r7, #20]
 800f6b8:	4313      	orrs	r3, r2
 800f6ba:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800f6bc:	687b      	ldr	r3, [r7, #4]
 800f6be:	4a22      	ldr	r2, [pc, #136]	; (800f748 <TIM_OC2_SetConfig+0xe4>)
 800f6c0:	4293      	cmp	r3, r2
 800f6c2:	d003      	beq.n	800f6cc <TIM_OC2_SetConfig+0x68>
 800f6c4:	687b      	ldr	r3, [r7, #4]
 800f6c6:	4a21      	ldr	r2, [pc, #132]	; (800f74c <TIM_OC2_SetConfig+0xe8>)
 800f6c8:	4293      	cmp	r3, r2
 800f6ca:	d10d      	bne.n	800f6e8 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800f6cc:	697b      	ldr	r3, [r7, #20]
 800f6ce:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800f6d2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800f6d4:	683b      	ldr	r3, [r7, #0]
 800f6d6:	68db      	ldr	r3, [r3, #12]
 800f6d8:	011b      	lsls	r3, r3, #4
 800f6da:	697a      	ldr	r2, [r7, #20]
 800f6dc:	4313      	orrs	r3, r2
 800f6de:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800f6e0:	697b      	ldr	r3, [r7, #20]
 800f6e2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800f6e6:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f6e8:	687b      	ldr	r3, [r7, #4]
 800f6ea:	4a17      	ldr	r2, [pc, #92]	; (800f748 <TIM_OC2_SetConfig+0xe4>)
 800f6ec:	4293      	cmp	r3, r2
 800f6ee:	d003      	beq.n	800f6f8 <TIM_OC2_SetConfig+0x94>
 800f6f0:	687b      	ldr	r3, [r7, #4]
 800f6f2:	4a16      	ldr	r2, [pc, #88]	; (800f74c <TIM_OC2_SetConfig+0xe8>)
 800f6f4:	4293      	cmp	r3, r2
 800f6f6:	d113      	bne.n	800f720 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800f6f8:	693b      	ldr	r3, [r7, #16]
 800f6fa:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800f6fe:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800f700:	693b      	ldr	r3, [r7, #16]
 800f702:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800f706:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800f708:	683b      	ldr	r3, [r7, #0]
 800f70a:	695b      	ldr	r3, [r3, #20]
 800f70c:	009b      	lsls	r3, r3, #2
 800f70e:	693a      	ldr	r2, [r7, #16]
 800f710:	4313      	orrs	r3, r2
 800f712:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800f714:	683b      	ldr	r3, [r7, #0]
 800f716:	699b      	ldr	r3, [r3, #24]
 800f718:	009b      	lsls	r3, r3, #2
 800f71a:	693a      	ldr	r2, [r7, #16]
 800f71c:	4313      	orrs	r3, r2
 800f71e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f720:	687b      	ldr	r3, [r7, #4]
 800f722:	693a      	ldr	r2, [r7, #16]
 800f724:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800f726:	687b      	ldr	r3, [r7, #4]
 800f728:	68fa      	ldr	r2, [r7, #12]
 800f72a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800f72c:	683b      	ldr	r3, [r7, #0]
 800f72e:	685a      	ldr	r2, [r3, #4]
 800f730:	687b      	ldr	r3, [r7, #4]
 800f732:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f734:	687b      	ldr	r3, [r7, #4]
 800f736:	697a      	ldr	r2, [r7, #20]
 800f738:	621a      	str	r2, [r3, #32]
}
 800f73a:	bf00      	nop
 800f73c:	371c      	adds	r7, #28
 800f73e:	46bd      	mov	sp, r7
 800f740:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f744:	4770      	bx	lr
 800f746:	bf00      	nop
 800f748:	40010000 	.word	0x40010000
 800f74c:	40010400 	.word	0x40010400

0800f750 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800f750:	b480      	push	{r7}
 800f752:	b087      	sub	sp, #28
 800f754:	af00      	add	r7, sp, #0
 800f756:	6078      	str	r0, [r7, #4]
 800f758:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800f75a:	687b      	ldr	r3, [r7, #4]
 800f75c:	6a1b      	ldr	r3, [r3, #32]
 800f75e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800f762:	687b      	ldr	r3, [r7, #4]
 800f764:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f766:	687b      	ldr	r3, [r7, #4]
 800f768:	6a1b      	ldr	r3, [r3, #32]
 800f76a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f76c:	687b      	ldr	r3, [r7, #4]
 800f76e:	685b      	ldr	r3, [r3, #4]
 800f770:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800f772:	687b      	ldr	r3, [r7, #4]
 800f774:	69db      	ldr	r3, [r3, #28]
 800f776:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800f778:	68fb      	ldr	r3, [r7, #12]
 800f77a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800f77e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800f780:	68fb      	ldr	r3, [r7, #12]
 800f782:	f023 0303 	bic.w	r3, r3, #3
 800f786:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800f788:	683b      	ldr	r3, [r7, #0]
 800f78a:	681b      	ldr	r3, [r3, #0]
 800f78c:	68fa      	ldr	r2, [r7, #12]
 800f78e:	4313      	orrs	r3, r2
 800f790:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800f792:	697b      	ldr	r3, [r7, #20]
 800f794:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800f798:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800f79a:	683b      	ldr	r3, [r7, #0]
 800f79c:	689b      	ldr	r3, [r3, #8]
 800f79e:	021b      	lsls	r3, r3, #8
 800f7a0:	697a      	ldr	r2, [r7, #20]
 800f7a2:	4313      	orrs	r3, r2
 800f7a4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800f7a6:	687b      	ldr	r3, [r7, #4]
 800f7a8:	4a21      	ldr	r2, [pc, #132]	; (800f830 <TIM_OC3_SetConfig+0xe0>)
 800f7aa:	4293      	cmp	r3, r2
 800f7ac:	d003      	beq.n	800f7b6 <TIM_OC3_SetConfig+0x66>
 800f7ae:	687b      	ldr	r3, [r7, #4]
 800f7b0:	4a20      	ldr	r2, [pc, #128]	; (800f834 <TIM_OC3_SetConfig+0xe4>)
 800f7b2:	4293      	cmp	r3, r2
 800f7b4:	d10d      	bne.n	800f7d2 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800f7b6:	697b      	ldr	r3, [r7, #20]
 800f7b8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800f7bc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800f7be:	683b      	ldr	r3, [r7, #0]
 800f7c0:	68db      	ldr	r3, [r3, #12]
 800f7c2:	021b      	lsls	r3, r3, #8
 800f7c4:	697a      	ldr	r2, [r7, #20]
 800f7c6:	4313      	orrs	r3, r2
 800f7c8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800f7ca:	697b      	ldr	r3, [r7, #20]
 800f7cc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800f7d0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f7d2:	687b      	ldr	r3, [r7, #4]
 800f7d4:	4a16      	ldr	r2, [pc, #88]	; (800f830 <TIM_OC3_SetConfig+0xe0>)
 800f7d6:	4293      	cmp	r3, r2
 800f7d8:	d003      	beq.n	800f7e2 <TIM_OC3_SetConfig+0x92>
 800f7da:	687b      	ldr	r3, [r7, #4]
 800f7dc:	4a15      	ldr	r2, [pc, #84]	; (800f834 <TIM_OC3_SetConfig+0xe4>)
 800f7de:	4293      	cmp	r3, r2
 800f7e0:	d113      	bne.n	800f80a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800f7e2:	693b      	ldr	r3, [r7, #16]
 800f7e4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800f7e8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800f7ea:	693b      	ldr	r3, [r7, #16]
 800f7ec:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800f7f0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800f7f2:	683b      	ldr	r3, [r7, #0]
 800f7f4:	695b      	ldr	r3, [r3, #20]
 800f7f6:	011b      	lsls	r3, r3, #4
 800f7f8:	693a      	ldr	r2, [r7, #16]
 800f7fa:	4313      	orrs	r3, r2
 800f7fc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800f7fe:	683b      	ldr	r3, [r7, #0]
 800f800:	699b      	ldr	r3, [r3, #24]
 800f802:	011b      	lsls	r3, r3, #4
 800f804:	693a      	ldr	r2, [r7, #16]
 800f806:	4313      	orrs	r3, r2
 800f808:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f80a:	687b      	ldr	r3, [r7, #4]
 800f80c:	693a      	ldr	r2, [r7, #16]
 800f80e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800f810:	687b      	ldr	r3, [r7, #4]
 800f812:	68fa      	ldr	r2, [r7, #12]
 800f814:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800f816:	683b      	ldr	r3, [r7, #0]
 800f818:	685a      	ldr	r2, [r3, #4]
 800f81a:	687b      	ldr	r3, [r7, #4]
 800f81c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f81e:	687b      	ldr	r3, [r7, #4]
 800f820:	697a      	ldr	r2, [r7, #20]
 800f822:	621a      	str	r2, [r3, #32]
}
 800f824:	bf00      	nop
 800f826:	371c      	adds	r7, #28
 800f828:	46bd      	mov	sp, r7
 800f82a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f82e:	4770      	bx	lr
 800f830:	40010000 	.word	0x40010000
 800f834:	40010400 	.word	0x40010400

0800f838 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800f838:	b480      	push	{r7}
 800f83a:	b087      	sub	sp, #28
 800f83c:	af00      	add	r7, sp, #0
 800f83e:	6078      	str	r0, [r7, #4]
 800f840:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800f842:	687b      	ldr	r3, [r7, #4]
 800f844:	6a1b      	ldr	r3, [r3, #32]
 800f846:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800f84a:	687b      	ldr	r3, [r7, #4]
 800f84c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f84e:	687b      	ldr	r3, [r7, #4]
 800f850:	6a1b      	ldr	r3, [r3, #32]
 800f852:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f854:	687b      	ldr	r3, [r7, #4]
 800f856:	685b      	ldr	r3, [r3, #4]
 800f858:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800f85a:	687b      	ldr	r3, [r7, #4]
 800f85c:	69db      	ldr	r3, [r3, #28]
 800f85e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800f860:	68fb      	ldr	r3, [r7, #12]
 800f862:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800f866:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800f868:	68fb      	ldr	r3, [r7, #12]
 800f86a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800f86e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800f870:	683b      	ldr	r3, [r7, #0]
 800f872:	681b      	ldr	r3, [r3, #0]
 800f874:	021b      	lsls	r3, r3, #8
 800f876:	68fa      	ldr	r2, [r7, #12]
 800f878:	4313      	orrs	r3, r2
 800f87a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800f87c:	693b      	ldr	r3, [r7, #16]
 800f87e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800f882:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800f884:	683b      	ldr	r3, [r7, #0]
 800f886:	689b      	ldr	r3, [r3, #8]
 800f888:	031b      	lsls	r3, r3, #12
 800f88a:	693a      	ldr	r2, [r7, #16]
 800f88c:	4313      	orrs	r3, r2
 800f88e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f890:	687b      	ldr	r3, [r7, #4]
 800f892:	4a12      	ldr	r2, [pc, #72]	; (800f8dc <TIM_OC4_SetConfig+0xa4>)
 800f894:	4293      	cmp	r3, r2
 800f896:	d003      	beq.n	800f8a0 <TIM_OC4_SetConfig+0x68>
 800f898:	687b      	ldr	r3, [r7, #4]
 800f89a:	4a11      	ldr	r2, [pc, #68]	; (800f8e0 <TIM_OC4_SetConfig+0xa8>)
 800f89c:	4293      	cmp	r3, r2
 800f89e:	d109      	bne.n	800f8b4 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800f8a0:	697b      	ldr	r3, [r7, #20]
 800f8a2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800f8a6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800f8a8:	683b      	ldr	r3, [r7, #0]
 800f8aa:	695b      	ldr	r3, [r3, #20]
 800f8ac:	019b      	lsls	r3, r3, #6
 800f8ae:	697a      	ldr	r2, [r7, #20]
 800f8b0:	4313      	orrs	r3, r2
 800f8b2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f8b4:	687b      	ldr	r3, [r7, #4]
 800f8b6:	697a      	ldr	r2, [r7, #20]
 800f8b8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800f8ba:	687b      	ldr	r3, [r7, #4]
 800f8bc:	68fa      	ldr	r2, [r7, #12]
 800f8be:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800f8c0:	683b      	ldr	r3, [r7, #0]
 800f8c2:	685a      	ldr	r2, [r3, #4]
 800f8c4:	687b      	ldr	r3, [r7, #4]
 800f8c6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f8c8:	687b      	ldr	r3, [r7, #4]
 800f8ca:	693a      	ldr	r2, [r7, #16]
 800f8cc:	621a      	str	r2, [r3, #32]
}
 800f8ce:	bf00      	nop
 800f8d0:	371c      	adds	r7, #28
 800f8d2:	46bd      	mov	sp, r7
 800f8d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8d8:	4770      	bx	lr
 800f8da:	bf00      	nop
 800f8dc:	40010000 	.word	0x40010000
 800f8e0:	40010400 	.word	0x40010400

0800f8e4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800f8e4:	b480      	push	{r7}
 800f8e6:	b087      	sub	sp, #28
 800f8e8:	af00      	add	r7, sp, #0
 800f8ea:	60f8      	str	r0, [r7, #12]
 800f8ec:	60b9      	str	r1, [r7, #8]
 800f8ee:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800f8f0:	68bb      	ldr	r3, [r7, #8]
 800f8f2:	f003 031f 	and.w	r3, r3, #31
 800f8f6:	2201      	movs	r2, #1
 800f8f8:	fa02 f303 	lsl.w	r3, r2, r3
 800f8fc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800f8fe:	68fb      	ldr	r3, [r7, #12]
 800f900:	6a1a      	ldr	r2, [r3, #32]
 800f902:	697b      	ldr	r3, [r7, #20]
 800f904:	43db      	mvns	r3, r3
 800f906:	401a      	ands	r2, r3
 800f908:	68fb      	ldr	r3, [r7, #12]
 800f90a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800f90c:	68fb      	ldr	r3, [r7, #12]
 800f90e:	6a1a      	ldr	r2, [r3, #32]
 800f910:	68bb      	ldr	r3, [r7, #8]
 800f912:	f003 031f 	and.w	r3, r3, #31
 800f916:	6879      	ldr	r1, [r7, #4]
 800f918:	fa01 f303 	lsl.w	r3, r1, r3
 800f91c:	431a      	orrs	r2, r3
 800f91e:	68fb      	ldr	r3, [r7, #12]
 800f920:	621a      	str	r2, [r3, #32]
}
 800f922:	bf00      	nop
 800f924:	371c      	adds	r7, #28
 800f926:	46bd      	mov	sp, r7
 800f928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f92c:	4770      	bx	lr
	...

0800f930 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800f930:	b480      	push	{r7}
 800f932:	b085      	sub	sp, #20
 800f934:	af00      	add	r7, sp, #0
 800f936:	6078      	str	r0, [r7, #4]
 800f938:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800f93a:	687b      	ldr	r3, [r7, #4]
 800f93c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800f940:	2b01      	cmp	r3, #1
 800f942:	d101      	bne.n	800f948 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800f944:	2302      	movs	r3, #2
 800f946:	e05a      	b.n	800f9fe <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800f948:	687b      	ldr	r3, [r7, #4]
 800f94a:	2201      	movs	r2, #1
 800f94c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800f950:	687b      	ldr	r3, [r7, #4]
 800f952:	2202      	movs	r2, #2
 800f954:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800f958:	687b      	ldr	r3, [r7, #4]
 800f95a:	681b      	ldr	r3, [r3, #0]
 800f95c:	685b      	ldr	r3, [r3, #4]
 800f95e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800f960:	687b      	ldr	r3, [r7, #4]
 800f962:	681b      	ldr	r3, [r3, #0]
 800f964:	689b      	ldr	r3, [r3, #8]
 800f966:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800f968:	68fb      	ldr	r3, [r7, #12]
 800f96a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800f96e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800f970:	683b      	ldr	r3, [r7, #0]
 800f972:	681b      	ldr	r3, [r3, #0]
 800f974:	68fa      	ldr	r2, [r7, #12]
 800f976:	4313      	orrs	r3, r2
 800f978:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800f97a:	687b      	ldr	r3, [r7, #4]
 800f97c:	681b      	ldr	r3, [r3, #0]
 800f97e:	68fa      	ldr	r2, [r7, #12]
 800f980:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800f982:	687b      	ldr	r3, [r7, #4]
 800f984:	681b      	ldr	r3, [r3, #0]
 800f986:	4a21      	ldr	r2, [pc, #132]	; (800fa0c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800f988:	4293      	cmp	r3, r2
 800f98a:	d022      	beq.n	800f9d2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800f98c:	687b      	ldr	r3, [r7, #4]
 800f98e:	681b      	ldr	r3, [r3, #0]
 800f990:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800f994:	d01d      	beq.n	800f9d2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800f996:	687b      	ldr	r3, [r7, #4]
 800f998:	681b      	ldr	r3, [r3, #0]
 800f99a:	4a1d      	ldr	r2, [pc, #116]	; (800fa10 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800f99c:	4293      	cmp	r3, r2
 800f99e:	d018      	beq.n	800f9d2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800f9a0:	687b      	ldr	r3, [r7, #4]
 800f9a2:	681b      	ldr	r3, [r3, #0]
 800f9a4:	4a1b      	ldr	r2, [pc, #108]	; (800fa14 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800f9a6:	4293      	cmp	r3, r2
 800f9a8:	d013      	beq.n	800f9d2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800f9aa:	687b      	ldr	r3, [r7, #4]
 800f9ac:	681b      	ldr	r3, [r3, #0]
 800f9ae:	4a1a      	ldr	r2, [pc, #104]	; (800fa18 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800f9b0:	4293      	cmp	r3, r2
 800f9b2:	d00e      	beq.n	800f9d2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800f9b4:	687b      	ldr	r3, [r7, #4]
 800f9b6:	681b      	ldr	r3, [r3, #0]
 800f9b8:	4a18      	ldr	r2, [pc, #96]	; (800fa1c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800f9ba:	4293      	cmp	r3, r2
 800f9bc:	d009      	beq.n	800f9d2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800f9be:	687b      	ldr	r3, [r7, #4]
 800f9c0:	681b      	ldr	r3, [r3, #0]
 800f9c2:	4a17      	ldr	r2, [pc, #92]	; (800fa20 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800f9c4:	4293      	cmp	r3, r2
 800f9c6:	d004      	beq.n	800f9d2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800f9c8:	687b      	ldr	r3, [r7, #4]
 800f9ca:	681b      	ldr	r3, [r3, #0]
 800f9cc:	4a15      	ldr	r2, [pc, #84]	; (800fa24 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800f9ce:	4293      	cmp	r3, r2
 800f9d0:	d10c      	bne.n	800f9ec <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800f9d2:	68bb      	ldr	r3, [r7, #8]
 800f9d4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800f9d8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800f9da:	683b      	ldr	r3, [r7, #0]
 800f9dc:	685b      	ldr	r3, [r3, #4]
 800f9de:	68ba      	ldr	r2, [r7, #8]
 800f9e0:	4313      	orrs	r3, r2
 800f9e2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800f9e4:	687b      	ldr	r3, [r7, #4]
 800f9e6:	681b      	ldr	r3, [r3, #0]
 800f9e8:	68ba      	ldr	r2, [r7, #8]
 800f9ea:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800f9ec:	687b      	ldr	r3, [r7, #4]
 800f9ee:	2201      	movs	r2, #1
 800f9f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800f9f4:	687b      	ldr	r3, [r7, #4]
 800f9f6:	2200      	movs	r2, #0
 800f9f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800f9fc:	2300      	movs	r3, #0
}
 800f9fe:	4618      	mov	r0, r3
 800fa00:	3714      	adds	r7, #20
 800fa02:	46bd      	mov	sp, r7
 800fa04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa08:	4770      	bx	lr
 800fa0a:	bf00      	nop
 800fa0c:	40010000 	.word	0x40010000
 800fa10:	40000400 	.word	0x40000400
 800fa14:	40000800 	.word	0x40000800
 800fa18:	40000c00 	.word	0x40000c00
 800fa1c:	40010400 	.word	0x40010400
 800fa20:	40014000 	.word	0x40014000
 800fa24:	40001800 	.word	0x40001800

0800fa28 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800fa28:	b480      	push	{r7}
 800fa2a:	b085      	sub	sp, #20
 800fa2c:	af00      	add	r7, sp, #0
 800fa2e:	6078      	str	r0, [r7, #4]
 800fa30:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800fa32:	2300      	movs	r3, #0
 800fa34:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800fa36:	687b      	ldr	r3, [r7, #4]
 800fa38:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800fa3c:	2b01      	cmp	r3, #1
 800fa3e:	d101      	bne.n	800fa44 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800fa40:	2302      	movs	r3, #2
 800fa42:	e03d      	b.n	800fac0 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800fa44:	687b      	ldr	r3, [r7, #4]
 800fa46:	2201      	movs	r2, #1
 800fa48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800fa4c:	68fb      	ldr	r3, [r7, #12]
 800fa4e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800fa52:	683b      	ldr	r3, [r7, #0]
 800fa54:	68db      	ldr	r3, [r3, #12]
 800fa56:	4313      	orrs	r3, r2
 800fa58:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800fa5a:	68fb      	ldr	r3, [r7, #12]
 800fa5c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800fa60:	683b      	ldr	r3, [r7, #0]
 800fa62:	689b      	ldr	r3, [r3, #8]
 800fa64:	4313      	orrs	r3, r2
 800fa66:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800fa68:	68fb      	ldr	r3, [r7, #12]
 800fa6a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800fa6e:	683b      	ldr	r3, [r7, #0]
 800fa70:	685b      	ldr	r3, [r3, #4]
 800fa72:	4313      	orrs	r3, r2
 800fa74:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800fa76:	68fb      	ldr	r3, [r7, #12]
 800fa78:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800fa7c:	683b      	ldr	r3, [r7, #0]
 800fa7e:	681b      	ldr	r3, [r3, #0]
 800fa80:	4313      	orrs	r3, r2
 800fa82:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800fa84:	68fb      	ldr	r3, [r7, #12]
 800fa86:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800fa8a:	683b      	ldr	r3, [r7, #0]
 800fa8c:	691b      	ldr	r3, [r3, #16]
 800fa8e:	4313      	orrs	r3, r2
 800fa90:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800fa92:	68fb      	ldr	r3, [r7, #12]
 800fa94:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800fa98:	683b      	ldr	r3, [r7, #0]
 800fa9a:	695b      	ldr	r3, [r3, #20]
 800fa9c:	4313      	orrs	r3, r2
 800fa9e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800faa0:	68fb      	ldr	r3, [r7, #12]
 800faa2:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800faa6:	683b      	ldr	r3, [r7, #0]
 800faa8:	69db      	ldr	r3, [r3, #28]
 800faaa:	4313      	orrs	r3, r2
 800faac:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800faae:	687b      	ldr	r3, [r7, #4]
 800fab0:	681b      	ldr	r3, [r3, #0]
 800fab2:	68fa      	ldr	r2, [r7, #12]
 800fab4:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800fab6:	687b      	ldr	r3, [r7, #4]
 800fab8:	2200      	movs	r2, #0
 800faba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800fabe:	2300      	movs	r3, #0
}
 800fac0:	4618      	mov	r0, r3
 800fac2:	3714      	adds	r7, #20
 800fac4:	46bd      	mov	sp, r7
 800fac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800faca:	4770      	bx	lr

0800facc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800facc:	b480      	push	{r7}
 800face:	b083      	sub	sp, #12
 800fad0:	af00      	add	r7, sp, #0
 800fad2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800fad4:	bf00      	nop
 800fad6:	370c      	adds	r7, #12
 800fad8:	46bd      	mov	sp, r7
 800fada:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fade:	4770      	bx	lr

0800fae0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800fae0:	b480      	push	{r7}
 800fae2:	b083      	sub	sp, #12
 800fae4:	af00      	add	r7, sp, #0
 800fae6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800fae8:	bf00      	nop
 800faea:	370c      	adds	r7, #12
 800faec:	46bd      	mov	sp, r7
 800faee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800faf2:	4770      	bx	lr

0800faf4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800faf4:	b580      	push	{r7, lr}
 800faf6:	b082      	sub	sp, #8
 800faf8:	af00      	add	r7, sp, #0
 800fafa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800fafc:	687b      	ldr	r3, [r7, #4]
 800fafe:	2b00      	cmp	r3, #0
 800fb00:	d101      	bne.n	800fb06 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800fb02:	2301      	movs	r3, #1
 800fb04:	e03f      	b.n	800fb86 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800fb06:	687b      	ldr	r3, [r7, #4]
 800fb08:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800fb0c:	b2db      	uxtb	r3, r3
 800fb0e:	2b00      	cmp	r3, #0
 800fb10:	d106      	bne.n	800fb20 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800fb12:	687b      	ldr	r3, [r7, #4]
 800fb14:	2200      	movs	r2, #0
 800fb16:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800fb1a:	6878      	ldr	r0, [r7, #4]
 800fb1c:	f7f7 fcd8 	bl	80074d0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800fb20:	687b      	ldr	r3, [r7, #4]
 800fb22:	2224      	movs	r2, #36	; 0x24
 800fb24:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800fb28:	687b      	ldr	r3, [r7, #4]
 800fb2a:	681b      	ldr	r3, [r3, #0]
 800fb2c:	68da      	ldr	r2, [r3, #12]
 800fb2e:	687b      	ldr	r3, [r7, #4]
 800fb30:	681b      	ldr	r3, [r3, #0]
 800fb32:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800fb36:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800fb38:	6878      	ldr	r0, [r7, #4]
 800fb3a:	f000 f829 	bl	800fb90 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800fb3e:	687b      	ldr	r3, [r7, #4]
 800fb40:	681b      	ldr	r3, [r3, #0]
 800fb42:	691a      	ldr	r2, [r3, #16]
 800fb44:	687b      	ldr	r3, [r7, #4]
 800fb46:	681b      	ldr	r3, [r3, #0]
 800fb48:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800fb4c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800fb4e:	687b      	ldr	r3, [r7, #4]
 800fb50:	681b      	ldr	r3, [r3, #0]
 800fb52:	695a      	ldr	r2, [r3, #20]
 800fb54:	687b      	ldr	r3, [r7, #4]
 800fb56:	681b      	ldr	r3, [r3, #0]
 800fb58:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800fb5c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800fb5e:	687b      	ldr	r3, [r7, #4]
 800fb60:	681b      	ldr	r3, [r3, #0]
 800fb62:	68da      	ldr	r2, [r3, #12]
 800fb64:	687b      	ldr	r3, [r7, #4]
 800fb66:	681b      	ldr	r3, [r3, #0]
 800fb68:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800fb6c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800fb6e:	687b      	ldr	r3, [r7, #4]
 800fb70:	2200      	movs	r2, #0
 800fb72:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800fb74:	687b      	ldr	r3, [r7, #4]
 800fb76:	2220      	movs	r2, #32
 800fb78:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800fb7c:	687b      	ldr	r3, [r7, #4]
 800fb7e:	2220      	movs	r2, #32
 800fb80:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 800fb84:	2300      	movs	r3, #0
}
 800fb86:	4618      	mov	r0, r3
 800fb88:	3708      	adds	r7, #8
 800fb8a:	46bd      	mov	sp, r7
 800fb8c:	bd80      	pop	{r7, pc}
	...

0800fb90 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800fb90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fb94:	b085      	sub	sp, #20
 800fb96:	af00      	add	r7, sp, #0
 800fb98:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800fb9a:	687b      	ldr	r3, [r7, #4]
 800fb9c:	681b      	ldr	r3, [r3, #0]
 800fb9e:	691b      	ldr	r3, [r3, #16]
 800fba0:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800fba4:	687b      	ldr	r3, [r7, #4]
 800fba6:	68da      	ldr	r2, [r3, #12]
 800fba8:	687b      	ldr	r3, [r7, #4]
 800fbaa:	681b      	ldr	r3, [r3, #0]
 800fbac:	430a      	orrs	r2, r1
 800fbae:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800fbb0:	687b      	ldr	r3, [r7, #4]
 800fbb2:	689a      	ldr	r2, [r3, #8]
 800fbb4:	687b      	ldr	r3, [r7, #4]
 800fbb6:	691b      	ldr	r3, [r3, #16]
 800fbb8:	431a      	orrs	r2, r3
 800fbba:	687b      	ldr	r3, [r7, #4]
 800fbbc:	695b      	ldr	r3, [r3, #20]
 800fbbe:	431a      	orrs	r2, r3
 800fbc0:	687b      	ldr	r3, [r7, #4]
 800fbc2:	69db      	ldr	r3, [r3, #28]
 800fbc4:	4313      	orrs	r3, r2
 800fbc6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 800fbc8:	687b      	ldr	r3, [r7, #4]
 800fbca:	681b      	ldr	r3, [r3, #0]
 800fbcc:	68db      	ldr	r3, [r3, #12]
 800fbce:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800fbd2:	f023 030c 	bic.w	r3, r3, #12
 800fbd6:	687a      	ldr	r2, [r7, #4]
 800fbd8:	6812      	ldr	r2, [r2, #0]
 800fbda:	68f9      	ldr	r1, [r7, #12]
 800fbdc:	430b      	orrs	r3, r1
 800fbde:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800fbe0:	687b      	ldr	r3, [r7, #4]
 800fbe2:	681b      	ldr	r3, [r3, #0]
 800fbe4:	695b      	ldr	r3, [r3, #20]
 800fbe6:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800fbea:	687b      	ldr	r3, [r7, #4]
 800fbec:	699a      	ldr	r2, [r3, #24]
 800fbee:	687b      	ldr	r3, [r7, #4]
 800fbf0:	681b      	ldr	r3, [r3, #0]
 800fbf2:	430a      	orrs	r2, r1
 800fbf4:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800fbf6:	687b      	ldr	r3, [r7, #4]
 800fbf8:	69db      	ldr	r3, [r3, #28]
 800fbfa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800fbfe:	f040 818b 	bne.w	800ff18 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800fc02:	687b      	ldr	r3, [r7, #4]
 800fc04:	681b      	ldr	r3, [r3, #0]
 800fc06:	4ac1      	ldr	r2, [pc, #772]	; (800ff0c <UART_SetConfig+0x37c>)
 800fc08:	4293      	cmp	r3, r2
 800fc0a:	d005      	beq.n	800fc18 <UART_SetConfig+0x88>
 800fc0c:	687b      	ldr	r3, [r7, #4]
 800fc0e:	681b      	ldr	r3, [r3, #0]
 800fc10:	4abf      	ldr	r2, [pc, #764]	; (800ff10 <UART_SetConfig+0x380>)
 800fc12:	4293      	cmp	r3, r2
 800fc14:	f040 80bd 	bne.w	800fd92 <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800fc18:	f7fc fbcc 	bl	800c3b4 <HAL_RCC_GetPCLK2Freq>
 800fc1c:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800fc1e:	68bb      	ldr	r3, [r7, #8]
 800fc20:	461d      	mov	r5, r3
 800fc22:	f04f 0600 	mov.w	r6, #0
 800fc26:	46a8      	mov	r8, r5
 800fc28:	46b1      	mov	r9, r6
 800fc2a:	eb18 0308 	adds.w	r3, r8, r8
 800fc2e:	eb49 0409 	adc.w	r4, r9, r9
 800fc32:	4698      	mov	r8, r3
 800fc34:	46a1      	mov	r9, r4
 800fc36:	eb18 0805 	adds.w	r8, r8, r5
 800fc3a:	eb49 0906 	adc.w	r9, r9, r6
 800fc3e:	f04f 0100 	mov.w	r1, #0
 800fc42:	f04f 0200 	mov.w	r2, #0
 800fc46:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800fc4a:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800fc4e:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800fc52:	4688      	mov	r8, r1
 800fc54:	4691      	mov	r9, r2
 800fc56:	eb18 0005 	adds.w	r0, r8, r5
 800fc5a:	eb49 0106 	adc.w	r1, r9, r6
 800fc5e:	687b      	ldr	r3, [r7, #4]
 800fc60:	685b      	ldr	r3, [r3, #4]
 800fc62:	461d      	mov	r5, r3
 800fc64:	f04f 0600 	mov.w	r6, #0
 800fc68:	196b      	adds	r3, r5, r5
 800fc6a:	eb46 0406 	adc.w	r4, r6, r6
 800fc6e:	461a      	mov	r2, r3
 800fc70:	4623      	mov	r3, r4
 800fc72:	f7f1 f821 	bl	8000cb8 <__aeabi_uldivmod>
 800fc76:	4603      	mov	r3, r0
 800fc78:	460c      	mov	r4, r1
 800fc7a:	461a      	mov	r2, r3
 800fc7c:	4ba5      	ldr	r3, [pc, #660]	; (800ff14 <UART_SetConfig+0x384>)
 800fc7e:	fba3 2302 	umull	r2, r3, r3, r2
 800fc82:	095b      	lsrs	r3, r3, #5
 800fc84:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800fc88:	68bb      	ldr	r3, [r7, #8]
 800fc8a:	461d      	mov	r5, r3
 800fc8c:	f04f 0600 	mov.w	r6, #0
 800fc90:	46a9      	mov	r9, r5
 800fc92:	46b2      	mov	sl, r6
 800fc94:	eb19 0309 	adds.w	r3, r9, r9
 800fc98:	eb4a 040a 	adc.w	r4, sl, sl
 800fc9c:	4699      	mov	r9, r3
 800fc9e:	46a2      	mov	sl, r4
 800fca0:	eb19 0905 	adds.w	r9, r9, r5
 800fca4:	eb4a 0a06 	adc.w	sl, sl, r6
 800fca8:	f04f 0100 	mov.w	r1, #0
 800fcac:	f04f 0200 	mov.w	r2, #0
 800fcb0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800fcb4:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800fcb8:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800fcbc:	4689      	mov	r9, r1
 800fcbe:	4692      	mov	sl, r2
 800fcc0:	eb19 0005 	adds.w	r0, r9, r5
 800fcc4:	eb4a 0106 	adc.w	r1, sl, r6
 800fcc8:	687b      	ldr	r3, [r7, #4]
 800fcca:	685b      	ldr	r3, [r3, #4]
 800fccc:	461d      	mov	r5, r3
 800fcce:	f04f 0600 	mov.w	r6, #0
 800fcd2:	196b      	adds	r3, r5, r5
 800fcd4:	eb46 0406 	adc.w	r4, r6, r6
 800fcd8:	461a      	mov	r2, r3
 800fcda:	4623      	mov	r3, r4
 800fcdc:	f7f0 ffec 	bl	8000cb8 <__aeabi_uldivmod>
 800fce0:	4603      	mov	r3, r0
 800fce2:	460c      	mov	r4, r1
 800fce4:	461a      	mov	r2, r3
 800fce6:	4b8b      	ldr	r3, [pc, #556]	; (800ff14 <UART_SetConfig+0x384>)
 800fce8:	fba3 1302 	umull	r1, r3, r3, r2
 800fcec:	095b      	lsrs	r3, r3, #5
 800fcee:	2164      	movs	r1, #100	; 0x64
 800fcf0:	fb01 f303 	mul.w	r3, r1, r3
 800fcf4:	1ad3      	subs	r3, r2, r3
 800fcf6:	00db      	lsls	r3, r3, #3
 800fcf8:	3332      	adds	r3, #50	; 0x32
 800fcfa:	4a86      	ldr	r2, [pc, #536]	; (800ff14 <UART_SetConfig+0x384>)
 800fcfc:	fba2 2303 	umull	r2, r3, r2, r3
 800fd00:	095b      	lsrs	r3, r3, #5
 800fd02:	005b      	lsls	r3, r3, #1
 800fd04:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800fd08:	4498      	add	r8, r3
 800fd0a:	68bb      	ldr	r3, [r7, #8]
 800fd0c:	461d      	mov	r5, r3
 800fd0e:	f04f 0600 	mov.w	r6, #0
 800fd12:	46a9      	mov	r9, r5
 800fd14:	46b2      	mov	sl, r6
 800fd16:	eb19 0309 	adds.w	r3, r9, r9
 800fd1a:	eb4a 040a 	adc.w	r4, sl, sl
 800fd1e:	4699      	mov	r9, r3
 800fd20:	46a2      	mov	sl, r4
 800fd22:	eb19 0905 	adds.w	r9, r9, r5
 800fd26:	eb4a 0a06 	adc.w	sl, sl, r6
 800fd2a:	f04f 0100 	mov.w	r1, #0
 800fd2e:	f04f 0200 	mov.w	r2, #0
 800fd32:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800fd36:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800fd3a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800fd3e:	4689      	mov	r9, r1
 800fd40:	4692      	mov	sl, r2
 800fd42:	eb19 0005 	adds.w	r0, r9, r5
 800fd46:	eb4a 0106 	adc.w	r1, sl, r6
 800fd4a:	687b      	ldr	r3, [r7, #4]
 800fd4c:	685b      	ldr	r3, [r3, #4]
 800fd4e:	461d      	mov	r5, r3
 800fd50:	f04f 0600 	mov.w	r6, #0
 800fd54:	196b      	adds	r3, r5, r5
 800fd56:	eb46 0406 	adc.w	r4, r6, r6
 800fd5a:	461a      	mov	r2, r3
 800fd5c:	4623      	mov	r3, r4
 800fd5e:	f7f0 ffab 	bl	8000cb8 <__aeabi_uldivmod>
 800fd62:	4603      	mov	r3, r0
 800fd64:	460c      	mov	r4, r1
 800fd66:	461a      	mov	r2, r3
 800fd68:	4b6a      	ldr	r3, [pc, #424]	; (800ff14 <UART_SetConfig+0x384>)
 800fd6a:	fba3 1302 	umull	r1, r3, r3, r2
 800fd6e:	095b      	lsrs	r3, r3, #5
 800fd70:	2164      	movs	r1, #100	; 0x64
 800fd72:	fb01 f303 	mul.w	r3, r1, r3
 800fd76:	1ad3      	subs	r3, r2, r3
 800fd78:	00db      	lsls	r3, r3, #3
 800fd7a:	3332      	adds	r3, #50	; 0x32
 800fd7c:	4a65      	ldr	r2, [pc, #404]	; (800ff14 <UART_SetConfig+0x384>)
 800fd7e:	fba2 2303 	umull	r2, r3, r2, r3
 800fd82:	095b      	lsrs	r3, r3, #5
 800fd84:	f003 0207 	and.w	r2, r3, #7
 800fd88:	687b      	ldr	r3, [r7, #4]
 800fd8a:	681b      	ldr	r3, [r3, #0]
 800fd8c:	4442      	add	r2, r8
 800fd8e:	609a      	str	r2, [r3, #8]
 800fd90:	e26f      	b.n	8010272 <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800fd92:	f7fc fafb 	bl	800c38c <HAL_RCC_GetPCLK1Freq>
 800fd96:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800fd98:	68bb      	ldr	r3, [r7, #8]
 800fd9a:	461d      	mov	r5, r3
 800fd9c:	f04f 0600 	mov.w	r6, #0
 800fda0:	46a8      	mov	r8, r5
 800fda2:	46b1      	mov	r9, r6
 800fda4:	eb18 0308 	adds.w	r3, r8, r8
 800fda8:	eb49 0409 	adc.w	r4, r9, r9
 800fdac:	4698      	mov	r8, r3
 800fdae:	46a1      	mov	r9, r4
 800fdb0:	eb18 0805 	adds.w	r8, r8, r5
 800fdb4:	eb49 0906 	adc.w	r9, r9, r6
 800fdb8:	f04f 0100 	mov.w	r1, #0
 800fdbc:	f04f 0200 	mov.w	r2, #0
 800fdc0:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800fdc4:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800fdc8:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800fdcc:	4688      	mov	r8, r1
 800fdce:	4691      	mov	r9, r2
 800fdd0:	eb18 0005 	adds.w	r0, r8, r5
 800fdd4:	eb49 0106 	adc.w	r1, r9, r6
 800fdd8:	687b      	ldr	r3, [r7, #4]
 800fdda:	685b      	ldr	r3, [r3, #4]
 800fddc:	461d      	mov	r5, r3
 800fdde:	f04f 0600 	mov.w	r6, #0
 800fde2:	196b      	adds	r3, r5, r5
 800fde4:	eb46 0406 	adc.w	r4, r6, r6
 800fde8:	461a      	mov	r2, r3
 800fdea:	4623      	mov	r3, r4
 800fdec:	f7f0 ff64 	bl	8000cb8 <__aeabi_uldivmod>
 800fdf0:	4603      	mov	r3, r0
 800fdf2:	460c      	mov	r4, r1
 800fdf4:	461a      	mov	r2, r3
 800fdf6:	4b47      	ldr	r3, [pc, #284]	; (800ff14 <UART_SetConfig+0x384>)
 800fdf8:	fba3 2302 	umull	r2, r3, r3, r2
 800fdfc:	095b      	lsrs	r3, r3, #5
 800fdfe:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800fe02:	68bb      	ldr	r3, [r7, #8]
 800fe04:	461d      	mov	r5, r3
 800fe06:	f04f 0600 	mov.w	r6, #0
 800fe0a:	46a9      	mov	r9, r5
 800fe0c:	46b2      	mov	sl, r6
 800fe0e:	eb19 0309 	adds.w	r3, r9, r9
 800fe12:	eb4a 040a 	adc.w	r4, sl, sl
 800fe16:	4699      	mov	r9, r3
 800fe18:	46a2      	mov	sl, r4
 800fe1a:	eb19 0905 	adds.w	r9, r9, r5
 800fe1e:	eb4a 0a06 	adc.w	sl, sl, r6
 800fe22:	f04f 0100 	mov.w	r1, #0
 800fe26:	f04f 0200 	mov.w	r2, #0
 800fe2a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800fe2e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800fe32:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800fe36:	4689      	mov	r9, r1
 800fe38:	4692      	mov	sl, r2
 800fe3a:	eb19 0005 	adds.w	r0, r9, r5
 800fe3e:	eb4a 0106 	adc.w	r1, sl, r6
 800fe42:	687b      	ldr	r3, [r7, #4]
 800fe44:	685b      	ldr	r3, [r3, #4]
 800fe46:	461d      	mov	r5, r3
 800fe48:	f04f 0600 	mov.w	r6, #0
 800fe4c:	196b      	adds	r3, r5, r5
 800fe4e:	eb46 0406 	adc.w	r4, r6, r6
 800fe52:	461a      	mov	r2, r3
 800fe54:	4623      	mov	r3, r4
 800fe56:	f7f0 ff2f 	bl	8000cb8 <__aeabi_uldivmod>
 800fe5a:	4603      	mov	r3, r0
 800fe5c:	460c      	mov	r4, r1
 800fe5e:	461a      	mov	r2, r3
 800fe60:	4b2c      	ldr	r3, [pc, #176]	; (800ff14 <UART_SetConfig+0x384>)
 800fe62:	fba3 1302 	umull	r1, r3, r3, r2
 800fe66:	095b      	lsrs	r3, r3, #5
 800fe68:	2164      	movs	r1, #100	; 0x64
 800fe6a:	fb01 f303 	mul.w	r3, r1, r3
 800fe6e:	1ad3      	subs	r3, r2, r3
 800fe70:	00db      	lsls	r3, r3, #3
 800fe72:	3332      	adds	r3, #50	; 0x32
 800fe74:	4a27      	ldr	r2, [pc, #156]	; (800ff14 <UART_SetConfig+0x384>)
 800fe76:	fba2 2303 	umull	r2, r3, r2, r3
 800fe7a:	095b      	lsrs	r3, r3, #5
 800fe7c:	005b      	lsls	r3, r3, #1
 800fe7e:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800fe82:	4498      	add	r8, r3
 800fe84:	68bb      	ldr	r3, [r7, #8]
 800fe86:	461d      	mov	r5, r3
 800fe88:	f04f 0600 	mov.w	r6, #0
 800fe8c:	46a9      	mov	r9, r5
 800fe8e:	46b2      	mov	sl, r6
 800fe90:	eb19 0309 	adds.w	r3, r9, r9
 800fe94:	eb4a 040a 	adc.w	r4, sl, sl
 800fe98:	4699      	mov	r9, r3
 800fe9a:	46a2      	mov	sl, r4
 800fe9c:	eb19 0905 	adds.w	r9, r9, r5
 800fea0:	eb4a 0a06 	adc.w	sl, sl, r6
 800fea4:	f04f 0100 	mov.w	r1, #0
 800fea8:	f04f 0200 	mov.w	r2, #0
 800feac:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800feb0:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800feb4:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800feb8:	4689      	mov	r9, r1
 800feba:	4692      	mov	sl, r2
 800febc:	eb19 0005 	adds.w	r0, r9, r5
 800fec0:	eb4a 0106 	adc.w	r1, sl, r6
 800fec4:	687b      	ldr	r3, [r7, #4]
 800fec6:	685b      	ldr	r3, [r3, #4]
 800fec8:	461d      	mov	r5, r3
 800feca:	f04f 0600 	mov.w	r6, #0
 800fece:	196b      	adds	r3, r5, r5
 800fed0:	eb46 0406 	adc.w	r4, r6, r6
 800fed4:	461a      	mov	r2, r3
 800fed6:	4623      	mov	r3, r4
 800fed8:	f7f0 feee 	bl	8000cb8 <__aeabi_uldivmod>
 800fedc:	4603      	mov	r3, r0
 800fede:	460c      	mov	r4, r1
 800fee0:	461a      	mov	r2, r3
 800fee2:	4b0c      	ldr	r3, [pc, #48]	; (800ff14 <UART_SetConfig+0x384>)
 800fee4:	fba3 1302 	umull	r1, r3, r3, r2
 800fee8:	095b      	lsrs	r3, r3, #5
 800feea:	2164      	movs	r1, #100	; 0x64
 800feec:	fb01 f303 	mul.w	r3, r1, r3
 800fef0:	1ad3      	subs	r3, r2, r3
 800fef2:	00db      	lsls	r3, r3, #3
 800fef4:	3332      	adds	r3, #50	; 0x32
 800fef6:	4a07      	ldr	r2, [pc, #28]	; (800ff14 <UART_SetConfig+0x384>)
 800fef8:	fba2 2303 	umull	r2, r3, r2, r3
 800fefc:	095b      	lsrs	r3, r3, #5
 800fefe:	f003 0207 	and.w	r2, r3, #7
 800ff02:	687b      	ldr	r3, [r7, #4]
 800ff04:	681b      	ldr	r3, [r3, #0]
 800ff06:	4442      	add	r2, r8
 800ff08:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 800ff0a:	e1b2      	b.n	8010272 <UART_SetConfig+0x6e2>
 800ff0c:	40011000 	.word	0x40011000
 800ff10:	40011400 	.word	0x40011400
 800ff14:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800ff18:	687b      	ldr	r3, [r7, #4]
 800ff1a:	681b      	ldr	r3, [r3, #0]
 800ff1c:	4ad7      	ldr	r2, [pc, #860]	; (801027c <UART_SetConfig+0x6ec>)
 800ff1e:	4293      	cmp	r3, r2
 800ff20:	d005      	beq.n	800ff2e <UART_SetConfig+0x39e>
 800ff22:	687b      	ldr	r3, [r7, #4]
 800ff24:	681b      	ldr	r3, [r3, #0]
 800ff26:	4ad6      	ldr	r2, [pc, #856]	; (8010280 <UART_SetConfig+0x6f0>)
 800ff28:	4293      	cmp	r3, r2
 800ff2a:	f040 80d1 	bne.w	80100d0 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 800ff2e:	f7fc fa41 	bl	800c3b4 <HAL_RCC_GetPCLK2Freq>
 800ff32:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800ff34:	68bb      	ldr	r3, [r7, #8]
 800ff36:	469a      	mov	sl, r3
 800ff38:	f04f 0b00 	mov.w	fp, #0
 800ff3c:	46d0      	mov	r8, sl
 800ff3e:	46d9      	mov	r9, fp
 800ff40:	eb18 0308 	adds.w	r3, r8, r8
 800ff44:	eb49 0409 	adc.w	r4, r9, r9
 800ff48:	4698      	mov	r8, r3
 800ff4a:	46a1      	mov	r9, r4
 800ff4c:	eb18 080a 	adds.w	r8, r8, sl
 800ff50:	eb49 090b 	adc.w	r9, r9, fp
 800ff54:	f04f 0100 	mov.w	r1, #0
 800ff58:	f04f 0200 	mov.w	r2, #0
 800ff5c:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800ff60:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800ff64:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800ff68:	4688      	mov	r8, r1
 800ff6a:	4691      	mov	r9, r2
 800ff6c:	eb1a 0508 	adds.w	r5, sl, r8
 800ff70:	eb4b 0609 	adc.w	r6, fp, r9
 800ff74:	687b      	ldr	r3, [r7, #4]
 800ff76:	685b      	ldr	r3, [r3, #4]
 800ff78:	4619      	mov	r1, r3
 800ff7a:	f04f 0200 	mov.w	r2, #0
 800ff7e:	f04f 0300 	mov.w	r3, #0
 800ff82:	f04f 0400 	mov.w	r4, #0
 800ff86:	0094      	lsls	r4, r2, #2
 800ff88:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800ff8c:	008b      	lsls	r3, r1, #2
 800ff8e:	461a      	mov	r2, r3
 800ff90:	4623      	mov	r3, r4
 800ff92:	4628      	mov	r0, r5
 800ff94:	4631      	mov	r1, r6
 800ff96:	f7f0 fe8f 	bl	8000cb8 <__aeabi_uldivmod>
 800ff9a:	4603      	mov	r3, r0
 800ff9c:	460c      	mov	r4, r1
 800ff9e:	461a      	mov	r2, r3
 800ffa0:	4bb8      	ldr	r3, [pc, #736]	; (8010284 <UART_SetConfig+0x6f4>)
 800ffa2:	fba3 2302 	umull	r2, r3, r3, r2
 800ffa6:	095b      	lsrs	r3, r3, #5
 800ffa8:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800ffac:	68bb      	ldr	r3, [r7, #8]
 800ffae:	469b      	mov	fp, r3
 800ffb0:	f04f 0c00 	mov.w	ip, #0
 800ffb4:	46d9      	mov	r9, fp
 800ffb6:	46e2      	mov	sl, ip
 800ffb8:	eb19 0309 	adds.w	r3, r9, r9
 800ffbc:	eb4a 040a 	adc.w	r4, sl, sl
 800ffc0:	4699      	mov	r9, r3
 800ffc2:	46a2      	mov	sl, r4
 800ffc4:	eb19 090b 	adds.w	r9, r9, fp
 800ffc8:	eb4a 0a0c 	adc.w	sl, sl, ip
 800ffcc:	f04f 0100 	mov.w	r1, #0
 800ffd0:	f04f 0200 	mov.w	r2, #0
 800ffd4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800ffd8:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800ffdc:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800ffe0:	4689      	mov	r9, r1
 800ffe2:	4692      	mov	sl, r2
 800ffe4:	eb1b 0509 	adds.w	r5, fp, r9
 800ffe8:	eb4c 060a 	adc.w	r6, ip, sl
 800ffec:	687b      	ldr	r3, [r7, #4]
 800ffee:	685b      	ldr	r3, [r3, #4]
 800fff0:	4619      	mov	r1, r3
 800fff2:	f04f 0200 	mov.w	r2, #0
 800fff6:	f04f 0300 	mov.w	r3, #0
 800fffa:	f04f 0400 	mov.w	r4, #0
 800fffe:	0094      	lsls	r4, r2, #2
 8010000:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8010004:	008b      	lsls	r3, r1, #2
 8010006:	461a      	mov	r2, r3
 8010008:	4623      	mov	r3, r4
 801000a:	4628      	mov	r0, r5
 801000c:	4631      	mov	r1, r6
 801000e:	f7f0 fe53 	bl	8000cb8 <__aeabi_uldivmod>
 8010012:	4603      	mov	r3, r0
 8010014:	460c      	mov	r4, r1
 8010016:	461a      	mov	r2, r3
 8010018:	4b9a      	ldr	r3, [pc, #616]	; (8010284 <UART_SetConfig+0x6f4>)
 801001a:	fba3 1302 	umull	r1, r3, r3, r2
 801001e:	095b      	lsrs	r3, r3, #5
 8010020:	2164      	movs	r1, #100	; 0x64
 8010022:	fb01 f303 	mul.w	r3, r1, r3
 8010026:	1ad3      	subs	r3, r2, r3
 8010028:	011b      	lsls	r3, r3, #4
 801002a:	3332      	adds	r3, #50	; 0x32
 801002c:	4a95      	ldr	r2, [pc, #596]	; (8010284 <UART_SetConfig+0x6f4>)
 801002e:	fba2 2303 	umull	r2, r3, r2, r3
 8010032:	095b      	lsrs	r3, r3, #5
 8010034:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8010038:	4498      	add	r8, r3
 801003a:	68bb      	ldr	r3, [r7, #8]
 801003c:	469b      	mov	fp, r3
 801003e:	f04f 0c00 	mov.w	ip, #0
 8010042:	46d9      	mov	r9, fp
 8010044:	46e2      	mov	sl, ip
 8010046:	eb19 0309 	adds.w	r3, r9, r9
 801004a:	eb4a 040a 	adc.w	r4, sl, sl
 801004e:	4699      	mov	r9, r3
 8010050:	46a2      	mov	sl, r4
 8010052:	eb19 090b 	adds.w	r9, r9, fp
 8010056:	eb4a 0a0c 	adc.w	sl, sl, ip
 801005a:	f04f 0100 	mov.w	r1, #0
 801005e:	f04f 0200 	mov.w	r2, #0
 8010062:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8010066:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 801006a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 801006e:	4689      	mov	r9, r1
 8010070:	4692      	mov	sl, r2
 8010072:	eb1b 0509 	adds.w	r5, fp, r9
 8010076:	eb4c 060a 	adc.w	r6, ip, sl
 801007a:	687b      	ldr	r3, [r7, #4]
 801007c:	685b      	ldr	r3, [r3, #4]
 801007e:	4619      	mov	r1, r3
 8010080:	f04f 0200 	mov.w	r2, #0
 8010084:	f04f 0300 	mov.w	r3, #0
 8010088:	f04f 0400 	mov.w	r4, #0
 801008c:	0094      	lsls	r4, r2, #2
 801008e:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8010092:	008b      	lsls	r3, r1, #2
 8010094:	461a      	mov	r2, r3
 8010096:	4623      	mov	r3, r4
 8010098:	4628      	mov	r0, r5
 801009a:	4631      	mov	r1, r6
 801009c:	f7f0 fe0c 	bl	8000cb8 <__aeabi_uldivmod>
 80100a0:	4603      	mov	r3, r0
 80100a2:	460c      	mov	r4, r1
 80100a4:	461a      	mov	r2, r3
 80100a6:	4b77      	ldr	r3, [pc, #476]	; (8010284 <UART_SetConfig+0x6f4>)
 80100a8:	fba3 1302 	umull	r1, r3, r3, r2
 80100ac:	095b      	lsrs	r3, r3, #5
 80100ae:	2164      	movs	r1, #100	; 0x64
 80100b0:	fb01 f303 	mul.w	r3, r1, r3
 80100b4:	1ad3      	subs	r3, r2, r3
 80100b6:	011b      	lsls	r3, r3, #4
 80100b8:	3332      	adds	r3, #50	; 0x32
 80100ba:	4a72      	ldr	r2, [pc, #456]	; (8010284 <UART_SetConfig+0x6f4>)
 80100bc:	fba2 2303 	umull	r2, r3, r2, r3
 80100c0:	095b      	lsrs	r3, r3, #5
 80100c2:	f003 020f 	and.w	r2, r3, #15
 80100c6:	687b      	ldr	r3, [r7, #4]
 80100c8:	681b      	ldr	r3, [r3, #0]
 80100ca:	4442      	add	r2, r8
 80100cc:	609a      	str	r2, [r3, #8]
 80100ce:	e0d0      	b.n	8010272 <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 80100d0:	f7fc f95c 	bl	800c38c <HAL_RCC_GetPCLK1Freq>
 80100d4:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80100d6:	68bb      	ldr	r3, [r7, #8]
 80100d8:	469a      	mov	sl, r3
 80100da:	f04f 0b00 	mov.w	fp, #0
 80100de:	46d0      	mov	r8, sl
 80100e0:	46d9      	mov	r9, fp
 80100e2:	eb18 0308 	adds.w	r3, r8, r8
 80100e6:	eb49 0409 	adc.w	r4, r9, r9
 80100ea:	4698      	mov	r8, r3
 80100ec:	46a1      	mov	r9, r4
 80100ee:	eb18 080a 	adds.w	r8, r8, sl
 80100f2:	eb49 090b 	adc.w	r9, r9, fp
 80100f6:	f04f 0100 	mov.w	r1, #0
 80100fa:	f04f 0200 	mov.w	r2, #0
 80100fe:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8010102:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8010106:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 801010a:	4688      	mov	r8, r1
 801010c:	4691      	mov	r9, r2
 801010e:	eb1a 0508 	adds.w	r5, sl, r8
 8010112:	eb4b 0609 	adc.w	r6, fp, r9
 8010116:	687b      	ldr	r3, [r7, #4]
 8010118:	685b      	ldr	r3, [r3, #4]
 801011a:	4619      	mov	r1, r3
 801011c:	f04f 0200 	mov.w	r2, #0
 8010120:	f04f 0300 	mov.w	r3, #0
 8010124:	f04f 0400 	mov.w	r4, #0
 8010128:	0094      	lsls	r4, r2, #2
 801012a:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 801012e:	008b      	lsls	r3, r1, #2
 8010130:	461a      	mov	r2, r3
 8010132:	4623      	mov	r3, r4
 8010134:	4628      	mov	r0, r5
 8010136:	4631      	mov	r1, r6
 8010138:	f7f0 fdbe 	bl	8000cb8 <__aeabi_uldivmod>
 801013c:	4603      	mov	r3, r0
 801013e:	460c      	mov	r4, r1
 8010140:	461a      	mov	r2, r3
 8010142:	4b50      	ldr	r3, [pc, #320]	; (8010284 <UART_SetConfig+0x6f4>)
 8010144:	fba3 2302 	umull	r2, r3, r3, r2
 8010148:	095b      	lsrs	r3, r3, #5
 801014a:	ea4f 1803 	mov.w	r8, r3, lsl #4
 801014e:	68bb      	ldr	r3, [r7, #8]
 8010150:	469b      	mov	fp, r3
 8010152:	f04f 0c00 	mov.w	ip, #0
 8010156:	46d9      	mov	r9, fp
 8010158:	46e2      	mov	sl, ip
 801015a:	eb19 0309 	adds.w	r3, r9, r9
 801015e:	eb4a 040a 	adc.w	r4, sl, sl
 8010162:	4699      	mov	r9, r3
 8010164:	46a2      	mov	sl, r4
 8010166:	eb19 090b 	adds.w	r9, r9, fp
 801016a:	eb4a 0a0c 	adc.w	sl, sl, ip
 801016e:	f04f 0100 	mov.w	r1, #0
 8010172:	f04f 0200 	mov.w	r2, #0
 8010176:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 801017a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 801017e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8010182:	4689      	mov	r9, r1
 8010184:	4692      	mov	sl, r2
 8010186:	eb1b 0509 	adds.w	r5, fp, r9
 801018a:	eb4c 060a 	adc.w	r6, ip, sl
 801018e:	687b      	ldr	r3, [r7, #4]
 8010190:	685b      	ldr	r3, [r3, #4]
 8010192:	4619      	mov	r1, r3
 8010194:	f04f 0200 	mov.w	r2, #0
 8010198:	f04f 0300 	mov.w	r3, #0
 801019c:	f04f 0400 	mov.w	r4, #0
 80101a0:	0094      	lsls	r4, r2, #2
 80101a2:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80101a6:	008b      	lsls	r3, r1, #2
 80101a8:	461a      	mov	r2, r3
 80101aa:	4623      	mov	r3, r4
 80101ac:	4628      	mov	r0, r5
 80101ae:	4631      	mov	r1, r6
 80101b0:	f7f0 fd82 	bl	8000cb8 <__aeabi_uldivmod>
 80101b4:	4603      	mov	r3, r0
 80101b6:	460c      	mov	r4, r1
 80101b8:	461a      	mov	r2, r3
 80101ba:	4b32      	ldr	r3, [pc, #200]	; (8010284 <UART_SetConfig+0x6f4>)
 80101bc:	fba3 1302 	umull	r1, r3, r3, r2
 80101c0:	095b      	lsrs	r3, r3, #5
 80101c2:	2164      	movs	r1, #100	; 0x64
 80101c4:	fb01 f303 	mul.w	r3, r1, r3
 80101c8:	1ad3      	subs	r3, r2, r3
 80101ca:	011b      	lsls	r3, r3, #4
 80101cc:	3332      	adds	r3, #50	; 0x32
 80101ce:	4a2d      	ldr	r2, [pc, #180]	; (8010284 <UART_SetConfig+0x6f4>)
 80101d0:	fba2 2303 	umull	r2, r3, r2, r3
 80101d4:	095b      	lsrs	r3, r3, #5
 80101d6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80101da:	4498      	add	r8, r3
 80101dc:	68bb      	ldr	r3, [r7, #8]
 80101de:	469b      	mov	fp, r3
 80101e0:	f04f 0c00 	mov.w	ip, #0
 80101e4:	46d9      	mov	r9, fp
 80101e6:	46e2      	mov	sl, ip
 80101e8:	eb19 0309 	adds.w	r3, r9, r9
 80101ec:	eb4a 040a 	adc.w	r4, sl, sl
 80101f0:	4699      	mov	r9, r3
 80101f2:	46a2      	mov	sl, r4
 80101f4:	eb19 090b 	adds.w	r9, r9, fp
 80101f8:	eb4a 0a0c 	adc.w	sl, sl, ip
 80101fc:	f04f 0100 	mov.w	r1, #0
 8010200:	f04f 0200 	mov.w	r2, #0
 8010204:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8010208:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 801020c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8010210:	4689      	mov	r9, r1
 8010212:	4692      	mov	sl, r2
 8010214:	eb1b 0509 	adds.w	r5, fp, r9
 8010218:	eb4c 060a 	adc.w	r6, ip, sl
 801021c:	687b      	ldr	r3, [r7, #4]
 801021e:	685b      	ldr	r3, [r3, #4]
 8010220:	4619      	mov	r1, r3
 8010222:	f04f 0200 	mov.w	r2, #0
 8010226:	f04f 0300 	mov.w	r3, #0
 801022a:	f04f 0400 	mov.w	r4, #0
 801022e:	0094      	lsls	r4, r2, #2
 8010230:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8010234:	008b      	lsls	r3, r1, #2
 8010236:	461a      	mov	r2, r3
 8010238:	4623      	mov	r3, r4
 801023a:	4628      	mov	r0, r5
 801023c:	4631      	mov	r1, r6
 801023e:	f7f0 fd3b 	bl	8000cb8 <__aeabi_uldivmod>
 8010242:	4603      	mov	r3, r0
 8010244:	460c      	mov	r4, r1
 8010246:	461a      	mov	r2, r3
 8010248:	4b0e      	ldr	r3, [pc, #56]	; (8010284 <UART_SetConfig+0x6f4>)
 801024a:	fba3 1302 	umull	r1, r3, r3, r2
 801024e:	095b      	lsrs	r3, r3, #5
 8010250:	2164      	movs	r1, #100	; 0x64
 8010252:	fb01 f303 	mul.w	r3, r1, r3
 8010256:	1ad3      	subs	r3, r2, r3
 8010258:	011b      	lsls	r3, r3, #4
 801025a:	3332      	adds	r3, #50	; 0x32
 801025c:	4a09      	ldr	r2, [pc, #36]	; (8010284 <UART_SetConfig+0x6f4>)
 801025e:	fba2 2303 	umull	r2, r3, r2, r3
 8010262:	095b      	lsrs	r3, r3, #5
 8010264:	f003 020f 	and.w	r2, r3, #15
 8010268:	687b      	ldr	r3, [r7, #4]
 801026a:	681b      	ldr	r3, [r3, #0]
 801026c:	4442      	add	r2, r8
 801026e:	609a      	str	r2, [r3, #8]
}
 8010270:	e7ff      	b.n	8010272 <UART_SetConfig+0x6e2>
 8010272:	bf00      	nop
 8010274:	3714      	adds	r7, #20
 8010276:	46bd      	mov	sp, r7
 8010278:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801027c:	40011000 	.word	0x40011000
 8010280:	40011400 	.word	0x40011400
 8010284:	51eb851f 	.word	0x51eb851f

08010288 <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 8010288:	b084      	sub	sp, #16
 801028a:	b480      	push	{r7}
 801028c:	b085      	sub	sp, #20
 801028e:	af00      	add	r7, sp, #0
 8010290:	6078      	str	r0, [r7, #4]
 8010292:	f107 001c 	add.w	r0, r7, #28
 8010296:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 801029a:	2300      	movs	r3, #0
 801029c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 801029e:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 80102a0:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 80102a2:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 80102a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockBypass         |\
 80102a6:	431a      	orrs	r2, r3
             Init.BusWide             |\
 80102a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 80102aa:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 80102ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 80102ae:	431a      	orrs	r2, r3
             Init.ClockDiv
 80102b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 80102b2:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 80102b4:	68fa      	ldr	r2, [r7, #12]
 80102b6:	4313      	orrs	r3, r2
 80102b8:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 80102ba:	687b      	ldr	r3, [r7, #4]
 80102bc:	685b      	ldr	r3, [r3, #4]
 80102be:	f423 43fd 	bic.w	r3, r3, #32384	; 0x7e80
 80102c2:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80102c6:	68fa      	ldr	r2, [r7, #12]
 80102c8:	431a      	orrs	r2, r3
 80102ca:	687b      	ldr	r3, [r7, #4]
 80102cc:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 80102ce:	2300      	movs	r3, #0
}
 80102d0:	4618      	mov	r0, r3
 80102d2:	3714      	adds	r7, #20
 80102d4:	46bd      	mov	sp, r7
 80102d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80102da:	b004      	add	sp, #16
 80102dc:	4770      	bx	lr

080102de <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 80102de:	b480      	push	{r7}
 80102e0:	b083      	sub	sp, #12
 80102e2:	af00      	add	r7, sp, #0
 80102e4:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 80102e6:	687b      	ldr	r3, [r7, #4]
 80102e8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 80102ec:	4618      	mov	r0, r3
 80102ee:	370c      	adds	r7, #12
 80102f0:	46bd      	mov	sp, r7
 80102f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80102f6:	4770      	bx	lr

080102f8 <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 80102f8:	b480      	push	{r7}
 80102fa:	b083      	sub	sp, #12
 80102fc:	af00      	add	r7, sp, #0
 80102fe:	6078      	str	r0, [r7, #4]
 8010300:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 8010302:	683b      	ldr	r3, [r7, #0]
 8010304:	681a      	ldr	r2, [r3, #0]
 8010306:	687b      	ldr	r3, [r7, #4]
 8010308:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 801030c:	2300      	movs	r3, #0
}
 801030e:	4618      	mov	r0, r3
 8010310:	370c      	adds	r7, #12
 8010312:	46bd      	mov	sp, r7
 8010314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010318:	4770      	bx	lr

0801031a <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 801031a:	b580      	push	{r7, lr}
 801031c:	b082      	sub	sp, #8
 801031e:	af00      	add	r7, sp, #0
 8010320:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 8010322:	687b      	ldr	r3, [r7, #4]
 8010324:	2203      	movs	r2, #3
 8010326:	601a      	str	r2, [r3, #0]

  /* 1ms: required power up waiting time before starting the SD initialization
  sequence */
  HAL_Delay(2);
 8010328:	2002      	movs	r0, #2
 801032a:	f7f9 fbdd 	bl	8009ae8 <HAL_Delay>
  
  return HAL_OK;
 801032e:	2300      	movs	r3, #0
}
 8010330:	4618      	mov	r0, r3
 8010332:	3708      	adds	r7, #8
 8010334:	46bd      	mov	sp, r7
 8010336:	bd80      	pop	{r7, pc}

08010338 <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 8010338:	b480      	push	{r7}
 801033a:	b083      	sub	sp, #12
 801033c:	af00      	add	r7, sp, #0
 801033e:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 8010340:	687b      	ldr	r3, [r7, #4]
 8010342:	681b      	ldr	r3, [r3, #0]
 8010344:	f003 0303 	and.w	r3, r3, #3
}
 8010348:	4618      	mov	r0, r3
 801034a:	370c      	adds	r7, #12
 801034c:	46bd      	mov	sp, r7
 801034e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010352:	4770      	bx	lr

08010354 <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 8010354:	b480      	push	{r7}
 8010356:	b085      	sub	sp, #20
 8010358:	af00      	add	r7, sp, #0
 801035a:	6078      	str	r0, [r7, #4]
 801035c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 801035e:	2300      	movs	r3, #0
 8010360:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 8010362:	683b      	ldr	r3, [r7, #0]
 8010364:	681a      	ldr	r2, [r3, #0]
 8010366:	687b      	ldr	r3, [r7, #4]
 8010368:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 801036a:	683b      	ldr	r3, [r7, #0]
 801036c:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 801036e:	683b      	ldr	r3, [r7, #0]
 8010370:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8010372:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 8010374:	683b      	ldr	r3, [r7, #0]
 8010376:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 8010378:	431a      	orrs	r2, r3
                       Command->CPSM);
 801037a:	683b      	ldr	r3, [r7, #0]
 801037c:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 801037e:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8010380:	68fa      	ldr	r2, [r7, #12]
 8010382:	4313      	orrs	r3, r2
 8010384:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8010386:	687b      	ldr	r3, [r7, #4]
 8010388:	68db      	ldr	r3, [r3, #12]
 801038a:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 801038e:	f023 030f 	bic.w	r3, r3, #15
 8010392:	68fa      	ldr	r2, [r7, #12]
 8010394:	431a      	orrs	r2, r3
 8010396:	687b      	ldr	r3, [r7, #4]
 8010398:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 801039a:	2300      	movs	r3, #0
}
 801039c:	4618      	mov	r0, r3
 801039e:	3714      	adds	r7, #20
 80103a0:	46bd      	mov	sp, r7
 80103a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80103a6:	4770      	bx	lr

080103a8 <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 80103a8:	b480      	push	{r7}
 80103aa:	b083      	sub	sp, #12
 80103ac:	af00      	add	r7, sp, #0
 80103ae:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 80103b0:	687b      	ldr	r3, [r7, #4]
 80103b2:	691b      	ldr	r3, [r3, #16]
 80103b4:	b2db      	uxtb	r3, r3
}
 80103b6:	4618      	mov	r0, r3
 80103b8:	370c      	adds	r7, #12
 80103ba:	46bd      	mov	sp, r7
 80103bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80103c0:	4770      	bx	lr

080103c2 <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 80103c2:	b480      	push	{r7}
 80103c4:	b085      	sub	sp, #20
 80103c6:	af00      	add	r7, sp, #0
 80103c8:	6078      	str	r0, [r7, #4]
 80103ca:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 80103cc:	687b      	ldr	r3, [r7, #4]
 80103ce:	3314      	adds	r3, #20
 80103d0:	461a      	mov	r2, r3
 80103d2:	683b      	ldr	r3, [r7, #0]
 80103d4:	4413      	add	r3, r2
 80103d6:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 80103d8:	68fb      	ldr	r3, [r7, #12]
 80103da:	681b      	ldr	r3, [r3, #0]
}  
 80103dc:	4618      	mov	r0, r3
 80103de:	3714      	adds	r7, #20
 80103e0:	46bd      	mov	sp, r7
 80103e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80103e6:	4770      	bx	lr

080103e8 <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 80103e8:	b480      	push	{r7}
 80103ea:	b085      	sub	sp, #20
 80103ec:	af00      	add	r7, sp, #0
 80103ee:	6078      	str	r0, [r7, #4]
 80103f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 80103f2:	2300      	movs	r3, #0
 80103f4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 80103f6:	683b      	ldr	r3, [r7, #0]
 80103f8:	681a      	ldr	r2, [r3, #0]
 80103fa:	687b      	ldr	r3, [r7, #4]
 80103fc:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 80103fe:	683b      	ldr	r3, [r7, #0]
 8010400:	685a      	ldr	r2, [r3, #4]
 8010402:	687b      	ldr	r3, [r7, #4]
 8010404:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8010406:	683b      	ldr	r3, [r7, #0]
 8010408:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 801040a:	683b      	ldr	r3, [r7, #0]
 801040c:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 801040e:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 8010410:	683b      	ldr	r3, [r7, #0]
 8010412:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 8010414:	431a      	orrs	r2, r3
                       Data->DPSM);
 8010416:	683b      	ldr	r3, [r7, #0]
 8010418:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 801041a:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 801041c:	68fa      	ldr	r2, [r7, #12]
 801041e:	4313      	orrs	r3, r2
 8010420:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8010422:	687b      	ldr	r3, [r7, #4]
 8010424:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010426:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 801042a:	68fb      	ldr	r3, [r7, #12]
 801042c:	431a      	orrs	r2, r3
 801042e:	687b      	ldr	r3, [r7, #4]
 8010430:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 8010432:	2300      	movs	r3, #0

}
 8010434:	4618      	mov	r0, r3
 8010436:	3714      	adds	r7, #20
 8010438:	46bd      	mov	sp, r7
 801043a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801043e:	4770      	bx	lr

08010440 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Lenght command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 8010440:	b580      	push	{r7, lr}
 8010442:	b088      	sub	sp, #32
 8010444:	af00      	add	r7, sp, #0
 8010446:	6078      	str	r0, [r7, #4]
 8010448:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 801044a:	683b      	ldr	r3, [r7, #0]
 801044c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 801044e:	2310      	movs	r3, #16
 8010450:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8010452:	2340      	movs	r3, #64	; 0x40
 8010454:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8010456:	2300      	movs	r3, #0
 8010458:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 801045a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801045e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8010460:	f107 0308 	add.w	r3, r7, #8
 8010464:	4619      	mov	r1, r3
 8010466:	6878      	ldr	r0, [r7, #4]
 8010468:	f7ff ff74 	bl	8010354 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 801046c:	f241 3288 	movw	r2, #5000	; 0x1388
 8010470:	2110      	movs	r1, #16
 8010472:	6878      	ldr	r0, [r7, #4]
 8010474:	f000 fa40 	bl	80108f8 <SDMMC_GetCmdResp1>
 8010478:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801047a:	69fb      	ldr	r3, [r7, #28]
}
 801047c:	4618      	mov	r0, r3
 801047e:	3720      	adds	r7, #32
 8010480:	46bd      	mov	sp, r7
 8010482:	bd80      	pop	{r7, pc}

08010484 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 8010484:	b580      	push	{r7, lr}
 8010486:	b088      	sub	sp, #32
 8010488:	af00      	add	r7, sp, #0
 801048a:	6078      	str	r0, [r7, #4]
 801048c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 801048e:	683b      	ldr	r3, [r7, #0]
 8010490:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 8010492:	2311      	movs	r3, #17
 8010494:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8010496:	2340      	movs	r3, #64	; 0x40
 8010498:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 801049a:	2300      	movs	r3, #0
 801049c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 801049e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80104a2:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80104a4:	f107 0308 	add.w	r3, r7, #8
 80104a8:	4619      	mov	r1, r3
 80104aa:	6878      	ldr	r0, [r7, #4]
 80104ac:	f7ff ff52 	bl	8010354 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 80104b0:	f241 3288 	movw	r2, #5000	; 0x1388
 80104b4:	2111      	movs	r1, #17
 80104b6:	6878      	ldr	r0, [r7, #4]
 80104b8:	f000 fa1e 	bl	80108f8 <SDMMC_GetCmdResp1>
 80104bc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80104be:	69fb      	ldr	r3, [r7, #28]
}
 80104c0:	4618      	mov	r0, r3
 80104c2:	3720      	adds	r7, #32
 80104c4:	46bd      	mov	sp, r7
 80104c6:	bd80      	pop	{r7, pc}

080104c8 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 80104c8:	b580      	push	{r7, lr}
 80104ca:	b088      	sub	sp, #32
 80104cc:	af00      	add	r7, sp, #0
 80104ce:	6078      	str	r0, [r7, #4]
 80104d0:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 80104d2:	683b      	ldr	r3, [r7, #0]
 80104d4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 80104d6:	2312      	movs	r3, #18
 80104d8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80104da:	2340      	movs	r3, #64	; 0x40
 80104dc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80104de:	2300      	movs	r3, #0
 80104e0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80104e2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80104e6:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80104e8:	f107 0308 	add.w	r3, r7, #8
 80104ec:	4619      	mov	r1, r3
 80104ee:	6878      	ldr	r0, [r7, #4]
 80104f0:	f7ff ff30 	bl	8010354 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 80104f4:	f241 3288 	movw	r2, #5000	; 0x1388
 80104f8:	2112      	movs	r1, #18
 80104fa:	6878      	ldr	r0, [r7, #4]
 80104fc:	f000 f9fc 	bl	80108f8 <SDMMC_GetCmdResp1>
 8010500:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010502:	69fb      	ldr	r3, [r7, #28]
}
 8010504:	4618      	mov	r0, r3
 8010506:	3720      	adds	r7, #32
 8010508:	46bd      	mov	sp, r7
 801050a:	bd80      	pop	{r7, pc}

0801050c <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 801050c:	b580      	push	{r7, lr}
 801050e:	b088      	sub	sp, #32
 8010510:	af00      	add	r7, sp, #0
 8010512:	6078      	str	r0, [r7, #4]
 8010514:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8010516:	683b      	ldr	r3, [r7, #0]
 8010518:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 801051a:	2318      	movs	r3, #24
 801051c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 801051e:	2340      	movs	r3, #64	; 0x40
 8010520:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8010522:	2300      	movs	r3, #0
 8010524:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8010526:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801052a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 801052c:	f107 0308 	add.w	r3, r7, #8
 8010530:	4619      	mov	r1, r3
 8010532:	6878      	ldr	r0, [r7, #4]
 8010534:	f7ff ff0e 	bl	8010354 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 8010538:	f241 3288 	movw	r2, #5000	; 0x1388
 801053c:	2118      	movs	r1, #24
 801053e:	6878      	ldr	r0, [r7, #4]
 8010540:	f000 f9da 	bl	80108f8 <SDMMC_GetCmdResp1>
 8010544:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010546:	69fb      	ldr	r3, [r7, #28]
}
 8010548:	4618      	mov	r0, r3
 801054a:	3720      	adds	r7, #32
 801054c:	46bd      	mov	sp, r7
 801054e:	bd80      	pop	{r7, pc}

08010550 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 8010550:	b580      	push	{r7, lr}
 8010552:	b088      	sub	sp, #32
 8010554:	af00      	add	r7, sp, #0
 8010556:	6078      	str	r0, [r7, #4]
 8010558:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 801055a:	683b      	ldr	r3, [r7, #0]
 801055c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 801055e:	2319      	movs	r3, #25
 8010560:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8010562:	2340      	movs	r3, #64	; 0x40
 8010564:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8010566:	2300      	movs	r3, #0
 8010568:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 801056a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801056e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8010570:	f107 0308 	add.w	r3, r7, #8
 8010574:	4619      	mov	r1, r3
 8010576:	6878      	ldr	r0, [r7, #4]
 8010578:	f7ff feec 	bl	8010354 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 801057c:	f241 3288 	movw	r2, #5000	; 0x1388
 8010580:	2119      	movs	r1, #25
 8010582:	6878      	ldr	r0, [r7, #4]
 8010584:	f000 f9b8 	bl	80108f8 <SDMMC_GetCmdResp1>
 8010588:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801058a:	69fb      	ldr	r3, [r7, #28]
}
 801058c:	4618      	mov	r0, r3
 801058e:	3720      	adds	r7, #32
 8010590:	46bd      	mov	sp, r7
 8010592:	bd80      	pop	{r7, pc}

08010594 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 8010594:	b580      	push	{r7, lr}
 8010596:	b088      	sub	sp, #32
 8010598:	af00      	add	r7, sp, #0
 801059a:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 801059c:	2300      	movs	r3, #0
 801059e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 80105a0:	230c      	movs	r3, #12
 80105a2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80105a4:	2340      	movs	r3, #64	; 0x40
 80105a6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80105a8:	2300      	movs	r3, #0
 80105aa:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80105ac:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80105b0:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80105b2:	f107 0308 	add.w	r3, r7, #8
 80105b6:	4619      	mov	r1, r3
 80105b8:	6878      	ldr	r0, [r7, #4]
 80105ba:	f7ff fecb 	bl	8010354 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 80105be:	4a05      	ldr	r2, [pc, #20]	; (80105d4 <SDMMC_CmdStopTransfer+0x40>)
 80105c0:	210c      	movs	r1, #12
 80105c2:	6878      	ldr	r0, [r7, #4]
 80105c4:	f000 f998 	bl	80108f8 <SDMMC_GetCmdResp1>
 80105c8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80105ca:	69fb      	ldr	r3, [r7, #28]
}
 80105cc:	4618      	mov	r0, r3
 80105ce:	3720      	adds	r7, #32
 80105d0:	46bd      	mov	sp, r7
 80105d2:	bd80      	pop	{r7, pc}
 80105d4:	05f5e100 	.word	0x05f5e100

080105d8 <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 80105d8:	b580      	push	{r7, lr}
 80105da:	b08a      	sub	sp, #40	; 0x28
 80105dc:	af00      	add	r7, sp, #0
 80105de:	60f8      	str	r0, [r7, #12]
 80105e0:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 80105e4:	683b      	ldr	r3, [r7, #0]
 80105e6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 80105e8:	2307      	movs	r3, #7
 80105ea:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80105ec:	2340      	movs	r3, #64	; 0x40
 80105ee:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80105f0:	2300      	movs	r3, #0
 80105f2:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80105f4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80105f8:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80105fa:	f107 0310 	add.w	r3, r7, #16
 80105fe:	4619      	mov	r1, r3
 8010600:	68f8      	ldr	r0, [r7, #12]
 8010602:	f7ff fea7 	bl	8010354 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 8010606:	f241 3288 	movw	r2, #5000	; 0x1388
 801060a:	2107      	movs	r1, #7
 801060c:	68f8      	ldr	r0, [r7, #12]
 801060e:	f000 f973 	bl	80108f8 <SDMMC_GetCmdResp1>
 8010612:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 8010614:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8010616:	4618      	mov	r0, r3
 8010618:	3728      	adds	r7, #40	; 0x28
 801061a:	46bd      	mov	sp, r7
 801061c:	bd80      	pop	{r7, pc}

0801061e <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 801061e:	b580      	push	{r7, lr}
 8010620:	b088      	sub	sp, #32
 8010622:	af00      	add	r7, sp, #0
 8010624:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 8010626:	2300      	movs	r3, #0
 8010628:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 801062a:	2300      	movs	r3, #0
 801062c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 801062e:	2300      	movs	r3, #0
 8010630:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8010632:	2300      	movs	r3, #0
 8010634:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8010636:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801063a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 801063c:	f107 0308 	add.w	r3, r7, #8
 8010640:	4619      	mov	r1, r3
 8010642:	6878      	ldr	r0, [r7, #4]
 8010644:	f7ff fe86 	bl	8010354 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 8010648:	6878      	ldr	r0, [r7, #4]
 801064a:	f000 f92d 	bl	80108a8 <SDMMC_GetCmdError>
 801064e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010650:	69fb      	ldr	r3, [r7, #28]
}
 8010652:	4618      	mov	r0, r3
 8010654:	3720      	adds	r7, #32
 8010656:	46bd      	mov	sp, r7
 8010658:	bd80      	pop	{r7, pc}

0801065a <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 801065a:	b580      	push	{r7, lr}
 801065c:	b088      	sub	sp, #32
 801065e:	af00      	add	r7, sp, #0
 8010660:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 8010662:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 8010666:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8010668:	2308      	movs	r3, #8
 801066a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 801066c:	2340      	movs	r3, #64	; 0x40
 801066e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8010670:	2300      	movs	r3, #0
 8010672:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8010674:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8010678:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 801067a:	f107 0308 	add.w	r3, r7, #8
 801067e:	4619      	mov	r1, r3
 8010680:	6878      	ldr	r0, [r7, #4]
 8010682:	f7ff fe67 	bl	8010354 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 8010686:	6878      	ldr	r0, [r7, #4]
 8010688:	f000 fb16 	bl	8010cb8 <SDMMC_GetCmdResp7>
 801068c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801068e:	69fb      	ldr	r3, [r7, #28]
}
 8010690:	4618      	mov	r0, r3
 8010692:	3720      	adds	r7, #32
 8010694:	46bd      	mov	sp, r7
 8010696:	bd80      	pop	{r7, pc}

08010698 <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8010698:	b580      	push	{r7, lr}
 801069a:	b088      	sub	sp, #32
 801069c:	af00      	add	r7, sp, #0
 801069e:	6078      	str	r0, [r7, #4]
 80106a0:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 80106a2:	683b      	ldr	r3, [r7, #0]
 80106a4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 80106a6:	2337      	movs	r3, #55	; 0x37
 80106a8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80106aa:	2340      	movs	r3, #64	; 0x40
 80106ac:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80106ae:	2300      	movs	r3, #0
 80106b0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80106b2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80106b6:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80106b8:	f107 0308 	add.w	r3, r7, #8
 80106bc:	4619      	mov	r1, r3
 80106be:	6878      	ldr	r0, [r7, #4]
 80106c0:	f7ff fe48 	bl	8010354 <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 80106c4:	f241 3288 	movw	r2, #5000	; 0x1388
 80106c8:	2137      	movs	r1, #55	; 0x37
 80106ca:	6878      	ldr	r0, [r7, #4]
 80106cc:	f000 f914 	bl	80108f8 <SDMMC_GetCmdResp1>
 80106d0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80106d2:	69fb      	ldr	r3, [r7, #28]
}
 80106d4:	4618      	mov	r0, r3
 80106d6:	3720      	adds	r7, #32
 80106d8:	46bd      	mov	sp, r7
 80106da:	bd80      	pop	{r7, pc}

080106dc <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 80106dc:	b580      	push	{r7, lr}
 80106de:	b088      	sub	sp, #32
 80106e0:	af00      	add	r7, sp, #0
 80106e2:	6078      	str	r0, [r7, #4]
 80106e4:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 80106e6:	683b      	ldr	r3, [r7, #0]
 80106e8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80106ec:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80106f0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 80106f2:	2329      	movs	r3, #41	; 0x29
 80106f4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80106f6:	2340      	movs	r3, #64	; 0x40
 80106f8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80106fa:	2300      	movs	r3, #0
 80106fc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80106fe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8010702:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8010704:	f107 0308 	add.w	r3, r7, #8
 8010708:	4619      	mov	r1, r3
 801070a:	6878      	ldr	r0, [r7, #4]
 801070c:	f7ff fe22 	bl	8010354 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 8010710:	6878      	ldr	r0, [r7, #4]
 8010712:	f000 fa23 	bl	8010b5c <SDMMC_GetCmdResp3>
 8010716:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010718:	69fb      	ldr	r3, [r7, #28]
}
 801071a:	4618      	mov	r0, r3
 801071c:	3720      	adds	r7, #32
 801071e:	46bd      	mov	sp, r7
 8010720:	bd80      	pop	{r7, pc}

08010722 <SDMMC_CmdBusWidth>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDIO_TypeDef *SDIOx, uint32_t BusWidth)
{
 8010722:	b580      	push	{r7, lr}
 8010724:	b088      	sub	sp, #32
 8010726:	af00      	add	r7, sp, #0
 8010728:	6078      	str	r0, [r7, #4]
 801072a:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 801072c:	683b      	ldr	r3, [r7, #0]
 801072e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 8010730:	2306      	movs	r3, #6
 8010732:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8010734:	2340      	movs	r3, #64	; 0x40
 8010736:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8010738:	2300      	movs	r3, #0
 801073a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 801073c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8010740:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8010742:	f107 0308 	add.w	r3, r7, #8
 8010746:	4619      	mov	r1, r3
 8010748:	6878      	ldr	r0, [r7, #4]
 801074a:	f7ff fe03 	bl	8010354 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDIO_CMDTIMEOUT);
 801074e:	f241 3288 	movw	r2, #5000	; 0x1388
 8010752:	2106      	movs	r1, #6
 8010754:	6878      	ldr	r0, [r7, #4]
 8010756:	f000 f8cf 	bl	80108f8 <SDMMC_GetCmdResp1>
 801075a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801075c:	69fb      	ldr	r3, [r7, #28]
}
 801075e:	4618      	mov	r0, r3
 8010760:	3720      	adds	r7, #32
 8010762:	46bd      	mov	sp, r7
 8010764:	bd80      	pop	{r7, pc}

08010766 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDIO_TypeDef *SDIOx)
{
 8010766:	b580      	push	{r7, lr}
 8010768:	b088      	sub	sp, #32
 801076a:	af00      	add	r7, sp, #0
 801076c:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 801076e:	2300      	movs	r3, #0
 8010770:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 8010772:	2333      	movs	r3, #51	; 0x33
 8010774:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8010776:	2340      	movs	r3, #64	; 0x40
 8010778:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 801077a:	2300      	movs	r3, #0
 801077c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 801077e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8010782:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8010784:	f107 0308 	add.w	r3, r7, #8
 8010788:	4619      	mov	r1, r3
 801078a:	6878      	ldr	r0, [r7, #4]
 801078c:	f7ff fde2 	bl	8010354 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_APP_SEND_SCR, SDIO_CMDTIMEOUT);
 8010790:	f241 3288 	movw	r2, #5000	; 0x1388
 8010794:	2133      	movs	r1, #51	; 0x33
 8010796:	6878      	ldr	r0, [r7, #4]
 8010798:	f000 f8ae 	bl	80108f8 <SDMMC_GetCmdResp1>
 801079c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801079e:	69fb      	ldr	r3, [r7, #28]
}
 80107a0:	4618      	mov	r0, r3
 80107a2:	3720      	adds	r7, #32
 80107a4:	46bd      	mov	sp, r7
 80107a6:	bd80      	pop	{r7, pc}

080107a8 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 80107a8:	b580      	push	{r7, lr}
 80107aa:	b088      	sub	sp, #32
 80107ac:	af00      	add	r7, sp, #0
 80107ae:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 80107b0:	2300      	movs	r3, #0
 80107b2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 80107b4:	2302      	movs	r3, #2
 80107b6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 80107b8:	23c0      	movs	r3, #192	; 0xc0
 80107ba:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80107bc:	2300      	movs	r3, #0
 80107be:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80107c0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80107c4:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80107c6:	f107 0308 	add.w	r3, r7, #8
 80107ca:	4619      	mov	r1, r3
 80107cc:	6878      	ldr	r0, [r7, #4]
 80107ce:	f7ff fdc1 	bl	8010354 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 80107d2:	6878      	ldr	r0, [r7, #4]
 80107d4:	f000 f97c 	bl	8010ad0 <SDMMC_GetCmdResp2>
 80107d8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80107da:	69fb      	ldr	r3, [r7, #28]
}
 80107dc:	4618      	mov	r0, r3
 80107de:	3720      	adds	r7, #32
 80107e0:	46bd      	mov	sp, r7
 80107e2:	bd80      	pop	{r7, pc}

080107e4 <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 80107e4:	b580      	push	{r7, lr}
 80107e6:	b088      	sub	sp, #32
 80107e8:	af00      	add	r7, sp, #0
 80107ea:	6078      	str	r0, [r7, #4]
 80107ec:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 80107ee:	683b      	ldr	r3, [r7, #0]
 80107f0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 80107f2:	2309      	movs	r3, #9
 80107f4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 80107f6:	23c0      	movs	r3, #192	; 0xc0
 80107f8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80107fa:	2300      	movs	r3, #0
 80107fc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80107fe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8010802:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8010804:	f107 0308 	add.w	r3, r7, #8
 8010808:	4619      	mov	r1, r3
 801080a:	6878      	ldr	r0, [r7, #4]
 801080c:	f7ff fda2 	bl	8010354 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8010810:	6878      	ldr	r0, [r7, #4]
 8010812:	f000 f95d 	bl	8010ad0 <SDMMC_GetCmdResp2>
 8010816:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010818:	69fb      	ldr	r3, [r7, #28]
}
 801081a:	4618      	mov	r0, r3
 801081c:	3720      	adds	r7, #32
 801081e:	46bd      	mov	sp, r7
 8010820:	bd80      	pop	{r7, pc}

08010822 <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 8010822:	b580      	push	{r7, lr}
 8010824:	b088      	sub	sp, #32
 8010826:	af00      	add	r7, sp, #0
 8010828:	6078      	str	r0, [r7, #4]
 801082a:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 801082c:	2300      	movs	r3, #0
 801082e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8010830:	2303      	movs	r3, #3
 8010832:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8010834:	2340      	movs	r3, #64	; 0x40
 8010836:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8010838:	2300      	movs	r3, #0
 801083a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 801083c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8010840:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8010842:	f107 0308 	add.w	r3, r7, #8
 8010846:	4619      	mov	r1, r3
 8010848:	6878      	ldr	r0, [r7, #4]
 801084a:	f7ff fd83 	bl	8010354 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 801084e:	683a      	ldr	r2, [r7, #0]
 8010850:	2103      	movs	r1, #3
 8010852:	6878      	ldr	r0, [r7, #4]
 8010854:	f000 f9bc 	bl	8010bd0 <SDMMC_GetCmdResp6>
 8010858:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801085a:	69fb      	ldr	r3, [r7, #28]
}
 801085c:	4618      	mov	r0, r3
 801085e:	3720      	adds	r7, #32
 8010860:	46bd      	mov	sp, r7
 8010862:	bd80      	pop	{r7, pc}

08010864 <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8010864:	b580      	push	{r7, lr}
 8010866:	b088      	sub	sp, #32
 8010868:	af00      	add	r7, sp, #0
 801086a:	6078      	str	r0, [r7, #4]
 801086c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 801086e:	683b      	ldr	r3, [r7, #0]
 8010870:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 8010872:	230d      	movs	r3, #13
 8010874:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8010876:	2340      	movs	r3, #64	; 0x40
 8010878:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 801087a:	2300      	movs	r3, #0
 801087c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 801087e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8010882:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8010884:	f107 0308 	add.w	r3, r7, #8
 8010888:	4619      	mov	r1, r3
 801088a:	6878      	ldr	r0, [r7, #4]
 801088c:	f7ff fd62 	bl	8010354 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 8010890:	f241 3288 	movw	r2, #5000	; 0x1388
 8010894:	210d      	movs	r1, #13
 8010896:	6878      	ldr	r0, [r7, #4]
 8010898:	f000 f82e 	bl	80108f8 <SDMMC_GetCmdResp1>
 801089c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801089e:	69fb      	ldr	r3, [r7, #28]
}
 80108a0:	4618      	mov	r0, r3
 80108a2:	3720      	adds	r7, #32
 80108a4:	46bd      	mov	sp, r7
 80108a6:	bd80      	pop	{r7, pc}

080108a8 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 80108a8:	b490      	push	{r4, r7}
 80108aa:	b082      	sub	sp, #8
 80108ac:	af00      	add	r7, sp, #0
 80108ae:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80108b0:	4b0f      	ldr	r3, [pc, #60]	; (80108f0 <SDMMC_GetCmdError+0x48>)
 80108b2:	681b      	ldr	r3, [r3, #0]
 80108b4:	4a0f      	ldr	r2, [pc, #60]	; (80108f4 <SDMMC_GetCmdError+0x4c>)
 80108b6:	fba2 2303 	umull	r2, r3, r2, r3
 80108ba:	0a5b      	lsrs	r3, r3, #9
 80108bc:	f241 3288 	movw	r2, #5000	; 0x1388
 80108c0:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 80108c4:	4623      	mov	r3, r4
 80108c6:	1e5c      	subs	r4, r3, #1
 80108c8:	2b00      	cmp	r3, #0
 80108ca:	d102      	bne.n	80108d2 <SDMMC_GetCmdError+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 80108cc:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80108d0:	e009      	b.n	80108e6 <SDMMC_GetCmdError+0x3e>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 80108d2:	687b      	ldr	r3, [r7, #4]
 80108d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80108d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80108da:	2b00      	cmp	r3, #0
 80108dc:	d0f2      	beq.n	80108c4 <SDMMC_GetCmdError+0x1c>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 80108de:	687b      	ldr	r3, [r7, #4]
 80108e0:	22c5      	movs	r2, #197	; 0xc5
 80108e2:	639a      	str	r2, [r3, #56]	; 0x38
  
  return SDMMC_ERROR_NONE;
 80108e4:	2300      	movs	r3, #0
}
 80108e6:	4618      	mov	r0, r3
 80108e8:	3708      	adds	r7, #8
 80108ea:	46bd      	mov	sp, r7
 80108ec:	bc90      	pop	{r4, r7}
 80108ee:	4770      	bx	lr
 80108f0:	20000000 	.word	0x20000000
 80108f4:	10624dd3 	.word	0x10624dd3

080108f8 <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 80108f8:	b590      	push	{r4, r7, lr}
 80108fa:	b087      	sub	sp, #28
 80108fc:	af00      	add	r7, sp, #0
 80108fe:	60f8      	str	r0, [r7, #12]
 8010900:	460b      	mov	r3, r1
 8010902:	607a      	str	r2, [r7, #4]
 8010904:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8010906:	4b6f      	ldr	r3, [pc, #444]	; (8010ac4 <SDMMC_GetCmdResp1+0x1cc>)
 8010908:	681b      	ldr	r3, [r3, #0]
 801090a:	4a6f      	ldr	r2, [pc, #444]	; (8010ac8 <SDMMC_GetCmdResp1+0x1d0>)
 801090c:	fba2 2303 	umull	r2, r3, r2, r3
 8010910:	0a5b      	lsrs	r3, r3, #9
 8010912:	687a      	ldr	r2, [r7, #4]
 8010914:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8010918:	4623      	mov	r3, r4
 801091a:	1e5c      	subs	r4, r3, #1
 801091c:	2b00      	cmp	r3, #0
 801091e:	d102      	bne.n	8010926 <SDMMC_GetCmdResp1+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8010920:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8010924:	e0c9      	b.n	8010aba <SDMMC_GetCmdResp1+0x1c2>
    }
    sta_reg = SDIOx->STA;
 8010926:	68fb      	ldr	r3, [r7, #12]
 8010928:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801092a:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 801092c:	697b      	ldr	r3, [r7, #20]
 801092e:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8010932:	2b00      	cmp	r3, #0
 8010934:	d0f0      	beq.n	8010918 <SDMMC_GetCmdResp1+0x20>
 8010936:	697b      	ldr	r3, [r7, #20]
 8010938:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 801093c:	2b00      	cmp	r3, #0
 801093e:	d1eb      	bne.n	8010918 <SDMMC_GetCmdResp1+0x20>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8010940:	68fb      	ldr	r3, [r7, #12]
 8010942:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010944:	f003 0304 	and.w	r3, r3, #4
 8010948:	2b00      	cmp	r3, #0
 801094a:	d004      	beq.n	8010956 <SDMMC_GetCmdResp1+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 801094c:	68fb      	ldr	r3, [r7, #12]
 801094e:	2204      	movs	r2, #4
 8010950:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8010952:	2304      	movs	r3, #4
 8010954:	e0b1      	b.n	8010aba <SDMMC_GetCmdResp1+0x1c2>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8010956:	68fb      	ldr	r3, [r7, #12]
 8010958:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801095a:	f003 0301 	and.w	r3, r3, #1
 801095e:	2b00      	cmp	r3, #0
 8010960:	d004      	beq.n	801096c <SDMMC_GetCmdResp1+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8010962:	68fb      	ldr	r3, [r7, #12]
 8010964:	2201      	movs	r2, #1
 8010966:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8010968:	2301      	movs	r3, #1
 801096a:	e0a6      	b.n	8010aba <SDMMC_GetCmdResp1+0x1c2>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 801096c:	68fb      	ldr	r3, [r7, #12]
 801096e:	22c5      	movs	r2, #197	; 0xc5
 8010970:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8010972:	68f8      	ldr	r0, [r7, #12]
 8010974:	f7ff fd18 	bl	80103a8 <SDIO_GetCommandResponse>
 8010978:	4603      	mov	r3, r0
 801097a:	461a      	mov	r2, r3
 801097c:	7afb      	ldrb	r3, [r7, #11]
 801097e:	4293      	cmp	r3, r2
 8010980:	d001      	beq.n	8010986 <SDMMC_GetCmdResp1+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8010982:	2301      	movs	r3, #1
 8010984:	e099      	b.n	8010aba <SDMMC_GetCmdResp1+0x1c2>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8010986:	2100      	movs	r1, #0
 8010988:	68f8      	ldr	r0, [r7, #12]
 801098a:	f7ff fd1a 	bl	80103c2 <SDIO_GetResponse>
 801098e:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8010990:	693a      	ldr	r2, [r7, #16]
 8010992:	4b4e      	ldr	r3, [pc, #312]	; (8010acc <SDMMC_GetCmdResp1+0x1d4>)
 8010994:	4013      	ands	r3, r2
 8010996:	2b00      	cmp	r3, #0
 8010998:	d101      	bne.n	801099e <SDMMC_GetCmdResp1+0xa6>
  {
    return SDMMC_ERROR_NONE;
 801099a:	2300      	movs	r3, #0
 801099c:	e08d      	b.n	8010aba <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 801099e:	693b      	ldr	r3, [r7, #16]
 80109a0:	2b00      	cmp	r3, #0
 80109a2:	da02      	bge.n	80109aa <SDMMC_GetCmdResp1+0xb2>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 80109a4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80109a8:	e087      	b.n	8010aba <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 80109aa:	693b      	ldr	r3, [r7, #16]
 80109ac:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80109b0:	2b00      	cmp	r3, #0
 80109b2:	d001      	beq.n	80109b8 <SDMMC_GetCmdResp1+0xc0>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 80109b4:	2340      	movs	r3, #64	; 0x40
 80109b6:	e080      	b.n	8010aba <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 80109b8:	693b      	ldr	r3, [r7, #16]
 80109ba:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80109be:	2b00      	cmp	r3, #0
 80109c0:	d001      	beq.n	80109c6 <SDMMC_GetCmdResp1+0xce>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 80109c2:	2380      	movs	r3, #128	; 0x80
 80109c4:	e079      	b.n	8010aba <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 80109c6:	693b      	ldr	r3, [r7, #16]
 80109c8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80109cc:	2b00      	cmp	r3, #0
 80109ce:	d002      	beq.n	80109d6 <SDMMC_GetCmdResp1+0xde>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 80109d0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80109d4:	e071      	b.n	8010aba <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 80109d6:	693b      	ldr	r3, [r7, #16]
 80109d8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80109dc:	2b00      	cmp	r3, #0
 80109de:	d002      	beq.n	80109e6 <SDMMC_GetCmdResp1+0xee>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 80109e0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80109e4:	e069      	b.n	8010aba <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 80109e6:	693b      	ldr	r3, [r7, #16]
 80109e8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80109ec:	2b00      	cmp	r3, #0
 80109ee:	d002      	beq.n	80109f6 <SDMMC_GetCmdResp1+0xfe>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 80109f0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80109f4:	e061      	b.n	8010aba <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 80109f6:	693b      	ldr	r3, [r7, #16]
 80109f8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80109fc:	2b00      	cmp	r3, #0
 80109fe:	d002      	beq.n	8010a06 <SDMMC_GetCmdResp1+0x10e>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8010a00:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8010a04:	e059      	b.n	8010aba <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 8010a06:	693b      	ldr	r3, [r7, #16]
 8010a08:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8010a0c:	2b00      	cmp	r3, #0
 8010a0e:	d002      	beq.n	8010a16 <SDMMC_GetCmdResp1+0x11e>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8010a10:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8010a14:	e051      	b.n	8010aba <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 8010a16:	693b      	ldr	r3, [r7, #16]
 8010a18:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8010a1c:	2b00      	cmp	r3, #0
 8010a1e:	d002      	beq.n	8010a26 <SDMMC_GetCmdResp1+0x12e>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8010a20:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8010a24:	e049      	b.n	8010aba <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 8010a26:	693b      	ldr	r3, [r7, #16]
 8010a28:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8010a2c:	2b00      	cmp	r3, #0
 8010a2e:	d002      	beq.n	8010a36 <SDMMC_GetCmdResp1+0x13e>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8010a30:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8010a34:	e041      	b.n	8010aba <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 8010a36:	693b      	ldr	r3, [r7, #16]
 8010a38:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8010a3c:	2b00      	cmp	r3, #0
 8010a3e:	d002      	beq.n	8010a46 <SDMMC_GetCmdResp1+0x14e>
  {
    return SDMMC_ERROR_CC_ERR;
 8010a40:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8010a44:	e039      	b.n	8010aba <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 8010a46:	693b      	ldr	r3, [r7, #16]
 8010a48:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8010a4c:	2b00      	cmp	r3, #0
 8010a4e:	d002      	beq.n	8010a56 <SDMMC_GetCmdResp1+0x15e>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8010a50:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8010a54:	e031      	b.n	8010aba <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 8010a56:	693b      	ldr	r3, [r7, #16]
 8010a58:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8010a5c:	2b00      	cmp	r3, #0
 8010a5e:	d002      	beq.n	8010a66 <SDMMC_GetCmdResp1+0x16e>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8010a60:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8010a64:	e029      	b.n	8010aba <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 8010a66:	693b      	ldr	r3, [r7, #16]
 8010a68:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8010a6c:	2b00      	cmp	r3, #0
 8010a6e:	d002      	beq.n	8010a76 <SDMMC_GetCmdResp1+0x17e>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8010a70:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8010a74:	e021      	b.n	8010aba <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 8010a76:	693b      	ldr	r3, [r7, #16]
 8010a78:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8010a7c:	2b00      	cmp	r3, #0
 8010a7e:	d002      	beq.n	8010a86 <SDMMC_GetCmdResp1+0x18e>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8010a80:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8010a84:	e019      	b.n	8010aba <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8010a86:	693b      	ldr	r3, [r7, #16]
 8010a88:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8010a8c:	2b00      	cmp	r3, #0
 8010a8e:	d002      	beq.n	8010a96 <SDMMC_GetCmdResp1+0x19e>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8010a90:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8010a94:	e011      	b.n	8010aba <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 8010a96:	693b      	ldr	r3, [r7, #16]
 8010a98:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8010a9c:	2b00      	cmp	r3, #0
 8010a9e:	d002      	beq.n	8010aa6 <SDMMC_GetCmdResp1+0x1ae>
  {
    return SDMMC_ERROR_ERASE_RESET;
 8010aa0:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8010aa4:	e009      	b.n	8010aba <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 8010aa6:	693b      	ldr	r3, [r7, #16]
 8010aa8:	f003 0308 	and.w	r3, r3, #8
 8010aac:	2b00      	cmp	r3, #0
 8010aae:	d002      	beq.n	8010ab6 <SDMMC_GetCmdResp1+0x1be>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8010ab0:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8010ab4:	e001      	b.n	8010aba <SDMMC_GetCmdResp1+0x1c2>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8010ab6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 8010aba:	4618      	mov	r0, r3
 8010abc:	371c      	adds	r7, #28
 8010abe:	46bd      	mov	sp, r7
 8010ac0:	bd90      	pop	{r4, r7, pc}
 8010ac2:	bf00      	nop
 8010ac4:	20000000 	.word	0x20000000
 8010ac8:	10624dd3 	.word	0x10624dd3
 8010acc:	fdffe008 	.word	0xfdffe008

08010ad0 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 8010ad0:	b490      	push	{r4, r7}
 8010ad2:	b084      	sub	sp, #16
 8010ad4:	af00      	add	r7, sp, #0
 8010ad6:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8010ad8:	4b1e      	ldr	r3, [pc, #120]	; (8010b54 <SDMMC_GetCmdResp2+0x84>)
 8010ada:	681b      	ldr	r3, [r3, #0]
 8010adc:	4a1e      	ldr	r2, [pc, #120]	; (8010b58 <SDMMC_GetCmdResp2+0x88>)
 8010ade:	fba2 2303 	umull	r2, r3, r2, r3
 8010ae2:	0a5b      	lsrs	r3, r3, #9
 8010ae4:	f241 3288 	movw	r2, #5000	; 0x1388
 8010ae8:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8010aec:	4623      	mov	r3, r4
 8010aee:	1e5c      	subs	r4, r3, #1
 8010af0:	2b00      	cmp	r3, #0
 8010af2:	d102      	bne.n	8010afa <SDMMC_GetCmdResp2+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8010af4:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8010af8:	e026      	b.n	8010b48 <SDMMC_GetCmdResp2+0x78>
    }
    sta_reg = SDIOx->STA;
 8010afa:	687b      	ldr	r3, [r7, #4]
 8010afc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010afe:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8010b00:	68fb      	ldr	r3, [r7, #12]
 8010b02:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8010b06:	2b00      	cmp	r3, #0
 8010b08:	d0f0      	beq.n	8010aec <SDMMC_GetCmdResp2+0x1c>
 8010b0a:	68fb      	ldr	r3, [r7, #12]
 8010b0c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8010b10:	2b00      	cmp	r3, #0
 8010b12:	d1eb      	bne.n	8010aec <SDMMC_GetCmdResp2+0x1c>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8010b14:	687b      	ldr	r3, [r7, #4]
 8010b16:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010b18:	f003 0304 	and.w	r3, r3, #4
 8010b1c:	2b00      	cmp	r3, #0
 8010b1e:	d004      	beq.n	8010b2a <SDMMC_GetCmdResp2+0x5a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8010b20:	687b      	ldr	r3, [r7, #4]
 8010b22:	2204      	movs	r2, #4
 8010b24:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8010b26:	2304      	movs	r3, #4
 8010b28:	e00e      	b.n	8010b48 <SDMMC_GetCmdResp2+0x78>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8010b2a:	687b      	ldr	r3, [r7, #4]
 8010b2c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010b2e:	f003 0301 	and.w	r3, r3, #1
 8010b32:	2b00      	cmp	r3, #0
 8010b34:	d004      	beq.n	8010b40 <SDMMC_GetCmdResp2+0x70>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8010b36:	687b      	ldr	r3, [r7, #4]
 8010b38:	2201      	movs	r2, #1
 8010b3a:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8010b3c:	2301      	movs	r3, #1
 8010b3e:	e003      	b.n	8010b48 <SDMMC_GetCmdResp2+0x78>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8010b40:	687b      	ldr	r3, [r7, #4]
 8010b42:	22c5      	movs	r2, #197	; 0xc5
 8010b44:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 8010b46:	2300      	movs	r3, #0
}
 8010b48:	4618      	mov	r0, r3
 8010b4a:	3710      	adds	r7, #16
 8010b4c:	46bd      	mov	sp, r7
 8010b4e:	bc90      	pop	{r4, r7}
 8010b50:	4770      	bx	lr
 8010b52:	bf00      	nop
 8010b54:	20000000 	.word	0x20000000
 8010b58:	10624dd3 	.word	0x10624dd3

08010b5c <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 8010b5c:	b490      	push	{r4, r7}
 8010b5e:	b084      	sub	sp, #16
 8010b60:	af00      	add	r7, sp, #0
 8010b62:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8010b64:	4b18      	ldr	r3, [pc, #96]	; (8010bc8 <SDMMC_GetCmdResp3+0x6c>)
 8010b66:	681b      	ldr	r3, [r3, #0]
 8010b68:	4a18      	ldr	r2, [pc, #96]	; (8010bcc <SDMMC_GetCmdResp3+0x70>)
 8010b6a:	fba2 2303 	umull	r2, r3, r2, r3
 8010b6e:	0a5b      	lsrs	r3, r3, #9
 8010b70:	f241 3288 	movw	r2, #5000	; 0x1388
 8010b74:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8010b78:	4623      	mov	r3, r4
 8010b7a:	1e5c      	subs	r4, r3, #1
 8010b7c:	2b00      	cmp	r3, #0
 8010b7e:	d102      	bne.n	8010b86 <SDMMC_GetCmdResp3+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8010b80:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8010b84:	e01b      	b.n	8010bbe <SDMMC_GetCmdResp3+0x62>
    }
    sta_reg = SDIOx->STA;
 8010b86:	687b      	ldr	r3, [r7, #4]
 8010b88:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010b8a:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8010b8c:	68fb      	ldr	r3, [r7, #12]
 8010b8e:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8010b92:	2b00      	cmp	r3, #0
 8010b94:	d0f0      	beq.n	8010b78 <SDMMC_GetCmdResp3+0x1c>
 8010b96:	68fb      	ldr	r3, [r7, #12]
 8010b98:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8010b9c:	2b00      	cmp	r3, #0
 8010b9e:	d1eb      	bne.n	8010b78 <SDMMC_GetCmdResp3+0x1c>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8010ba0:	687b      	ldr	r3, [r7, #4]
 8010ba2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010ba4:	f003 0304 	and.w	r3, r3, #4
 8010ba8:	2b00      	cmp	r3, #0
 8010baa:	d004      	beq.n	8010bb6 <SDMMC_GetCmdResp3+0x5a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8010bac:	687b      	ldr	r3, [r7, #4]
 8010bae:	2204      	movs	r2, #4
 8010bb0:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8010bb2:	2304      	movs	r3, #4
 8010bb4:	e003      	b.n	8010bbe <SDMMC_GetCmdResp3+0x62>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8010bb6:	687b      	ldr	r3, [r7, #4]
 8010bb8:	22c5      	movs	r2, #197	; 0xc5
 8010bba:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8010bbc:	2300      	movs	r3, #0
}
 8010bbe:	4618      	mov	r0, r3
 8010bc0:	3710      	adds	r7, #16
 8010bc2:	46bd      	mov	sp, r7
 8010bc4:	bc90      	pop	{r4, r7}
 8010bc6:	4770      	bx	lr
 8010bc8:	20000000 	.word	0x20000000
 8010bcc:	10624dd3 	.word	0x10624dd3

08010bd0 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 8010bd0:	b590      	push	{r4, r7, lr}
 8010bd2:	b087      	sub	sp, #28
 8010bd4:	af00      	add	r7, sp, #0
 8010bd6:	60f8      	str	r0, [r7, #12]
 8010bd8:	460b      	mov	r3, r1
 8010bda:	607a      	str	r2, [r7, #4]
 8010bdc:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8010bde:	4b34      	ldr	r3, [pc, #208]	; (8010cb0 <SDMMC_GetCmdResp6+0xe0>)
 8010be0:	681b      	ldr	r3, [r3, #0]
 8010be2:	4a34      	ldr	r2, [pc, #208]	; (8010cb4 <SDMMC_GetCmdResp6+0xe4>)
 8010be4:	fba2 2303 	umull	r2, r3, r2, r3
 8010be8:	0a5b      	lsrs	r3, r3, #9
 8010bea:	f241 3288 	movw	r2, #5000	; 0x1388
 8010bee:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8010bf2:	4623      	mov	r3, r4
 8010bf4:	1e5c      	subs	r4, r3, #1
 8010bf6:	2b00      	cmp	r3, #0
 8010bf8:	d102      	bne.n	8010c00 <SDMMC_GetCmdResp6+0x30>
    {
      return SDMMC_ERROR_TIMEOUT;
 8010bfa:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8010bfe:	e052      	b.n	8010ca6 <SDMMC_GetCmdResp6+0xd6>
    }
    sta_reg = SDIOx->STA;
 8010c00:	68fb      	ldr	r3, [r7, #12]
 8010c02:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010c04:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8010c06:	697b      	ldr	r3, [r7, #20]
 8010c08:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8010c0c:	2b00      	cmp	r3, #0
 8010c0e:	d0f0      	beq.n	8010bf2 <SDMMC_GetCmdResp6+0x22>
 8010c10:	697b      	ldr	r3, [r7, #20]
 8010c12:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8010c16:	2b00      	cmp	r3, #0
 8010c18:	d1eb      	bne.n	8010bf2 <SDMMC_GetCmdResp6+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8010c1a:	68fb      	ldr	r3, [r7, #12]
 8010c1c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010c1e:	f003 0304 	and.w	r3, r3, #4
 8010c22:	2b00      	cmp	r3, #0
 8010c24:	d004      	beq.n	8010c30 <SDMMC_GetCmdResp6+0x60>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8010c26:	68fb      	ldr	r3, [r7, #12]
 8010c28:	2204      	movs	r2, #4
 8010c2a:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8010c2c:	2304      	movs	r3, #4
 8010c2e:	e03a      	b.n	8010ca6 <SDMMC_GetCmdResp6+0xd6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8010c30:	68fb      	ldr	r3, [r7, #12]
 8010c32:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010c34:	f003 0301 	and.w	r3, r3, #1
 8010c38:	2b00      	cmp	r3, #0
 8010c3a:	d004      	beq.n	8010c46 <SDMMC_GetCmdResp6+0x76>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8010c3c:	68fb      	ldr	r3, [r7, #12]
 8010c3e:	2201      	movs	r2, #1
 8010c40:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8010c42:	2301      	movs	r3, #1
 8010c44:	e02f      	b.n	8010ca6 <SDMMC_GetCmdResp6+0xd6>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8010c46:	68f8      	ldr	r0, [r7, #12]
 8010c48:	f7ff fbae 	bl	80103a8 <SDIO_GetCommandResponse>
 8010c4c:	4603      	mov	r3, r0
 8010c4e:	461a      	mov	r2, r3
 8010c50:	7afb      	ldrb	r3, [r7, #11]
 8010c52:	4293      	cmp	r3, r2
 8010c54:	d001      	beq.n	8010c5a <SDMMC_GetCmdResp6+0x8a>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8010c56:	2301      	movs	r3, #1
 8010c58:	e025      	b.n	8010ca6 <SDMMC_GetCmdResp6+0xd6>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8010c5a:	68fb      	ldr	r3, [r7, #12]
 8010c5c:	22c5      	movs	r2, #197	; 0xc5
 8010c5e:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8010c60:	2100      	movs	r1, #0
 8010c62:	68f8      	ldr	r0, [r7, #12]
 8010c64:	f7ff fbad 	bl	80103c2 <SDIO_GetResponse>
 8010c68:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 8010c6a:	693b      	ldr	r3, [r7, #16]
 8010c6c:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8010c70:	2b00      	cmp	r3, #0
 8010c72:	d106      	bne.n	8010c82 <SDMMC_GetCmdResp6+0xb2>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 8010c74:	693b      	ldr	r3, [r7, #16]
 8010c76:	0c1b      	lsrs	r3, r3, #16
 8010c78:	b29a      	uxth	r2, r3
 8010c7a:	687b      	ldr	r3, [r7, #4]
 8010c7c:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 8010c7e:	2300      	movs	r3, #0
 8010c80:	e011      	b.n	8010ca6 <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 8010c82:	693b      	ldr	r3, [r7, #16]
 8010c84:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8010c88:	2b00      	cmp	r3, #0
 8010c8a:	d002      	beq.n	8010c92 <SDMMC_GetCmdResp6+0xc2>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8010c8c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8010c90:	e009      	b.n	8010ca6 <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 8010c92:	693b      	ldr	r3, [r7, #16]
 8010c94:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8010c98:	2b00      	cmp	r3, #0
 8010c9a:	d002      	beq.n	8010ca2 <SDMMC_GetCmdResp6+0xd2>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8010c9c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8010ca0:	e001      	b.n	8010ca6 <SDMMC_GetCmdResp6+0xd6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8010ca2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 8010ca6:	4618      	mov	r0, r3
 8010ca8:	371c      	adds	r7, #28
 8010caa:	46bd      	mov	sp, r7
 8010cac:	bd90      	pop	{r4, r7, pc}
 8010cae:	bf00      	nop
 8010cb0:	20000000 	.word	0x20000000
 8010cb4:	10624dd3 	.word	0x10624dd3

08010cb8 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 8010cb8:	b490      	push	{r4, r7}
 8010cba:	b084      	sub	sp, #16
 8010cbc:	af00      	add	r7, sp, #0
 8010cbe:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8010cc0:	4b21      	ldr	r3, [pc, #132]	; (8010d48 <SDMMC_GetCmdResp7+0x90>)
 8010cc2:	681b      	ldr	r3, [r3, #0]
 8010cc4:	4a21      	ldr	r2, [pc, #132]	; (8010d4c <SDMMC_GetCmdResp7+0x94>)
 8010cc6:	fba2 2303 	umull	r2, r3, r2, r3
 8010cca:	0a5b      	lsrs	r3, r3, #9
 8010ccc:	f241 3288 	movw	r2, #5000	; 0x1388
 8010cd0:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8010cd4:	4623      	mov	r3, r4
 8010cd6:	1e5c      	subs	r4, r3, #1
 8010cd8:	2b00      	cmp	r3, #0
 8010cda:	d102      	bne.n	8010ce2 <SDMMC_GetCmdResp7+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8010cdc:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8010ce0:	e02c      	b.n	8010d3c <SDMMC_GetCmdResp7+0x84>
    }
    sta_reg = SDIOx->STA;
 8010ce2:	687b      	ldr	r3, [r7, #4]
 8010ce4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010ce6:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8010ce8:	68fb      	ldr	r3, [r7, #12]
 8010cea:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8010cee:	2b00      	cmp	r3, #0
 8010cf0:	d0f0      	beq.n	8010cd4 <SDMMC_GetCmdResp7+0x1c>
 8010cf2:	68fb      	ldr	r3, [r7, #12]
 8010cf4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8010cf8:	2b00      	cmp	r3, #0
 8010cfa:	d1eb      	bne.n	8010cd4 <SDMMC_GetCmdResp7+0x1c>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8010cfc:	687b      	ldr	r3, [r7, #4]
 8010cfe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010d00:	f003 0304 	and.w	r3, r3, #4
 8010d04:	2b00      	cmp	r3, #0
 8010d06:	d004      	beq.n	8010d12 <SDMMC_GetCmdResp7+0x5a>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8010d08:	687b      	ldr	r3, [r7, #4]
 8010d0a:	2204      	movs	r2, #4
 8010d0c:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8010d0e:	2304      	movs	r3, #4
 8010d10:	e014      	b.n	8010d3c <SDMMC_GetCmdResp7+0x84>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8010d12:	687b      	ldr	r3, [r7, #4]
 8010d14:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010d16:	f003 0301 	and.w	r3, r3, #1
 8010d1a:	2b00      	cmp	r3, #0
 8010d1c:	d004      	beq.n	8010d28 <SDMMC_GetCmdResp7+0x70>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8010d1e:	687b      	ldr	r3, [r7, #4]
 8010d20:	2201      	movs	r2, #1
 8010d22:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8010d24:	2301      	movs	r3, #1
 8010d26:	e009      	b.n	8010d3c <SDMMC_GetCmdResp7+0x84>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 8010d28:	687b      	ldr	r3, [r7, #4]
 8010d2a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010d2c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010d30:	2b00      	cmp	r3, #0
 8010d32:	d002      	beq.n	8010d3a <SDMMC_GetCmdResp7+0x82>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 8010d34:	687b      	ldr	r3, [r7, #4]
 8010d36:	2240      	movs	r2, #64	; 0x40
 8010d38:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8010d3a:	2300      	movs	r3, #0
  
}
 8010d3c:	4618      	mov	r0, r3
 8010d3e:	3710      	adds	r7, #16
 8010d40:	46bd      	mov	sp, r7
 8010d42:	bc90      	pop	{r4, r7}
 8010d44:	4770      	bx	lr
 8010d46:	bf00      	nop
 8010d48:	20000000 	.word	0x20000000
 8010d4c:	10624dd3 	.word	0x10624dd3

08010d50 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8010d50:	b580      	push	{r7, lr}
 8010d52:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 8010d54:	4904      	ldr	r1, [pc, #16]	; (8010d68 <MX_FATFS_Init+0x18>)
 8010d56:	4805      	ldr	r0, [pc, #20]	; (8010d6c <MX_FATFS_Init+0x1c>)
 8010d58:	f003 fb9c 	bl	8014494 <FATFS_LinkDriver>
 8010d5c:	4603      	mov	r3, r0
 8010d5e:	461a      	mov	r2, r3
 8010d60:	4b03      	ldr	r3, [pc, #12]	; (8010d70 <MX_FATFS_Init+0x20>)
 8010d62:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8010d64:	bf00      	nop
 8010d66:	bd80      	pop	{r7, pc}
 8010d68:	2004ab00 	.word	0x2004ab00
 8010d6c:	08018d50 	.word	0x08018d50
 8010d70:	2004aafc 	.word	0x2004aafc

08010d74 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 8010d74:	b580      	push	{r7, lr}
 8010d76:	b082      	sub	sp, #8
 8010d78:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 8010d7a:	2300      	movs	r3, #0
 8010d7c:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 8010d7e:	f000 f896 	bl	8010eae <BSP_SD_IsDetected>
 8010d82:	4603      	mov	r3, r0
 8010d84:	2b01      	cmp	r3, #1
 8010d86:	d001      	beq.n	8010d8c <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 8010d88:	2301      	movs	r3, #1
 8010d8a:	e012      	b.n	8010db2 <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 8010d8c:	480b      	ldr	r0, [pc, #44]	; (8010dbc <BSP_SD_Init+0x48>)
 8010d8e:	f7fb ffa5 	bl	800ccdc <HAL_SD_Init>
 8010d92:	4603      	mov	r3, r0
 8010d94:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 8010d96:	79fb      	ldrb	r3, [r7, #7]
 8010d98:	2b00      	cmp	r3, #0
 8010d9a:	d109      	bne.n	8010db0 <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 8010d9c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8010da0:	4806      	ldr	r0, [pc, #24]	; (8010dbc <BSP_SD_Init+0x48>)
 8010da2:	f7fc fd4f 	bl	800d844 <HAL_SD_ConfigWideBusOperation>
 8010da6:	4603      	mov	r3, r0
 8010da8:	2b00      	cmp	r3, #0
 8010daa:	d001      	beq.n	8010db0 <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 8010dac:	2301      	movs	r3, #1
 8010dae:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 8010db0:	79fb      	ldrb	r3, [r7, #7]
}
 8010db2:	4618      	mov	r0, r3
 8010db4:	3708      	adds	r7, #8
 8010db6:	46bd      	mov	sp, r7
 8010db8:	bd80      	pop	{r7, pc}
 8010dba:	bf00      	nop
 8010dbc:	2004a8fc 	.word	0x2004a8fc

08010dc0 <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 8010dc0:	b580      	push	{r7, lr}
 8010dc2:	b086      	sub	sp, #24
 8010dc4:	af00      	add	r7, sp, #0
 8010dc6:	60f8      	str	r0, [r7, #12]
 8010dc8:	60b9      	str	r1, [r7, #8]
 8010dca:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 8010dcc:	2300      	movs	r3, #0
 8010dce:	75fb      	strb	r3, [r7, #23]

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 8010dd0:	687b      	ldr	r3, [r7, #4]
 8010dd2:	68ba      	ldr	r2, [r7, #8]
 8010dd4:	68f9      	ldr	r1, [r7, #12]
 8010dd6:	4806      	ldr	r0, [pc, #24]	; (8010df0 <BSP_SD_ReadBlocks_DMA+0x30>)
 8010dd8:	f7fc f810 	bl	800cdfc <HAL_SD_ReadBlocks_DMA>
 8010ddc:	4603      	mov	r3, r0
 8010dde:	2b00      	cmp	r3, #0
 8010de0:	d001      	beq.n	8010de6 <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 8010de2:	2301      	movs	r3, #1
 8010de4:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 8010de6:	7dfb      	ldrb	r3, [r7, #23]
}
 8010de8:	4618      	mov	r0, r3
 8010dea:	3718      	adds	r7, #24
 8010dec:	46bd      	mov	sp, r7
 8010dee:	bd80      	pop	{r7, pc}
 8010df0:	2004a8fc 	.word	0x2004a8fc

08010df4 <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 8010df4:	b580      	push	{r7, lr}
 8010df6:	b086      	sub	sp, #24
 8010df8:	af00      	add	r7, sp, #0
 8010dfa:	60f8      	str	r0, [r7, #12]
 8010dfc:	60b9      	str	r1, [r7, #8]
 8010dfe:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 8010e00:	2300      	movs	r3, #0
 8010e02:	75fb      	strb	r3, [r7, #23]

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 8010e04:	687b      	ldr	r3, [r7, #4]
 8010e06:	68ba      	ldr	r2, [r7, #8]
 8010e08:	68f9      	ldr	r1, [r7, #12]
 8010e0a:	4806      	ldr	r0, [pc, #24]	; (8010e24 <BSP_SD_WriteBlocks_DMA+0x30>)
 8010e0c:	f7fc f8de 	bl	800cfcc <HAL_SD_WriteBlocks_DMA>
 8010e10:	4603      	mov	r3, r0
 8010e12:	2b00      	cmp	r3, #0
 8010e14:	d001      	beq.n	8010e1a <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 8010e16:	2301      	movs	r3, #1
 8010e18:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 8010e1a:	7dfb      	ldrb	r3, [r7, #23]
}
 8010e1c:	4618      	mov	r0, r3
 8010e1e:	3718      	adds	r7, #24
 8010e20:	46bd      	mov	sp, r7
 8010e22:	bd80      	pop	{r7, pc}
 8010e24:	2004a8fc 	.word	0x2004a8fc

08010e28 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 8010e28:	b580      	push	{r7, lr}
 8010e2a:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 8010e2c:	4805      	ldr	r0, [pc, #20]	; (8010e44 <BSP_SD_GetCardState+0x1c>)
 8010e2e:	f7fc fd85 	bl	800d93c <HAL_SD_GetCardState>
 8010e32:	4603      	mov	r3, r0
 8010e34:	2b04      	cmp	r3, #4
 8010e36:	bf14      	ite	ne
 8010e38:	2301      	movne	r3, #1
 8010e3a:	2300      	moveq	r3, #0
 8010e3c:	b2db      	uxtb	r3, r3
}
 8010e3e:	4618      	mov	r0, r3
 8010e40:	bd80      	pop	{r7, pc}
 8010e42:	bf00      	nop
 8010e44:	2004a8fc 	.word	0x2004a8fc

08010e48 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 8010e48:	b580      	push	{r7, lr}
 8010e4a:	b082      	sub	sp, #8
 8010e4c:	af00      	add	r7, sp, #0
 8010e4e:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 8010e50:	6879      	ldr	r1, [r7, #4]
 8010e52:	4803      	ldr	r0, [pc, #12]	; (8010e60 <BSP_SD_GetCardInfo+0x18>)
 8010e54:	f7fc fcca 	bl	800d7ec <HAL_SD_GetCardInfo>
}
 8010e58:	bf00      	nop
 8010e5a:	3708      	adds	r7, #8
 8010e5c:	46bd      	mov	sp, r7
 8010e5e:	bd80      	pop	{r7, pc}
 8010e60:	2004a8fc 	.word	0x2004a8fc

08010e64 <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 8010e64:	b580      	push	{r7, lr}
 8010e66:	b082      	sub	sp, #8
 8010e68:	af00      	add	r7, sp, #0
 8010e6a:	6078      	str	r0, [r7, #4]
  BSP_SD_AbortCallback();
 8010e6c:	f000 f818 	bl	8010ea0 <BSP_SD_AbortCallback>
}
 8010e70:	bf00      	nop
 8010e72:	3708      	adds	r7, #8
 8010e74:	46bd      	mov	sp, r7
 8010e76:	bd80      	pop	{r7, pc}

08010e78 <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 8010e78:	b580      	push	{r7, lr}
 8010e7a:	b082      	sub	sp, #8
 8010e7c:	af00      	add	r7, sp, #0
 8010e7e:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 8010e80:	f000 f9a8 	bl	80111d4 <BSP_SD_WriteCpltCallback>
}
 8010e84:	bf00      	nop
 8010e86:	3708      	adds	r7, #8
 8010e88:	46bd      	mov	sp, r7
 8010e8a:	bd80      	pop	{r7, pc}

08010e8c <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 8010e8c:	b580      	push	{r7, lr}
 8010e8e:	b082      	sub	sp, #8
 8010e90:	af00      	add	r7, sp, #0
 8010e92:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 8010e94:	f000 f9aa 	bl	80111ec <BSP_SD_ReadCpltCallback>
}
 8010e98:	bf00      	nop
 8010e9a:	3708      	adds	r7, #8
 8010e9c:	46bd      	mov	sp, r7
 8010e9e:	bd80      	pop	{r7, pc}

08010ea0 <BSP_SD_AbortCallback>:
  * @brief BSP SD Abort callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_AbortCallback(void)
{
 8010ea0:	b480      	push	{r7}
 8010ea2:	af00      	add	r7, sp, #0

}
 8010ea4:	bf00      	nop
 8010ea6:	46bd      	mov	sp, r7
 8010ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010eac:	4770      	bx	lr

08010eae <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 8010eae:	b580      	push	{r7, lr}
 8010eb0:	b082      	sub	sp, #8
 8010eb2:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 8010eb4:	2301      	movs	r3, #1
 8010eb6:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 8010eb8:	f000 f80c 	bl	8010ed4 <BSP_PlatformIsDetected>
 8010ebc:	4603      	mov	r3, r0
 8010ebe:	2b00      	cmp	r3, #0
 8010ec0:	d101      	bne.n	8010ec6 <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 8010ec2:	2300      	movs	r3, #0
 8010ec4:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 8010ec6:	79fb      	ldrb	r3, [r7, #7]
 8010ec8:	b2db      	uxtb	r3, r3
}
 8010eca:	4618      	mov	r0, r3
 8010ecc:	3708      	adds	r7, #8
 8010ece:	46bd      	mov	sp, r7
 8010ed0:	bd80      	pop	{r7, pc}
	...

08010ed4 <BSP_PlatformIsDetected>:
  *
  ******************************************************************************
*/
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 8010ed4:	b580      	push	{r7, lr}
 8010ed6:	b082      	sub	sp, #8
 8010ed8:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 8010eda:	2301      	movs	r3, #1
 8010edc:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 8010ede:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8010ee2:	4806      	ldr	r0, [pc, #24]	; (8010efc <BSP_PlatformIsDetected+0x28>)
 8010ee4:	f7fa f87e 	bl	800afe4 <HAL_GPIO_ReadPin>
 8010ee8:	4603      	mov	r3, r0
 8010eea:	2b00      	cmp	r3, #0
 8010eec:	d001      	beq.n	8010ef2 <BSP_PlatformIsDetected+0x1e>
    {
        status = SD_NOT_PRESENT;
 8010eee:	2300      	movs	r3, #0
 8010ef0:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
 8010ef2:	79fb      	ldrb	r3, [r7, #7]
}
 8010ef4:	4618      	mov	r0, r3
 8010ef6:	3708      	adds	r7, #8
 8010ef8:	46bd      	mov	sp, r7
 8010efa:	bd80      	pop	{r7, pc}
 8010efc:	40020000 	.word	0x40020000

08010f00 <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 8010f00:	b580      	push	{r7, lr}
 8010f02:	b084      	sub	sp, #16
 8010f04:	af00      	add	r7, sp, #0
 8010f06:	6078      	str	r0, [r7, #4]
  uint32_t timer = HAL_GetTick();
 8010f08:	f7f8 fde2 	bl	8009ad0 <HAL_GetTick>
 8010f0c:	60f8      	str	r0, [r7, #12]
  /* block until SDIO IP is ready again or a timeout occur */
  while(HAL_GetTick() - timer < timeout)
 8010f0e:	e006      	b.n	8010f1e <SD_CheckStatusWithTimeout+0x1e>
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8010f10:	f7ff ff8a 	bl	8010e28 <BSP_SD_GetCardState>
 8010f14:	4603      	mov	r3, r0
 8010f16:	2b00      	cmp	r3, #0
 8010f18:	d101      	bne.n	8010f1e <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 8010f1a:	2300      	movs	r3, #0
 8010f1c:	e009      	b.n	8010f32 <SD_CheckStatusWithTimeout+0x32>
  while(HAL_GetTick() - timer < timeout)
 8010f1e:	f7f8 fdd7 	bl	8009ad0 <HAL_GetTick>
 8010f22:	4602      	mov	r2, r0
 8010f24:	68fb      	ldr	r3, [r7, #12]
 8010f26:	1ad3      	subs	r3, r2, r3
 8010f28:	687a      	ldr	r2, [r7, #4]
 8010f2a:	429a      	cmp	r2, r3
 8010f2c:	d8f0      	bhi.n	8010f10 <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 8010f2e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8010f32:	4618      	mov	r0, r3
 8010f34:	3710      	adds	r7, #16
 8010f36:	46bd      	mov	sp, r7
 8010f38:	bd80      	pop	{r7, pc}
	...

08010f3c <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 8010f3c:	b580      	push	{r7, lr}
 8010f3e:	b082      	sub	sp, #8
 8010f40:	af00      	add	r7, sp, #0
 8010f42:	4603      	mov	r3, r0
 8010f44:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 8010f46:	4b0b      	ldr	r3, [pc, #44]	; (8010f74 <SD_CheckStatus+0x38>)
 8010f48:	2201      	movs	r2, #1
 8010f4a:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 8010f4c:	f7ff ff6c 	bl	8010e28 <BSP_SD_GetCardState>
 8010f50:	4603      	mov	r3, r0
 8010f52:	2b00      	cmp	r3, #0
 8010f54:	d107      	bne.n	8010f66 <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 8010f56:	4b07      	ldr	r3, [pc, #28]	; (8010f74 <SD_CheckStatus+0x38>)
 8010f58:	781b      	ldrb	r3, [r3, #0]
 8010f5a:	b2db      	uxtb	r3, r3
 8010f5c:	f023 0301 	bic.w	r3, r3, #1
 8010f60:	b2da      	uxtb	r2, r3
 8010f62:	4b04      	ldr	r3, [pc, #16]	; (8010f74 <SD_CheckStatus+0x38>)
 8010f64:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 8010f66:	4b03      	ldr	r3, [pc, #12]	; (8010f74 <SD_CheckStatus+0x38>)
 8010f68:	781b      	ldrb	r3, [r3, #0]
 8010f6a:	b2db      	uxtb	r3, r3
}
 8010f6c:	4618      	mov	r0, r3
 8010f6e:	3708      	adds	r7, #8
 8010f70:	46bd      	mov	sp, r7
 8010f72:	bd80      	pop	{r7, pc}
 8010f74:	20000009 	.word	0x20000009

08010f78 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 8010f78:	b580      	push	{r7, lr}
 8010f7a:	b082      	sub	sp, #8
 8010f7c:	af00      	add	r7, sp, #0
 8010f7e:	4603      	mov	r3, r0
 8010f80:	71fb      	strb	r3, [r7, #7]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 8010f82:	f7ff fef7 	bl	8010d74 <BSP_SD_Init>
 8010f86:	4603      	mov	r3, r0
 8010f88:	2b00      	cmp	r3, #0
 8010f8a:	d107      	bne.n	8010f9c <SD_initialize+0x24>
  {
    Stat = SD_CheckStatus(lun);
 8010f8c:	79fb      	ldrb	r3, [r7, #7]
 8010f8e:	4618      	mov	r0, r3
 8010f90:	f7ff ffd4 	bl	8010f3c <SD_CheckStatus>
 8010f94:	4603      	mov	r3, r0
 8010f96:	461a      	mov	r2, r3
 8010f98:	4b04      	ldr	r3, [pc, #16]	; (8010fac <SD_initialize+0x34>)
 8010f9a:	701a      	strb	r2, [r3, #0]

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 8010f9c:	4b03      	ldr	r3, [pc, #12]	; (8010fac <SD_initialize+0x34>)
 8010f9e:	781b      	ldrb	r3, [r3, #0]
 8010fa0:	b2db      	uxtb	r3, r3
}
 8010fa2:	4618      	mov	r0, r3
 8010fa4:	3708      	adds	r7, #8
 8010fa6:	46bd      	mov	sp, r7
 8010fa8:	bd80      	pop	{r7, pc}
 8010faa:	bf00      	nop
 8010fac:	20000009 	.word	0x20000009

08010fb0 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 8010fb0:	b580      	push	{r7, lr}
 8010fb2:	b082      	sub	sp, #8
 8010fb4:	af00      	add	r7, sp, #0
 8010fb6:	4603      	mov	r3, r0
 8010fb8:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 8010fba:	79fb      	ldrb	r3, [r7, #7]
 8010fbc:	4618      	mov	r0, r3
 8010fbe:	f7ff ffbd 	bl	8010f3c <SD_CheckStatus>
 8010fc2:	4603      	mov	r3, r0
}
 8010fc4:	4618      	mov	r0, r3
 8010fc6:	3708      	adds	r7, #8
 8010fc8:	46bd      	mov	sp, r7
 8010fca:	bd80      	pop	{r7, pc}

08010fcc <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 8010fcc:	b580      	push	{r7, lr}
 8010fce:	b086      	sub	sp, #24
 8010fd0:	af00      	add	r7, sp, #0
 8010fd2:	60b9      	str	r1, [r7, #8]
 8010fd4:	607a      	str	r2, [r7, #4]
 8010fd6:	603b      	str	r3, [r7, #0]
 8010fd8:	4603      	mov	r3, r0
 8010fda:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8010fdc:	2301      	movs	r3, #1
 8010fde:	75fb      	strb	r3, [r7, #23]

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 8010fe0:	f247 5030 	movw	r0, #30000	; 0x7530
 8010fe4:	f7ff ff8c 	bl	8010f00 <SD_CheckStatusWithTimeout>
 8010fe8:	4603      	mov	r3, r0
 8010fea:	2b00      	cmp	r3, #0
 8010fec:	da01      	bge.n	8010ff2 <SD_read+0x26>
  {
    return res;
 8010fee:	7dfb      	ldrb	r3, [r7, #23]
 8010ff0:	e03b      	b.n	801106a <SD_read+0x9e>

#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    if(BSP_SD_ReadBlocks_DMA((uint32_t*)buff,
 8010ff2:	683a      	ldr	r2, [r7, #0]
 8010ff4:	6879      	ldr	r1, [r7, #4]
 8010ff6:	68b8      	ldr	r0, [r7, #8]
 8010ff8:	f7ff fee2 	bl	8010dc0 <BSP_SD_ReadBlocks_DMA>
 8010ffc:	4603      	mov	r3, r0
 8010ffe:	2b00      	cmp	r3, #0
 8011000:	d132      	bne.n	8011068 <SD_read+0x9c>
                             (uint32_t) (sector),
                             count) == MSD_OK)
    {
      ReadStatus = 0;
 8011002:	4b1c      	ldr	r3, [pc, #112]	; (8011074 <SD_read+0xa8>)
 8011004:	2200      	movs	r2, #0
 8011006:	601a      	str	r2, [r3, #0]
      /* Wait that the reading process is completed or a timeout occurs */
      timeout = HAL_GetTick();
 8011008:	f7f8 fd62 	bl	8009ad0 <HAL_GetTick>
 801100c:	6138      	str	r0, [r7, #16]
      while((ReadStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 801100e:	bf00      	nop
 8011010:	4b18      	ldr	r3, [pc, #96]	; (8011074 <SD_read+0xa8>)
 8011012:	681b      	ldr	r3, [r3, #0]
 8011014:	2b00      	cmp	r3, #0
 8011016:	d108      	bne.n	801102a <SD_read+0x5e>
 8011018:	f7f8 fd5a 	bl	8009ad0 <HAL_GetTick>
 801101c:	4602      	mov	r2, r0
 801101e:	693b      	ldr	r3, [r7, #16]
 8011020:	1ad3      	subs	r3, r2, r3
 8011022:	f247 522f 	movw	r2, #29999	; 0x752f
 8011026:	4293      	cmp	r3, r2
 8011028:	d9f2      	bls.n	8011010 <SD_read+0x44>
      {
      }
      /* incase of a timeout return error */
      if (ReadStatus == 0)
 801102a:	4b12      	ldr	r3, [pc, #72]	; (8011074 <SD_read+0xa8>)
 801102c:	681b      	ldr	r3, [r3, #0]
 801102e:	2b00      	cmp	r3, #0
 8011030:	d102      	bne.n	8011038 <SD_read+0x6c>
      {
        res = RES_ERROR;
 8011032:	2301      	movs	r3, #1
 8011034:	75fb      	strb	r3, [r7, #23]
 8011036:	e017      	b.n	8011068 <SD_read+0x9c>
      }
      else
      {
        ReadStatus = 0;
 8011038:	4b0e      	ldr	r3, [pc, #56]	; (8011074 <SD_read+0xa8>)
 801103a:	2200      	movs	r2, #0
 801103c:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 801103e:	f7f8 fd47 	bl	8009ad0 <HAL_GetTick>
 8011042:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 8011044:	e007      	b.n	8011056 <SD_read+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8011046:	f7ff feef 	bl	8010e28 <BSP_SD_GetCardState>
 801104a:	4603      	mov	r3, r0
 801104c:	2b00      	cmp	r3, #0
 801104e:	d102      	bne.n	8011056 <SD_read+0x8a>
          {
            res = RES_OK;
 8011050:	2300      	movs	r3, #0
 8011052:	75fb      	strb	r3, [r7, #23]
            adjust the address and the D-Cache size to invalidate accordingly.
            */
            alignedAddr = (uint32_t)buff & ~0x1F;
            SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
            break;
 8011054:	e008      	b.n	8011068 <SD_read+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 8011056:	f7f8 fd3b 	bl	8009ad0 <HAL_GetTick>
 801105a:	4602      	mov	r2, r0
 801105c:	693b      	ldr	r3, [r7, #16]
 801105e:	1ad3      	subs	r3, r2, r3
 8011060:	f247 522f 	movw	r2, #29999	; 0x752f
 8011064:	4293      	cmp	r3, r2
 8011066:	d9ee      	bls.n	8011046 <SD_read+0x7a>
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif

  return res;
 8011068:	7dfb      	ldrb	r3, [r7, #23]
}
 801106a:	4618      	mov	r0, r3
 801106c:	3718      	adds	r7, #24
 801106e:	46bd      	mov	sp, r7
 8011070:	bd80      	pop	{r7, pc}
 8011072:	bf00      	nop
 8011074:	20048198 	.word	0x20048198

08011078 <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 8011078:	b580      	push	{r7, lr}
 801107a:	b086      	sub	sp, #24
 801107c:	af00      	add	r7, sp, #0
 801107e:	60b9      	str	r1, [r7, #8]
 8011080:	607a      	str	r2, [r7, #4]
 8011082:	603b      	str	r3, [r7, #0]
 8011084:	4603      	mov	r3, r0
 8011086:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8011088:	2301      	movs	r3, #1
 801108a:	75fb      	strb	r3, [r7, #23]
#if defined(ENABLE_SCRATCH_BUFFER)
  uint8_t ret;
  int i;
#endif

   WriteStatus = 0;
 801108c:	4b24      	ldr	r3, [pc, #144]	; (8011120 <SD_write+0xa8>)
 801108e:	2200      	movs	r2, #0
 8011090:	601a      	str	r2, [r3, #0]
#if (ENABLE_SD_DMA_CACHE_MAINTENANCE == 1)
  uint32_t alignedAddr;
#endif

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 8011092:	f247 5030 	movw	r0, #30000	; 0x7530
 8011096:	f7ff ff33 	bl	8010f00 <SD_CheckStatusWithTimeout>
 801109a:	4603      	mov	r3, r0
 801109c:	2b00      	cmp	r3, #0
 801109e:	da01      	bge.n	80110a4 <SD_write+0x2c>
  {
    return res;
 80110a0:	7dfb      	ldrb	r3, [r7, #23]
 80110a2:	e038      	b.n	8011116 <SD_write+0x9e>
    */
    alignedAddr = (uint32_t)buff &  ~0x1F;
    SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

    if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 80110a4:	683a      	ldr	r2, [r7, #0]
 80110a6:	6879      	ldr	r1, [r7, #4]
 80110a8:	68b8      	ldr	r0, [r7, #8]
 80110aa:	f7ff fea3 	bl	8010df4 <BSP_SD_WriteBlocks_DMA>
 80110ae:	4603      	mov	r3, r0
 80110b0:	2b00      	cmp	r3, #0
 80110b2:	d12f      	bne.n	8011114 <SD_write+0x9c>
                              (uint32_t)(sector),
                              count) == MSD_OK)
    {
      /* Wait that writing process is completed or a timeout occurs */

      timeout = HAL_GetTick();
 80110b4:	f7f8 fd0c 	bl	8009ad0 <HAL_GetTick>
 80110b8:	6138      	str	r0, [r7, #16]
      while((WriteStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 80110ba:	bf00      	nop
 80110bc:	4b18      	ldr	r3, [pc, #96]	; (8011120 <SD_write+0xa8>)
 80110be:	681b      	ldr	r3, [r3, #0]
 80110c0:	2b00      	cmp	r3, #0
 80110c2:	d108      	bne.n	80110d6 <SD_write+0x5e>
 80110c4:	f7f8 fd04 	bl	8009ad0 <HAL_GetTick>
 80110c8:	4602      	mov	r2, r0
 80110ca:	693b      	ldr	r3, [r7, #16]
 80110cc:	1ad3      	subs	r3, r2, r3
 80110ce:	f247 522f 	movw	r2, #29999	; 0x752f
 80110d2:	4293      	cmp	r3, r2
 80110d4:	d9f2      	bls.n	80110bc <SD_write+0x44>
      {
      }
      /* incase of a timeout return error */
      if (WriteStatus == 0)
 80110d6:	4b12      	ldr	r3, [pc, #72]	; (8011120 <SD_write+0xa8>)
 80110d8:	681b      	ldr	r3, [r3, #0]
 80110da:	2b00      	cmp	r3, #0
 80110dc:	d102      	bne.n	80110e4 <SD_write+0x6c>
      {
        res = RES_ERROR;
 80110de:	2301      	movs	r3, #1
 80110e0:	75fb      	strb	r3, [r7, #23]
 80110e2:	e017      	b.n	8011114 <SD_write+0x9c>
      }
      else
      {
        WriteStatus = 0;
 80110e4:	4b0e      	ldr	r3, [pc, #56]	; (8011120 <SD_write+0xa8>)
 80110e6:	2200      	movs	r2, #0
 80110e8:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 80110ea:	f7f8 fcf1 	bl	8009ad0 <HAL_GetTick>
 80110ee:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 80110f0:	e007      	b.n	8011102 <SD_write+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 80110f2:	f7ff fe99 	bl	8010e28 <BSP_SD_GetCardState>
 80110f6:	4603      	mov	r3, r0
 80110f8:	2b00      	cmp	r3, #0
 80110fa:	d102      	bne.n	8011102 <SD_write+0x8a>
          {
            res = RES_OK;
 80110fc:	2300      	movs	r3, #0
 80110fe:	75fb      	strb	r3, [r7, #23]
            break;
 8011100:	e008      	b.n	8011114 <SD_write+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 8011102:	f7f8 fce5 	bl	8009ad0 <HAL_GetTick>
 8011106:	4602      	mov	r2, r0
 8011108:	693b      	ldr	r3, [r7, #16]
 801110a:	1ad3      	subs	r3, r2, r3
 801110c:	f247 522f 	movw	r2, #29999	; 0x752f
 8011110:	4293      	cmp	r3, r2
 8011112:	d9ee      	bls.n	80110f2 <SD_write+0x7a>
      }
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif
  return res;
 8011114:	7dfb      	ldrb	r3, [r7, #23]
}
 8011116:	4618      	mov	r0, r3
 8011118:	3718      	adds	r7, #24
 801111a:	46bd      	mov	sp, r7
 801111c:	bd80      	pop	{r7, pc}
 801111e:	bf00      	nop
 8011120:	20048194 	.word	0x20048194

08011124 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 8011124:	b580      	push	{r7, lr}
 8011126:	b08c      	sub	sp, #48	; 0x30
 8011128:	af00      	add	r7, sp, #0
 801112a:	4603      	mov	r3, r0
 801112c:	603a      	str	r2, [r7, #0]
 801112e:	71fb      	strb	r3, [r7, #7]
 8011130:	460b      	mov	r3, r1
 8011132:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 8011134:	2301      	movs	r3, #1
 8011136:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 801113a:	4b25      	ldr	r3, [pc, #148]	; (80111d0 <SD_ioctl+0xac>)
 801113c:	781b      	ldrb	r3, [r3, #0]
 801113e:	b2db      	uxtb	r3, r3
 8011140:	f003 0301 	and.w	r3, r3, #1
 8011144:	2b00      	cmp	r3, #0
 8011146:	d001      	beq.n	801114c <SD_ioctl+0x28>
 8011148:	2303      	movs	r3, #3
 801114a:	e03c      	b.n	80111c6 <SD_ioctl+0xa2>

  switch (cmd)
 801114c:	79bb      	ldrb	r3, [r7, #6]
 801114e:	2b03      	cmp	r3, #3
 8011150:	d834      	bhi.n	80111bc <SD_ioctl+0x98>
 8011152:	a201      	add	r2, pc, #4	; (adr r2, 8011158 <SD_ioctl+0x34>)
 8011154:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011158:	08011169 	.word	0x08011169
 801115c:	08011171 	.word	0x08011171
 8011160:	08011189 	.word	0x08011189
 8011164:	080111a3 	.word	0x080111a3
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 8011168:	2300      	movs	r3, #0
 801116a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 801116e:	e028      	b.n	80111c2 <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 8011170:	f107 030c 	add.w	r3, r7, #12
 8011174:	4618      	mov	r0, r3
 8011176:	f7ff fe67 	bl	8010e48 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 801117a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801117c:	683b      	ldr	r3, [r7, #0]
 801117e:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8011180:	2300      	movs	r3, #0
 8011182:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8011186:	e01c      	b.n	80111c2 <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8011188:	f107 030c 	add.w	r3, r7, #12
 801118c:	4618      	mov	r0, r3
 801118e:	f7ff fe5b 	bl	8010e48 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 8011192:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011194:	b29a      	uxth	r2, r3
 8011196:	683b      	ldr	r3, [r7, #0]
 8011198:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 801119a:	2300      	movs	r3, #0
 801119c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 80111a0:	e00f      	b.n	80111c2 <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 80111a2:	f107 030c 	add.w	r3, r7, #12
 80111a6:	4618      	mov	r0, r3
 80111a8:	f7ff fe4e 	bl	8010e48 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 80111ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80111ae:	0a5a      	lsrs	r2, r3, #9
 80111b0:	683b      	ldr	r3, [r7, #0]
 80111b2:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 80111b4:	2300      	movs	r3, #0
 80111b6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 80111ba:	e002      	b.n	80111c2 <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 80111bc:	2304      	movs	r3, #4
 80111be:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  return res;
 80111c2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 80111c6:	4618      	mov	r0, r3
 80111c8:	3730      	adds	r7, #48	; 0x30
 80111ca:	46bd      	mov	sp, r7
 80111cc:	bd80      	pop	{r7, pc}
 80111ce:	bf00      	nop
 80111d0:	20000009 	.word	0x20000009

080111d4 <BSP_SD_WriteCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_WriteCpltCallback(void)
{
 80111d4:	b480      	push	{r7}
 80111d6:	af00      	add	r7, sp, #0

  WriteStatus = 1;
 80111d8:	4b03      	ldr	r3, [pc, #12]	; (80111e8 <BSP_SD_WriteCpltCallback+0x14>)
 80111da:	2201      	movs	r2, #1
 80111dc:	601a      	str	r2, [r3, #0]
}
 80111de:	bf00      	nop
 80111e0:	46bd      	mov	sp, r7
 80111e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80111e6:	4770      	bx	lr
 80111e8:	20048194 	.word	0x20048194

080111ec <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 80111ec:	b480      	push	{r7}
 80111ee:	af00      	add	r7, sp, #0
  ReadStatus = 1;
 80111f0:	4b03      	ldr	r3, [pc, #12]	; (8011200 <BSP_SD_ReadCpltCallback+0x14>)
 80111f2:	2201      	movs	r2, #1
 80111f4:	601a      	str	r2, [r3, #0]
}
 80111f6:	bf00      	nop
 80111f8:	46bd      	mov	sp, r7
 80111fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80111fe:	4770      	bx	lr
 8011200:	20048198 	.word	0x20048198

08011204 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8011204:	b580      	push	{r7, lr}
 8011206:	b084      	sub	sp, #16
 8011208:	af00      	add	r7, sp, #0
 801120a:	4603      	mov	r3, r0
 801120c:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 801120e:	79fb      	ldrb	r3, [r7, #7]
 8011210:	4a08      	ldr	r2, [pc, #32]	; (8011234 <disk_status+0x30>)
 8011212:	009b      	lsls	r3, r3, #2
 8011214:	4413      	add	r3, r2
 8011216:	685b      	ldr	r3, [r3, #4]
 8011218:	685b      	ldr	r3, [r3, #4]
 801121a:	79fa      	ldrb	r2, [r7, #7]
 801121c:	4905      	ldr	r1, [pc, #20]	; (8011234 <disk_status+0x30>)
 801121e:	440a      	add	r2, r1
 8011220:	7a12      	ldrb	r2, [r2, #8]
 8011222:	4610      	mov	r0, r2
 8011224:	4798      	blx	r3
 8011226:	4603      	mov	r3, r0
 8011228:	73fb      	strb	r3, [r7, #15]
  return stat;
 801122a:	7bfb      	ldrb	r3, [r7, #15]
}
 801122c:	4618      	mov	r0, r3
 801122e:	3710      	adds	r7, #16
 8011230:	46bd      	mov	sp, r7
 8011232:	bd80      	pop	{r7, pc}
 8011234:	200481c4 	.word	0x200481c4

08011238 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8011238:	b580      	push	{r7, lr}
 801123a:	b084      	sub	sp, #16
 801123c:	af00      	add	r7, sp, #0
 801123e:	4603      	mov	r3, r0
 8011240:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 8011242:	2300      	movs	r3, #0
 8011244:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 8011246:	79fb      	ldrb	r3, [r7, #7]
 8011248:	4a0d      	ldr	r2, [pc, #52]	; (8011280 <disk_initialize+0x48>)
 801124a:	5cd3      	ldrb	r3, [r2, r3]
 801124c:	2b00      	cmp	r3, #0
 801124e:	d111      	bne.n	8011274 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 8011250:	79fb      	ldrb	r3, [r7, #7]
 8011252:	4a0b      	ldr	r2, [pc, #44]	; (8011280 <disk_initialize+0x48>)
 8011254:	2101      	movs	r1, #1
 8011256:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8011258:	79fb      	ldrb	r3, [r7, #7]
 801125a:	4a09      	ldr	r2, [pc, #36]	; (8011280 <disk_initialize+0x48>)
 801125c:	009b      	lsls	r3, r3, #2
 801125e:	4413      	add	r3, r2
 8011260:	685b      	ldr	r3, [r3, #4]
 8011262:	681b      	ldr	r3, [r3, #0]
 8011264:	79fa      	ldrb	r2, [r7, #7]
 8011266:	4906      	ldr	r1, [pc, #24]	; (8011280 <disk_initialize+0x48>)
 8011268:	440a      	add	r2, r1
 801126a:	7a12      	ldrb	r2, [r2, #8]
 801126c:	4610      	mov	r0, r2
 801126e:	4798      	blx	r3
 8011270:	4603      	mov	r3, r0
 8011272:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 8011274:	7bfb      	ldrb	r3, [r7, #15]
}
 8011276:	4618      	mov	r0, r3
 8011278:	3710      	adds	r7, #16
 801127a:	46bd      	mov	sp, r7
 801127c:	bd80      	pop	{r7, pc}
 801127e:	bf00      	nop
 8011280:	200481c4 	.word	0x200481c4

08011284 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8011284:	b590      	push	{r4, r7, lr}
 8011286:	b087      	sub	sp, #28
 8011288:	af00      	add	r7, sp, #0
 801128a:	60b9      	str	r1, [r7, #8]
 801128c:	607a      	str	r2, [r7, #4]
 801128e:	603b      	str	r3, [r7, #0]
 8011290:	4603      	mov	r3, r0
 8011292:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8011294:	7bfb      	ldrb	r3, [r7, #15]
 8011296:	4a0a      	ldr	r2, [pc, #40]	; (80112c0 <disk_read+0x3c>)
 8011298:	009b      	lsls	r3, r3, #2
 801129a:	4413      	add	r3, r2
 801129c:	685b      	ldr	r3, [r3, #4]
 801129e:	689c      	ldr	r4, [r3, #8]
 80112a0:	7bfb      	ldrb	r3, [r7, #15]
 80112a2:	4a07      	ldr	r2, [pc, #28]	; (80112c0 <disk_read+0x3c>)
 80112a4:	4413      	add	r3, r2
 80112a6:	7a18      	ldrb	r0, [r3, #8]
 80112a8:	683b      	ldr	r3, [r7, #0]
 80112aa:	687a      	ldr	r2, [r7, #4]
 80112ac:	68b9      	ldr	r1, [r7, #8]
 80112ae:	47a0      	blx	r4
 80112b0:	4603      	mov	r3, r0
 80112b2:	75fb      	strb	r3, [r7, #23]
  return res;
 80112b4:	7dfb      	ldrb	r3, [r7, #23]
}
 80112b6:	4618      	mov	r0, r3
 80112b8:	371c      	adds	r7, #28
 80112ba:	46bd      	mov	sp, r7
 80112bc:	bd90      	pop	{r4, r7, pc}
 80112be:	bf00      	nop
 80112c0:	200481c4 	.word	0x200481c4

080112c4 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 80112c4:	b590      	push	{r4, r7, lr}
 80112c6:	b087      	sub	sp, #28
 80112c8:	af00      	add	r7, sp, #0
 80112ca:	60b9      	str	r1, [r7, #8]
 80112cc:	607a      	str	r2, [r7, #4]
 80112ce:	603b      	str	r3, [r7, #0]
 80112d0:	4603      	mov	r3, r0
 80112d2:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 80112d4:	7bfb      	ldrb	r3, [r7, #15]
 80112d6:	4a0a      	ldr	r2, [pc, #40]	; (8011300 <disk_write+0x3c>)
 80112d8:	009b      	lsls	r3, r3, #2
 80112da:	4413      	add	r3, r2
 80112dc:	685b      	ldr	r3, [r3, #4]
 80112de:	68dc      	ldr	r4, [r3, #12]
 80112e0:	7bfb      	ldrb	r3, [r7, #15]
 80112e2:	4a07      	ldr	r2, [pc, #28]	; (8011300 <disk_write+0x3c>)
 80112e4:	4413      	add	r3, r2
 80112e6:	7a18      	ldrb	r0, [r3, #8]
 80112e8:	683b      	ldr	r3, [r7, #0]
 80112ea:	687a      	ldr	r2, [r7, #4]
 80112ec:	68b9      	ldr	r1, [r7, #8]
 80112ee:	47a0      	blx	r4
 80112f0:	4603      	mov	r3, r0
 80112f2:	75fb      	strb	r3, [r7, #23]
  return res;
 80112f4:	7dfb      	ldrb	r3, [r7, #23]
}
 80112f6:	4618      	mov	r0, r3
 80112f8:	371c      	adds	r7, #28
 80112fa:	46bd      	mov	sp, r7
 80112fc:	bd90      	pop	{r4, r7, pc}
 80112fe:	bf00      	nop
 8011300:	200481c4 	.word	0x200481c4

08011304 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8011304:	b580      	push	{r7, lr}
 8011306:	b084      	sub	sp, #16
 8011308:	af00      	add	r7, sp, #0
 801130a:	4603      	mov	r3, r0
 801130c:	603a      	str	r2, [r7, #0]
 801130e:	71fb      	strb	r3, [r7, #7]
 8011310:	460b      	mov	r3, r1
 8011312:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8011314:	79fb      	ldrb	r3, [r7, #7]
 8011316:	4a09      	ldr	r2, [pc, #36]	; (801133c <disk_ioctl+0x38>)
 8011318:	009b      	lsls	r3, r3, #2
 801131a:	4413      	add	r3, r2
 801131c:	685b      	ldr	r3, [r3, #4]
 801131e:	691b      	ldr	r3, [r3, #16]
 8011320:	79fa      	ldrb	r2, [r7, #7]
 8011322:	4906      	ldr	r1, [pc, #24]	; (801133c <disk_ioctl+0x38>)
 8011324:	440a      	add	r2, r1
 8011326:	7a10      	ldrb	r0, [r2, #8]
 8011328:	79b9      	ldrb	r1, [r7, #6]
 801132a:	683a      	ldr	r2, [r7, #0]
 801132c:	4798      	blx	r3
 801132e:	4603      	mov	r3, r0
 8011330:	73fb      	strb	r3, [r7, #15]
  return res;
 8011332:	7bfb      	ldrb	r3, [r7, #15]
}
 8011334:	4618      	mov	r0, r3
 8011336:	3710      	adds	r7, #16
 8011338:	46bd      	mov	sp, r7
 801133a:	bd80      	pop	{r7, pc}
 801133c:	200481c4 	.word	0x200481c4

08011340 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8011340:	b480      	push	{r7}
 8011342:	b085      	sub	sp, #20
 8011344:	af00      	add	r7, sp, #0
 8011346:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8011348:	687b      	ldr	r3, [r7, #4]
 801134a:	3301      	adds	r3, #1
 801134c:	781b      	ldrb	r3, [r3, #0]
 801134e:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8011350:	89fb      	ldrh	r3, [r7, #14]
 8011352:	021b      	lsls	r3, r3, #8
 8011354:	b21a      	sxth	r2, r3
 8011356:	687b      	ldr	r3, [r7, #4]
 8011358:	781b      	ldrb	r3, [r3, #0]
 801135a:	b21b      	sxth	r3, r3
 801135c:	4313      	orrs	r3, r2
 801135e:	b21b      	sxth	r3, r3
 8011360:	81fb      	strh	r3, [r7, #14]
	return rv;
 8011362:	89fb      	ldrh	r3, [r7, #14]
}
 8011364:	4618      	mov	r0, r3
 8011366:	3714      	adds	r7, #20
 8011368:	46bd      	mov	sp, r7
 801136a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801136e:	4770      	bx	lr

08011370 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 8011370:	b480      	push	{r7}
 8011372:	b085      	sub	sp, #20
 8011374:	af00      	add	r7, sp, #0
 8011376:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 8011378:	687b      	ldr	r3, [r7, #4]
 801137a:	3303      	adds	r3, #3
 801137c:	781b      	ldrb	r3, [r3, #0]
 801137e:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 8011380:	68fb      	ldr	r3, [r7, #12]
 8011382:	021b      	lsls	r3, r3, #8
 8011384:	687a      	ldr	r2, [r7, #4]
 8011386:	3202      	adds	r2, #2
 8011388:	7812      	ldrb	r2, [r2, #0]
 801138a:	4313      	orrs	r3, r2
 801138c:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 801138e:	68fb      	ldr	r3, [r7, #12]
 8011390:	021b      	lsls	r3, r3, #8
 8011392:	687a      	ldr	r2, [r7, #4]
 8011394:	3201      	adds	r2, #1
 8011396:	7812      	ldrb	r2, [r2, #0]
 8011398:	4313      	orrs	r3, r2
 801139a:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 801139c:	68fb      	ldr	r3, [r7, #12]
 801139e:	021b      	lsls	r3, r3, #8
 80113a0:	687a      	ldr	r2, [r7, #4]
 80113a2:	7812      	ldrb	r2, [r2, #0]
 80113a4:	4313      	orrs	r3, r2
 80113a6:	60fb      	str	r3, [r7, #12]
	return rv;
 80113a8:	68fb      	ldr	r3, [r7, #12]
}
 80113aa:	4618      	mov	r0, r3
 80113ac:	3714      	adds	r7, #20
 80113ae:	46bd      	mov	sp, r7
 80113b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80113b4:	4770      	bx	lr

080113b6 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 80113b6:	b480      	push	{r7}
 80113b8:	b083      	sub	sp, #12
 80113ba:	af00      	add	r7, sp, #0
 80113bc:	6078      	str	r0, [r7, #4]
 80113be:	460b      	mov	r3, r1
 80113c0:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 80113c2:	687b      	ldr	r3, [r7, #4]
 80113c4:	1c5a      	adds	r2, r3, #1
 80113c6:	607a      	str	r2, [r7, #4]
 80113c8:	887a      	ldrh	r2, [r7, #2]
 80113ca:	b2d2      	uxtb	r2, r2
 80113cc:	701a      	strb	r2, [r3, #0]
 80113ce:	887b      	ldrh	r3, [r7, #2]
 80113d0:	0a1b      	lsrs	r3, r3, #8
 80113d2:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 80113d4:	687b      	ldr	r3, [r7, #4]
 80113d6:	1c5a      	adds	r2, r3, #1
 80113d8:	607a      	str	r2, [r7, #4]
 80113da:	887a      	ldrh	r2, [r7, #2]
 80113dc:	b2d2      	uxtb	r2, r2
 80113de:	701a      	strb	r2, [r3, #0]
}
 80113e0:	bf00      	nop
 80113e2:	370c      	adds	r7, #12
 80113e4:	46bd      	mov	sp, r7
 80113e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80113ea:	4770      	bx	lr

080113ec <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 80113ec:	b480      	push	{r7}
 80113ee:	b083      	sub	sp, #12
 80113f0:	af00      	add	r7, sp, #0
 80113f2:	6078      	str	r0, [r7, #4]
 80113f4:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80113f6:	687b      	ldr	r3, [r7, #4]
 80113f8:	1c5a      	adds	r2, r3, #1
 80113fa:	607a      	str	r2, [r7, #4]
 80113fc:	683a      	ldr	r2, [r7, #0]
 80113fe:	b2d2      	uxtb	r2, r2
 8011400:	701a      	strb	r2, [r3, #0]
 8011402:	683b      	ldr	r3, [r7, #0]
 8011404:	0a1b      	lsrs	r3, r3, #8
 8011406:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8011408:	687b      	ldr	r3, [r7, #4]
 801140a:	1c5a      	adds	r2, r3, #1
 801140c:	607a      	str	r2, [r7, #4]
 801140e:	683a      	ldr	r2, [r7, #0]
 8011410:	b2d2      	uxtb	r2, r2
 8011412:	701a      	strb	r2, [r3, #0]
 8011414:	683b      	ldr	r3, [r7, #0]
 8011416:	0a1b      	lsrs	r3, r3, #8
 8011418:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 801141a:	687b      	ldr	r3, [r7, #4]
 801141c:	1c5a      	adds	r2, r3, #1
 801141e:	607a      	str	r2, [r7, #4]
 8011420:	683a      	ldr	r2, [r7, #0]
 8011422:	b2d2      	uxtb	r2, r2
 8011424:	701a      	strb	r2, [r3, #0]
 8011426:	683b      	ldr	r3, [r7, #0]
 8011428:	0a1b      	lsrs	r3, r3, #8
 801142a:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 801142c:	687b      	ldr	r3, [r7, #4]
 801142e:	1c5a      	adds	r2, r3, #1
 8011430:	607a      	str	r2, [r7, #4]
 8011432:	683a      	ldr	r2, [r7, #0]
 8011434:	b2d2      	uxtb	r2, r2
 8011436:	701a      	strb	r2, [r3, #0]
}
 8011438:	bf00      	nop
 801143a:	370c      	adds	r7, #12
 801143c:	46bd      	mov	sp, r7
 801143e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011442:	4770      	bx	lr

08011444 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8011444:	b480      	push	{r7}
 8011446:	b087      	sub	sp, #28
 8011448:	af00      	add	r7, sp, #0
 801144a:	60f8      	str	r0, [r7, #12]
 801144c:	60b9      	str	r1, [r7, #8]
 801144e:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8011450:	68fb      	ldr	r3, [r7, #12]
 8011452:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8011454:	68bb      	ldr	r3, [r7, #8]
 8011456:	613b      	str	r3, [r7, #16]

	if (cnt) {
 8011458:	687b      	ldr	r3, [r7, #4]
 801145a:	2b00      	cmp	r3, #0
 801145c:	d00d      	beq.n	801147a <mem_cpy+0x36>
		do {
			*d++ = *s++;
 801145e:	693a      	ldr	r2, [r7, #16]
 8011460:	1c53      	adds	r3, r2, #1
 8011462:	613b      	str	r3, [r7, #16]
 8011464:	697b      	ldr	r3, [r7, #20]
 8011466:	1c59      	adds	r1, r3, #1
 8011468:	6179      	str	r1, [r7, #20]
 801146a:	7812      	ldrb	r2, [r2, #0]
 801146c:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 801146e:	687b      	ldr	r3, [r7, #4]
 8011470:	3b01      	subs	r3, #1
 8011472:	607b      	str	r3, [r7, #4]
 8011474:	687b      	ldr	r3, [r7, #4]
 8011476:	2b00      	cmp	r3, #0
 8011478:	d1f1      	bne.n	801145e <mem_cpy+0x1a>
	}
}
 801147a:	bf00      	nop
 801147c:	371c      	adds	r7, #28
 801147e:	46bd      	mov	sp, r7
 8011480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011484:	4770      	bx	lr

08011486 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 8011486:	b480      	push	{r7}
 8011488:	b087      	sub	sp, #28
 801148a:	af00      	add	r7, sp, #0
 801148c:	60f8      	str	r0, [r7, #12]
 801148e:	60b9      	str	r1, [r7, #8]
 8011490:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8011492:	68fb      	ldr	r3, [r7, #12]
 8011494:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 8011496:	697b      	ldr	r3, [r7, #20]
 8011498:	1c5a      	adds	r2, r3, #1
 801149a:	617a      	str	r2, [r7, #20]
 801149c:	68ba      	ldr	r2, [r7, #8]
 801149e:	b2d2      	uxtb	r2, r2
 80114a0:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 80114a2:	687b      	ldr	r3, [r7, #4]
 80114a4:	3b01      	subs	r3, #1
 80114a6:	607b      	str	r3, [r7, #4]
 80114a8:	687b      	ldr	r3, [r7, #4]
 80114aa:	2b00      	cmp	r3, #0
 80114ac:	d1f3      	bne.n	8011496 <mem_set+0x10>
}
 80114ae:	bf00      	nop
 80114b0:	371c      	adds	r7, #28
 80114b2:	46bd      	mov	sp, r7
 80114b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80114b8:	4770      	bx	lr

080114ba <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 80114ba:	b480      	push	{r7}
 80114bc:	b089      	sub	sp, #36	; 0x24
 80114be:	af00      	add	r7, sp, #0
 80114c0:	60f8      	str	r0, [r7, #12]
 80114c2:	60b9      	str	r1, [r7, #8]
 80114c4:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 80114c6:	68fb      	ldr	r3, [r7, #12]
 80114c8:	61fb      	str	r3, [r7, #28]
 80114ca:	68bb      	ldr	r3, [r7, #8]
 80114cc:	61bb      	str	r3, [r7, #24]
	int r = 0;
 80114ce:	2300      	movs	r3, #0
 80114d0:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 80114d2:	69fb      	ldr	r3, [r7, #28]
 80114d4:	1c5a      	adds	r2, r3, #1
 80114d6:	61fa      	str	r2, [r7, #28]
 80114d8:	781b      	ldrb	r3, [r3, #0]
 80114da:	4619      	mov	r1, r3
 80114dc:	69bb      	ldr	r3, [r7, #24]
 80114de:	1c5a      	adds	r2, r3, #1
 80114e0:	61ba      	str	r2, [r7, #24]
 80114e2:	781b      	ldrb	r3, [r3, #0]
 80114e4:	1acb      	subs	r3, r1, r3
 80114e6:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 80114e8:	687b      	ldr	r3, [r7, #4]
 80114ea:	3b01      	subs	r3, #1
 80114ec:	607b      	str	r3, [r7, #4]
 80114ee:	687b      	ldr	r3, [r7, #4]
 80114f0:	2b00      	cmp	r3, #0
 80114f2:	d002      	beq.n	80114fa <mem_cmp+0x40>
 80114f4:	697b      	ldr	r3, [r7, #20]
 80114f6:	2b00      	cmp	r3, #0
 80114f8:	d0eb      	beq.n	80114d2 <mem_cmp+0x18>

	return r;
 80114fa:	697b      	ldr	r3, [r7, #20]
}
 80114fc:	4618      	mov	r0, r3
 80114fe:	3724      	adds	r7, #36	; 0x24
 8011500:	46bd      	mov	sp, r7
 8011502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011506:	4770      	bx	lr

08011508 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 8011508:	b480      	push	{r7}
 801150a:	b083      	sub	sp, #12
 801150c:	af00      	add	r7, sp, #0
 801150e:	6078      	str	r0, [r7, #4]
 8011510:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8011512:	e002      	b.n	801151a <chk_chr+0x12>
 8011514:	687b      	ldr	r3, [r7, #4]
 8011516:	3301      	adds	r3, #1
 8011518:	607b      	str	r3, [r7, #4]
 801151a:	687b      	ldr	r3, [r7, #4]
 801151c:	781b      	ldrb	r3, [r3, #0]
 801151e:	2b00      	cmp	r3, #0
 8011520:	d005      	beq.n	801152e <chk_chr+0x26>
 8011522:	687b      	ldr	r3, [r7, #4]
 8011524:	781b      	ldrb	r3, [r3, #0]
 8011526:	461a      	mov	r2, r3
 8011528:	683b      	ldr	r3, [r7, #0]
 801152a:	4293      	cmp	r3, r2
 801152c:	d1f2      	bne.n	8011514 <chk_chr+0xc>
	return *str;
 801152e:	687b      	ldr	r3, [r7, #4]
 8011530:	781b      	ldrb	r3, [r3, #0]
}
 8011532:	4618      	mov	r0, r3
 8011534:	370c      	adds	r7, #12
 8011536:	46bd      	mov	sp, r7
 8011538:	f85d 7b04 	ldr.w	r7, [sp], #4
 801153c:	4770      	bx	lr
	...

08011540 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8011540:	b480      	push	{r7}
 8011542:	b085      	sub	sp, #20
 8011544:	af00      	add	r7, sp, #0
 8011546:	6078      	str	r0, [r7, #4]
 8011548:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 801154a:	2300      	movs	r3, #0
 801154c:	60bb      	str	r3, [r7, #8]
 801154e:	68bb      	ldr	r3, [r7, #8]
 8011550:	60fb      	str	r3, [r7, #12]
 8011552:	e029      	b.n	80115a8 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8011554:	4a27      	ldr	r2, [pc, #156]	; (80115f4 <chk_lock+0xb4>)
 8011556:	68fb      	ldr	r3, [r7, #12]
 8011558:	011b      	lsls	r3, r3, #4
 801155a:	4413      	add	r3, r2
 801155c:	681b      	ldr	r3, [r3, #0]
 801155e:	2b00      	cmp	r3, #0
 8011560:	d01d      	beq.n	801159e <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8011562:	4a24      	ldr	r2, [pc, #144]	; (80115f4 <chk_lock+0xb4>)
 8011564:	68fb      	ldr	r3, [r7, #12]
 8011566:	011b      	lsls	r3, r3, #4
 8011568:	4413      	add	r3, r2
 801156a:	681a      	ldr	r2, [r3, #0]
 801156c:	687b      	ldr	r3, [r7, #4]
 801156e:	681b      	ldr	r3, [r3, #0]
 8011570:	429a      	cmp	r2, r3
 8011572:	d116      	bne.n	80115a2 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 8011574:	4a1f      	ldr	r2, [pc, #124]	; (80115f4 <chk_lock+0xb4>)
 8011576:	68fb      	ldr	r3, [r7, #12]
 8011578:	011b      	lsls	r3, r3, #4
 801157a:	4413      	add	r3, r2
 801157c:	3304      	adds	r3, #4
 801157e:	681a      	ldr	r2, [r3, #0]
 8011580:	687b      	ldr	r3, [r7, #4]
 8011582:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8011584:	429a      	cmp	r2, r3
 8011586:	d10c      	bne.n	80115a2 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8011588:	4a1a      	ldr	r2, [pc, #104]	; (80115f4 <chk_lock+0xb4>)
 801158a:	68fb      	ldr	r3, [r7, #12]
 801158c:	011b      	lsls	r3, r3, #4
 801158e:	4413      	add	r3, r2
 8011590:	3308      	adds	r3, #8
 8011592:	681a      	ldr	r2, [r3, #0]
 8011594:	687b      	ldr	r3, [r7, #4]
 8011596:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 8011598:	429a      	cmp	r2, r3
 801159a:	d102      	bne.n	80115a2 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 801159c:	e007      	b.n	80115ae <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 801159e:	2301      	movs	r3, #1
 80115a0:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 80115a2:	68fb      	ldr	r3, [r7, #12]
 80115a4:	3301      	adds	r3, #1
 80115a6:	60fb      	str	r3, [r7, #12]
 80115a8:	68fb      	ldr	r3, [r7, #12]
 80115aa:	2b01      	cmp	r3, #1
 80115ac:	d9d2      	bls.n	8011554 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 80115ae:	68fb      	ldr	r3, [r7, #12]
 80115b0:	2b02      	cmp	r3, #2
 80115b2:	d109      	bne.n	80115c8 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 80115b4:	68bb      	ldr	r3, [r7, #8]
 80115b6:	2b00      	cmp	r3, #0
 80115b8:	d102      	bne.n	80115c0 <chk_lock+0x80>
 80115ba:	683b      	ldr	r3, [r7, #0]
 80115bc:	2b02      	cmp	r3, #2
 80115be:	d101      	bne.n	80115c4 <chk_lock+0x84>
 80115c0:	2300      	movs	r3, #0
 80115c2:	e010      	b.n	80115e6 <chk_lock+0xa6>
 80115c4:	2312      	movs	r3, #18
 80115c6:	e00e      	b.n	80115e6 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 80115c8:	683b      	ldr	r3, [r7, #0]
 80115ca:	2b00      	cmp	r3, #0
 80115cc:	d108      	bne.n	80115e0 <chk_lock+0xa0>
 80115ce:	4a09      	ldr	r2, [pc, #36]	; (80115f4 <chk_lock+0xb4>)
 80115d0:	68fb      	ldr	r3, [r7, #12]
 80115d2:	011b      	lsls	r3, r3, #4
 80115d4:	4413      	add	r3, r2
 80115d6:	330c      	adds	r3, #12
 80115d8:	881b      	ldrh	r3, [r3, #0]
 80115da:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80115de:	d101      	bne.n	80115e4 <chk_lock+0xa4>
 80115e0:	2310      	movs	r3, #16
 80115e2:	e000      	b.n	80115e6 <chk_lock+0xa6>
 80115e4:	2300      	movs	r3, #0
}
 80115e6:	4618      	mov	r0, r3
 80115e8:	3714      	adds	r7, #20
 80115ea:	46bd      	mov	sp, r7
 80115ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80115f0:	4770      	bx	lr
 80115f2:	bf00      	nop
 80115f4:	200481a4 	.word	0x200481a4

080115f8 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 80115f8:	b480      	push	{r7}
 80115fa:	b083      	sub	sp, #12
 80115fc:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 80115fe:	2300      	movs	r3, #0
 8011600:	607b      	str	r3, [r7, #4]
 8011602:	e002      	b.n	801160a <enq_lock+0x12>
 8011604:	687b      	ldr	r3, [r7, #4]
 8011606:	3301      	adds	r3, #1
 8011608:	607b      	str	r3, [r7, #4]
 801160a:	687b      	ldr	r3, [r7, #4]
 801160c:	2b01      	cmp	r3, #1
 801160e:	d806      	bhi.n	801161e <enq_lock+0x26>
 8011610:	4a09      	ldr	r2, [pc, #36]	; (8011638 <enq_lock+0x40>)
 8011612:	687b      	ldr	r3, [r7, #4]
 8011614:	011b      	lsls	r3, r3, #4
 8011616:	4413      	add	r3, r2
 8011618:	681b      	ldr	r3, [r3, #0]
 801161a:	2b00      	cmp	r3, #0
 801161c:	d1f2      	bne.n	8011604 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 801161e:	687b      	ldr	r3, [r7, #4]
 8011620:	2b02      	cmp	r3, #2
 8011622:	bf14      	ite	ne
 8011624:	2301      	movne	r3, #1
 8011626:	2300      	moveq	r3, #0
 8011628:	b2db      	uxtb	r3, r3
}
 801162a:	4618      	mov	r0, r3
 801162c:	370c      	adds	r7, #12
 801162e:	46bd      	mov	sp, r7
 8011630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011634:	4770      	bx	lr
 8011636:	bf00      	nop
 8011638:	200481a4 	.word	0x200481a4

0801163c <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 801163c:	b480      	push	{r7}
 801163e:	b085      	sub	sp, #20
 8011640:	af00      	add	r7, sp, #0
 8011642:	6078      	str	r0, [r7, #4]
 8011644:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8011646:	2300      	movs	r3, #0
 8011648:	60fb      	str	r3, [r7, #12]
 801164a:	e01f      	b.n	801168c <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 801164c:	4a41      	ldr	r2, [pc, #260]	; (8011754 <inc_lock+0x118>)
 801164e:	68fb      	ldr	r3, [r7, #12]
 8011650:	011b      	lsls	r3, r3, #4
 8011652:	4413      	add	r3, r2
 8011654:	681a      	ldr	r2, [r3, #0]
 8011656:	687b      	ldr	r3, [r7, #4]
 8011658:	681b      	ldr	r3, [r3, #0]
 801165a:	429a      	cmp	r2, r3
 801165c:	d113      	bne.n	8011686 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 801165e:	4a3d      	ldr	r2, [pc, #244]	; (8011754 <inc_lock+0x118>)
 8011660:	68fb      	ldr	r3, [r7, #12]
 8011662:	011b      	lsls	r3, r3, #4
 8011664:	4413      	add	r3, r2
 8011666:	3304      	adds	r3, #4
 8011668:	681a      	ldr	r2, [r3, #0]
 801166a:	687b      	ldr	r3, [r7, #4]
 801166c:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 801166e:	429a      	cmp	r2, r3
 8011670:	d109      	bne.n	8011686 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 8011672:	4a38      	ldr	r2, [pc, #224]	; (8011754 <inc_lock+0x118>)
 8011674:	68fb      	ldr	r3, [r7, #12]
 8011676:	011b      	lsls	r3, r3, #4
 8011678:	4413      	add	r3, r2
 801167a:	3308      	adds	r3, #8
 801167c:	681a      	ldr	r2, [r3, #0]
 801167e:	687b      	ldr	r3, [r7, #4]
 8011680:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 8011682:	429a      	cmp	r2, r3
 8011684:	d006      	beq.n	8011694 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8011686:	68fb      	ldr	r3, [r7, #12]
 8011688:	3301      	adds	r3, #1
 801168a:	60fb      	str	r3, [r7, #12]
 801168c:	68fb      	ldr	r3, [r7, #12]
 801168e:	2b01      	cmp	r3, #1
 8011690:	d9dc      	bls.n	801164c <inc_lock+0x10>
 8011692:	e000      	b.n	8011696 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 8011694:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8011696:	68fb      	ldr	r3, [r7, #12]
 8011698:	2b02      	cmp	r3, #2
 801169a:	d132      	bne.n	8011702 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 801169c:	2300      	movs	r3, #0
 801169e:	60fb      	str	r3, [r7, #12]
 80116a0:	e002      	b.n	80116a8 <inc_lock+0x6c>
 80116a2:	68fb      	ldr	r3, [r7, #12]
 80116a4:	3301      	adds	r3, #1
 80116a6:	60fb      	str	r3, [r7, #12]
 80116a8:	68fb      	ldr	r3, [r7, #12]
 80116aa:	2b01      	cmp	r3, #1
 80116ac:	d806      	bhi.n	80116bc <inc_lock+0x80>
 80116ae:	4a29      	ldr	r2, [pc, #164]	; (8011754 <inc_lock+0x118>)
 80116b0:	68fb      	ldr	r3, [r7, #12]
 80116b2:	011b      	lsls	r3, r3, #4
 80116b4:	4413      	add	r3, r2
 80116b6:	681b      	ldr	r3, [r3, #0]
 80116b8:	2b00      	cmp	r3, #0
 80116ba:	d1f2      	bne.n	80116a2 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 80116bc:	68fb      	ldr	r3, [r7, #12]
 80116be:	2b02      	cmp	r3, #2
 80116c0:	d101      	bne.n	80116c6 <inc_lock+0x8a>
 80116c2:	2300      	movs	r3, #0
 80116c4:	e040      	b.n	8011748 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 80116c6:	687b      	ldr	r3, [r7, #4]
 80116c8:	681a      	ldr	r2, [r3, #0]
 80116ca:	4922      	ldr	r1, [pc, #136]	; (8011754 <inc_lock+0x118>)
 80116cc:	68fb      	ldr	r3, [r7, #12]
 80116ce:	011b      	lsls	r3, r3, #4
 80116d0:	440b      	add	r3, r1
 80116d2:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 80116d4:	687b      	ldr	r3, [r7, #4]
 80116d6:	689a      	ldr	r2, [r3, #8]
 80116d8:	491e      	ldr	r1, [pc, #120]	; (8011754 <inc_lock+0x118>)
 80116da:	68fb      	ldr	r3, [r7, #12]
 80116dc:	011b      	lsls	r3, r3, #4
 80116de:	440b      	add	r3, r1
 80116e0:	3304      	adds	r3, #4
 80116e2:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 80116e4:	687b      	ldr	r3, [r7, #4]
 80116e6:	695a      	ldr	r2, [r3, #20]
 80116e8:	491a      	ldr	r1, [pc, #104]	; (8011754 <inc_lock+0x118>)
 80116ea:	68fb      	ldr	r3, [r7, #12]
 80116ec:	011b      	lsls	r3, r3, #4
 80116ee:	440b      	add	r3, r1
 80116f0:	3308      	adds	r3, #8
 80116f2:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 80116f4:	4a17      	ldr	r2, [pc, #92]	; (8011754 <inc_lock+0x118>)
 80116f6:	68fb      	ldr	r3, [r7, #12]
 80116f8:	011b      	lsls	r3, r3, #4
 80116fa:	4413      	add	r3, r2
 80116fc:	330c      	adds	r3, #12
 80116fe:	2200      	movs	r2, #0
 8011700:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8011702:	683b      	ldr	r3, [r7, #0]
 8011704:	2b00      	cmp	r3, #0
 8011706:	d009      	beq.n	801171c <inc_lock+0xe0>
 8011708:	4a12      	ldr	r2, [pc, #72]	; (8011754 <inc_lock+0x118>)
 801170a:	68fb      	ldr	r3, [r7, #12]
 801170c:	011b      	lsls	r3, r3, #4
 801170e:	4413      	add	r3, r2
 8011710:	330c      	adds	r3, #12
 8011712:	881b      	ldrh	r3, [r3, #0]
 8011714:	2b00      	cmp	r3, #0
 8011716:	d001      	beq.n	801171c <inc_lock+0xe0>
 8011718:	2300      	movs	r3, #0
 801171a:	e015      	b.n	8011748 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 801171c:	683b      	ldr	r3, [r7, #0]
 801171e:	2b00      	cmp	r3, #0
 8011720:	d108      	bne.n	8011734 <inc_lock+0xf8>
 8011722:	4a0c      	ldr	r2, [pc, #48]	; (8011754 <inc_lock+0x118>)
 8011724:	68fb      	ldr	r3, [r7, #12]
 8011726:	011b      	lsls	r3, r3, #4
 8011728:	4413      	add	r3, r2
 801172a:	330c      	adds	r3, #12
 801172c:	881b      	ldrh	r3, [r3, #0]
 801172e:	3301      	adds	r3, #1
 8011730:	b29a      	uxth	r2, r3
 8011732:	e001      	b.n	8011738 <inc_lock+0xfc>
 8011734:	f44f 7280 	mov.w	r2, #256	; 0x100
 8011738:	4906      	ldr	r1, [pc, #24]	; (8011754 <inc_lock+0x118>)
 801173a:	68fb      	ldr	r3, [r7, #12]
 801173c:	011b      	lsls	r3, r3, #4
 801173e:	440b      	add	r3, r1
 8011740:	330c      	adds	r3, #12
 8011742:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8011744:	68fb      	ldr	r3, [r7, #12]
 8011746:	3301      	adds	r3, #1
}
 8011748:	4618      	mov	r0, r3
 801174a:	3714      	adds	r7, #20
 801174c:	46bd      	mov	sp, r7
 801174e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011752:	4770      	bx	lr
 8011754:	200481a4 	.word	0x200481a4

08011758 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8011758:	b480      	push	{r7}
 801175a:	b085      	sub	sp, #20
 801175c:	af00      	add	r7, sp, #0
 801175e:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8011760:	687b      	ldr	r3, [r7, #4]
 8011762:	3b01      	subs	r3, #1
 8011764:	607b      	str	r3, [r7, #4]
 8011766:	687b      	ldr	r3, [r7, #4]
 8011768:	2b01      	cmp	r3, #1
 801176a:	d825      	bhi.n	80117b8 <dec_lock+0x60>
		n = Files[i].ctr;
 801176c:	4a17      	ldr	r2, [pc, #92]	; (80117cc <dec_lock+0x74>)
 801176e:	687b      	ldr	r3, [r7, #4]
 8011770:	011b      	lsls	r3, r3, #4
 8011772:	4413      	add	r3, r2
 8011774:	330c      	adds	r3, #12
 8011776:	881b      	ldrh	r3, [r3, #0]
 8011778:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 801177a:	89fb      	ldrh	r3, [r7, #14]
 801177c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8011780:	d101      	bne.n	8011786 <dec_lock+0x2e>
 8011782:	2300      	movs	r3, #0
 8011784:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 8011786:	89fb      	ldrh	r3, [r7, #14]
 8011788:	2b00      	cmp	r3, #0
 801178a:	d002      	beq.n	8011792 <dec_lock+0x3a>
 801178c:	89fb      	ldrh	r3, [r7, #14]
 801178e:	3b01      	subs	r3, #1
 8011790:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 8011792:	4a0e      	ldr	r2, [pc, #56]	; (80117cc <dec_lock+0x74>)
 8011794:	687b      	ldr	r3, [r7, #4]
 8011796:	011b      	lsls	r3, r3, #4
 8011798:	4413      	add	r3, r2
 801179a:	330c      	adds	r3, #12
 801179c:	89fa      	ldrh	r2, [r7, #14]
 801179e:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 80117a0:	89fb      	ldrh	r3, [r7, #14]
 80117a2:	2b00      	cmp	r3, #0
 80117a4:	d105      	bne.n	80117b2 <dec_lock+0x5a>
 80117a6:	4a09      	ldr	r2, [pc, #36]	; (80117cc <dec_lock+0x74>)
 80117a8:	687b      	ldr	r3, [r7, #4]
 80117aa:	011b      	lsls	r3, r3, #4
 80117ac:	4413      	add	r3, r2
 80117ae:	2200      	movs	r2, #0
 80117b0:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 80117b2:	2300      	movs	r3, #0
 80117b4:	737b      	strb	r3, [r7, #13]
 80117b6:	e001      	b.n	80117bc <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 80117b8:	2302      	movs	r3, #2
 80117ba:	737b      	strb	r3, [r7, #13]
	}
	return res;
 80117bc:	7b7b      	ldrb	r3, [r7, #13]
}
 80117be:	4618      	mov	r0, r3
 80117c0:	3714      	adds	r7, #20
 80117c2:	46bd      	mov	sp, r7
 80117c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80117c8:	4770      	bx	lr
 80117ca:	bf00      	nop
 80117cc:	200481a4 	.word	0x200481a4

080117d0 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 80117d0:	b480      	push	{r7}
 80117d2:	b085      	sub	sp, #20
 80117d4:	af00      	add	r7, sp, #0
 80117d6:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 80117d8:	2300      	movs	r3, #0
 80117da:	60fb      	str	r3, [r7, #12]
 80117dc:	e010      	b.n	8011800 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 80117de:	4a0d      	ldr	r2, [pc, #52]	; (8011814 <clear_lock+0x44>)
 80117e0:	68fb      	ldr	r3, [r7, #12]
 80117e2:	011b      	lsls	r3, r3, #4
 80117e4:	4413      	add	r3, r2
 80117e6:	681b      	ldr	r3, [r3, #0]
 80117e8:	687a      	ldr	r2, [r7, #4]
 80117ea:	429a      	cmp	r2, r3
 80117ec:	d105      	bne.n	80117fa <clear_lock+0x2a>
 80117ee:	4a09      	ldr	r2, [pc, #36]	; (8011814 <clear_lock+0x44>)
 80117f0:	68fb      	ldr	r3, [r7, #12]
 80117f2:	011b      	lsls	r3, r3, #4
 80117f4:	4413      	add	r3, r2
 80117f6:	2200      	movs	r2, #0
 80117f8:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 80117fa:	68fb      	ldr	r3, [r7, #12]
 80117fc:	3301      	adds	r3, #1
 80117fe:	60fb      	str	r3, [r7, #12]
 8011800:	68fb      	ldr	r3, [r7, #12]
 8011802:	2b01      	cmp	r3, #1
 8011804:	d9eb      	bls.n	80117de <clear_lock+0xe>
	}
}
 8011806:	bf00      	nop
 8011808:	3714      	adds	r7, #20
 801180a:	46bd      	mov	sp, r7
 801180c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011810:	4770      	bx	lr
 8011812:	bf00      	nop
 8011814:	200481a4 	.word	0x200481a4

08011818 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8011818:	b580      	push	{r7, lr}
 801181a:	b086      	sub	sp, #24
 801181c:	af00      	add	r7, sp, #0
 801181e:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8011820:	2300      	movs	r3, #0
 8011822:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8011824:	687b      	ldr	r3, [r7, #4]
 8011826:	78db      	ldrb	r3, [r3, #3]
 8011828:	2b00      	cmp	r3, #0
 801182a:	d034      	beq.n	8011896 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 801182c:	687b      	ldr	r3, [r7, #4]
 801182e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8011830:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8011832:	687b      	ldr	r3, [r7, #4]
 8011834:	7858      	ldrb	r0, [r3, #1]
 8011836:	687b      	ldr	r3, [r7, #4]
 8011838:	f103 0138 	add.w	r1, r3, #56	; 0x38
 801183c:	2301      	movs	r3, #1
 801183e:	697a      	ldr	r2, [r7, #20]
 8011840:	f7ff fd40 	bl	80112c4 <disk_write>
 8011844:	4603      	mov	r3, r0
 8011846:	2b00      	cmp	r3, #0
 8011848:	d002      	beq.n	8011850 <sync_window+0x38>
			res = FR_DISK_ERR;
 801184a:	2301      	movs	r3, #1
 801184c:	73fb      	strb	r3, [r7, #15]
 801184e:	e022      	b.n	8011896 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8011850:	687b      	ldr	r3, [r7, #4]
 8011852:	2200      	movs	r2, #0
 8011854:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8011856:	687b      	ldr	r3, [r7, #4]
 8011858:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801185a:	697a      	ldr	r2, [r7, #20]
 801185c:	1ad2      	subs	r2, r2, r3
 801185e:	687b      	ldr	r3, [r7, #4]
 8011860:	6a1b      	ldr	r3, [r3, #32]
 8011862:	429a      	cmp	r2, r3
 8011864:	d217      	bcs.n	8011896 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8011866:	687b      	ldr	r3, [r7, #4]
 8011868:	789b      	ldrb	r3, [r3, #2]
 801186a:	613b      	str	r3, [r7, #16]
 801186c:	e010      	b.n	8011890 <sync_window+0x78>
					wsect += fs->fsize;
 801186e:	687b      	ldr	r3, [r7, #4]
 8011870:	6a1b      	ldr	r3, [r3, #32]
 8011872:	697a      	ldr	r2, [r7, #20]
 8011874:	4413      	add	r3, r2
 8011876:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8011878:	687b      	ldr	r3, [r7, #4]
 801187a:	7858      	ldrb	r0, [r3, #1]
 801187c:	687b      	ldr	r3, [r7, #4]
 801187e:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8011882:	2301      	movs	r3, #1
 8011884:	697a      	ldr	r2, [r7, #20]
 8011886:	f7ff fd1d 	bl	80112c4 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 801188a:	693b      	ldr	r3, [r7, #16]
 801188c:	3b01      	subs	r3, #1
 801188e:	613b      	str	r3, [r7, #16]
 8011890:	693b      	ldr	r3, [r7, #16]
 8011892:	2b01      	cmp	r3, #1
 8011894:	d8eb      	bhi.n	801186e <sync_window+0x56>
				}
			}
		}
	}
	return res;
 8011896:	7bfb      	ldrb	r3, [r7, #15]
}
 8011898:	4618      	mov	r0, r3
 801189a:	3718      	adds	r7, #24
 801189c:	46bd      	mov	sp, r7
 801189e:	bd80      	pop	{r7, pc}

080118a0 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 80118a0:	b580      	push	{r7, lr}
 80118a2:	b084      	sub	sp, #16
 80118a4:	af00      	add	r7, sp, #0
 80118a6:	6078      	str	r0, [r7, #4]
 80118a8:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 80118aa:	2300      	movs	r3, #0
 80118ac:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 80118ae:	687b      	ldr	r3, [r7, #4]
 80118b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80118b2:	683a      	ldr	r2, [r7, #0]
 80118b4:	429a      	cmp	r2, r3
 80118b6:	d01b      	beq.n	80118f0 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 80118b8:	6878      	ldr	r0, [r7, #4]
 80118ba:	f7ff ffad 	bl	8011818 <sync_window>
 80118be:	4603      	mov	r3, r0
 80118c0:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 80118c2:	7bfb      	ldrb	r3, [r7, #15]
 80118c4:	2b00      	cmp	r3, #0
 80118c6:	d113      	bne.n	80118f0 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 80118c8:	687b      	ldr	r3, [r7, #4]
 80118ca:	7858      	ldrb	r0, [r3, #1]
 80118cc:	687b      	ldr	r3, [r7, #4]
 80118ce:	f103 0138 	add.w	r1, r3, #56	; 0x38
 80118d2:	2301      	movs	r3, #1
 80118d4:	683a      	ldr	r2, [r7, #0]
 80118d6:	f7ff fcd5 	bl	8011284 <disk_read>
 80118da:	4603      	mov	r3, r0
 80118dc:	2b00      	cmp	r3, #0
 80118de:	d004      	beq.n	80118ea <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 80118e0:	f04f 33ff 	mov.w	r3, #4294967295
 80118e4:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 80118e6:	2301      	movs	r3, #1
 80118e8:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 80118ea:	687b      	ldr	r3, [r7, #4]
 80118ec:	683a      	ldr	r2, [r7, #0]
 80118ee:	635a      	str	r2, [r3, #52]	; 0x34
		}
	}
	return res;
 80118f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80118f2:	4618      	mov	r0, r3
 80118f4:	3710      	adds	r7, #16
 80118f6:	46bd      	mov	sp, r7
 80118f8:	bd80      	pop	{r7, pc}
	...

080118fc <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 80118fc:	b580      	push	{r7, lr}
 80118fe:	b084      	sub	sp, #16
 8011900:	af00      	add	r7, sp, #0
 8011902:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8011904:	6878      	ldr	r0, [r7, #4]
 8011906:	f7ff ff87 	bl	8011818 <sync_window>
 801190a:	4603      	mov	r3, r0
 801190c:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 801190e:	7bfb      	ldrb	r3, [r7, #15]
 8011910:	2b00      	cmp	r3, #0
 8011912:	d159      	bne.n	80119c8 <sync_fs+0xcc>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8011914:	687b      	ldr	r3, [r7, #4]
 8011916:	781b      	ldrb	r3, [r3, #0]
 8011918:	2b03      	cmp	r3, #3
 801191a:	d149      	bne.n	80119b0 <sync_fs+0xb4>
 801191c:	687b      	ldr	r3, [r7, #4]
 801191e:	791b      	ldrb	r3, [r3, #4]
 8011920:	2b01      	cmp	r3, #1
 8011922:	d145      	bne.n	80119b0 <sync_fs+0xb4>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8011924:	687b      	ldr	r3, [r7, #4]
 8011926:	f103 0038 	add.w	r0, r3, #56	; 0x38
 801192a:	687b      	ldr	r3, [r7, #4]
 801192c:	899b      	ldrh	r3, [r3, #12]
 801192e:	461a      	mov	r2, r3
 8011930:	2100      	movs	r1, #0
 8011932:	f7ff fda8 	bl	8011486 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8011936:	687b      	ldr	r3, [r7, #4]
 8011938:	3338      	adds	r3, #56	; 0x38
 801193a:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 801193e:	f64a 2155 	movw	r1, #43605	; 0xaa55
 8011942:	4618      	mov	r0, r3
 8011944:	f7ff fd37 	bl	80113b6 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 8011948:	687b      	ldr	r3, [r7, #4]
 801194a:	3338      	adds	r3, #56	; 0x38
 801194c:	4921      	ldr	r1, [pc, #132]	; (80119d4 <sync_fs+0xd8>)
 801194e:	4618      	mov	r0, r3
 8011950:	f7ff fd4c 	bl	80113ec <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 8011954:	687b      	ldr	r3, [r7, #4]
 8011956:	3338      	adds	r3, #56	; 0x38
 8011958:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 801195c:	491e      	ldr	r1, [pc, #120]	; (80119d8 <sync_fs+0xdc>)
 801195e:	4618      	mov	r0, r3
 8011960:	f7ff fd44 	bl	80113ec <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 8011964:	687b      	ldr	r3, [r7, #4]
 8011966:	3338      	adds	r3, #56	; 0x38
 8011968:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 801196c:	687b      	ldr	r3, [r7, #4]
 801196e:	695b      	ldr	r3, [r3, #20]
 8011970:	4619      	mov	r1, r3
 8011972:	4610      	mov	r0, r2
 8011974:	f7ff fd3a 	bl	80113ec <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 8011978:	687b      	ldr	r3, [r7, #4]
 801197a:	3338      	adds	r3, #56	; 0x38
 801197c:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 8011980:	687b      	ldr	r3, [r7, #4]
 8011982:	691b      	ldr	r3, [r3, #16]
 8011984:	4619      	mov	r1, r3
 8011986:	4610      	mov	r0, r2
 8011988:	f7ff fd30 	bl	80113ec <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 801198c:	687b      	ldr	r3, [r7, #4]
 801198e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011990:	1c5a      	adds	r2, r3, #1
 8011992:	687b      	ldr	r3, [r7, #4]
 8011994:	635a      	str	r2, [r3, #52]	; 0x34
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8011996:	687b      	ldr	r3, [r7, #4]
 8011998:	7858      	ldrb	r0, [r3, #1]
 801199a:	687b      	ldr	r3, [r7, #4]
 801199c:	f103 0138 	add.w	r1, r3, #56	; 0x38
 80119a0:	687b      	ldr	r3, [r7, #4]
 80119a2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80119a4:	2301      	movs	r3, #1
 80119a6:	f7ff fc8d 	bl	80112c4 <disk_write>
			fs->fsi_flag = 0;
 80119aa:	687b      	ldr	r3, [r7, #4]
 80119ac:	2200      	movs	r2, #0
 80119ae:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 80119b0:	687b      	ldr	r3, [r7, #4]
 80119b2:	785b      	ldrb	r3, [r3, #1]
 80119b4:	2200      	movs	r2, #0
 80119b6:	2100      	movs	r1, #0
 80119b8:	4618      	mov	r0, r3
 80119ba:	f7ff fca3 	bl	8011304 <disk_ioctl>
 80119be:	4603      	mov	r3, r0
 80119c0:	2b00      	cmp	r3, #0
 80119c2:	d001      	beq.n	80119c8 <sync_fs+0xcc>
 80119c4:	2301      	movs	r3, #1
 80119c6:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 80119c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80119ca:	4618      	mov	r0, r3
 80119cc:	3710      	adds	r7, #16
 80119ce:	46bd      	mov	sp, r7
 80119d0:	bd80      	pop	{r7, pc}
 80119d2:	bf00      	nop
 80119d4:	41615252 	.word	0x41615252
 80119d8:	61417272 	.word	0x61417272

080119dc <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 80119dc:	b480      	push	{r7}
 80119de:	b083      	sub	sp, #12
 80119e0:	af00      	add	r7, sp, #0
 80119e2:	6078      	str	r0, [r7, #4]
 80119e4:	6039      	str	r1, [r7, #0]
	clst -= 2;
 80119e6:	683b      	ldr	r3, [r7, #0]
 80119e8:	3b02      	subs	r3, #2
 80119ea:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 80119ec:	687b      	ldr	r3, [r7, #4]
 80119ee:	69db      	ldr	r3, [r3, #28]
 80119f0:	3b02      	subs	r3, #2
 80119f2:	683a      	ldr	r2, [r7, #0]
 80119f4:	429a      	cmp	r2, r3
 80119f6:	d301      	bcc.n	80119fc <clust2sect+0x20>
 80119f8:	2300      	movs	r3, #0
 80119fa:	e008      	b.n	8011a0e <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 80119fc:	687b      	ldr	r3, [r7, #4]
 80119fe:	895b      	ldrh	r3, [r3, #10]
 8011a00:	461a      	mov	r2, r3
 8011a02:	683b      	ldr	r3, [r7, #0]
 8011a04:	fb03 f202 	mul.w	r2, r3, r2
 8011a08:	687b      	ldr	r3, [r7, #4]
 8011a0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011a0c:	4413      	add	r3, r2
}
 8011a0e:	4618      	mov	r0, r3
 8011a10:	370c      	adds	r7, #12
 8011a12:	46bd      	mov	sp, r7
 8011a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a18:	4770      	bx	lr

08011a1a <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 8011a1a:	b580      	push	{r7, lr}
 8011a1c:	b086      	sub	sp, #24
 8011a1e:	af00      	add	r7, sp, #0
 8011a20:	6078      	str	r0, [r7, #4]
 8011a22:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8011a24:	687b      	ldr	r3, [r7, #4]
 8011a26:	681b      	ldr	r3, [r3, #0]
 8011a28:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8011a2a:	683b      	ldr	r3, [r7, #0]
 8011a2c:	2b01      	cmp	r3, #1
 8011a2e:	d904      	bls.n	8011a3a <get_fat+0x20>
 8011a30:	693b      	ldr	r3, [r7, #16]
 8011a32:	69db      	ldr	r3, [r3, #28]
 8011a34:	683a      	ldr	r2, [r7, #0]
 8011a36:	429a      	cmp	r2, r3
 8011a38:	d302      	bcc.n	8011a40 <get_fat+0x26>
		val = 1;	/* Internal error */
 8011a3a:	2301      	movs	r3, #1
 8011a3c:	617b      	str	r3, [r7, #20]
 8011a3e:	e0b7      	b.n	8011bb0 <get_fat+0x196>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8011a40:	f04f 33ff 	mov.w	r3, #4294967295
 8011a44:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8011a46:	693b      	ldr	r3, [r7, #16]
 8011a48:	781b      	ldrb	r3, [r3, #0]
 8011a4a:	2b02      	cmp	r3, #2
 8011a4c:	d05a      	beq.n	8011b04 <get_fat+0xea>
 8011a4e:	2b03      	cmp	r3, #3
 8011a50:	d07d      	beq.n	8011b4e <get_fat+0x134>
 8011a52:	2b01      	cmp	r3, #1
 8011a54:	f040 80a2 	bne.w	8011b9c <get_fat+0x182>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8011a58:	683b      	ldr	r3, [r7, #0]
 8011a5a:	60fb      	str	r3, [r7, #12]
 8011a5c:	68fb      	ldr	r3, [r7, #12]
 8011a5e:	085b      	lsrs	r3, r3, #1
 8011a60:	68fa      	ldr	r2, [r7, #12]
 8011a62:	4413      	add	r3, r2
 8011a64:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8011a66:	693b      	ldr	r3, [r7, #16]
 8011a68:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8011a6a:	693b      	ldr	r3, [r7, #16]
 8011a6c:	899b      	ldrh	r3, [r3, #12]
 8011a6e:	4619      	mov	r1, r3
 8011a70:	68fb      	ldr	r3, [r7, #12]
 8011a72:	fbb3 f3f1 	udiv	r3, r3, r1
 8011a76:	4413      	add	r3, r2
 8011a78:	4619      	mov	r1, r3
 8011a7a:	6938      	ldr	r0, [r7, #16]
 8011a7c:	f7ff ff10 	bl	80118a0 <move_window>
 8011a80:	4603      	mov	r3, r0
 8011a82:	2b00      	cmp	r3, #0
 8011a84:	f040 808d 	bne.w	8011ba2 <get_fat+0x188>
			wc = fs->win[bc++ % SS(fs)];
 8011a88:	68fb      	ldr	r3, [r7, #12]
 8011a8a:	1c5a      	adds	r2, r3, #1
 8011a8c:	60fa      	str	r2, [r7, #12]
 8011a8e:	693a      	ldr	r2, [r7, #16]
 8011a90:	8992      	ldrh	r2, [r2, #12]
 8011a92:	fbb3 f1f2 	udiv	r1, r3, r2
 8011a96:	fb02 f201 	mul.w	r2, r2, r1
 8011a9a:	1a9b      	subs	r3, r3, r2
 8011a9c:	693a      	ldr	r2, [r7, #16]
 8011a9e:	4413      	add	r3, r2
 8011aa0:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8011aa4:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8011aa6:	693b      	ldr	r3, [r7, #16]
 8011aa8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8011aaa:	693b      	ldr	r3, [r7, #16]
 8011aac:	899b      	ldrh	r3, [r3, #12]
 8011aae:	4619      	mov	r1, r3
 8011ab0:	68fb      	ldr	r3, [r7, #12]
 8011ab2:	fbb3 f3f1 	udiv	r3, r3, r1
 8011ab6:	4413      	add	r3, r2
 8011ab8:	4619      	mov	r1, r3
 8011aba:	6938      	ldr	r0, [r7, #16]
 8011abc:	f7ff fef0 	bl	80118a0 <move_window>
 8011ac0:	4603      	mov	r3, r0
 8011ac2:	2b00      	cmp	r3, #0
 8011ac4:	d16f      	bne.n	8011ba6 <get_fat+0x18c>
			wc |= fs->win[bc % SS(fs)] << 8;
 8011ac6:	693b      	ldr	r3, [r7, #16]
 8011ac8:	899b      	ldrh	r3, [r3, #12]
 8011aca:	461a      	mov	r2, r3
 8011acc:	68fb      	ldr	r3, [r7, #12]
 8011ace:	fbb3 f1f2 	udiv	r1, r3, r2
 8011ad2:	fb02 f201 	mul.w	r2, r2, r1
 8011ad6:	1a9b      	subs	r3, r3, r2
 8011ad8:	693a      	ldr	r2, [r7, #16]
 8011ada:	4413      	add	r3, r2
 8011adc:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8011ae0:	021b      	lsls	r3, r3, #8
 8011ae2:	461a      	mov	r2, r3
 8011ae4:	68bb      	ldr	r3, [r7, #8]
 8011ae6:	4313      	orrs	r3, r2
 8011ae8:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8011aea:	683b      	ldr	r3, [r7, #0]
 8011aec:	f003 0301 	and.w	r3, r3, #1
 8011af0:	2b00      	cmp	r3, #0
 8011af2:	d002      	beq.n	8011afa <get_fat+0xe0>
 8011af4:	68bb      	ldr	r3, [r7, #8]
 8011af6:	091b      	lsrs	r3, r3, #4
 8011af8:	e002      	b.n	8011b00 <get_fat+0xe6>
 8011afa:	68bb      	ldr	r3, [r7, #8]
 8011afc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8011b00:	617b      	str	r3, [r7, #20]
			break;
 8011b02:	e055      	b.n	8011bb0 <get_fat+0x196>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8011b04:	693b      	ldr	r3, [r7, #16]
 8011b06:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8011b08:	693b      	ldr	r3, [r7, #16]
 8011b0a:	899b      	ldrh	r3, [r3, #12]
 8011b0c:	085b      	lsrs	r3, r3, #1
 8011b0e:	b29b      	uxth	r3, r3
 8011b10:	4619      	mov	r1, r3
 8011b12:	683b      	ldr	r3, [r7, #0]
 8011b14:	fbb3 f3f1 	udiv	r3, r3, r1
 8011b18:	4413      	add	r3, r2
 8011b1a:	4619      	mov	r1, r3
 8011b1c:	6938      	ldr	r0, [r7, #16]
 8011b1e:	f7ff febf 	bl	80118a0 <move_window>
 8011b22:	4603      	mov	r3, r0
 8011b24:	2b00      	cmp	r3, #0
 8011b26:	d140      	bne.n	8011baa <get_fat+0x190>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8011b28:	693b      	ldr	r3, [r7, #16]
 8011b2a:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8011b2e:	683b      	ldr	r3, [r7, #0]
 8011b30:	005b      	lsls	r3, r3, #1
 8011b32:	693a      	ldr	r2, [r7, #16]
 8011b34:	8992      	ldrh	r2, [r2, #12]
 8011b36:	fbb3 f0f2 	udiv	r0, r3, r2
 8011b3a:	fb02 f200 	mul.w	r2, r2, r0
 8011b3e:	1a9b      	subs	r3, r3, r2
 8011b40:	440b      	add	r3, r1
 8011b42:	4618      	mov	r0, r3
 8011b44:	f7ff fbfc 	bl	8011340 <ld_word>
 8011b48:	4603      	mov	r3, r0
 8011b4a:	617b      	str	r3, [r7, #20]
			break;
 8011b4c:	e030      	b.n	8011bb0 <get_fat+0x196>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8011b4e:	693b      	ldr	r3, [r7, #16]
 8011b50:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8011b52:	693b      	ldr	r3, [r7, #16]
 8011b54:	899b      	ldrh	r3, [r3, #12]
 8011b56:	089b      	lsrs	r3, r3, #2
 8011b58:	b29b      	uxth	r3, r3
 8011b5a:	4619      	mov	r1, r3
 8011b5c:	683b      	ldr	r3, [r7, #0]
 8011b5e:	fbb3 f3f1 	udiv	r3, r3, r1
 8011b62:	4413      	add	r3, r2
 8011b64:	4619      	mov	r1, r3
 8011b66:	6938      	ldr	r0, [r7, #16]
 8011b68:	f7ff fe9a 	bl	80118a0 <move_window>
 8011b6c:	4603      	mov	r3, r0
 8011b6e:	2b00      	cmp	r3, #0
 8011b70:	d11d      	bne.n	8011bae <get_fat+0x194>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8011b72:	693b      	ldr	r3, [r7, #16]
 8011b74:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8011b78:	683b      	ldr	r3, [r7, #0]
 8011b7a:	009b      	lsls	r3, r3, #2
 8011b7c:	693a      	ldr	r2, [r7, #16]
 8011b7e:	8992      	ldrh	r2, [r2, #12]
 8011b80:	fbb3 f0f2 	udiv	r0, r3, r2
 8011b84:	fb02 f200 	mul.w	r2, r2, r0
 8011b88:	1a9b      	subs	r3, r3, r2
 8011b8a:	440b      	add	r3, r1
 8011b8c:	4618      	mov	r0, r3
 8011b8e:	f7ff fbef 	bl	8011370 <ld_dword>
 8011b92:	4603      	mov	r3, r0
 8011b94:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8011b98:	617b      	str	r3, [r7, #20]
			break;
 8011b9a:	e009      	b.n	8011bb0 <get_fat+0x196>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 8011b9c:	2301      	movs	r3, #1
 8011b9e:	617b      	str	r3, [r7, #20]
 8011ba0:	e006      	b.n	8011bb0 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8011ba2:	bf00      	nop
 8011ba4:	e004      	b.n	8011bb0 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8011ba6:	bf00      	nop
 8011ba8:	e002      	b.n	8011bb0 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8011baa:	bf00      	nop
 8011bac:	e000      	b.n	8011bb0 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8011bae:	bf00      	nop
		}
	}

	return val;
 8011bb0:	697b      	ldr	r3, [r7, #20]
}
 8011bb2:	4618      	mov	r0, r3
 8011bb4:	3718      	adds	r7, #24
 8011bb6:	46bd      	mov	sp, r7
 8011bb8:	bd80      	pop	{r7, pc}

08011bba <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 8011bba:	b590      	push	{r4, r7, lr}
 8011bbc:	b089      	sub	sp, #36	; 0x24
 8011bbe:	af00      	add	r7, sp, #0
 8011bc0:	60f8      	str	r0, [r7, #12]
 8011bc2:	60b9      	str	r1, [r7, #8]
 8011bc4:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8011bc6:	2302      	movs	r3, #2
 8011bc8:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8011bca:	68bb      	ldr	r3, [r7, #8]
 8011bcc:	2b01      	cmp	r3, #1
 8011bce:	f240 8106 	bls.w	8011dde <put_fat+0x224>
 8011bd2:	68fb      	ldr	r3, [r7, #12]
 8011bd4:	69db      	ldr	r3, [r3, #28]
 8011bd6:	68ba      	ldr	r2, [r7, #8]
 8011bd8:	429a      	cmp	r2, r3
 8011bda:	f080 8100 	bcs.w	8011dde <put_fat+0x224>
		switch (fs->fs_type) {
 8011bde:	68fb      	ldr	r3, [r7, #12]
 8011be0:	781b      	ldrb	r3, [r3, #0]
 8011be2:	2b02      	cmp	r3, #2
 8011be4:	f000 8088 	beq.w	8011cf8 <put_fat+0x13e>
 8011be8:	2b03      	cmp	r3, #3
 8011bea:	f000 80b0 	beq.w	8011d4e <put_fat+0x194>
 8011bee:	2b01      	cmp	r3, #1
 8011bf0:	f040 80f5 	bne.w	8011dde <put_fat+0x224>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8011bf4:	68bb      	ldr	r3, [r7, #8]
 8011bf6:	61bb      	str	r3, [r7, #24]
 8011bf8:	69bb      	ldr	r3, [r7, #24]
 8011bfa:	085b      	lsrs	r3, r3, #1
 8011bfc:	69ba      	ldr	r2, [r7, #24]
 8011bfe:	4413      	add	r3, r2
 8011c00:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8011c02:	68fb      	ldr	r3, [r7, #12]
 8011c04:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8011c06:	68fb      	ldr	r3, [r7, #12]
 8011c08:	899b      	ldrh	r3, [r3, #12]
 8011c0a:	4619      	mov	r1, r3
 8011c0c:	69bb      	ldr	r3, [r7, #24]
 8011c0e:	fbb3 f3f1 	udiv	r3, r3, r1
 8011c12:	4413      	add	r3, r2
 8011c14:	4619      	mov	r1, r3
 8011c16:	68f8      	ldr	r0, [r7, #12]
 8011c18:	f7ff fe42 	bl	80118a0 <move_window>
 8011c1c:	4603      	mov	r3, r0
 8011c1e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8011c20:	7ffb      	ldrb	r3, [r7, #31]
 8011c22:	2b00      	cmp	r3, #0
 8011c24:	f040 80d4 	bne.w	8011dd0 <put_fat+0x216>
			p = fs->win + bc++ % SS(fs);
 8011c28:	68fb      	ldr	r3, [r7, #12]
 8011c2a:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8011c2e:	69bb      	ldr	r3, [r7, #24]
 8011c30:	1c5a      	adds	r2, r3, #1
 8011c32:	61ba      	str	r2, [r7, #24]
 8011c34:	68fa      	ldr	r2, [r7, #12]
 8011c36:	8992      	ldrh	r2, [r2, #12]
 8011c38:	fbb3 f0f2 	udiv	r0, r3, r2
 8011c3c:	fb02 f200 	mul.w	r2, r2, r0
 8011c40:	1a9b      	subs	r3, r3, r2
 8011c42:	440b      	add	r3, r1
 8011c44:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8011c46:	68bb      	ldr	r3, [r7, #8]
 8011c48:	f003 0301 	and.w	r3, r3, #1
 8011c4c:	2b00      	cmp	r3, #0
 8011c4e:	d00d      	beq.n	8011c6c <put_fat+0xb2>
 8011c50:	697b      	ldr	r3, [r7, #20]
 8011c52:	781b      	ldrb	r3, [r3, #0]
 8011c54:	b25b      	sxtb	r3, r3
 8011c56:	f003 030f 	and.w	r3, r3, #15
 8011c5a:	b25a      	sxtb	r2, r3
 8011c5c:	687b      	ldr	r3, [r7, #4]
 8011c5e:	b2db      	uxtb	r3, r3
 8011c60:	011b      	lsls	r3, r3, #4
 8011c62:	b25b      	sxtb	r3, r3
 8011c64:	4313      	orrs	r3, r2
 8011c66:	b25b      	sxtb	r3, r3
 8011c68:	b2db      	uxtb	r3, r3
 8011c6a:	e001      	b.n	8011c70 <put_fat+0xb6>
 8011c6c:	687b      	ldr	r3, [r7, #4]
 8011c6e:	b2db      	uxtb	r3, r3
 8011c70:	697a      	ldr	r2, [r7, #20]
 8011c72:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8011c74:	68fb      	ldr	r3, [r7, #12]
 8011c76:	2201      	movs	r2, #1
 8011c78:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8011c7a:	68fb      	ldr	r3, [r7, #12]
 8011c7c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8011c7e:	68fb      	ldr	r3, [r7, #12]
 8011c80:	899b      	ldrh	r3, [r3, #12]
 8011c82:	4619      	mov	r1, r3
 8011c84:	69bb      	ldr	r3, [r7, #24]
 8011c86:	fbb3 f3f1 	udiv	r3, r3, r1
 8011c8a:	4413      	add	r3, r2
 8011c8c:	4619      	mov	r1, r3
 8011c8e:	68f8      	ldr	r0, [r7, #12]
 8011c90:	f7ff fe06 	bl	80118a0 <move_window>
 8011c94:	4603      	mov	r3, r0
 8011c96:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8011c98:	7ffb      	ldrb	r3, [r7, #31]
 8011c9a:	2b00      	cmp	r3, #0
 8011c9c:	f040 809a 	bne.w	8011dd4 <put_fat+0x21a>
			p = fs->win + bc % SS(fs);
 8011ca0:	68fb      	ldr	r3, [r7, #12]
 8011ca2:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8011ca6:	68fb      	ldr	r3, [r7, #12]
 8011ca8:	899b      	ldrh	r3, [r3, #12]
 8011caa:	461a      	mov	r2, r3
 8011cac:	69bb      	ldr	r3, [r7, #24]
 8011cae:	fbb3 f0f2 	udiv	r0, r3, r2
 8011cb2:	fb02 f200 	mul.w	r2, r2, r0
 8011cb6:	1a9b      	subs	r3, r3, r2
 8011cb8:	440b      	add	r3, r1
 8011cba:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8011cbc:	68bb      	ldr	r3, [r7, #8]
 8011cbe:	f003 0301 	and.w	r3, r3, #1
 8011cc2:	2b00      	cmp	r3, #0
 8011cc4:	d003      	beq.n	8011cce <put_fat+0x114>
 8011cc6:	687b      	ldr	r3, [r7, #4]
 8011cc8:	091b      	lsrs	r3, r3, #4
 8011cca:	b2db      	uxtb	r3, r3
 8011ccc:	e00e      	b.n	8011cec <put_fat+0x132>
 8011cce:	697b      	ldr	r3, [r7, #20]
 8011cd0:	781b      	ldrb	r3, [r3, #0]
 8011cd2:	b25b      	sxtb	r3, r3
 8011cd4:	f023 030f 	bic.w	r3, r3, #15
 8011cd8:	b25a      	sxtb	r2, r3
 8011cda:	687b      	ldr	r3, [r7, #4]
 8011cdc:	0a1b      	lsrs	r3, r3, #8
 8011cde:	b25b      	sxtb	r3, r3
 8011ce0:	f003 030f 	and.w	r3, r3, #15
 8011ce4:	b25b      	sxtb	r3, r3
 8011ce6:	4313      	orrs	r3, r2
 8011ce8:	b25b      	sxtb	r3, r3
 8011cea:	b2db      	uxtb	r3, r3
 8011cec:	697a      	ldr	r2, [r7, #20]
 8011cee:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8011cf0:	68fb      	ldr	r3, [r7, #12]
 8011cf2:	2201      	movs	r2, #1
 8011cf4:	70da      	strb	r2, [r3, #3]
			break;
 8011cf6:	e072      	b.n	8011dde <put_fat+0x224>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8011cf8:	68fb      	ldr	r3, [r7, #12]
 8011cfa:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8011cfc:	68fb      	ldr	r3, [r7, #12]
 8011cfe:	899b      	ldrh	r3, [r3, #12]
 8011d00:	085b      	lsrs	r3, r3, #1
 8011d02:	b29b      	uxth	r3, r3
 8011d04:	4619      	mov	r1, r3
 8011d06:	68bb      	ldr	r3, [r7, #8]
 8011d08:	fbb3 f3f1 	udiv	r3, r3, r1
 8011d0c:	4413      	add	r3, r2
 8011d0e:	4619      	mov	r1, r3
 8011d10:	68f8      	ldr	r0, [r7, #12]
 8011d12:	f7ff fdc5 	bl	80118a0 <move_window>
 8011d16:	4603      	mov	r3, r0
 8011d18:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8011d1a:	7ffb      	ldrb	r3, [r7, #31]
 8011d1c:	2b00      	cmp	r3, #0
 8011d1e:	d15b      	bne.n	8011dd8 <put_fat+0x21e>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8011d20:	68fb      	ldr	r3, [r7, #12]
 8011d22:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8011d26:	68bb      	ldr	r3, [r7, #8]
 8011d28:	005b      	lsls	r3, r3, #1
 8011d2a:	68fa      	ldr	r2, [r7, #12]
 8011d2c:	8992      	ldrh	r2, [r2, #12]
 8011d2e:	fbb3 f0f2 	udiv	r0, r3, r2
 8011d32:	fb02 f200 	mul.w	r2, r2, r0
 8011d36:	1a9b      	subs	r3, r3, r2
 8011d38:	440b      	add	r3, r1
 8011d3a:	687a      	ldr	r2, [r7, #4]
 8011d3c:	b292      	uxth	r2, r2
 8011d3e:	4611      	mov	r1, r2
 8011d40:	4618      	mov	r0, r3
 8011d42:	f7ff fb38 	bl	80113b6 <st_word>
			fs->wflag = 1;
 8011d46:	68fb      	ldr	r3, [r7, #12]
 8011d48:	2201      	movs	r2, #1
 8011d4a:	70da      	strb	r2, [r3, #3]
			break;
 8011d4c:	e047      	b.n	8011dde <put_fat+0x224>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8011d4e:	68fb      	ldr	r3, [r7, #12]
 8011d50:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8011d52:	68fb      	ldr	r3, [r7, #12]
 8011d54:	899b      	ldrh	r3, [r3, #12]
 8011d56:	089b      	lsrs	r3, r3, #2
 8011d58:	b29b      	uxth	r3, r3
 8011d5a:	4619      	mov	r1, r3
 8011d5c:	68bb      	ldr	r3, [r7, #8]
 8011d5e:	fbb3 f3f1 	udiv	r3, r3, r1
 8011d62:	4413      	add	r3, r2
 8011d64:	4619      	mov	r1, r3
 8011d66:	68f8      	ldr	r0, [r7, #12]
 8011d68:	f7ff fd9a 	bl	80118a0 <move_window>
 8011d6c:	4603      	mov	r3, r0
 8011d6e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8011d70:	7ffb      	ldrb	r3, [r7, #31]
 8011d72:	2b00      	cmp	r3, #0
 8011d74:	d132      	bne.n	8011ddc <put_fat+0x222>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8011d76:	687b      	ldr	r3, [r7, #4]
 8011d78:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 8011d7c:	68fb      	ldr	r3, [r7, #12]
 8011d7e:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8011d82:	68bb      	ldr	r3, [r7, #8]
 8011d84:	009b      	lsls	r3, r3, #2
 8011d86:	68fa      	ldr	r2, [r7, #12]
 8011d88:	8992      	ldrh	r2, [r2, #12]
 8011d8a:	fbb3 f0f2 	udiv	r0, r3, r2
 8011d8e:	fb02 f200 	mul.w	r2, r2, r0
 8011d92:	1a9b      	subs	r3, r3, r2
 8011d94:	440b      	add	r3, r1
 8011d96:	4618      	mov	r0, r3
 8011d98:	f7ff faea 	bl	8011370 <ld_dword>
 8011d9c:	4603      	mov	r3, r0
 8011d9e:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8011da2:	4323      	orrs	r3, r4
 8011da4:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8011da6:	68fb      	ldr	r3, [r7, #12]
 8011da8:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8011dac:	68bb      	ldr	r3, [r7, #8]
 8011dae:	009b      	lsls	r3, r3, #2
 8011db0:	68fa      	ldr	r2, [r7, #12]
 8011db2:	8992      	ldrh	r2, [r2, #12]
 8011db4:	fbb3 f0f2 	udiv	r0, r3, r2
 8011db8:	fb02 f200 	mul.w	r2, r2, r0
 8011dbc:	1a9b      	subs	r3, r3, r2
 8011dbe:	440b      	add	r3, r1
 8011dc0:	6879      	ldr	r1, [r7, #4]
 8011dc2:	4618      	mov	r0, r3
 8011dc4:	f7ff fb12 	bl	80113ec <st_dword>
			fs->wflag = 1;
 8011dc8:	68fb      	ldr	r3, [r7, #12]
 8011dca:	2201      	movs	r2, #1
 8011dcc:	70da      	strb	r2, [r3, #3]
			break;
 8011dce:	e006      	b.n	8011dde <put_fat+0x224>
			if (res != FR_OK) break;
 8011dd0:	bf00      	nop
 8011dd2:	e004      	b.n	8011dde <put_fat+0x224>
			if (res != FR_OK) break;
 8011dd4:	bf00      	nop
 8011dd6:	e002      	b.n	8011dde <put_fat+0x224>
			if (res != FR_OK) break;
 8011dd8:	bf00      	nop
 8011dda:	e000      	b.n	8011dde <put_fat+0x224>
			if (res != FR_OK) break;
 8011ddc:	bf00      	nop
		}
	}
	return res;
 8011dde:	7ffb      	ldrb	r3, [r7, #31]
}
 8011de0:	4618      	mov	r0, r3
 8011de2:	3724      	adds	r7, #36	; 0x24
 8011de4:	46bd      	mov	sp, r7
 8011de6:	bd90      	pop	{r4, r7, pc}

08011de8 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 8011de8:	b580      	push	{r7, lr}
 8011dea:	b088      	sub	sp, #32
 8011dec:	af00      	add	r7, sp, #0
 8011dee:	60f8      	str	r0, [r7, #12]
 8011df0:	60b9      	str	r1, [r7, #8]
 8011df2:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 8011df4:	2300      	movs	r3, #0
 8011df6:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 8011df8:	68fb      	ldr	r3, [r7, #12]
 8011dfa:	681b      	ldr	r3, [r3, #0]
 8011dfc:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8011dfe:	68bb      	ldr	r3, [r7, #8]
 8011e00:	2b01      	cmp	r3, #1
 8011e02:	d904      	bls.n	8011e0e <remove_chain+0x26>
 8011e04:	69bb      	ldr	r3, [r7, #24]
 8011e06:	69db      	ldr	r3, [r3, #28]
 8011e08:	68ba      	ldr	r2, [r7, #8]
 8011e0a:	429a      	cmp	r2, r3
 8011e0c:	d301      	bcc.n	8011e12 <remove_chain+0x2a>
 8011e0e:	2302      	movs	r3, #2
 8011e10:	e04b      	b.n	8011eaa <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8011e12:	687b      	ldr	r3, [r7, #4]
 8011e14:	2b00      	cmp	r3, #0
 8011e16:	d00c      	beq.n	8011e32 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8011e18:	f04f 32ff 	mov.w	r2, #4294967295
 8011e1c:	6879      	ldr	r1, [r7, #4]
 8011e1e:	69b8      	ldr	r0, [r7, #24]
 8011e20:	f7ff fecb 	bl	8011bba <put_fat>
 8011e24:	4603      	mov	r3, r0
 8011e26:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 8011e28:	7ffb      	ldrb	r3, [r7, #31]
 8011e2a:	2b00      	cmp	r3, #0
 8011e2c:	d001      	beq.n	8011e32 <remove_chain+0x4a>
 8011e2e:	7ffb      	ldrb	r3, [r7, #31]
 8011e30:	e03b      	b.n	8011eaa <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8011e32:	68b9      	ldr	r1, [r7, #8]
 8011e34:	68f8      	ldr	r0, [r7, #12]
 8011e36:	f7ff fdf0 	bl	8011a1a <get_fat>
 8011e3a:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8011e3c:	697b      	ldr	r3, [r7, #20]
 8011e3e:	2b00      	cmp	r3, #0
 8011e40:	d031      	beq.n	8011ea6 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8011e42:	697b      	ldr	r3, [r7, #20]
 8011e44:	2b01      	cmp	r3, #1
 8011e46:	d101      	bne.n	8011e4c <remove_chain+0x64>
 8011e48:	2302      	movs	r3, #2
 8011e4a:	e02e      	b.n	8011eaa <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8011e4c:	697b      	ldr	r3, [r7, #20]
 8011e4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011e52:	d101      	bne.n	8011e58 <remove_chain+0x70>
 8011e54:	2301      	movs	r3, #1
 8011e56:	e028      	b.n	8011eaa <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8011e58:	2200      	movs	r2, #0
 8011e5a:	68b9      	ldr	r1, [r7, #8]
 8011e5c:	69b8      	ldr	r0, [r7, #24]
 8011e5e:	f7ff feac 	bl	8011bba <put_fat>
 8011e62:	4603      	mov	r3, r0
 8011e64:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 8011e66:	7ffb      	ldrb	r3, [r7, #31]
 8011e68:	2b00      	cmp	r3, #0
 8011e6a:	d001      	beq.n	8011e70 <remove_chain+0x88>
 8011e6c:	7ffb      	ldrb	r3, [r7, #31]
 8011e6e:	e01c      	b.n	8011eaa <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8011e70:	69bb      	ldr	r3, [r7, #24]
 8011e72:	695a      	ldr	r2, [r3, #20]
 8011e74:	69bb      	ldr	r3, [r7, #24]
 8011e76:	69db      	ldr	r3, [r3, #28]
 8011e78:	3b02      	subs	r3, #2
 8011e7a:	429a      	cmp	r2, r3
 8011e7c:	d20b      	bcs.n	8011e96 <remove_chain+0xae>
			fs->free_clst++;
 8011e7e:	69bb      	ldr	r3, [r7, #24]
 8011e80:	695b      	ldr	r3, [r3, #20]
 8011e82:	1c5a      	adds	r2, r3, #1
 8011e84:	69bb      	ldr	r3, [r7, #24]
 8011e86:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 8011e88:	69bb      	ldr	r3, [r7, #24]
 8011e8a:	791b      	ldrb	r3, [r3, #4]
 8011e8c:	f043 0301 	orr.w	r3, r3, #1
 8011e90:	b2da      	uxtb	r2, r3
 8011e92:	69bb      	ldr	r3, [r7, #24]
 8011e94:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 8011e96:	697b      	ldr	r3, [r7, #20]
 8011e98:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8011e9a:	69bb      	ldr	r3, [r7, #24]
 8011e9c:	69db      	ldr	r3, [r3, #28]
 8011e9e:	68ba      	ldr	r2, [r7, #8]
 8011ea0:	429a      	cmp	r2, r3
 8011ea2:	d3c6      	bcc.n	8011e32 <remove_chain+0x4a>
 8011ea4:	e000      	b.n	8011ea8 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 8011ea6:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 8011ea8:	2300      	movs	r3, #0
}
 8011eaa:	4618      	mov	r0, r3
 8011eac:	3720      	adds	r7, #32
 8011eae:	46bd      	mov	sp, r7
 8011eb0:	bd80      	pop	{r7, pc}

08011eb2 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8011eb2:	b580      	push	{r7, lr}
 8011eb4:	b088      	sub	sp, #32
 8011eb6:	af00      	add	r7, sp, #0
 8011eb8:	6078      	str	r0, [r7, #4]
 8011eba:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8011ebc:	687b      	ldr	r3, [r7, #4]
 8011ebe:	681b      	ldr	r3, [r3, #0]
 8011ec0:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8011ec2:	683b      	ldr	r3, [r7, #0]
 8011ec4:	2b00      	cmp	r3, #0
 8011ec6:	d10d      	bne.n	8011ee4 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8011ec8:	693b      	ldr	r3, [r7, #16]
 8011eca:	691b      	ldr	r3, [r3, #16]
 8011ecc:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8011ece:	69bb      	ldr	r3, [r7, #24]
 8011ed0:	2b00      	cmp	r3, #0
 8011ed2:	d004      	beq.n	8011ede <create_chain+0x2c>
 8011ed4:	693b      	ldr	r3, [r7, #16]
 8011ed6:	69db      	ldr	r3, [r3, #28]
 8011ed8:	69ba      	ldr	r2, [r7, #24]
 8011eda:	429a      	cmp	r2, r3
 8011edc:	d31b      	bcc.n	8011f16 <create_chain+0x64>
 8011ede:	2301      	movs	r3, #1
 8011ee0:	61bb      	str	r3, [r7, #24]
 8011ee2:	e018      	b.n	8011f16 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8011ee4:	6839      	ldr	r1, [r7, #0]
 8011ee6:	6878      	ldr	r0, [r7, #4]
 8011ee8:	f7ff fd97 	bl	8011a1a <get_fat>
 8011eec:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 8011eee:	68fb      	ldr	r3, [r7, #12]
 8011ef0:	2b01      	cmp	r3, #1
 8011ef2:	d801      	bhi.n	8011ef8 <create_chain+0x46>
 8011ef4:	2301      	movs	r3, #1
 8011ef6:	e070      	b.n	8011fda <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8011ef8:	68fb      	ldr	r3, [r7, #12]
 8011efa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011efe:	d101      	bne.n	8011f04 <create_chain+0x52>
 8011f00:	68fb      	ldr	r3, [r7, #12]
 8011f02:	e06a      	b.n	8011fda <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8011f04:	693b      	ldr	r3, [r7, #16]
 8011f06:	69db      	ldr	r3, [r3, #28]
 8011f08:	68fa      	ldr	r2, [r7, #12]
 8011f0a:	429a      	cmp	r2, r3
 8011f0c:	d201      	bcs.n	8011f12 <create_chain+0x60>
 8011f0e:	68fb      	ldr	r3, [r7, #12]
 8011f10:	e063      	b.n	8011fda <create_chain+0x128>
		scl = clst;
 8011f12:	683b      	ldr	r3, [r7, #0]
 8011f14:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 8011f16:	69bb      	ldr	r3, [r7, #24]
 8011f18:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 8011f1a:	69fb      	ldr	r3, [r7, #28]
 8011f1c:	3301      	adds	r3, #1
 8011f1e:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8011f20:	693b      	ldr	r3, [r7, #16]
 8011f22:	69db      	ldr	r3, [r3, #28]
 8011f24:	69fa      	ldr	r2, [r7, #28]
 8011f26:	429a      	cmp	r2, r3
 8011f28:	d307      	bcc.n	8011f3a <create_chain+0x88>
				ncl = 2;
 8011f2a:	2302      	movs	r3, #2
 8011f2c:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 8011f2e:	69fa      	ldr	r2, [r7, #28]
 8011f30:	69bb      	ldr	r3, [r7, #24]
 8011f32:	429a      	cmp	r2, r3
 8011f34:	d901      	bls.n	8011f3a <create_chain+0x88>
 8011f36:	2300      	movs	r3, #0
 8011f38:	e04f      	b.n	8011fda <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8011f3a:	69f9      	ldr	r1, [r7, #28]
 8011f3c:	6878      	ldr	r0, [r7, #4]
 8011f3e:	f7ff fd6c 	bl	8011a1a <get_fat>
 8011f42:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 8011f44:	68fb      	ldr	r3, [r7, #12]
 8011f46:	2b00      	cmp	r3, #0
 8011f48:	d00e      	beq.n	8011f68 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8011f4a:	68fb      	ldr	r3, [r7, #12]
 8011f4c:	2b01      	cmp	r3, #1
 8011f4e:	d003      	beq.n	8011f58 <create_chain+0xa6>
 8011f50:	68fb      	ldr	r3, [r7, #12]
 8011f52:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011f56:	d101      	bne.n	8011f5c <create_chain+0xaa>
 8011f58:	68fb      	ldr	r3, [r7, #12]
 8011f5a:	e03e      	b.n	8011fda <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 8011f5c:	69fa      	ldr	r2, [r7, #28]
 8011f5e:	69bb      	ldr	r3, [r7, #24]
 8011f60:	429a      	cmp	r2, r3
 8011f62:	d1da      	bne.n	8011f1a <create_chain+0x68>
 8011f64:	2300      	movs	r3, #0
 8011f66:	e038      	b.n	8011fda <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 8011f68:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8011f6a:	f04f 32ff 	mov.w	r2, #4294967295
 8011f6e:	69f9      	ldr	r1, [r7, #28]
 8011f70:	6938      	ldr	r0, [r7, #16]
 8011f72:	f7ff fe22 	bl	8011bba <put_fat>
 8011f76:	4603      	mov	r3, r0
 8011f78:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 8011f7a:	7dfb      	ldrb	r3, [r7, #23]
 8011f7c:	2b00      	cmp	r3, #0
 8011f7e:	d109      	bne.n	8011f94 <create_chain+0xe2>
 8011f80:	683b      	ldr	r3, [r7, #0]
 8011f82:	2b00      	cmp	r3, #0
 8011f84:	d006      	beq.n	8011f94 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8011f86:	69fa      	ldr	r2, [r7, #28]
 8011f88:	6839      	ldr	r1, [r7, #0]
 8011f8a:	6938      	ldr	r0, [r7, #16]
 8011f8c:	f7ff fe15 	bl	8011bba <put_fat>
 8011f90:	4603      	mov	r3, r0
 8011f92:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8011f94:	7dfb      	ldrb	r3, [r7, #23]
 8011f96:	2b00      	cmp	r3, #0
 8011f98:	d116      	bne.n	8011fc8 <create_chain+0x116>
		fs->last_clst = ncl;
 8011f9a:	693b      	ldr	r3, [r7, #16]
 8011f9c:	69fa      	ldr	r2, [r7, #28]
 8011f9e:	611a      	str	r2, [r3, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8011fa0:	693b      	ldr	r3, [r7, #16]
 8011fa2:	695a      	ldr	r2, [r3, #20]
 8011fa4:	693b      	ldr	r3, [r7, #16]
 8011fa6:	69db      	ldr	r3, [r3, #28]
 8011fa8:	3b02      	subs	r3, #2
 8011faa:	429a      	cmp	r2, r3
 8011fac:	d804      	bhi.n	8011fb8 <create_chain+0x106>
 8011fae:	693b      	ldr	r3, [r7, #16]
 8011fb0:	695b      	ldr	r3, [r3, #20]
 8011fb2:	1e5a      	subs	r2, r3, #1
 8011fb4:	693b      	ldr	r3, [r7, #16]
 8011fb6:	615a      	str	r2, [r3, #20]
		fs->fsi_flag |= 1;
 8011fb8:	693b      	ldr	r3, [r7, #16]
 8011fba:	791b      	ldrb	r3, [r3, #4]
 8011fbc:	f043 0301 	orr.w	r3, r3, #1
 8011fc0:	b2da      	uxtb	r2, r3
 8011fc2:	693b      	ldr	r3, [r7, #16]
 8011fc4:	711a      	strb	r2, [r3, #4]
 8011fc6:	e007      	b.n	8011fd8 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8011fc8:	7dfb      	ldrb	r3, [r7, #23]
 8011fca:	2b01      	cmp	r3, #1
 8011fcc:	d102      	bne.n	8011fd4 <create_chain+0x122>
 8011fce:	f04f 33ff 	mov.w	r3, #4294967295
 8011fd2:	e000      	b.n	8011fd6 <create_chain+0x124>
 8011fd4:	2301      	movs	r3, #1
 8011fd6:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 8011fd8:	69fb      	ldr	r3, [r7, #28]
}
 8011fda:	4618      	mov	r0, r3
 8011fdc:	3720      	adds	r7, #32
 8011fde:	46bd      	mov	sp, r7
 8011fe0:	bd80      	pop	{r7, pc}

08011fe2 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 8011fe2:	b480      	push	{r7}
 8011fe4:	b087      	sub	sp, #28
 8011fe6:	af00      	add	r7, sp, #0
 8011fe8:	6078      	str	r0, [r7, #4]
 8011fea:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 8011fec:	687b      	ldr	r3, [r7, #4]
 8011fee:	681b      	ldr	r3, [r3, #0]
 8011ff0:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8011ff2:	687b      	ldr	r3, [r7, #4]
 8011ff4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011ff6:	3304      	adds	r3, #4
 8011ff8:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8011ffa:	68fb      	ldr	r3, [r7, #12]
 8011ffc:	899b      	ldrh	r3, [r3, #12]
 8011ffe:	461a      	mov	r2, r3
 8012000:	683b      	ldr	r3, [r7, #0]
 8012002:	fbb3 f3f2 	udiv	r3, r3, r2
 8012006:	68fa      	ldr	r2, [r7, #12]
 8012008:	8952      	ldrh	r2, [r2, #10]
 801200a:	fbb3 f3f2 	udiv	r3, r3, r2
 801200e:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8012010:	693b      	ldr	r3, [r7, #16]
 8012012:	1d1a      	adds	r2, r3, #4
 8012014:	613a      	str	r2, [r7, #16]
 8012016:	681b      	ldr	r3, [r3, #0]
 8012018:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 801201a:	68bb      	ldr	r3, [r7, #8]
 801201c:	2b00      	cmp	r3, #0
 801201e:	d101      	bne.n	8012024 <clmt_clust+0x42>
 8012020:	2300      	movs	r3, #0
 8012022:	e010      	b.n	8012046 <clmt_clust+0x64>
		if (cl < ncl) break;	/* In this fragment? */
 8012024:	697a      	ldr	r2, [r7, #20]
 8012026:	68bb      	ldr	r3, [r7, #8]
 8012028:	429a      	cmp	r2, r3
 801202a:	d307      	bcc.n	801203c <clmt_clust+0x5a>
		cl -= ncl; tbl++;		/* Next fragment */
 801202c:	697a      	ldr	r2, [r7, #20]
 801202e:	68bb      	ldr	r3, [r7, #8]
 8012030:	1ad3      	subs	r3, r2, r3
 8012032:	617b      	str	r3, [r7, #20]
 8012034:	693b      	ldr	r3, [r7, #16]
 8012036:	3304      	adds	r3, #4
 8012038:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 801203a:	e7e9      	b.n	8012010 <clmt_clust+0x2e>
		if (cl < ncl) break;	/* In this fragment? */
 801203c:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 801203e:	693b      	ldr	r3, [r7, #16]
 8012040:	681a      	ldr	r2, [r3, #0]
 8012042:	697b      	ldr	r3, [r7, #20]
 8012044:	4413      	add	r3, r2
}
 8012046:	4618      	mov	r0, r3
 8012048:	371c      	adds	r7, #28
 801204a:	46bd      	mov	sp, r7
 801204c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012050:	4770      	bx	lr

08012052 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 8012052:	b580      	push	{r7, lr}
 8012054:	b086      	sub	sp, #24
 8012056:	af00      	add	r7, sp, #0
 8012058:	6078      	str	r0, [r7, #4]
 801205a:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 801205c:	687b      	ldr	r3, [r7, #4]
 801205e:	681b      	ldr	r3, [r3, #0]
 8012060:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8012062:	683b      	ldr	r3, [r7, #0]
 8012064:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8012068:	d204      	bcs.n	8012074 <dir_sdi+0x22>
 801206a:	683b      	ldr	r3, [r7, #0]
 801206c:	f003 031f 	and.w	r3, r3, #31
 8012070:	2b00      	cmp	r3, #0
 8012072:	d001      	beq.n	8012078 <dir_sdi+0x26>
		return FR_INT_ERR;
 8012074:	2302      	movs	r3, #2
 8012076:	e071      	b.n	801215c <dir_sdi+0x10a>
	}
	dp->dptr = ofs;				/* Set current offset */
 8012078:	687b      	ldr	r3, [r7, #4]
 801207a:	683a      	ldr	r2, [r7, #0]
 801207c:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 801207e:	687b      	ldr	r3, [r7, #4]
 8012080:	689b      	ldr	r3, [r3, #8]
 8012082:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8012084:	697b      	ldr	r3, [r7, #20]
 8012086:	2b00      	cmp	r3, #0
 8012088:	d106      	bne.n	8012098 <dir_sdi+0x46>
 801208a:	693b      	ldr	r3, [r7, #16]
 801208c:	781b      	ldrb	r3, [r3, #0]
 801208e:	2b02      	cmp	r3, #2
 8012090:	d902      	bls.n	8012098 <dir_sdi+0x46>
		clst = fs->dirbase;
 8012092:	693b      	ldr	r3, [r7, #16]
 8012094:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012096:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8012098:	697b      	ldr	r3, [r7, #20]
 801209a:	2b00      	cmp	r3, #0
 801209c:	d10c      	bne.n	80120b8 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 801209e:	683b      	ldr	r3, [r7, #0]
 80120a0:	095b      	lsrs	r3, r3, #5
 80120a2:	693a      	ldr	r2, [r7, #16]
 80120a4:	8912      	ldrh	r2, [r2, #8]
 80120a6:	4293      	cmp	r3, r2
 80120a8:	d301      	bcc.n	80120ae <dir_sdi+0x5c>
 80120aa:	2302      	movs	r3, #2
 80120ac:	e056      	b.n	801215c <dir_sdi+0x10a>
		dp->sect = fs->dirbase;
 80120ae:	693b      	ldr	r3, [r7, #16]
 80120b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80120b2:	687b      	ldr	r3, [r7, #4]
 80120b4:	61da      	str	r2, [r3, #28]
 80120b6:	e02d      	b.n	8012114 <dir_sdi+0xc2>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 80120b8:	693b      	ldr	r3, [r7, #16]
 80120ba:	895b      	ldrh	r3, [r3, #10]
 80120bc:	461a      	mov	r2, r3
 80120be:	693b      	ldr	r3, [r7, #16]
 80120c0:	899b      	ldrh	r3, [r3, #12]
 80120c2:	fb03 f302 	mul.w	r3, r3, r2
 80120c6:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 80120c8:	e019      	b.n	80120fe <dir_sdi+0xac>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 80120ca:	687b      	ldr	r3, [r7, #4]
 80120cc:	6979      	ldr	r1, [r7, #20]
 80120ce:	4618      	mov	r0, r3
 80120d0:	f7ff fca3 	bl	8011a1a <get_fat>
 80120d4:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 80120d6:	697b      	ldr	r3, [r7, #20]
 80120d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80120dc:	d101      	bne.n	80120e2 <dir_sdi+0x90>
 80120de:	2301      	movs	r3, #1
 80120e0:	e03c      	b.n	801215c <dir_sdi+0x10a>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 80120e2:	697b      	ldr	r3, [r7, #20]
 80120e4:	2b01      	cmp	r3, #1
 80120e6:	d904      	bls.n	80120f2 <dir_sdi+0xa0>
 80120e8:	693b      	ldr	r3, [r7, #16]
 80120ea:	69db      	ldr	r3, [r3, #28]
 80120ec:	697a      	ldr	r2, [r7, #20]
 80120ee:	429a      	cmp	r2, r3
 80120f0:	d301      	bcc.n	80120f6 <dir_sdi+0xa4>
 80120f2:	2302      	movs	r3, #2
 80120f4:	e032      	b.n	801215c <dir_sdi+0x10a>
			ofs -= csz;
 80120f6:	683a      	ldr	r2, [r7, #0]
 80120f8:	68fb      	ldr	r3, [r7, #12]
 80120fa:	1ad3      	subs	r3, r2, r3
 80120fc:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 80120fe:	683a      	ldr	r2, [r7, #0]
 8012100:	68fb      	ldr	r3, [r7, #12]
 8012102:	429a      	cmp	r2, r3
 8012104:	d2e1      	bcs.n	80120ca <dir_sdi+0x78>
		}
		dp->sect = clust2sect(fs, clst);
 8012106:	6979      	ldr	r1, [r7, #20]
 8012108:	6938      	ldr	r0, [r7, #16]
 801210a:	f7ff fc67 	bl	80119dc <clust2sect>
 801210e:	4602      	mov	r2, r0
 8012110:	687b      	ldr	r3, [r7, #4]
 8012112:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 8012114:	687b      	ldr	r3, [r7, #4]
 8012116:	697a      	ldr	r2, [r7, #20]
 8012118:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 801211a:	687b      	ldr	r3, [r7, #4]
 801211c:	69db      	ldr	r3, [r3, #28]
 801211e:	2b00      	cmp	r3, #0
 8012120:	d101      	bne.n	8012126 <dir_sdi+0xd4>
 8012122:	2302      	movs	r3, #2
 8012124:	e01a      	b.n	801215c <dir_sdi+0x10a>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8012126:	687b      	ldr	r3, [r7, #4]
 8012128:	69da      	ldr	r2, [r3, #28]
 801212a:	693b      	ldr	r3, [r7, #16]
 801212c:	899b      	ldrh	r3, [r3, #12]
 801212e:	4619      	mov	r1, r3
 8012130:	683b      	ldr	r3, [r7, #0]
 8012132:	fbb3 f3f1 	udiv	r3, r3, r1
 8012136:	441a      	add	r2, r3
 8012138:	687b      	ldr	r3, [r7, #4]
 801213a:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 801213c:	693b      	ldr	r3, [r7, #16]
 801213e:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8012142:	693b      	ldr	r3, [r7, #16]
 8012144:	899b      	ldrh	r3, [r3, #12]
 8012146:	461a      	mov	r2, r3
 8012148:	683b      	ldr	r3, [r7, #0]
 801214a:	fbb3 f0f2 	udiv	r0, r3, r2
 801214e:	fb02 f200 	mul.w	r2, r2, r0
 8012152:	1a9b      	subs	r3, r3, r2
 8012154:	18ca      	adds	r2, r1, r3
 8012156:	687b      	ldr	r3, [r7, #4]
 8012158:	621a      	str	r2, [r3, #32]

	return FR_OK;
 801215a:	2300      	movs	r3, #0
}
 801215c:	4618      	mov	r0, r3
 801215e:	3718      	adds	r7, #24
 8012160:	46bd      	mov	sp, r7
 8012162:	bd80      	pop	{r7, pc}

08012164 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8012164:	b580      	push	{r7, lr}
 8012166:	b086      	sub	sp, #24
 8012168:	af00      	add	r7, sp, #0
 801216a:	6078      	str	r0, [r7, #4]
 801216c:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 801216e:	687b      	ldr	r3, [r7, #4]
 8012170:	681b      	ldr	r3, [r3, #0]
 8012172:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8012174:	687b      	ldr	r3, [r7, #4]
 8012176:	695b      	ldr	r3, [r3, #20]
 8012178:	3320      	adds	r3, #32
 801217a:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 801217c:	687b      	ldr	r3, [r7, #4]
 801217e:	69db      	ldr	r3, [r3, #28]
 8012180:	2b00      	cmp	r3, #0
 8012182:	d003      	beq.n	801218c <dir_next+0x28>
 8012184:	68bb      	ldr	r3, [r7, #8]
 8012186:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 801218a:	d301      	bcc.n	8012190 <dir_next+0x2c>
 801218c:	2304      	movs	r3, #4
 801218e:	e0bb      	b.n	8012308 <dir_next+0x1a4>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8012190:	68fb      	ldr	r3, [r7, #12]
 8012192:	899b      	ldrh	r3, [r3, #12]
 8012194:	461a      	mov	r2, r3
 8012196:	68bb      	ldr	r3, [r7, #8]
 8012198:	fbb3 f1f2 	udiv	r1, r3, r2
 801219c:	fb02 f201 	mul.w	r2, r2, r1
 80121a0:	1a9b      	subs	r3, r3, r2
 80121a2:	2b00      	cmp	r3, #0
 80121a4:	f040 809d 	bne.w	80122e2 <dir_next+0x17e>
		dp->sect++;				/* Next sector */
 80121a8:	687b      	ldr	r3, [r7, #4]
 80121aa:	69db      	ldr	r3, [r3, #28]
 80121ac:	1c5a      	adds	r2, r3, #1
 80121ae:	687b      	ldr	r3, [r7, #4]
 80121b0:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 80121b2:	687b      	ldr	r3, [r7, #4]
 80121b4:	699b      	ldr	r3, [r3, #24]
 80121b6:	2b00      	cmp	r3, #0
 80121b8:	d10b      	bne.n	80121d2 <dir_next+0x6e>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 80121ba:	68bb      	ldr	r3, [r7, #8]
 80121bc:	095b      	lsrs	r3, r3, #5
 80121be:	68fa      	ldr	r2, [r7, #12]
 80121c0:	8912      	ldrh	r2, [r2, #8]
 80121c2:	4293      	cmp	r3, r2
 80121c4:	f0c0 808d 	bcc.w	80122e2 <dir_next+0x17e>
				dp->sect = 0; return FR_NO_FILE;
 80121c8:	687b      	ldr	r3, [r7, #4]
 80121ca:	2200      	movs	r2, #0
 80121cc:	61da      	str	r2, [r3, #28]
 80121ce:	2304      	movs	r3, #4
 80121d0:	e09a      	b.n	8012308 <dir_next+0x1a4>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 80121d2:	68fb      	ldr	r3, [r7, #12]
 80121d4:	899b      	ldrh	r3, [r3, #12]
 80121d6:	461a      	mov	r2, r3
 80121d8:	68bb      	ldr	r3, [r7, #8]
 80121da:	fbb3 f3f2 	udiv	r3, r3, r2
 80121de:	68fa      	ldr	r2, [r7, #12]
 80121e0:	8952      	ldrh	r2, [r2, #10]
 80121e2:	3a01      	subs	r2, #1
 80121e4:	4013      	ands	r3, r2
 80121e6:	2b00      	cmp	r3, #0
 80121e8:	d17b      	bne.n	80122e2 <dir_next+0x17e>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 80121ea:	687a      	ldr	r2, [r7, #4]
 80121ec:	687b      	ldr	r3, [r7, #4]
 80121ee:	699b      	ldr	r3, [r3, #24]
 80121f0:	4619      	mov	r1, r3
 80121f2:	4610      	mov	r0, r2
 80121f4:	f7ff fc11 	bl	8011a1a <get_fat>
 80121f8:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 80121fa:	697b      	ldr	r3, [r7, #20]
 80121fc:	2b01      	cmp	r3, #1
 80121fe:	d801      	bhi.n	8012204 <dir_next+0xa0>
 8012200:	2302      	movs	r3, #2
 8012202:	e081      	b.n	8012308 <dir_next+0x1a4>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8012204:	697b      	ldr	r3, [r7, #20]
 8012206:	f1b3 3fff 	cmp.w	r3, #4294967295
 801220a:	d101      	bne.n	8012210 <dir_next+0xac>
 801220c:	2301      	movs	r3, #1
 801220e:	e07b      	b.n	8012308 <dir_next+0x1a4>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 8012210:	68fb      	ldr	r3, [r7, #12]
 8012212:	69db      	ldr	r3, [r3, #28]
 8012214:	697a      	ldr	r2, [r7, #20]
 8012216:	429a      	cmp	r2, r3
 8012218:	d359      	bcc.n	80122ce <dir_next+0x16a>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 801221a:	683b      	ldr	r3, [r7, #0]
 801221c:	2b00      	cmp	r3, #0
 801221e:	d104      	bne.n	801222a <dir_next+0xc6>
						dp->sect = 0; return FR_NO_FILE;
 8012220:	687b      	ldr	r3, [r7, #4]
 8012222:	2200      	movs	r2, #0
 8012224:	61da      	str	r2, [r3, #28]
 8012226:	2304      	movs	r3, #4
 8012228:	e06e      	b.n	8012308 <dir_next+0x1a4>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 801222a:	687a      	ldr	r2, [r7, #4]
 801222c:	687b      	ldr	r3, [r7, #4]
 801222e:	699b      	ldr	r3, [r3, #24]
 8012230:	4619      	mov	r1, r3
 8012232:	4610      	mov	r0, r2
 8012234:	f7ff fe3d 	bl	8011eb2 <create_chain>
 8012238:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 801223a:	697b      	ldr	r3, [r7, #20]
 801223c:	2b00      	cmp	r3, #0
 801223e:	d101      	bne.n	8012244 <dir_next+0xe0>
 8012240:	2307      	movs	r3, #7
 8012242:	e061      	b.n	8012308 <dir_next+0x1a4>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8012244:	697b      	ldr	r3, [r7, #20]
 8012246:	2b01      	cmp	r3, #1
 8012248:	d101      	bne.n	801224e <dir_next+0xea>
 801224a:	2302      	movs	r3, #2
 801224c:	e05c      	b.n	8012308 <dir_next+0x1a4>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 801224e:	697b      	ldr	r3, [r7, #20]
 8012250:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012254:	d101      	bne.n	801225a <dir_next+0xf6>
 8012256:	2301      	movs	r3, #1
 8012258:	e056      	b.n	8012308 <dir_next+0x1a4>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 801225a:	68f8      	ldr	r0, [r7, #12]
 801225c:	f7ff fadc 	bl	8011818 <sync_window>
 8012260:	4603      	mov	r3, r0
 8012262:	2b00      	cmp	r3, #0
 8012264:	d001      	beq.n	801226a <dir_next+0x106>
 8012266:	2301      	movs	r3, #1
 8012268:	e04e      	b.n	8012308 <dir_next+0x1a4>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 801226a:	68fb      	ldr	r3, [r7, #12]
 801226c:	f103 0038 	add.w	r0, r3, #56	; 0x38
 8012270:	68fb      	ldr	r3, [r7, #12]
 8012272:	899b      	ldrh	r3, [r3, #12]
 8012274:	461a      	mov	r2, r3
 8012276:	2100      	movs	r1, #0
 8012278:	f7ff f905 	bl	8011486 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 801227c:	2300      	movs	r3, #0
 801227e:	613b      	str	r3, [r7, #16]
 8012280:	6979      	ldr	r1, [r7, #20]
 8012282:	68f8      	ldr	r0, [r7, #12]
 8012284:	f7ff fbaa 	bl	80119dc <clust2sect>
 8012288:	4602      	mov	r2, r0
 801228a:	68fb      	ldr	r3, [r7, #12]
 801228c:	635a      	str	r2, [r3, #52]	; 0x34
 801228e:	e012      	b.n	80122b6 <dir_next+0x152>
						fs->wflag = 1;
 8012290:	68fb      	ldr	r3, [r7, #12]
 8012292:	2201      	movs	r2, #1
 8012294:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8012296:	68f8      	ldr	r0, [r7, #12]
 8012298:	f7ff fabe 	bl	8011818 <sync_window>
 801229c:	4603      	mov	r3, r0
 801229e:	2b00      	cmp	r3, #0
 80122a0:	d001      	beq.n	80122a6 <dir_next+0x142>
 80122a2:	2301      	movs	r3, #1
 80122a4:	e030      	b.n	8012308 <dir_next+0x1a4>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 80122a6:	693b      	ldr	r3, [r7, #16]
 80122a8:	3301      	adds	r3, #1
 80122aa:	613b      	str	r3, [r7, #16]
 80122ac:	68fb      	ldr	r3, [r7, #12]
 80122ae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80122b0:	1c5a      	adds	r2, r3, #1
 80122b2:	68fb      	ldr	r3, [r7, #12]
 80122b4:	635a      	str	r2, [r3, #52]	; 0x34
 80122b6:	68fb      	ldr	r3, [r7, #12]
 80122b8:	895b      	ldrh	r3, [r3, #10]
 80122ba:	461a      	mov	r2, r3
 80122bc:	693b      	ldr	r3, [r7, #16]
 80122be:	4293      	cmp	r3, r2
 80122c0:	d3e6      	bcc.n	8012290 <dir_next+0x12c>
					}
					fs->winsect -= n;							/* Restore window offset */
 80122c2:	68fb      	ldr	r3, [r7, #12]
 80122c4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80122c6:	693b      	ldr	r3, [r7, #16]
 80122c8:	1ad2      	subs	r2, r2, r3
 80122ca:	68fb      	ldr	r3, [r7, #12]
 80122cc:	635a      	str	r2, [r3, #52]	; 0x34
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 80122ce:	687b      	ldr	r3, [r7, #4]
 80122d0:	697a      	ldr	r2, [r7, #20]
 80122d2:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 80122d4:	6979      	ldr	r1, [r7, #20]
 80122d6:	68f8      	ldr	r0, [r7, #12]
 80122d8:	f7ff fb80 	bl	80119dc <clust2sect>
 80122dc:	4602      	mov	r2, r0
 80122de:	687b      	ldr	r3, [r7, #4]
 80122e0:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 80122e2:	687b      	ldr	r3, [r7, #4]
 80122e4:	68ba      	ldr	r2, [r7, #8]
 80122e6:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 80122e8:	68fb      	ldr	r3, [r7, #12]
 80122ea:	f103 0138 	add.w	r1, r3, #56	; 0x38
 80122ee:	68fb      	ldr	r3, [r7, #12]
 80122f0:	899b      	ldrh	r3, [r3, #12]
 80122f2:	461a      	mov	r2, r3
 80122f4:	68bb      	ldr	r3, [r7, #8]
 80122f6:	fbb3 f0f2 	udiv	r0, r3, r2
 80122fa:	fb02 f200 	mul.w	r2, r2, r0
 80122fe:	1a9b      	subs	r3, r3, r2
 8012300:	18ca      	adds	r2, r1, r3
 8012302:	687b      	ldr	r3, [r7, #4]
 8012304:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8012306:	2300      	movs	r3, #0
}
 8012308:	4618      	mov	r0, r3
 801230a:	3718      	adds	r7, #24
 801230c:	46bd      	mov	sp, r7
 801230e:	bd80      	pop	{r7, pc}

08012310 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 8012310:	b580      	push	{r7, lr}
 8012312:	b086      	sub	sp, #24
 8012314:	af00      	add	r7, sp, #0
 8012316:	6078      	str	r0, [r7, #4]
 8012318:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 801231a:	687b      	ldr	r3, [r7, #4]
 801231c:	681b      	ldr	r3, [r3, #0]
 801231e:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 8012320:	2100      	movs	r1, #0
 8012322:	6878      	ldr	r0, [r7, #4]
 8012324:	f7ff fe95 	bl	8012052 <dir_sdi>
 8012328:	4603      	mov	r3, r0
 801232a:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 801232c:	7dfb      	ldrb	r3, [r7, #23]
 801232e:	2b00      	cmp	r3, #0
 8012330:	d12b      	bne.n	801238a <dir_alloc+0x7a>
		n = 0;
 8012332:	2300      	movs	r3, #0
 8012334:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 8012336:	687b      	ldr	r3, [r7, #4]
 8012338:	69db      	ldr	r3, [r3, #28]
 801233a:	4619      	mov	r1, r3
 801233c:	68f8      	ldr	r0, [r7, #12]
 801233e:	f7ff faaf 	bl	80118a0 <move_window>
 8012342:	4603      	mov	r3, r0
 8012344:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8012346:	7dfb      	ldrb	r3, [r7, #23]
 8012348:	2b00      	cmp	r3, #0
 801234a:	d11d      	bne.n	8012388 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 801234c:	687b      	ldr	r3, [r7, #4]
 801234e:	6a1b      	ldr	r3, [r3, #32]
 8012350:	781b      	ldrb	r3, [r3, #0]
 8012352:	2be5      	cmp	r3, #229	; 0xe5
 8012354:	d004      	beq.n	8012360 <dir_alloc+0x50>
 8012356:	687b      	ldr	r3, [r7, #4]
 8012358:	6a1b      	ldr	r3, [r3, #32]
 801235a:	781b      	ldrb	r3, [r3, #0]
 801235c:	2b00      	cmp	r3, #0
 801235e:	d107      	bne.n	8012370 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8012360:	693b      	ldr	r3, [r7, #16]
 8012362:	3301      	adds	r3, #1
 8012364:	613b      	str	r3, [r7, #16]
 8012366:	693a      	ldr	r2, [r7, #16]
 8012368:	683b      	ldr	r3, [r7, #0]
 801236a:	429a      	cmp	r2, r3
 801236c:	d102      	bne.n	8012374 <dir_alloc+0x64>
 801236e:	e00c      	b.n	801238a <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8012370:	2300      	movs	r3, #0
 8012372:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 8012374:	2101      	movs	r1, #1
 8012376:	6878      	ldr	r0, [r7, #4]
 8012378:	f7ff fef4 	bl	8012164 <dir_next>
 801237c:	4603      	mov	r3, r0
 801237e:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 8012380:	7dfb      	ldrb	r3, [r7, #23]
 8012382:	2b00      	cmp	r3, #0
 8012384:	d0d7      	beq.n	8012336 <dir_alloc+0x26>
 8012386:	e000      	b.n	801238a <dir_alloc+0x7a>
			if (res != FR_OK) break;
 8012388:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 801238a:	7dfb      	ldrb	r3, [r7, #23]
 801238c:	2b04      	cmp	r3, #4
 801238e:	d101      	bne.n	8012394 <dir_alloc+0x84>
 8012390:	2307      	movs	r3, #7
 8012392:	75fb      	strb	r3, [r7, #23]
	return res;
 8012394:	7dfb      	ldrb	r3, [r7, #23]
}
 8012396:	4618      	mov	r0, r3
 8012398:	3718      	adds	r7, #24
 801239a:	46bd      	mov	sp, r7
 801239c:	bd80      	pop	{r7, pc}

0801239e <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 801239e:	b580      	push	{r7, lr}
 80123a0:	b084      	sub	sp, #16
 80123a2:	af00      	add	r7, sp, #0
 80123a4:	6078      	str	r0, [r7, #4]
 80123a6:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 80123a8:	683b      	ldr	r3, [r7, #0]
 80123aa:	331a      	adds	r3, #26
 80123ac:	4618      	mov	r0, r3
 80123ae:	f7fe ffc7 	bl	8011340 <ld_word>
 80123b2:	4603      	mov	r3, r0
 80123b4:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 80123b6:	687b      	ldr	r3, [r7, #4]
 80123b8:	781b      	ldrb	r3, [r3, #0]
 80123ba:	2b03      	cmp	r3, #3
 80123bc:	d109      	bne.n	80123d2 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 80123be:	683b      	ldr	r3, [r7, #0]
 80123c0:	3314      	adds	r3, #20
 80123c2:	4618      	mov	r0, r3
 80123c4:	f7fe ffbc 	bl	8011340 <ld_word>
 80123c8:	4603      	mov	r3, r0
 80123ca:	041b      	lsls	r3, r3, #16
 80123cc:	68fa      	ldr	r2, [r7, #12]
 80123ce:	4313      	orrs	r3, r2
 80123d0:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 80123d2:	68fb      	ldr	r3, [r7, #12]
}
 80123d4:	4618      	mov	r0, r3
 80123d6:	3710      	adds	r7, #16
 80123d8:	46bd      	mov	sp, r7
 80123da:	bd80      	pop	{r7, pc}

080123dc <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 80123dc:	b580      	push	{r7, lr}
 80123de:	b084      	sub	sp, #16
 80123e0:	af00      	add	r7, sp, #0
 80123e2:	60f8      	str	r0, [r7, #12]
 80123e4:	60b9      	str	r1, [r7, #8]
 80123e6:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 80123e8:	68bb      	ldr	r3, [r7, #8]
 80123ea:	331a      	adds	r3, #26
 80123ec:	687a      	ldr	r2, [r7, #4]
 80123ee:	b292      	uxth	r2, r2
 80123f0:	4611      	mov	r1, r2
 80123f2:	4618      	mov	r0, r3
 80123f4:	f7fe ffdf 	bl	80113b6 <st_word>
	if (fs->fs_type == FS_FAT32) {
 80123f8:	68fb      	ldr	r3, [r7, #12]
 80123fa:	781b      	ldrb	r3, [r3, #0]
 80123fc:	2b03      	cmp	r3, #3
 80123fe:	d109      	bne.n	8012414 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 8012400:	68bb      	ldr	r3, [r7, #8]
 8012402:	f103 0214 	add.w	r2, r3, #20
 8012406:	687b      	ldr	r3, [r7, #4]
 8012408:	0c1b      	lsrs	r3, r3, #16
 801240a:	b29b      	uxth	r3, r3
 801240c:	4619      	mov	r1, r3
 801240e:	4610      	mov	r0, r2
 8012410:	f7fe ffd1 	bl	80113b6 <st_word>
	}
}
 8012414:	bf00      	nop
 8012416:	3710      	adds	r7, #16
 8012418:	46bd      	mov	sp, r7
 801241a:	bd80      	pop	{r7, pc}

0801241c <dir_read>:
static
FRESULT dir_read (
	DIR* dp,		/* Pointer to the directory object */
	int vol			/* Filtered by 0:file/directory or 1:volume label */
)
{
 801241c:	b580      	push	{r7, lr}
 801241e:	b086      	sub	sp, #24
 8012420:	af00      	add	r7, sp, #0
 8012422:	6078      	str	r0, [r7, #4]
 8012424:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_NO_FILE;
 8012426:	2304      	movs	r3, #4
 8012428:	75fb      	strb	r3, [r7, #23]
	FATFS *fs = dp->obj.fs;
 801242a:	687b      	ldr	r3, [r7, #4]
 801242c:	681b      	ldr	r3, [r3, #0]
 801242e:	613b      	str	r3, [r7, #16]
	BYTE a, c;
#if _USE_LFN != 0
	BYTE ord = 0xFF, sum = 0xFF;
#endif

	while (dp->sect) {
 8012430:	e03c      	b.n	80124ac <dir_read+0x90>
		res = move_window(fs, dp->sect);
 8012432:	687b      	ldr	r3, [r7, #4]
 8012434:	69db      	ldr	r3, [r3, #28]
 8012436:	4619      	mov	r1, r3
 8012438:	6938      	ldr	r0, [r7, #16]
 801243a:	f7ff fa31 	bl	80118a0 <move_window>
 801243e:	4603      	mov	r3, r0
 8012440:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8012442:	7dfb      	ldrb	r3, [r7, #23]
 8012444:	2b00      	cmp	r3, #0
 8012446:	d136      	bne.n	80124b6 <dir_read+0x9a>
		c = dp->dir[DIR_Name];	/* Test for the entry type */
 8012448:	687b      	ldr	r3, [r7, #4]
 801244a:	6a1b      	ldr	r3, [r3, #32]
 801244c:	781b      	ldrb	r3, [r3, #0]
 801244e:	73fb      	strb	r3, [r7, #15]
		if (c == 0) {
 8012450:	7bfb      	ldrb	r3, [r7, #15]
 8012452:	2b00      	cmp	r3, #0
 8012454:	d102      	bne.n	801245c <dir_read+0x40>
			res = FR_NO_FILE; break; /* Reached to end of the directory */
 8012456:	2304      	movs	r3, #4
 8012458:	75fb      	strb	r3, [r7, #23]
 801245a:	e031      	b.n	80124c0 <dir_read+0xa4>
				}
			}
		} else
#endif
		{	/* On the FAT12/16/32 volume */
			dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;	/* Get attribute */
 801245c:	687b      	ldr	r3, [r7, #4]
 801245e:	6a1b      	ldr	r3, [r3, #32]
 8012460:	330b      	adds	r3, #11
 8012462:	781b      	ldrb	r3, [r3, #0]
 8012464:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8012468:	73bb      	strb	r3, [r7, #14]
 801246a:	687b      	ldr	r3, [r7, #4]
 801246c:	7bba      	ldrb	r2, [r7, #14]
 801246e:	719a      	strb	r2, [r3, #6]
					}
					break;
				}
			}
#else		/* Non LFN configuration */
			if (c != DDEM && c != '.' && a != AM_LFN && (int)((a & ~AM_ARC) == AM_VOL) == vol) {	/* Is it a valid entry? */
 8012470:	7bfb      	ldrb	r3, [r7, #15]
 8012472:	2be5      	cmp	r3, #229	; 0xe5
 8012474:	d011      	beq.n	801249a <dir_read+0x7e>
 8012476:	7bfb      	ldrb	r3, [r7, #15]
 8012478:	2b2e      	cmp	r3, #46	; 0x2e
 801247a:	d00e      	beq.n	801249a <dir_read+0x7e>
 801247c:	7bbb      	ldrb	r3, [r7, #14]
 801247e:	2b0f      	cmp	r3, #15
 8012480:	d00b      	beq.n	801249a <dir_read+0x7e>
 8012482:	7bbb      	ldrb	r3, [r7, #14]
 8012484:	f023 0320 	bic.w	r3, r3, #32
 8012488:	2b08      	cmp	r3, #8
 801248a:	bf0c      	ite	eq
 801248c:	2301      	moveq	r3, #1
 801248e:	2300      	movne	r3, #0
 8012490:	b2db      	uxtb	r3, r3
 8012492:	461a      	mov	r2, r3
 8012494:	683b      	ldr	r3, [r7, #0]
 8012496:	4293      	cmp	r3, r2
 8012498:	d00f      	beq.n	80124ba <dir_read+0x9e>
				break;
			}
#endif
		}
		res = dir_next(dp, 0);		/* Next entry */
 801249a:	2100      	movs	r1, #0
 801249c:	6878      	ldr	r0, [r7, #4]
 801249e:	f7ff fe61 	bl	8012164 <dir_next>
 80124a2:	4603      	mov	r3, r0
 80124a4:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 80124a6:	7dfb      	ldrb	r3, [r7, #23]
 80124a8:	2b00      	cmp	r3, #0
 80124aa:	d108      	bne.n	80124be <dir_read+0xa2>
	while (dp->sect) {
 80124ac:	687b      	ldr	r3, [r7, #4]
 80124ae:	69db      	ldr	r3, [r3, #28]
 80124b0:	2b00      	cmp	r3, #0
 80124b2:	d1be      	bne.n	8012432 <dir_read+0x16>
 80124b4:	e004      	b.n	80124c0 <dir_read+0xa4>
		if (res != FR_OK) break;
 80124b6:	bf00      	nop
 80124b8:	e002      	b.n	80124c0 <dir_read+0xa4>
				break;
 80124ba:	bf00      	nop
 80124bc:	e000      	b.n	80124c0 <dir_read+0xa4>
		if (res != FR_OK) break;
 80124be:	bf00      	nop
	}

	if (res != FR_OK) dp->sect = 0;		/* Terminate the read operation on error or EOT */
 80124c0:	7dfb      	ldrb	r3, [r7, #23]
 80124c2:	2b00      	cmp	r3, #0
 80124c4:	d002      	beq.n	80124cc <dir_read+0xb0>
 80124c6:	687b      	ldr	r3, [r7, #4]
 80124c8:	2200      	movs	r2, #0
 80124ca:	61da      	str	r2, [r3, #28]
	return res;
 80124cc:	7dfb      	ldrb	r3, [r7, #23]
}
 80124ce:	4618      	mov	r0, r3
 80124d0:	3718      	adds	r7, #24
 80124d2:	46bd      	mov	sp, r7
 80124d4:	bd80      	pop	{r7, pc}

080124d6 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 80124d6:	b580      	push	{r7, lr}
 80124d8:	b086      	sub	sp, #24
 80124da:	af00      	add	r7, sp, #0
 80124dc:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 80124de:	687b      	ldr	r3, [r7, #4]
 80124e0:	681b      	ldr	r3, [r3, #0]
 80124e2:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 80124e4:	2100      	movs	r1, #0
 80124e6:	6878      	ldr	r0, [r7, #4]
 80124e8:	f7ff fdb3 	bl	8012052 <dir_sdi>
 80124ec:	4603      	mov	r3, r0
 80124ee:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 80124f0:	7dfb      	ldrb	r3, [r7, #23]
 80124f2:	2b00      	cmp	r3, #0
 80124f4:	d001      	beq.n	80124fa <dir_find+0x24>
 80124f6:	7dfb      	ldrb	r3, [r7, #23]
 80124f8:	e03e      	b.n	8012578 <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 80124fa:	687b      	ldr	r3, [r7, #4]
 80124fc:	69db      	ldr	r3, [r3, #28]
 80124fe:	4619      	mov	r1, r3
 8012500:	6938      	ldr	r0, [r7, #16]
 8012502:	f7ff f9cd 	bl	80118a0 <move_window>
 8012506:	4603      	mov	r3, r0
 8012508:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 801250a:	7dfb      	ldrb	r3, [r7, #23]
 801250c:	2b00      	cmp	r3, #0
 801250e:	d12f      	bne.n	8012570 <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 8012510:	687b      	ldr	r3, [r7, #4]
 8012512:	6a1b      	ldr	r3, [r3, #32]
 8012514:	781b      	ldrb	r3, [r3, #0]
 8012516:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8012518:	7bfb      	ldrb	r3, [r7, #15]
 801251a:	2b00      	cmp	r3, #0
 801251c:	d102      	bne.n	8012524 <dir_find+0x4e>
 801251e:	2304      	movs	r3, #4
 8012520:	75fb      	strb	r3, [r7, #23]
 8012522:	e028      	b.n	8012576 <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 8012524:	687b      	ldr	r3, [r7, #4]
 8012526:	6a1b      	ldr	r3, [r3, #32]
 8012528:	330b      	adds	r3, #11
 801252a:	781b      	ldrb	r3, [r3, #0]
 801252c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8012530:	b2da      	uxtb	r2, r3
 8012532:	687b      	ldr	r3, [r7, #4]
 8012534:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8012536:	687b      	ldr	r3, [r7, #4]
 8012538:	6a1b      	ldr	r3, [r3, #32]
 801253a:	330b      	adds	r3, #11
 801253c:	781b      	ldrb	r3, [r3, #0]
 801253e:	f003 0308 	and.w	r3, r3, #8
 8012542:	2b00      	cmp	r3, #0
 8012544:	d10a      	bne.n	801255c <dir_find+0x86>
 8012546:	687b      	ldr	r3, [r7, #4]
 8012548:	6a18      	ldr	r0, [r3, #32]
 801254a:	687b      	ldr	r3, [r7, #4]
 801254c:	3324      	adds	r3, #36	; 0x24
 801254e:	220b      	movs	r2, #11
 8012550:	4619      	mov	r1, r3
 8012552:	f7fe ffb2 	bl	80114ba <mem_cmp>
 8012556:	4603      	mov	r3, r0
 8012558:	2b00      	cmp	r3, #0
 801255a:	d00b      	beq.n	8012574 <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 801255c:	2100      	movs	r1, #0
 801255e:	6878      	ldr	r0, [r7, #4]
 8012560:	f7ff fe00 	bl	8012164 <dir_next>
 8012564:	4603      	mov	r3, r0
 8012566:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8012568:	7dfb      	ldrb	r3, [r7, #23]
 801256a:	2b00      	cmp	r3, #0
 801256c:	d0c5      	beq.n	80124fa <dir_find+0x24>
 801256e:	e002      	b.n	8012576 <dir_find+0xa0>
		if (res != FR_OK) break;
 8012570:	bf00      	nop
 8012572:	e000      	b.n	8012576 <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8012574:	bf00      	nop

	return res;
 8012576:	7dfb      	ldrb	r3, [r7, #23]
}
 8012578:	4618      	mov	r0, r3
 801257a:	3718      	adds	r7, #24
 801257c:	46bd      	mov	sp, r7
 801257e:	bd80      	pop	{r7, pc}

08012580 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8012580:	b580      	push	{r7, lr}
 8012582:	b084      	sub	sp, #16
 8012584:	af00      	add	r7, sp, #0
 8012586:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8012588:	687b      	ldr	r3, [r7, #4]
 801258a:	681b      	ldr	r3, [r3, #0]
 801258c:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 801258e:	2101      	movs	r1, #1
 8012590:	6878      	ldr	r0, [r7, #4]
 8012592:	f7ff febd 	bl	8012310 <dir_alloc>
 8012596:	4603      	mov	r3, r0
 8012598:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 801259a:	7bfb      	ldrb	r3, [r7, #15]
 801259c:	2b00      	cmp	r3, #0
 801259e:	d11c      	bne.n	80125da <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 80125a0:	687b      	ldr	r3, [r7, #4]
 80125a2:	69db      	ldr	r3, [r3, #28]
 80125a4:	4619      	mov	r1, r3
 80125a6:	68b8      	ldr	r0, [r7, #8]
 80125a8:	f7ff f97a 	bl	80118a0 <move_window>
 80125ac:	4603      	mov	r3, r0
 80125ae:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 80125b0:	7bfb      	ldrb	r3, [r7, #15]
 80125b2:	2b00      	cmp	r3, #0
 80125b4:	d111      	bne.n	80125da <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 80125b6:	687b      	ldr	r3, [r7, #4]
 80125b8:	6a1b      	ldr	r3, [r3, #32]
 80125ba:	2220      	movs	r2, #32
 80125bc:	2100      	movs	r1, #0
 80125be:	4618      	mov	r0, r3
 80125c0:	f7fe ff61 	bl	8011486 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 80125c4:	687b      	ldr	r3, [r7, #4]
 80125c6:	6a18      	ldr	r0, [r3, #32]
 80125c8:	687b      	ldr	r3, [r7, #4]
 80125ca:	3324      	adds	r3, #36	; 0x24
 80125cc:	220b      	movs	r2, #11
 80125ce:	4619      	mov	r1, r3
 80125d0:	f7fe ff38 	bl	8011444 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 80125d4:	68bb      	ldr	r3, [r7, #8]
 80125d6:	2201      	movs	r2, #1
 80125d8:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 80125da:	7bfb      	ldrb	r3, [r7, #15]
}
 80125dc:	4618      	mov	r0, r3
 80125de:	3710      	adds	r7, #16
 80125e0:	46bd      	mov	sp, r7
 80125e2:	bd80      	pop	{r7, pc}

080125e4 <dir_remove>:

static
FRESULT dir_remove (	/* FR_OK:Succeeded, FR_DISK_ERR:A disk error */
	DIR* dp				/* Directory object pointing the entry to be removed */
)
{
 80125e4:	b580      	push	{r7, lr}
 80125e6:	b084      	sub	sp, #16
 80125e8:	af00      	add	r7, sp, #0
 80125ea:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 80125ec:	687b      	ldr	r3, [r7, #4]
 80125ee:	681b      	ldr	r3, [r3, #0]
 80125f0:	60fb      	str	r3, [r7, #12]
		} while (res == FR_OK);
		if (res == FR_NO_FILE) res = FR_INT_ERR;
	}
#else			/* Non LFN configuration */

	res = move_window(fs, dp->sect);
 80125f2:	687b      	ldr	r3, [r7, #4]
 80125f4:	69db      	ldr	r3, [r3, #28]
 80125f6:	4619      	mov	r1, r3
 80125f8:	68f8      	ldr	r0, [r7, #12]
 80125fa:	f7ff f951 	bl	80118a0 <move_window>
 80125fe:	4603      	mov	r3, r0
 8012600:	72fb      	strb	r3, [r7, #11]
	if (res == FR_OK) {
 8012602:	7afb      	ldrb	r3, [r7, #11]
 8012604:	2b00      	cmp	r3, #0
 8012606:	d106      	bne.n	8012616 <dir_remove+0x32>
		dp->dir[DIR_Name] = DDEM;
 8012608:	687b      	ldr	r3, [r7, #4]
 801260a:	6a1b      	ldr	r3, [r3, #32]
 801260c:	22e5      	movs	r2, #229	; 0xe5
 801260e:	701a      	strb	r2, [r3, #0]
		fs->wflag = 1;
 8012610:	68fb      	ldr	r3, [r7, #12]
 8012612:	2201      	movs	r2, #1
 8012614:	70da      	strb	r2, [r3, #3]
	}
#endif

	return res;
 8012616:	7afb      	ldrb	r3, [r7, #11]
}
 8012618:	4618      	mov	r0, r3
 801261a:	3710      	adds	r7, #16
 801261c:	46bd      	mov	sp, r7
 801261e:	bd80      	pop	{r7, pc}

08012620 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8012620:	b580      	push	{r7, lr}
 8012622:	b088      	sub	sp, #32
 8012624:	af00      	add	r7, sp, #0
 8012626:	6078      	str	r0, [r7, #4]
 8012628:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 801262a:	683b      	ldr	r3, [r7, #0]
 801262c:	681b      	ldr	r3, [r3, #0]
 801262e:	60fb      	str	r3, [r7, #12]
 8012630:	687b      	ldr	r3, [r7, #4]
 8012632:	3324      	adds	r3, #36	; 0x24
 8012634:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 8012636:	220b      	movs	r2, #11
 8012638:	2120      	movs	r1, #32
 801263a:	68b8      	ldr	r0, [r7, #8]
 801263c:	f7fe ff23 	bl	8011486 <mem_set>
	si = i = 0; ni = 8;
 8012640:	2300      	movs	r3, #0
 8012642:	613b      	str	r3, [r7, #16]
 8012644:	693b      	ldr	r3, [r7, #16]
 8012646:	617b      	str	r3, [r7, #20]
 8012648:	2308      	movs	r3, #8
 801264a:	61bb      	str	r3, [r7, #24]
#if _FS_RPATH != 0
	if (p[si] == '.') { /* Is this a dot entry? */
 801264c:	68fa      	ldr	r2, [r7, #12]
 801264e:	697b      	ldr	r3, [r7, #20]
 8012650:	4413      	add	r3, r2
 8012652:	781b      	ldrb	r3, [r3, #0]
 8012654:	2b2e      	cmp	r3, #46	; 0x2e
 8012656:	d12f      	bne.n	80126b8 <create_name+0x98>
		for (;;) {
			c = (BYTE)p[si++];
 8012658:	697b      	ldr	r3, [r7, #20]
 801265a:	1c5a      	adds	r2, r3, #1
 801265c:	617a      	str	r2, [r7, #20]
 801265e:	68fa      	ldr	r2, [r7, #12]
 8012660:	4413      	add	r3, r2
 8012662:	781b      	ldrb	r3, [r3, #0]
 8012664:	77fb      	strb	r3, [r7, #31]
			if (c != '.' || si >= 3) break;
 8012666:	7ffb      	ldrb	r3, [r7, #31]
 8012668:	2b2e      	cmp	r3, #46	; 0x2e
 801266a:	d10a      	bne.n	8012682 <create_name+0x62>
 801266c:	697b      	ldr	r3, [r7, #20]
 801266e:	2b02      	cmp	r3, #2
 8012670:	d807      	bhi.n	8012682 <create_name+0x62>
			sfn[i++] = c;
 8012672:	693b      	ldr	r3, [r7, #16]
 8012674:	1c5a      	adds	r2, r3, #1
 8012676:	613a      	str	r2, [r7, #16]
 8012678:	68ba      	ldr	r2, [r7, #8]
 801267a:	4413      	add	r3, r2
 801267c:	7ffa      	ldrb	r2, [r7, #31]
 801267e:	701a      	strb	r2, [r3, #0]
			c = (BYTE)p[si++];
 8012680:	e7ea      	b.n	8012658 <create_name+0x38>
		}
		if (c != '/' && c != '\\' && c > ' ') return FR_INVALID_NAME;
 8012682:	7ffb      	ldrb	r3, [r7, #31]
 8012684:	2b2f      	cmp	r3, #47	; 0x2f
 8012686:	d007      	beq.n	8012698 <create_name+0x78>
 8012688:	7ffb      	ldrb	r3, [r7, #31]
 801268a:	2b5c      	cmp	r3, #92	; 0x5c
 801268c:	d004      	beq.n	8012698 <create_name+0x78>
 801268e:	7ffb      	ldrb	r3, [r7, #31]
 8012690:	2b20      	cmp	r3, #32
 8012692:	d901      	bls.n	8012698 <create_name+0x78>
 8012694:	2306      	movs	r3, #6
 8012696:	e084      	b.n	80127a2 <create_name+0x182>
		*path = p + si;								/* Return pointer to the next segment */
 8012698:	68fa      	ldr	r2, [r7, #12]
 801269a:	697b      	ldr	r3, [r7, #20]
 801269c:	441a      	add	r2, r3
 801269e:	683b      	ldr	r3, [r7, #0]
 80126a0:	601a      	str	r2, [r3, #0]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
 80126a2:	7ffb      	ldrb	r3, [r7, #31]
 80126a4:	2b20      	cmp	r3, #32
 80126a6:	d801      	bhi.n	80126ac <create_name+0x8c>
 80126a8:	2224      	movs	r2, #36	; 0x24
 80126aa:	e000      	b.n	80126ae <create_name+0x8e>
 80126ac:	2220      	movs	r2, #32
 80126ae:	68bb      	ldr	r3, [r7, #8]
 80126b0:	330b      	adds	r3, #11
 80126b2:	701a      	strb	r2, [r3, #0]
		return FR_OK;
 80126b4:	2300      	movs	r3, #0
 80126b6:	e074      	b.n	80127a2 <create_name+0x182>
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 80126b8:	697b      	ldr	r3, [r7, #20]
 80126ba:	1c5a      	adds	r2, r3, #1
 80126bc:	617a      	str	r2, [r7, #20]
 80126be:	68fa      	ldr	r2, [r7, #12]
 80126c0:	4413      	add	r3, r2
 80126c2:	781b      	ldrb	r3, [r3, #0]
 80126c4:	77fb      	strb	r3, [r7, #31]
		if (c <= ' ') break; 			/* Break if end of the path name */
 80126c6:	7ffb      	ldrb	r3, [r7, #31]
 80126c8:	2b20      	cmp	r3, #32
 80126ca:	d94e      	bls.n	801276a <create_name+0x14a>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 80126cc:	7ffb      	ldrb	r3, [r7, #31]
 80126ce:	2b2f      	cmp	r3, #47	; 0x2f
 80126d0:	d006      	beq.n	80126e0 <create_name+0xc0>
 80126d2:	7ffb      	ldrb	r3, [r7, #31]
 80126d4:	2b5c      	cmp	r3, #92	; 0x5c
 80126d6:	d110      	bne.n	80126fa <create_name+0xda>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 80126d8:	e002      	b.n	80126e0 <create_name+0xc0>
 80126da:	697b      	ldr	r3, [r7, #20]
 80126dc:	3301      	adds	r3, #1
 80126de:	617b      	str	r3, [r7, #20]
 80126e0:	68fa      	ldr	r2, [r7, #12]
 80126e2:	697b      	ldr	r3, [r7, #20]
 80126e4:	4413      	add	r3, r2
 80126e6:	781b      	ldrb	r3, [r3, #0]
 80126e8:	2b2f      	cmp	r3, #47	; 0x2f
 80126ea:	d0f6      	beq.n	80126da <create_name+0xba>
 80126ec:	68fa      	ldr	r2, [r7, #12]
 80126ee:	697b      	ldr	r3, [r7, #20]
 80126f0:	4413      	add	r3, r2
 80126f2:	781b      	ldrb	r3, [r3, #0]
 80126f4:	2b5c      	cmp	r3, #92	; 0x5c
 80126f6:	d0f0      	beq.n	80126da <create_name+0xba>
			break;
 80126f8:	e038      	b.n	801276c <create_name+0x14c>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 80126fa:	7ffb      	ldrb	r3, [r7, #31]
 80126fc:	2b2e      	cmp	r3, #46	; 0x2e
 80126fe:	d003      	beq.n	8012708 <create_name+0xe8>
 8012700:	693a      	ldr	r2, [r7, #16]
 8012702:	69bb      	ldr	r3, [r7, #24]
 8012704:	429a      	cmp	r2, r3
 8012706:	d30c      	bcc.n	8012722 <create_name+0x102>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 8012708:	69bb      	ldr	r3, [r7, #24]
 801270a:	2b0b      	cmp	r3, #11
 801270c:	d002      	beq.n	8012714 <create_name+0xf4>
 801270e:	7ffb      	ldrb	r3, [r7, #31]
 8012710:	2b2e      	cmp	r3, #46	; 0x2e
 8012712:	d001      	beq.n	8012718 <create_name+0xf8>
 8012714:	2306      	movs	r3, #6
 8012716:	e044      	b.n	80127a2 <create_name+0x182>
			i = 8; ni = 11;				/* Goto extension */
 8012718:	2308      	movs	r3, #8
 801271a:	613b      	str	r3, [r7, #16]
 801271c:	230b      	movs	r3, #11
 801271e:	61bb      	str	r3, [r7, #24]
			continue;
 8012720:	e022      	b.n	8012768 <create_name+0x148>
		}
		if (c >= 0x80) {				/* Extended character? */
 8012722:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8012726:	2b00      	cmp	r3, #0
 8012728:	da04      	bge.n	8012734 <create_name+0x114>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 801272a:	7ffb      	ldrb	r3, [r7, #31]
 801272c:	3b80      	subs	r3, #128	; 0x80
 801272e:	4a1f      	ldr	r2, [pc, #124]	; (80127ac <create_name+0x18c>)
 8012730:	5cd3      	ldrb	r3, [r2, r3]
 8012732:	77fb      	strb	r3, [r7, #31]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 8012734:	7ffb      	ldrb	r3, [r7, #31]
 8012736:	4619      	mov	r1, r3
 8012738:	481d      	ldr	r0, [pc, #116]	; (80127b0 <create_name+0x190>)
 801273a:	f7fe fee5 	bl	8011508 <chk_chr>
 801273e:	4603      	mov	r3, r0
 8012740:	2b00      	cmp	r3, #0
 8012742:	d001      	beq.n	8012748 <create_name+0x128>
 8012744:	2306      	movs	r3, #6
 8012746:	e02c      	b.n	80127a2 <create_name+0x182>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 8012748:	7ffb      	ldrb	r3, [r7, #31]
 801274a:	2b60      	cmp	r3, #96	; 0x60
 801274c:	d905      	bls.n	801275a <create_name+0x13a>
 801274e:	7ffb      	ldrb	r3, [r7, #31]
 8012750:	2b7a      	cmp	r3, #122	; 0x7a
 8012752:	d802      	bhi.n	801275a <create_name+0x13a>
 8012754:	7ffb      	ldrb	r3, [r7, #31]
 8012756:	3b20      	subs	r3, #32
 8012758:	77fb      	strb	r3, [r7, #31]
			sfn[i++] = c;
 801275a:	693b      	ldr	r3, [r7, #16]
 801275c:	1c5a      	adds	r2, r3, #1
 801275e:	613a      	str	r2, [r7, #16]
 8012760:	68ba      	ldr	r2, [r7, #8]
 8012762:	4413      	add	r3, r2
 8012764:	7ffa      	ldrb	r2, [r7, #31]
 8012766:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 8012768:	e7a6      	b.n	80126b8 <create_name+0x98>
		if (c <= ' ') break; 			/* Break if end of the path name */
 801276a:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 801276c:	68fa      	ldr	r2, [r7, #12]
 801276e:	697b      	ldr	r3, [r7, #20]
 8012770:	441a      	add	r2, r3
 8012772:	683b      	ldr	r3, [r7, #0]
 8012774:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 8012776:	693b      	ldr	r3, [r7, #16]
 8012778:	2b00      	cmp	r3, #0
 801277a:	d101      	bne.n	8012780 <create_name+0x160>
 801277c:	2306      	movs	r3, #6
 801277e:	e010      	b.n	80127a2 <create_name+0x182>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8012780:	68bb      	ldr	r3, [r7, #8]
 8012782:	781b      	ldrb	r3, [r3, #0]
 8012784:	2be5      	cmp	r3, #229	; 0xe5
 8012786:	d102      	bne.n	801278e <create_name+0x16e>
 8012788:	68bb      	ldr	r3, [r7, #8]
 801278a:	2205      	movs	r2, #5
 801278c:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 801278e:	7ffb      	ldrb	r3, [r7, #31]
 8012790:	2b20      	cmp	r3, #32
 8012792:	d801      	bhi.n	8012798 <create_name+0x178>
 8012794:	2204      	movs	r2, #4
 8012796:	e000      	b.n	801279a <create_name+0x17a>
 8012798:	2200      	movs	r2, #0
 801279a:	68bb      	ldr	r3, [r7, #8]
 801279c:	330b      	adds	r3, #11
 801279e:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 80127a0:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 80127a2:	4618      	mov	r0, r3
 80127a4:	3720      	adds	r7, #32
 80127a6:	46bd      	mov	sp, r7
 80127a8:	bd80      	pop	{r7, pc}
 80127aa:	bf00      	nop
 80127ac:	08018d64 	.word	0x08018d64
 80127b0:	08018d14 	.word	0x08018d14

080127b4 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 80127b4:	b580      	push	{r7, lr}
 80127b6:	b086      	sub	sp, #24
 80127b8:	af00      	add	r7, sp, #0
 80127ba:	6078      	str	r0, [r7, #4]
 80127bc:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 80127be:	687b      	ldr	r3, [r7, #4]
 80127c0:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 80127c2:	693b      	ldr	r3, [r7, #16]
 80127c4:	681b      	ldr	r3, [r3, #0]
 80127c6:	60fb      	str	r3, [r7, #12]


#if _FS_RPATH != 0
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
 80127c8:	683b      	ldr	r3, [r7, #0]
 80127ca:	781b      	ldrb	r3, [r3, #0]
 80127cc:	2b2f      	cmp	r3, #47	; 0x2f
 80127ce:	d00b      	beq.n	80127e8 <follow_path+0x34>
 80127d0:	683b      	ldr	r3, [r7, #0]
 80127d2:	781b      	ldrb	r3, [r3, #0]
 80127d4:	2b5c      	cmp	r3, #92	; 0x5c
 80127d6:	d007      	beq.n	80127e8 <follow_path+0x34>
		obj->sclust = fs->cdir;				/* Start from current directory */
 80127d8:	68fb      	ldr	r3, [r7, #12]
 80127da:	699a      	ldr	r2, [r3, #24]
 80127dc:	693b      	ldr	r3, [r7, #16]
 80127de:	609a      	str	r2, [r3, #8]
 80127e0:	e00d      	b.n	80127fe <follow_path+0x4a>
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 80127e2:	683b      	ldr	r3, [r7, #0]
 80127e4:	3301      	adds	r3, #1
 80127e6:	603b      	str	r3, [r7, #0]
 80127e8:	683b      	ldr	r3, [r7, #0]
 80127ea:	781b      	ldrb	r3, [r3, #0]
 80127ec:	2b2f      	cmp	r3, #47	; 0x2f
 80127ee:	d0f8      	beq.n	80127e2 <follow_path+0x2e>
 80127f0:	683b      	ldr	r3, [r7, #0]
 80127f2:	781b      	ldrb	r3, [r3, #0]
 80127f4:	2b5c      	cmp	r3, #92	; 0x5c
 80127f6:	d0f4      	beq.n	80127e2 <follow_path+0x2e>
		obj->sclust = 0;					/* Start from root directory */
 80127f8:	693b      	ldr	r3, [r7, #16]
 80127fa:	2200      	movs	r2, #0
 80127fc:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 80127fe:	683b      	ldr	r3, [r7, #0]
 8012800:	781b      	ldrb	r3, [r3, #0]
 8012802:	2b1f      	cmp	r3, #31
 8012804:	d80a      	bhi.n	801281c <follow_path+0x68>
		dp->fn[NSFLAG] = NS_NONAME;
 8012806:	687b      	ldr	r3, [r7, #4]
 8012808:	2280      	movs	r2, #128	; 0x80
 801280a:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 801280e:	2100      	movs	r1, #0
 8012810:	6878      	ldr	r0, [r7, #4]
 8012812:	f7ff fc1e 	bl	8012052 <dir_sdi>
 8012816:	4603      	mov	r3, r0
 8012818:	75fb      	strb	r3, [r7, #23]
 801281a:	e05b      	b.n	80128d4 <follow_path+0x120>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 801281c:	463b      	mov	r3, r7
 801281e:	4619      	mov	r1, r3
 8012820:	6878      	ldr	r0, [r7, #4]
 8012822:	f7ff fefd 	bl	8012620 <create_name>
 8012826:	4603      	mov	r3, r0
 8012828:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 801282a:	7dfb      	ldrb	r3, [r7, #23]
 801282c:	2b00      	cmp	r3, #0
 801282e:	d14c      	bne.n	80128ca <follow_path+0x116>
			res = dir_find(dp);				/* Find an object with the segment name */
 8012830:	6878      	ldr	r0, [r7, #4]
 8012832:	f7ff fe50 	bl	80124d6 <dir_find>
 8012836:	4603      	mov	r3, r0
 8012838:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 801283a:	687b      	ldr	r3, [r7, #4]
 801283c:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8012840:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 8012842:	7dfb      	ldrb	r3, [r7, #23]
 8012844:	2b00      	cmp	r3, #0
 8012846:	d01b      	beq.n	8012880 <follow_path+0xcc>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8012848:	7dfb      	ldrb	r3, [r7, #23]
 801284a:	2b04      	cmp	r3, #4
 801284c:	d13f      	bne.n	80128ce <follow_path+0x11a>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
 801284e:	7afb      	ldrb	r3, [r7, #11]
 8012850:	f003 0320 	and.w	r3, r3, #32
 8012854:	2b00      	cmp	r3, #0
 8012856:	d00b      	beq.n	8012870 <follow_path+0xbc>
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
 8012858:	7afb      	ldrb	r3, [r7, #11]
 801285a:	f003 0304 	and.w	r3, r3, #4
 801285e:	2b00      	cmp	r3, #0
 8012860:	d031      	beq.n	80128c6 <follow_path+0x112>
						dp->fn[NSFLAG] = NS_NONAME;
 8012862:	687b      	ldr	r3, [r7, #4]
 8012864:	2280      	movs	r2, #128	; 0x80
 8012866:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
						res = FR_OK;
 801286a:	2300      	movs	r3, #0
 801286c:	75fb      	strb	r3, [r7, #23]
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
					}
				}
				break;
 801286e:	e02e      	b.n	80128ce <follow_path+0x11a>
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8012870:	7afb      	ldrb	r3, [r7, #11]
 8012872:	f003 0304 	and.w	r3, r3, #4
 8012876:	2b00      	cmp	r3, #0
 8012878:	d129      	bne.n	80128ce <follow_path+0x11a>
 801287a:	2305      	movs	r3, #5
 801287c:	75fb      	strb	r3, [r7, #23]
				break;
 801287e:	e026      	b.n	80128ce <follow_path+0x11a>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8012880:	7afb      	ldrb	r3, [r7, #11]
 8012882:	f003 0304 	and.w	r3, r3, #4
 8012886:	2b00      	cmp	r3, #0
 8012888:	d123      	bne.n	80128d2 <follow_path+0x11e>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 801288a:	693b      	ldr	r3, [r7, #16]
 801288c:	799b      	ldrb	r3, [r3, #6]
 801288e:	f003 0310 	and.w	r3, r3, #16
 8012892:	2b00      	cmp	r3, #0
 8012894:	d102      	bne.n	801289c <follow_path+0xe8>
				res = FR_NO_PATH; break;
 8012896:	2305      	movs	r3, #5
 8012898:	75fb      	strb	r3, [r7, #23]
 801289a:	e01b      	b.n	80128d4 <follow_path+0x120>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 801289c:	68fb      	ldr	r3, [r7, #12]
 801289e:	f103 0138 	add.w	r1, r3, #56	; 0x38
 80128a2:	687b      	ldr	r3, [r7, #4]
 80128a4:	695b      	ldr	r3, [r3, #20]
 80128a6:	68fa      	ldr	r2, [r7, #12]
 80128a8:	8992      	ldrh	r2, [r2, #12]
 80128aa:	fbb3 f0f2 	udiv	r0, r3, r2
 80128ae:	fb02 f200 	mul.w	r2, r2, r0
 80128b2:	1a9b      	subs	r3, r3, r2
 80128b4:	440b      	add	r3, r1
 80128b6:	4619      	mov	r1, r3
 80128b8:	68f8      	ldr	r0, [r7, #12]
 80128ba:	f7ff fd70 	bl	801239e <ld_clust>
 80128be:	4602      	mov	r2, r0
 80128c0:	693b      	ldr	r3, [r7, #16]
 80128c2:	609a      	str	r2, [r3, #8]
 80128c4:	e7aa      	b.n	801281c <follow_path+0x68>
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
 80128c6:	bf00      	nop
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80128c8:	e7a8      	b.n	801281c <follow_path+0x68>
			if (res != FR_OK) break;
 80128ca:	bf00      	nop
 80128cc:	e002      	b.n	80128d4 <follow_path+0x120>
				break;
 80128ce:	bf00      	nop
 80128d0:	e000      	b.n	80128d4 <follow_path+0x120>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 80128d2:	bf00      	nop
			}
		}
	}

	return res;
 80128d4:	7dfb      	ldrb	r3, [r7, #23]
}
 80128d6:	4618      	mov	r0, r3
 80128d8:	3718      	adds	r7, #24
 80128da:	46bd      	mov	sp, r7
 80128dc:	bd80      	pop	{r7, pc}

080128de <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 80128de:	b480      	push	{r7}
 80128e0:	b087      	sub	sp, #28
 80128e2:	af00      	add	r7, sp, #0
 80128e4:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 80128e6:	f04f 33ff 	mov.w	r3, #4294967295
 80128ea:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 80128ec:	687b      	ldr	r3, [r7, #4]
 80128ee:	681b      	ldr	r3, [r3, #0]
 80128f0:	2b00      	cmp	r3, #0
 80128f2:	d031      	beq.n	8012958 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 80128f4:	687b      	ldr	r3, [r7, #4]
 80128f6:	681b      	ldr	r3, [r3, #0]
 80128f8:	617b      	str	r3, [r7, #20]
 80128fa:	e002      	b.n	8012902 <get_ldnumber+0x24>
 80128fc:	697b      	ldr	r3, [r7, #20]
 80128fe:	3301      	adds	r3, #1
 8012900:	617b      	str	r3, [r7, #20]
 8012902:	697b      	ldr	r3, [r7, #20]
 8012904:	781b      	ldrb	r3, [r3, #0]
 8012906:	2b20      	cmp	r3, #32
 8012908:	d903      	bls.n	8012912 <get_ldnumber+0x34>
 801290a:	697b      	ldr	r3, [r7, #20]
 801290c:	781b      	ldrb	r3, [r3, #0]
 801290e:	2b3a      	cmp	r3, #58	; 0x3a
 8012910:	d1f4      	bne.n	80128fc <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8012912:	697b      	ldr	r3, [r7, #20]
 8012914:	781b      	ldrb	r3, [r3, #0]
 8012916:	2b3a      	cmp	r3, #58	; 0x3a
 8012918:	d11c      	bne.n	8012954 <get_ldnumber+0x76>
			tp = *path;
 801291a:	687b      	ldr	r3, [r7, #4]
 801291c:	681b      	ldr	r3, [r3, #0]
 801291e:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 8012920:	68fb      	ldr	r3, [r7, #12]
 8012922:	1c5a      	adds	r2, r3, #1
 8012924:	60fa      	str	r2, [r7, #12]
 8012926:	781b      	ldrb	r3, [r3, #0]
 8012928:	3b30      	subs	r3, #48	; 0x30
 801292a:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 801292c:	68bb      	ldr	r3, [r7, #8]
 801292e:	2b09      	cmp	r3, #9
 8012930:	d80e      	bhi.n	8012950 <get_ldnumber+0x72>
 8012932:	68fa      	ldr	r2, [r7, #12]
 8012934:	697b      	ldr	r3, [r7, #20]
 8012936:	429a      	cmp	r2, r3
 8012938:	d10a      	bne.n	8012950 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 801293a:	68bb      	ldr	r3, [r7, #8]
 801293c:	2b00      	cmp	r3, #0
 801293e:	d107      	bne.n	8012950 <get_ldnumber+0x72>
					vol = (int)i;
 8012940:	68bb      	ldr	r3, [r7, #8]
 8012942:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8012944:	697b      	ldr	r3, [r7, #20]
 8012946:	3301      	adds	r3, #1
 8012948:	617b      	str	r3, [r7, #20]
 801294a:	687b      	ldr	r3, [r7, #4]
 801294c:	697a      	ldr	r2, [r7, #20]
 801294e:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8012950:	693b      	ldr	r3, [r7, #16]
 8012952:	e002      	b.n	801295a <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8012954:	2300      	movs	r3, #0
 8012956:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8012958:	693b      	ldr	r3, [r7, #16]
}
 801295a:	4618      	mov	r0, r3
 801295c:	371c      	adds	r7, #28
 801295e:	46bd      	mov	sp, r7
 8012960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012964:	4770      	bx	lr
	...

08012968 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8012968:	b580      	push	{r7, lr}
 801296a:	b082      	sub	sp, #8
 801296c:	af00      	add	r7, sp, #0
 801296e:	6078      	str	r0, [r7, #4]
 8012970:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8012972:	687b      	ldr	r3, [r7, #4]
 8012974:	2200      	movs	r2, #0
 8012976:	70da      	strb	r2, [r3, #3]
 8012978:	687b      	ldr	r3, [r7, #4]
 801297a:	f04f 32ff 	mov.w	r2, #4294967295
 801297e:	635a      	str	r2, [r3, #52]	; 0x34
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8012980:	6839      	ldr	r1, [r7, #0]
 8012982:	6878      	ldr	r0, [r7, #4]
 8012984:	f7fe ff8c 	bl	80118a0 <move_window>
 8012988:	4603      	mov	r3, r0
 801298a:	2b00      	cmp	r3, #0
 801298c:	d001      	beq.n	8012992 <check_fs+0x2a>
 801298e:	2304      	movs	r3, #4
 8012990:	e038      	b.n	8012a04 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8012992:	687b      	ldr	r3, [r7, #4]
 8012994:	3338      	adds	r3, #56	; 0x38
 8012996:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 801299a:	4618      	mov	r0, r3
 801299c:	f7fe fcd0 	bl	8011340 <ld_word>
 80129a0:	4603      	mov	r3, r0
 80129a2:	461a      	mov	r2, r3
 80129a4:	f64a 2355 	movw	r3, #43605	; 0xaa55
 80129a8:	429a      	cmp	r2, r3
 80129aa:	d001      	beq.n	80129b0 <check_fs+0x48>
 80129ac:	2303      	movs	r3, #3
 80129ae:	e029      	b.n	8012a04 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 80129b0:	687b      	ldr	r3, [r7, #4]
 80129b2:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80129b6:	2be9      	cmp	r3, #233	; 0xe9
 80129b8:	d009      	beq.n	80129ce <check_fs+0x66>
 80129ba:	687b      	ldr	r3, [r7, #4]
 80129bc:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80129c0:	2beb      	cmp	r3, #235	; 0xeb
 80129c2:	d11e      	bne.n	8012a02 <check_fs+0x9a>
 80129c4:	687b      	ldr	r3, [r7, #4]
 80129c6:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80129ca:	2b90      	cmp	r3, #144	; 0x90
 80129cc:	d119      	bne.n	8012a02 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 80129ce:	687b      	ldr	r3, [r7, #4]
 80129d0:	3338      	adds	r3, #56	; 0x38
 80129d2:	3336      	adds	r3, #54	; 0x36
 80129d4:	4618      	mov	r0, r3
 80129d6:	f7fe fccb 	bl	8011370 <ld_dword>
 80129da:	4603      	mov	r3, r0
 80129dc:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80129e0:	4a0a      	ldr	r2, [pc, #40]	; (8012a0c <check_fs+0xa4>)
 80129e2:	4293      	cmp	r3, r2
 80129e4:	d101      	bne.n	80129ea <check_fs+0x82>
 80129e6:	2300      	movs	r3, #0
 80129e8:	e00c      	b.n	8012a04 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 80129ea:	687b      	ldr	r3, [r7, #4]
 80129ec:	3338      	adds	r3, #56	; 0x38
 80129ee:	3352      	adds	r3, #82	; 0x52
 80129f0:	4618      	mov	r0, r3
 80129f2:	f7fe fcbd 	bl	8011370 <ld_dword>
 80129f6:	4602      	mov	r2, r0
 80129f8:	4b05      	ldr	r3, [pc, #20]	; (8012a10 <check_fs+0xa8>)
 80129fa:	429a      	cmp	r2, r3
 80129fc:	d101      	bne.n	8012a02 <check_fs+0x9a>
 80129fe:	2300      	movs	r3, #0
 8012a00:	e000      	b.n	8012a04 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 8012a02:	2302      	movs	r3, #2
}
 8012a04:	4618      	mov	r0, r3
 8012a06:	3708      	adds	r7, #8
 8012a08:	46bd      	mov	sp, r7
 8012a0a:	bd80      	pop	{r7, pc}
 8012a0c:	00544146 	.word	0x00544146
 8012a10:	33544146 	.word	0x33544146

08012a14 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8012a14:	b580      	push	{r7, lr}
 8012a16:	b096      	sub	sp, #88	; 0x58
 8012a18:	af00      	add	r7, sp, #0
 8012a1a:	60f8      	str	r0, [r7, #12]
 8012a1c:	60b9      	str	r1, [r7, #8]
 8012a1e:	4613      	mov	r3, r2
 8012a20:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 8012a22:	68bb      	ldr	r3, [r7, #8]
 8012a24:	2200      	movs	r2, #0
 8012a26:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8012a28:	68f8      	ldr	r0, [r7, #12]
 8012a2a:	f7ff ff58 	bl	80128de <get_ldnumber>
 8012a2e:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8012a30:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8012a32:	2b00      	cmp	r3, #0
 8012a34:	da01      	bge.n	8012a3a <find_volume+0x26>
 8012a36:	230b      	movs	r3, #11
 8012a38:	e268      	b.n	8012f0c <find_volume+0x4f8>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8012a3a:	4ab0      	ldr	r2, [pc, #704]	; (8012cfc <find_volume+0x2e8>)
 8012a3c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8012a3e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8012a42:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8012a44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012a46:	2b00      	cmp	r3, #0
 8012a48:	d101      	bne.n	8012a4e <find_volume+0x3a>
 8012a4a:	230c      	movs	r3, #12
 8012a4c:	e25e      	b.n	8012f0c <find_volume+0x4f8>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 8012a4e:	68bb      	ldr	r3, [r7, #8]
 8012a50:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8012a52:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8012a54:	79fb      	ldrb	r3, [r7, #7]
 8012a56:	f023 0301 	bic.w	r3, r3, #1
 8012a5a:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8012a5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012a5e:	781b      	ldrb	r3, [r3, #0]
 8012a60:	2b00      	cmp	r3, #0
 8012a62:	d01a      	beq.n	8012a9a <find_volume+0x86>
		stat = disk_status(fs->drv);
 8012a64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012a66:	785b      	ldrb	r3, [r3, #1]
 8012a68:	4618      	mov	r0, r3
 8012a6a:	f7fe fbcb 	bl	8011204 <disk_status>
 8012a6e:	4603      	mov	r3, r0
 8012a70:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8012a74:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8012a78:	f003 0301 	and.w	r3, r3, #1
 8012a7c:	2b00      	cmp	r3, #0
 8012a7e:	d10c      	bne.n	8012a9a <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8012a80:	79fb      	ldrb	r3, [r7, #7]
 8012a82:	2b00      	cmp	r3, #0
 8012a84:	d007      	beq.n	8012a96 <find_volume+0x82>
 8012a86:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8012a8a:	f003 0304 	and.w	r3, r3, #4
 8012a8e:	2b00      	cmp	r3, #0
 8012a90:	d001      	beq.n	8012a96 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 8012a92:	230a      	movs	r3, #10
 8012a94:	e23a      	b.n	8012f0c <find_volume+0x4f8>
			}
			return FR_OK;				/* The file system object is valid */
 8012a96:	2300      	movs	r3, #0
 8012a98:	e238      	b.n	8012f0c <find_volume+0x4f8>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8012a9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012a9c:	2200      	movs	r2, #0
 8012a9e:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8012aa0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8012aa2:	b2da      	uxtb	r2, r3
 8012aa4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012aa6:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8012aa8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012aaa:	785b      	ldrb	r3, [r3, #1]
 8012aac:	4618      	mov	r0, r3
 8012aae:	f7fe fbc3 	bl	8011238 <disk_initialize>
 8012ab2:	4603      	mov	r3, r0
 8012ab4:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8012ab8:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8012abc:	f003 0301 	and.w	r3, r3, #1
 8012ac0:	2b00      	cmp	r3, #0
 8012ac2:	d001      	beq.n	8012ac8 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8012ac4:	2303      	movs	r3, #3
 8012ac6:	e221      	b.n	8012f0c <find_volume+0x4f8>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8012ac8:	79fb      	ldrb	r3, [r7, #7]
 8012aca:	2b00      	cmp	r3, #0
 8012acc:	d007      	beq.n	8012ade <find_volume+0xca>
 8012ace:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8012ad2:	f003 0304 	and.w	r3, r3, #4
 8012ad6:	2b00      	cmp	r3, #0
 8012ad8:	d001      	beq.n	8012ade <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 8012ada:	230a      	movs	r3, #10
 8012adc:	e216      	b.n	8012f0c <find_volume+0x4f8>
	}
#if _MAX_SS != _MIN_SS					/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 8012ade:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012ae0:	7858      	ldrb	r0, [r3, #1]
 8012ae2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012ae4:	330c      	adds	r3, #12
 8012ae6:	461a      	mov	r2, r3
 8012ae8:	2102      	movs	r1, #2
 8012aea:	f7fe fc0b 	bl	8011304 <disk_ioctl>
 8012aee:	4603      	mov	r3, r0
 8012af0:	2b00      	cmp	r3, #0
 8012af2:	d001      	beq.n	8012af8 <find_volume+0xe4>
 8012af4:	2301      	movs	r3, #1
 8012af6:	e209      	b.n	8012f0c <find_volume+0x4f8>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 8012af8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012afa:	899b      	ldrh	r3, [r3, #12]
 8012afc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8012b00:	d80d      	bhi.n	8012b1e <find_volume+0x10a>
 8012b02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012b04:	899b      	ldrh	r3, [r3, #12]
 8012b06:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8012b0a:	d308      	bcc.n	8012b1e <find_volume+0x10a>
 8012b0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012b0e:	899b      	ldrh	r3, [r3, #12]
 8012b10:	461a      	mov	r2, r3
 8012b12:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012b14:	899b      	ldrh	r3, [r3, #12]
 8012b16:	3b01      	subs	r3, #1
 8012b18:	4013      	ands	r3, r2
 8012b1a:	2b00      	cmp	r3, #0
 8012b1c:	d001      	beq.n	8012b22 <find_volume+0x10e>
 8012b1e:	2301      	movs	r3, #1
 8012b20:	e1f4      	b.n	8012f0c <find_volume+0x4f8>
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 8012b22:	2300      	movs	r3, #0
 8012b24:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8012b26:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8012b28:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8012b2a:	f7ff ff1d 	bl	8012968 <check_fs>
 8012b2e:	4603      	mov	r3, r0
 8012b30:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8012b34:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8012b38:	2b02      	cmp	r3, #2
 8012b3a:	d14b      	bne.n	8012bd4 <find_volume+0x1c0>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8012b3c:	2300      	movs	r3, #0
 8012b3e:	643b      	str	r3, [r7, #64]	; 0x40
 8012b40:	e01f      	b.n	8012b82 <find_volume+0x16e>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 8012b42:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012b44:	f103 0238 	add.w	r2, r3, #56	; 0x38
 8012b48:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8012b4a:	011b      	lsls	r3, r3, #4
 8012b4c:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 8012b50:	4413      	add	r3, r2
 8012b52:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8012b54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012b56:	3304      	adds	r3, #4
 8012b58:	781b      	ldrb	r3, [r3, #0]
 8012b5a:	2b00      	cmp	r3, #0
 8012b5c:	d006      	beq.n	8012b6c <find_volume+0x158>
 8012b5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012b60:	3308      	adds	r3, #8
 8012b62:	4618      	mov	r0, r3
 8012b64:	f7fe fc04 	bl	8011370 <ld_dword>
 8012b68:	4602      	mov	r2, r0
 8012b6a:	e000      	b.n	8012b6e <find_volume+0x15a>
 8012b6c:	2200      	movs	r2, #0
 8012b6e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8012b70:	009b      	lsls	r3, r3, #2
 8012b72:	f107 0158 	add.w	r1, r7, #88	; 0x58
 8012b76:	440b      	add	r3, r1
 8012b78:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8012b7c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8012b7e:	3301      	adds	r3, #1
 8012b80:	643b      	str	r3, [r7, #64]	; 0x40
 8012b82:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8012b84:	2b03      	cmp	r3, #3
 8012b86:	d9dc      	bls.n	8012b42 <find_volume+0x12e>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 8012b88:	2300      	movs	r3, #0
 8012b8a:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 8012b8c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8012b8e:	2b00      	cmp	r3, #0
 8012b90:	d002      	beq.n	8012b98 <find_volume+0x184>
 8012b92:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8012b94:	3b01      	subs	r3, #1
 8012b96:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 8012b98:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8012b9a:	009b      	lsls	r3, r3, #2
 8012b9c:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8012ba0:	4413      	add	r3, r2
 8012ba2:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8012ba6:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8012ba8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8012baa:	2b00      	cmp	r3, #0
 8012bac:	d005      	beq.n	8012bba <find_volume+0x1a6>
 8012bae:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8012bb0:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8012bb2:	f7ff fed9 	bl	8012968 <check_fs>
 8012bb6:	4603      	mov	r3, r0
 8012bb8:	e000      	b.n	8012bbc <find_volume+0x1a8>
 8012bba:	2303      	movs	r3, #3
 8012bbc:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8012bc0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8012bc4:	2b01      	cmp	r3, #1
 8012bc6:	d905      	bls.n	8012bd4 <find_volume+0x1c0>
 8012bc8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8012bca:	3301      	adds	r3, #1
 8012bcc:	643b      	str	r3, [r7, #64]	; 0x40
 8012bce:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8012bd0:	2b03      	cmp	r3, #3
 8012bd2:	d9e1      	bls.n	8012b98 <find_volume+0x184>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8012bd4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8012bd8:	2b04      	cmp	r3, #4
 8012bda:	d101      	bne.n	8012be0 <find_volume+0x1cc>
 8012bdc:	2301      	movs	r3, #1
 8012bde:	e195      	b.n	8012f0c <find_volume+0x4f8>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8012be0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8012be4:	2b01      	cmp	r3, #1
 8012be6:	d901      	bls.n	8012bec <find_volume+0x1d8>
 8012be8:	230d      	movs	r3, #13
 8012bea:	e18f      	b.n	8012f0c <find_volume+0x4f8>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8012bec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012bee:	3338      	adds	r3, #56	; 0x38
 8012bf0:	330b      	adds	r3, #11
 8012bf2:	4618      	mov	r0, r3
 8012bf4:	f7fe fba4 	bl	8011340 <ld_word>
 8012bf8:	4603      	mov	r3, r0
 8012bfa:	461a      	mov	r2, r3
 8012bfc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012bfe:	899b      	ldrh	r3, [r3, #12]
 8012c00:	429a      	cmp	r2, r3
 8012c02:	d001      	beq.n	8012c08 <find_volume+0x1f4>
 8012c04:	230d      	movs	r3, #13
 8012c06:	e181      	b.n	8012f0c <find_volume+0x4f8>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8012c08:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012c0a:	3338      	adds	r3, #56	; 0x38
 8012c0c:	3316      	adds	r3, #22
 8012c0e:	4618      	mov	r0, r3
 8012c10:	f7fe fb96 	bl	8011340 <ld_word>
 8012c14:	4603      	mov	r3, r0
 8012c16:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8012c18:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8012c1a:	2b00      	cmp	r3, #0
 8012c1c:	d106      	bne.n	8012c2c <find_volume+0x218>
 8012c1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012c20:	3338      	adds	r3, #56	; 0x38
 8012c22:	3324      	adds	r3, #36	; 0x24
 8012c24:	4618      	mov	r0, r3
 8012c26:	f7fe fba3 	bl	8011370 <ld_dword>
 8012c2a:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 8012c2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012c2e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8012c30:	621a      	str	r2, [r3, #32]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8012c32:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012c34:	f893 2048 	ldrb.w	r2, [r3, #72]	; 0x48
 8012c38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012c3a:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8012c3c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012c3e:	789b      	ldrb	r3, [r3, #2]
 8012c40:	2b01      	cmp	r3, #1
 8012c42:	d005      	beq.n	8012c50 <find_volume+0x23c>
 8012c44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012c46:	789b      	ldrb	r3, [r3, #2]
 8012c48:	2b02      	cmp	r3, #2
 8012c4a:	d001      	beq.n	8012c50 <find_volume+0x23c>
 8012c4c:	230d      	movs	r3, #13
 8012c4e:	e15d      	b.n	8012f0c <find_volume+0x4f8>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8012c50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012c52:	789b      	ldrb	r3, [r3, #2]
 8012c54:	461a      	mov	r2, r3
 8012c56:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8012c58:	fb02 f303 	mul.w	r3, r2, r3
 8012c5c:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8012c5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012c60:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8012c64:	b29a      	uxth	r2, r3
 8012c66:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012c68:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8012c6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012c6c:	895b      	ldrh	r3, [r3, #10]
 8012c6e:	2b00      	cmp	r3, #0
 8012c70:	d008      	beq.n	8012c84 <find_volume+0x270>
 8012c72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012c74:	895b      	ldrh	r3, [r3, #10]
 8012c76:	461a      	mov	r2, r3
 8012c78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012c7a:	895b      	ldrh	r3, [r3, #10]
 8012c7c:	3b01      	subs	r3, #1
 8012c7e:	4013      	ands	r3, r2
 8012c80:	2b00      	cmp	r3, #0
 8012c82:	d001      	beq.n	8012c88 <find_volume+0x274>
 8012c84:	230d      	movs	r3, #13
 8012c86:	e141      	b.n	8012f0c <find_volume+0x4f8>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8012c88:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012c8a:	3338      	adds	r3, #56	; 0x38
 8012c8c:	3311      	adds	r3, #17
 8012c8e:	4618      	mov	r0, r3
 8012c90:	f7fe fb56 	bl	8011340 <ld_word>
 8012c94:	4603      	mov	r3, r0
 8012c96:	461a      	mov	r2, r3
 8012c98:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012c9a:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8012c9c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012c9e:	891b      	ldrh	r3, [r3, #8]
 8012ca0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8012ca2:	8992      	ldrh	r2, [r2, #12]
 8012ca4:	0952      	lsrs	r2, r2, #5
 8012ca6:	b292      	uxth	r2, r2
 8012ca8:	fbb3 f1f2 	udiv	r1, r3, r2
 8012cac:	fb02 f201 	mul.w	r2, r2, r1
 8012cb0:	1a9b      	subs	r3, r3, r2
 8012cb2:	b29b      	uxth	r3, r3
 8012cb4:	2b00      	cmp	r3, #0
 8012cb6:	d001      	beq.n	8012cbc <find_volume+0x2a8>
 8012cb8:	230d      	movs	r3, #13
 8012cba:	e127      	b.n	8012f0c <find_volume+0x4f8>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 8012cbc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012cbe:	3338      	adds	r3, #56	; 0x38
 8012cc0:	3313      	adds	r3, #19
 8012cc2:	4618      	mov	r0, r3
 8012cc4:	f7fe fb3c 	bl	8011340 <ld_word>
 8012cc8:	4603      	mov	r3, r0
 8012cca:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8012ccc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8012cce:	2b00      	cmp	r3, #0
 8012cd0:	d106      	bne.n	8012ce0 <find_volume+0x2cc>
 8012cd2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012cd4:	3338      	adds	r3, #56	; 0x38
 8012cd6:	3320      	adds	r3, #32
 8012cd8:	4618      	mov	r0, r3
 8012cda:	f7fe fb49 	bl	8011370 <ld_dword>
 8012cde:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 8012ce0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012ce2:	3338      	adds	r3, #56	; 0x38
 8012ce4:	330e      	adds	r3, #14
 8012ce6:	4618      	mov	r0, r3
 8012ce8:	f7fe fb2a 	bl	8011340 <ld_word>
 8012cec:	4603      	mov	r3, r0
 8012cee:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8012cf0:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8012cf2:	2b00      	cmp	r3, #0
 8012cf4:	d104      	bne.n	8012d00 <find_volume+0x2ec>
 8012cf6:	230d      	movs	r3, #13
 8012cf8:	e108      	b.n	8012f0c <find_volume+0x4f8>
 8012cfa:	bf00      	nop
 8012cfc:	2004819c 	.word	0x2004819c

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8012d00:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8012d02:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8012d04:	4413      	add	r3, r2
 8012d06:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8012d08:	8911      	ldrh	r1, [r2, #8]
 8012d0a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8012d0c:	8992      	ldrh	r2, [r2, #12]
 8012d0e:	0952      	lsrs	r2, r2, #5
 8012d10:	b292      	uxth	r2, r2
 8012d12:	fbb1 f2f2 	udiv	r2, r1, r2
 8012d16:	b292      	uxth	r2, r2
 8012d18:	4413      	add	r3, r2
 8012d1a:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8012d1c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8012d1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012d20:	429a      	cmp	r2, r3
 8012d22:	d201      	bcs.n	8012d28 <find_volume+0x314>
 8012d24:	230d      	movs	r3, #13
 8012d26:	e0f1      	b.n	8012f0c <find_volume+0x4f8>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8012d28:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8012d2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012d2c:	1ad3      	subs	r3, r2, r3
 8012d2e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8012d30:	8952      	ldrh	r2, [r2, #10]
 8012d32:	fbb3 f3f2 	udiv	r3, r3, r2
 8012d36:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8012d38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012d3a:	2b00      	cmp	r3, #0
 8012d3c:	d101      	bne.n	8012d42 <find_volume+0x32e>
 8012d3e:	230d      	movs	r3, #13
 8012d40:	e0e4      	b.n	8012f0c <find_volume+0x4f8>
		fmt = FS_FAT32;
 8012d42:	2303      	movs	r3, #3
 8012d44:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8012d48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012d4a:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 8012d4e:	4293      	cmp	r3, r2
 8012d50:	d802      	bhi.n	8012d58 <find_volume+0x344>
 8012d52:	2302      	movs	r3, #2
 8012d54:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8012d58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012d5a:	f640 72f5 	movw	r2, #4085	; 0xff5
 8012d5e:	4293      	cmp	r3, r2
 8012d60:	d802      	bhi.n	8012d68 <find_volume+0x354>
 8012d62:	2301      	movs	r3, #1
 8012d64:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8012d68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012d6a:	1c9a      	adds	r2, r3, #2
 8012d6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012d6e:	61da      	str	r2, [r3, #28]
		fs->volbase = bsect;							/* Volume start sector */
 8012d70:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012d72:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8012d74:	625a      	str	r2, [r3, #36]	; 0x24
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8012d76:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8012d78:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8012d7a:	441a      	add	r2, r3
 8012d7c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012d7e:	629a      	str	r2, [r3, #40]	; 0x28
		fs->database = bsect + sysect;					/* Data start sector */
 8012d80:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8012d82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012d84:	441a      	add	r2, r3
 8012d86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012d88:	631a      	str	r2, [r3, #48]	; 0x30
		if (fmt == FS_FAT32) {
 8012d8a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8012d8e:	2b03      	cmp	r3, #3
 8012d90:	d11e      	bne.n	8012dd0 <find_volume+0x3bc>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8012d92:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012d94:	3338      	adds	r3, #56	; 0x38
 8012d96:	332a      	adds	r3, #42	; 0x2a
 8012d98:	4618      	mov	r0, r3
 8012d9a:	f7fe fad1 	bl	8011340 <ld_word>
 8012d9e:	4603      	mov	r3, r0
 8012da0:	2b00      	cmp	r3, #0
 8012da2:	d001      	beq.n	8012da8 <find_volume+0x394>
 8012da4:	230d      	movs	r3, #13
 8012da6:	e0b1      	b.n	8012f0c <find_volume+0x4f8>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8012da8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012daa:	891b      	ldrh	r3, [r3, #8]
 8012dac:	2b00      	cmp	r3, #0
 8012dae:	d001      	beq.n	8012db4 <find_volume+0x3a0>
 8012db0:	230d      	movs	r3, #13
 8012db2:	e0ab      	b.n	8012f0c <find_volume+0x4f8>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8012db4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012db6:	3338      	adds	r3, #56	; 0x38
 8012db8:	332c      	adds	r3, #44	; 0x2c
 8012dba:	4618      	mov	r0, r3
 8012dbc:	f7fe fad8 	bl	8011370 <ld_dword>
 8012dc0:	4602      	mov	r2, r0
 8012dc2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012dc4:	62da      	str	r2, [r3, #44]	; 0x2c
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8012dc6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012dc8:	69db      	ldr	r3, [r3, #28]
 8012dca:	009b      	lsls	r3, r3, #2
 8012dcc:	647b      	str	r3, [r7, #68]	; 0x44
 8012dce:	e01f      	b.n	8012e10 <find_volume+0x3fc>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8012dd0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012dd2:	891b      	ldrh	r3, [r3, #8]
 8012dd4:	2b00      	cmp	r3, #0
 8012dd6:	d101      	bne.n	8012ddc <find_volume+0x3c8>
 8012dd8:	230d      	movs	r3, #13
 8012dda:	e097      	b.n	8012f0c <find_volume+0x4f8>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8012ddc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012dde:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8012de0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8012de2:	441a      	add	r2, r3
 8012de4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012de6:	62da      	str	r2, [r3, #44]	; 0x2c
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8012de8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8012dec:	2b02      	cmp	r3, #2
 8012dee:	d103      	bne.n	8012df8 <find_volume+0x3e4>
 8012df0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012df2:	69db      	ldr	r3, [r3, #28]
 8012df4:	005b      	lsls	r3, r3, #1
 8012df6:	e00a      	b.n	8012e0e <find_volume+0x3fa>
 8012df8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012dfa:	69da      	ldr	r2, [r3, #28]
 8012dfc:	4613      	mov	r3, r2
 8012dfe:	005b      	lsls	r3, r3, #1
 8012e00:	4413      	add	r3, r2
 8012e02:	085a      	lsrs	r2, r3, #1
 8012e04:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012e06:	69db      	ldr	r3, [r3, #28]
 8012e08:	f003 0301 	and.w	r3, r3, #1
 8012e0c:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 8012e0e:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8012e10:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012e12:	6a1a      	ldr	r2, [r3, #32]
 8012e14:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012e16:	899b      	ldrh	r3, [r3, #12]
 8012e18:	4619      	mov	r1, r3
 8012e1a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8012e1c:	440b      	add	r3, r1
 8012e1e:	3b01      	subs	r3, #1
 8012e20:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8012e22:	8989      	ldrh	r1, [r1, #12]
 8012e24:	fbb3 f3f1 	udiv	r3, r3, r1
 8012e28:	429a      	cmp	r2, r3
 8012e2a:	d201      	bcs.n	8012e30 <find_volume+0x41c>
 8012e2c:	230d      	movs	r3, #13
 8012e2e:	e06d      	b.n	8012f0c <find_volume+0x4f8>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8012e30:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012e32:	f04f 32ff 	mov.w	r2, #4294967295
 8012e36:	615a      	str	r2, [r3, #20]
 8012e38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012e3a:	695a      	ldr	r2, [r3, #20]
 8012e3c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012e3e:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 8012e40:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012e42:	2280      	movs	r2, #128	; 0x80
 8012e44:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8012e46:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8012e4a:	2b03      	cmp	r3, #3
 8012e4c:	d149      	bne.n	8012ee2 <find_volume+0x4ce>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8012e4e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012e50:	3338      	adds	r3, #56	; 0x38
 8012e52:	3330      	adds	r3, #48	; 0x30
 8012e54:	4618      	mov	r0, r3
 8012e56:	f7fe fa73 	bl	8011340 <ld_word>
 8012e5a:	4603      	mov	r3, r0
 8012e5c:	2b01      	cmp	r3, #1
 8012e5e:	d140      	bne.n	8012ee2 <find_volume+0x4ce>
			&& move_window(fs, bsect + 1) == FR_OK)
 8012e60:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8012e62:	3301      	adds	r3, #1
 8012e64:	4619      	mov	r1, r3
 8012e66:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8012e68:	f7fe fd1a 	bl	80118a0 <move_window>
 8012e6c:	4603      	mov	r3, r0
 8012e6e:	2b00      	cmp	r3, #0
 8012e70:	d137      	bne.n	8012ee2 <find_volume+0x4ce>
		{
			fs->fsi_flag = 0;
 8012e72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012e74:	2200      	movs	r2, #0
 8012e76:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8012e78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012e7a:	3338      	adds	r3, #56	; 0x38
 8012e7c:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8012e80:	4618      	mov	r0, r3
 8012e82:	f7fe fa5d 	bl	8011340 <ld_word>
 8012e86:	4603      	mov	r3, r0
 8012e88:	461a      	mov	r2, r3
 8012e8a:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8012e8e:	429a      	cmp	r2, r3
 8012e90:	d127      	bne.n	8012ee2 <find_volume+0x4ce>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8012e92:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012e94:	3338      	adds	r3, #56	; 0x38
 8012e96:	4618      	mov	r0, r3
 8012e98:	f7fe fa6a 	bl	8011370 <ld_dword>
 8012e9c:	4602      	mov	r2, r0
 8012e9e:	4b1d      	ldr	r3, [pc, #116]	; (8012f14 <find_volume+0x500>)
 8012ea0:	429a      	cmp	r2, r3
 8012ea2:	d11e      	bne.n	8012ee2 <find_volume+0x4ce>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8012ea4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012ea6:	3338      	adds	r3, #56	; 0x38
 8012ea8:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8012eac:	4618      	mov	r0, r3
 8012eae:	f7fe fa5f 	bl	8011370 <ld_dword>
 8012eb2:	4602      	mov	r2, r0
 8012eb4:	4b18      	ldr	r3, [pc, #96]	; (8012f18 <find_volume+0x504>)
 8012eb6:	429a      	cmp	r2, r3
 8012eb8:	d113      	bne.n	8012ee2 <find_volume+0x4ce>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8012eba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012ebc:	3338      	adds	r3, #56	; 0x38
 8012ebe:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 8012ec2:	4618      	mov	r0, r3
 8012ec4:	f7fe fa54 	bl	8011370 <ld_dword>
 8012ec8:	4602      	mov	r2, r0
 8012eca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012ecc:	615a      	str	r2, [r3, #20]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8012ece:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012ed0:	3338      	adds	r3, #56	; 0x38
 8012ed2:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 8012ed6:	4618      	mov	r0, r3
 8012ed8:	f7fe fa4a 	bl	8011370 <ld_dword>
 8012edc:	4602      	mov	r2, r0
 8012ede:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012ee0:	611a      	str	r2, [r3, #16]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 8012ee2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012ee4:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 8012ee8:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8012eea:	4b0c      	ldr	r3, [pc, #48]	; (8012f1c <find_volume+0x508>)
 8012eec:	881b      	ldrh	r3, [r3, #0]
 8012eee:	3301      	adds	r3, #1
 8012ef0:	b29a      	uxth	r2, r3
 8012ef2:	4b0a      	ldr	r3, [pc, #40]	; (8012f1c <find_volume+0x508>)
 8012ef4:	801a      	strh	r2, [r3, #0]
 8012ef6:	4b09      	ldr	r3, [pc, #36]	; (8012f1c <find_volume+0x508>)
 8012ef8:	881a      	ldrh	r2, [r3, #0]
 8012efa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012efc:	80da      	strh	r2, [r3, #6]
#if _FS_EXFAT
	fs->dirbuf = DirBuf;	/* Static directory block scratchpad buuffer */
#endif
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
 8012efe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012f00:	2200      	movs	r2, #0
 8012f02:	619a      	str	r2, [r3, #24]
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 8012f04:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8012f06:	f7fe fc63 	bl	80117d0 <clear_lock>
#endif
	return FR_OK;
 8012f0a:	2300      	movs	r3, #0
}
 8012f0c:	4618      	mov	r0, r3
 8012f0e:	3758      	adds	r7, #88	; 0x58
 8012f10:	46bd      	mov	sp, r7
 8012f12:	bd80      	pop	{r7, pc}
 8012f14:	41615252 	.word	0x41615252
 8012f18:	61417272 	.word	0x61417272
 8012f1c:	200481a0 	.word	0x200481a0

08012f20 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8012f20:	b580      	push	{r7, lr}
 8012f22:	b084      	sub	sp, #16
 8012f24:	af00      	add	r7, sp, #0
 8012f26:	6078      	str	r0, [r7, #4]
 8012f28:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 8012f2a:	2309      	movs	r3, #9
 8012f2c:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 8012f2e:	687b      	ldr	r3, [r7, #4]
 8012f30:	2b00      	cmp	r3, #0
 8012f32:	d01c      	beq.n	8012f6e <validate+0x4e>
 8012f34:	687b      	ldr	r3, [r7, #4]
 8012f36:	681b      	ldr	r3, [r3, #0]
 8012f38:	2b00      	cmp	r3, #0
 8012f3a:	d018      	beq.n	8012f6e <validate+0x4e>
 8012f3c:	687b      	ldr	r3, [r7, #4]
 8012f3e:	681b      	ldr	r3, [r3, #0]
 8012f40:	781b      	ldrb	r3, [r3, #0]
 8012f42:	2b00      	cmp	r3, #0
 8012f44:	d013      	beq.n	8012f6e <validate+0x4e>
 8012f46:	687b      	ldr	r3, [r7, #4]
 8012f48:	889a      	ldrh	r2, [r3, #4]
 8012f4a:	687b      	ldr	r3, [r7, #4]
 8012f4c:	681b      	ldr	r3, [r3, #0]
 8012f4e:	88db      	ldrh	r3, [r3, #6]
 8012f50:	429a      	cmp	r2, r3
 8012f52:	d10c      	bne.n	8012f6e <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8012f54:	687b      	ldr	r3, [r7, #4]
 8012f56:	681b      	ldr	r3, [r3, #0]
 8012f58:	785b      	ldrb	r3, [r3, #1]
 8012f5a:	4618      	mov	r0, r3
 8012f5c:	f7fe f952 	bl	8011204 <disk_status>
 8012f60:	4603      	mov	r3, r0
 8012f62:	f003 0301 	and.w	r3, r3, #1
 8012f66:	2b00      	cmp	r3, #0
 8012f68:	d101      	bne.n	8012f6e <validate+0x4e>
			res = FR_OK;
 8012f6a:	2300      	movs	r3, #0
 8012f6c:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 8012f6e:	7bfb      	ldrb	r3, [r7, #15]
 8012f70:	2b00      	cmp	r3, #0
 8012f72:	d102      	bne.n	8012f7a <validate+0x5a>
 8012f74:	687b      	ldr	r3, [r7, #4]
 8012f76:	681b      	ldr	r3, [r3, #0]
 8012f78:	e000      	b.n	8012f7c <validate+0x5c>
 8012f7a:	2300      	movs	r3, #0
 8012f7c:	683a      	ldr	r2, [r7, #0]
 8012f7e:	6013      	str	r3, [r2, #0]
	return res;
 8012f80:	7bfb      	ldrb	r3, [r7, #15]
}
 8012f82:	4618      	mov	r0, r3
 8012f84:	3710      	adds	r7, #16
 8012f86:	46bd      	mov	sp, r7
 8012f88:	bd80      	pop	{r7, pc}
	...

08012f8c <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8012f8c:	b580      	push	{r7, lr}
 8012f8e:	b088      	sub	sp, #32
 8012f90:	af00      	add	r7, sp, #0
 8012f92:	60f8      	str	r0, [r7, #12]
 8012f94:	60b9      	str	r1, [r7, #8]
 8012f96:	4613      	mov	r3, r2
 8012f98:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8012f9a:	68bb      	ldr	r3, [r7, #8]
 8012f9c:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 8012f9e:	f107 0310 	add.w	r3, r7, #16
 8012fa2:	4618      	mov	r0, r3
 8012fa4:	f7ff fc9b 	bl	80128de <get_ldnumber>
 8012fa8:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 8012faa:	69fb      	ldr	r3, [r7, #28]
 8012fac:	2b00      	cmp	r3, #0
 8012fae:	da01      	bge.n	8012fb4 <f_mount+0x28>
 8012fb0:	230b      	movs	r3, #11
 8012fb2:	e02b      	b.n	801300c <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8012fb4:	4a17      	ldr	r2, [pc, #92]	; (8013014 <f_mount+0x88>)
 8012fb6:	69fb      	ldr	r3, [r7, #28]
 8012fb8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8012fbc:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 8012fbe:	69bb      	ldr	r3, [r7, #24]
 8012fc0:	2b00      	cmp	r3, #0
 8012fc2:	d005      	beq.n	8012fd0 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8012fc4:	69b8      	ldr	r0, [r7, #24]
 8012fc6:	f7fe fc03 	bl	80117d0 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8012fca:	69bb      	ldr	r3, [r7, #24]
 8012fcc:	2200      	movs	r2, #0
 8012fce:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8012fd0:	68fb      	ldr	r3, [r7, #12]
 8012fd2:	2b00      	cmp	r3, #0
 8012fd4:	d002      	beq.n	8012fdc <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 8012fd6:	68fb      	ldr	r3, [r7, #12]
 8012fd8:	2200      	movs	r2, #0
 8012fda:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8012fdc:	68fa      	ldr	r2, [r7, #12]
 8012fde:	490d      	ldr	r1, [pc, #52]	; (8013014 <f_mount+0x88>)
 8012fe0:	69fb      	ldr	r3, [r7, #28]
 8012fe2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8012fe6:	68fb      	ldr	r3, [r7, #12]
 8012fe8:	2b00      	cmp	r3, #0
 8012fea:	d002      	beq.n	8012ff2 <f_mount+0x66>
 8012fec:	79fb      	ldrb	r3, [r7, #7]
 8012fee:	2b01      	cmp	r3, #1
 8012ff0:	d001      	beq.n	8012ff6 <f_mount+0x6a>
 8012ff2:	2300      	movs	r3, #0
 8012ff4:	e00a      	b.n	801300c <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8012ff6:	f107 010c 	add.w	r1, r7, #12
 8012ffa:	f107 0308 	add.w	r3, r7, #8
 8012ffe:	2200      	movs	r2, #0
 8013000:	4618      	mov	r0, r3
 8013002:	f7ff fd07 	bl	8012a14 <find_volume>
 8013006:	4603      	mov	r3, r0
 8013008:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 801300a:	7dfb      	ldrb	r3, [r7, #23]
}
 801300c:	4618      	mov	r0, r3
 801300e:	3720      	adds	r7, #32
 8013010:	46bd      	mov	sp, r7
 8013012:	bd80      	pop	{r7, pc}
 8013014:	2004819c 	.word	0x2004819c

08013018 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8013018:	b580      	push	{r7, lr}
 801301a:	b098      	sub	sp, #96	; 0x60
 801301c:	af00      	add	r7, sp, #0
 801301e:	60f8      	str	r0, [r7, #12]
 8013020:	60b9      	str	r1, [r7, #8]
 8013022:	4613      	mov	r3, r2
 8013024:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 8013026:	68fb      	ldr	r3, [r7, #12]
 8013028:	2b00      	cmp	r3, #0
 801302a:	d101      	bne.n	8013030 <f_open+0x18>
 801302c:	2309      	movs	r3, #9
 801302e:	e1ba      	b.n	80133a6 <f_open+0x38e>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8013030:	79fb      	ldrb	r3, [r7, #7]
 8013032:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8013036:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 8013038:	79fa      	ldrb	r2, [r7, #7]
 801303a:	f107 0110 	add.w	r1, r7, #16
 801303e:	f107 0308 	add.w	r3, r7, #8
 8013042:	4618      	mov	r0, r3
 8013044:	f7ff fce6 	bl	8012a14 <find_volume>
 8013048:	4603      	mov	r3, r0
 801304a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	if (res == FR_OK) {
 801304e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8013052:	2b00      	cmp	r3, #0
 8013054:	f040 819e 	bne.w	8013394 <f_open+0x37c>
		dj.obj.fs = fs;
 8013058:	693b      	ldr	r3, [r7, #16]
 801305a:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 801305c:	68ba      	ldr	r2, [r7, #8]
 801305e:	f107 0314 	add.w	r3, r7, #20
 8013062:	4611      	mov	r1, r2
 8013064:	4618      	mov	r0, r3
 8013066:	f7ff fba5 	bl	80127b4 <follow_path>
 801306a:	4603      	mov	r3, r0
 801306c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8013070:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8013074:	2b00      	cmp	r3, #0
 8013076:	d11a      	bne.n	80130ae <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8013078:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 801307c:	b25b      	sxtb	r3, r3
 801307e:	2b00      	cmp	r3, #0
 8013080:	da03      	bge.n	801308a <f_open+0x72>
				res = FR_INVALID_NAME;
 8013082:	2306      	movs	r3, #6
 8013084:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8013088:	e011      	b.n	80130ae <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 801308a:	79fb      	ldrb	r3, [r7, #7]
 801308c:	f023 0301 	bic.w	r3, r3, #1
 8013090:	2b00      	cmp	r3, #0
 8013092:	bf14      	ite	ne
 8013094:	2301      	movne	r3, #1
 8013096:	2300      	moveq	r3, #0
 8013098:	b2db      	uxtb	r3, r3
 801309a:	461a      	mov	r2, r3
 801309c:	f107 0314 	add.w	r3, r7, #20
 80130a0:	4611      	mov	r1, r2
 80130a2:	4618      	mov	r0, r3
 80130a4:	f7fe fa4c 	bl	8011540 <chk_lock>
 80130a8:	4603      	mov	r3, r0
 80130aa:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 80130ae:	79fb      	ldrb	r3, [r7, #7]
 80130b0:	f003 031c 	and.w	r3, r3, #28
 80130b4:	2b00      	cmp	r3, #0
 80130b6:	d07e      	beq.n	80131b6 <f_open+0x19e>
			if (res != FR_OK) {					/* No file, create new */
 80130b8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80130bc:	2b00      	cmp	r3, #0
 80130be:	d017      	beq.n	80130f0 <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 80130c0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80130c4:	2b04      	cmp	r3, #4
 80130c6:	d10e      	bne.n	80130e6 <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 80130c8:	f7fe fa96 	bl	80115f8 <enq_lock>
 80130cc:	4603      	mov	r3, r0
 80130ce:	2b00      	cmp	r3, #0
 80130d0:	d006      	beq.n	80130e0 <f_open+0xc8>
 80130d2:	f107 0314 	add.w	r3, r7, #20
 80130d6:	4618      	mov	r0, r3
 80130d8:	f7ff fa52 	bl	8012580 <dir_register>
 80130dc:	4603      	mov	r3, r0
 80130de:	e000      	b.n	80130e2 <f_open+0xca>
 80130e0:	2312      	movs	r3, #18
 80130e2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 80130e6:	79fb      	ldrb	r3, [r7, #7]
 80130e8:	f043 0308 	orr.w	r3, r3, #8
 80130ec:	71fb      	strb	r3, [r7, #7]
 80130ee:	e010      	b.n	8013112 <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 80130f0:	7ebb      	ldrb	r3, [r7, #26]
 80130f2:	f003 0311 	and.w	r3, r3, #17
 80130f6:	2b00      	cmp	r3, #0
 80130f8:	d003      	beq.n	8013102 <f_open+0xea>
					res = FR_DENIED;
 80130fa:	2307      	movs	r3, #7
 80130fc:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8013100:	e007      	b.n	8013112 <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8013102:	79fb      	ldrb	r3, [r7, #7]
 8013104:	f003 0304 	and.w	r3, r3, #4
 8013108:	2b00      	cmp	r3, #0
 801310a:	d002      	beq.n	8013112 <f_open+0xfa>
 801310c:	2308      	movs	r3, #8
 801310e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8013112:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8013116:	2b00      	cmp	r3, #0
 8013118:	d167      	bne.n	80131ea <f_open+0x1d2>
 801311a:	79fb      	ldrb	r3, [r7, #7]
 801311c:	f003 0308 	and.w	r3, r3, #8
 8013120:	2b00      	cmp	r3, #0
 8013122:	d062      	beq.n	80131ea <f_open+0x1d2>
				dw = GET_FATTIME();
 8013124:	4ba2      	ldr	r3, [pc, #648]	; (80133b0 <f_open+0x398>)
 8013126:	653b      	str	r3, [r7, #80]	; 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 8013128:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801312a:	330e      	adds	r3, #14
 801312c:	6d39      	ldr	r1, [r7, #80]	; 0x50
 801312e:	4618      	mov	r0, r3
 8013130:	f7fe f95c 	bl	80113ec <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8013134:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8013136:	3316      	adds	r3, #22
 8013138:	6d39      	ldr	r1, [r7, #80]	; 0x50
 801313a:	4618      	mov	r0, r3
 801313c:	f7fe f956 	bl	80113ec <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8013140:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8013142:	330b      	adds	r3, #11
 8013144:	2220      	movs	r2, #32
 8013146:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8013148:	693b      	ldr	r3, [r7, #16]
 801314a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 801314c:	4611      	mov	r1, r2
 801314e:	4618      	mov	r0, r3
 8013150:	f7ff f925 	bl	801239e <ld_clust>
 8013154:	64f8      	str	r0, [r7, #76]	; 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8013156:	693b      	ldr	r3, [r7, #16]
 8013158:	6b79      	ldr	r1, [r7, #52]	; 0x34
 801315a:	2200      	movs	r2, #0
 801315c:	4618      	mov	r0, r3
 801315e:	f7ff f93d 	bl	80123dc <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 8013162:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8013164:	331c      	adds	r3, #28
 8013166:	2100      	movs	r1, #0
 8013168:	4618      	mov	r0, r3
 801316a:	f7fe f93f 	bl	80113ec <st_dword>
					fs->wflag = 1;
 801316e:	693b      	ldr	r3, [r7, #16]
 8013170:	2201      	movs	r2, #1
 8013172:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 8013174:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8013176:	2b00      	cmp	r3, #0
 8013178:	d037      	beq.n	80131ea <f_open+0x1d2>
						dw = fs->winsect;
 801317a:	693b      	ldr	r3, [r7, #16]
 801317c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801317e:	653b      	str	r3, [r7, #80]	; 0x50
						res = remove_chain(&dj.obj, cl, 0);
 8013180:	f107 0314 	add.w	r3, r7, #20
 8013184:	2200      	movs	r2, #0
 8013186:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8013188:	4618      	mov	r0, r3
 801318a:	f7fe fe2d 	bl	8011de8 <remove_chain>
 801318e:	4603      	mov	r3, r0
 8013190:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
						if (res == FR_OK) {
 8013194:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8013198:	2b00      	cmp	r3, #0
 801319a:	d126      	bne.n	80131ea <f_open+0x1d2>
							res = move_window(fs, dw);
 801319c:	693b      	ldr	r3, [r7, #16]
 801319e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80131a0:	4618      	mov	r0, r3
 80131a2:	f7fe fb7d 	bl	80118a0 <move_window>
 80131a6:	4603      	mov	r3, r0
 80131a8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 80131ac:	693b      	ldr	r3, [r7, #16]
 80131ae:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80131b0:	3a01      	subs	r2, #1
 80131b2:	611a      	str	r2, [r3, #16]
 80131b4:	e019      	b.n	80131ea <f_open+0x1d2>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 80131b6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80131ba:	2b00      	cmp	r3, #0
 80131bc:	d115      	bne.n	80131ea <f_open+0x1d2>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 80131be:	7ebb      	ldrb	r3, [r7, #26]
 80131c0:	f003 0310 	and.w	r3, r3, #16
 80131c4:	2b00      	cmp	r3, #0
 80131c6:	d003      	beq.n	80131d0 <f_open+0x1b8>
					res = FR_NO_FILE;
 80131c8:	2304      	movs	r3, #4
 80131ca:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 80131ce:	e00c      	b.n	80131ea <f_open+0x1d2>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 80131d0:	79fb      	ldrb	r3, [r7, #7]
 80131d2:	f003 0302 	and.w	r3, r3, #2
 80131d6:	2b00      	cmp	r3, #0
 80131d8:	d007      	beq.n	80131ea <f_open+0x1d2>
 80131da:	7ebb      	ldrb	r3, [r7, #26]
 80131dc:	f003 0301 	and.w	r3, r3, #1
 80131e0:	2b00      	cmp	r3, #0
 80131e2:	d002      	beq.n	80131ea <f_open+0x1d2>
						res = FR_DENIED;
 80131e4:	2307      	movs	r3, #7
 80131e6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 80131ea:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80131ee:	2b00      	cmp	r3, #0
 80131f0:	d128      	bne.n	8013244 <f_open+0x22c>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 80131f2:	79fb      	ldrb	r3, [r7, #7]
 80131f4:	f003 0308 	and.w	r3, r3, #8
 80131f8:	2b00      	cmp	r3, #0
 80131fa:	d003      	beq.n	8013204 <f_open+0x1ec>
				mode |= FA_MODIFIED;
 80131fc:	79fb      	ldrb	r3, [r7, #7]
 80131fe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8013202:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8013204:	693b      	ldr	r3, [r7, #16]
 8013206:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8013208:	68fb      	ldr	r3, [r7, #12]
 801320a:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 801320c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 801320e:	68fb      	ldr	r3, [r7, #12]
 8013210:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8013212:	79fb      	ldrb	r3, [r7, #7]
 8013214:	f023 0301 	bic.w	r3, r3, #1
 8013218:	2b00      	cmp	r3, #0
 801321a:	bf14      	ite	ne
 801321c:	2301      	movne	r3, #1
 801321e:	2300      	moveq	r3, #0
 8013220:	b2db      	uxtb	r3, r3
 8013222:	461a      	mov	r2, r3
 8013224:	f107 0314 	add.w	r3, r7, #20
 8013228:	4611      	mov	r1, r2
 801322a:	4618      	mov	r0, r3
 801322c:	f7fe fa06 	bl	801163c <inc_lock>
 8013230:	4602      	mov	r2, r0
 8013232:	68fb      	ldr	r3, [r7, #12]
 8013234:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8013236:	68fb      	ldr	r3, [r7, #12]
 8013238:	691b      	ldr	r3, [r3, #16]
 801323a:	2b00      	cmp	r3, #0
 801323c:	d102      	bne.n	8013244 <f_open+0x22c>
 801323e:	2302      	movs	r3, #2
 8013240:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 8013244:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8013248:	2b00      	cmp	r3, #0
 801324a:	f040 80a3 	bne.w	8013394 <f_open+0x37c>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 801324e:	693b      	ldr	r3, [r7, #16]
 8013250:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8013252:	4611      	mov	r1, r2
 8013254:	4618      	mov	r0, r3
 8013256:	f7ff f8a2 	bl	801239e <ld_clust>
 801325a:	4602      	mov	r2, r0
 801325c:	68fb      	ldr	r3, [r7, #12]
 801325e:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8013260:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8013262:	331c      	adds	r3, #28
 8013264:	4618      	mov	r0, r3
 8013266:	f7fe f883 	bl	8011370 <ld_dword>
 801326a:	4602      	mov	r2, r0
 801326c:	68fb      	ldr	r3, [r7, #12]
 801326e:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 8013270:	68fb      	ldr	r3, [r7, #12]
 8013272:	2200      	movs	r2, #0
 8013274:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 8013276:	693a      	ldr	r2, [r7, #16]
 8013278:	68fb      	ldr	r3, [r7, #12]
 801327a:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 801327c:	693b      	ldr	r3, [r7, #16]
 801327e:	88da      	ldrh	r2, [r3, #6]
 8013280:	68fb      	ldr	r3, [r7, #12]
 8013282:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 8013284:	68fb      	ldr	r3, [r7, #12]
 8013286:	79fa      	ldrb	r2, [r7, #7]
 8013288:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 801328a:	68fb      	ldr	r3, [r7, #12]
 801328c:	2200      	movs	r2, #0
 801328e:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 8013290:	68fb      	ldr	r3, [r7, #12]
 8013292:	2200      	movs	r2, #0
 8013294:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8013296:	68fb      	ldr	r3, [r7, #12]
 8013298:	2200      	movs	r2, #0
 801329a:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 801329c:	68fb      	ldr	r3, [r7, #12]
 801329e:	3330      	adds	r3, #48	; 0x30
 80132a0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80132a4:	2100      	movs	r1, #0
 80132a6:	4618      	mov	r0, r3
 80132a8:	f7fe f8ed 	bl	8011486 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 80132ac:	79fb      	ldrb	r3, [r7, #7]
 80132ae:	f003 0320 	and.w	r3, r3, #32
 80132b2:	2b00      	cmp	r3, #0
 80132b4:	d06e      	beq.n	8013394 <f_open+0x37c>
 80132b6:	68fb      	ldr	r3, [r7, #12]
 80132b8:	68db      	ldr	r3, [r3, #12]
 80132ba:	2b00      	cmp	r3, #0
 80132bc:	d06a      	beq.n	8013394 <f_open+0x37c>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 80132be:	68fb      	ldr	r3, [r7, #12]
 80132c0:	68da      	ldr	r2, [r3, #12]
 80132c2:	68fb      	ldr	r3, [r7, #12]
 80132c4:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 80132c6:	693b      	ldr	r3, [r7, #16]
 80132c8:	895b      	ldrh	r3, [r3, #10]
 80132ca:	461a      	mov	r2, r3
 80132cc:	693b      	ldr	r3, [r7, #16]
 80132ce:	899b      	ldrh	r3, [r3, #12]
 80132d0:	fb03 f302 	mul.w	r3, r3, r2
 80132d4:	64bb      	str	r3, [r7, #72]	; 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 80132d6:	68fb      	ldr	r3, [r7, #12]
 80132d8:	689b      	ldr	r3, [r3, #8]
 80132da:	65bb      	str	r3, [r7, #88]	; 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 80132dc:	68fb      	ldr	r3, [r7, #12]
 80132de:	68db      	ldr	r3, [r3, #12]
 80132e0:	657b      	str	r3, [r7, #84]	; 0x54
 80132e2:	e016      	b.n	8013312 <f_open+0x2fa>
					clst = get_fat(&fp->obj, clst);
 80132e4:	68fb      	ldr	r3, [r7, #12]
 80132e6:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80132e8:	4618      	mov	r0, r3
 80132ea:	f7fe fb96 	bl	8011a1a <get_fat>
 80132ee:	65b8      	str	r0, [r7, #88]	; 0x58
					if (clst <= 1) res = FR_INT_ERR;
 80132f0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80132f2:	2b01      	cmp	r3, #1
 80132f4:	d802      	bhi.n	80132fc <f_open+0x2e4>
 80132f6:	2302      	movs	r3, #2
 80132f8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 80132fc:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80132fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013302:	d102      	bne.n	801330a <f_open+0x2f2>
 8013304:	2301      	movs	r3, #1
 8013306:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 801330a:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 801330c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 801330e:	1ad3      	subs	r3, r2, r3
 8013310:	657b      	str	r3, [r7, #84]	; 0x54
 8013312:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8013316:	2b00      	cmp	r3, #0
 8013318:	d103      	bne.n	8013322 <f_open+0x30a>
 801331a:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 801331c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 801331e:	429a      	cmp	r2, r3
 8013320:	d8e0      	bhi.n	80132e4 <f_open+0x2cc>
				}
				fp->clust = clst;
 8013322:	68fb      	ldr	r3, [r7, #12]
 8013324:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8013326:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 8013328:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801332c:	2b00      	cmp	r3, #0
 801332e:	d131      	bne.n	8013394 <f_open+0x37c>
 8013330:	693b      	ldr	r3, [r7, #16]
 8013332:	899b      	ldrh	r3, [r3, #12]
 8013334:	461a      	mov	r2, r3
 8013336:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8013338:	fbb3 f1f2 	udiv	r1, r3, r2
 801333c:	fb02 f201 	mul.w	r2, r2, r1
 8013340:	1a9b      	subs	r3, r3, r2
 8013342:	2b00      	cmp	r3, #0
 8013344:	d026      	beq.n	8013394 <f_open+0x37c>
					if ((sc = clust2sect(fs, clst)) == 0) {
 8013346:	693b      	ldr	r3, [r7, #16]
 8013348:	6db9      	ldr	r1, [r7, #88]	; 0x58
 801334a:	4618      	mov	r0, r3
 801334c:	f7fe fb46 	bl	80119dc <clust2sect>
 8013350:	6478      	str	r0, [r7, #68]	; 0x44
 8013352:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8013354:	2b00      	cmp	r3, #0
 8013356:	d103      	bne.n	8013360 <f_open+0x348>
						res = FR_INT_ERR;
 8013358:	2302      	movs	r3, #2
 801335a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 801335e:	e019      	b.n	8013394 <f_open+0x37c>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 8013360:	693b      	ldr	r3, [r7, #16]
 8013362:	899b      	ldrh	r3, [r3, #12]
 8013364:	461a      	mov	r2, r3
 8013366:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8013368:	fbb3 f2f2 	udiv	r2, r3, r2
 801336c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801336e:	441a      	add	r2, r3
 8013370:	68fb      	ldr	r3, [r7, #12]
 8013372:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 8013374:	693b      	ldr	r3, [r7, #16]
 8013376:	7858      	ldrb	r0, [r3, #1]
 8013378:	68fb      	ldr	r3, [r7, #12]
 801337a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 801337e:	68fb      	ldr	r3, [r7, #12]
 8013380:	6a1a      	ldr	r2, [r3, #32]
 8013382:	2301      	movs	r3, #1
 8013384:	f7fd ff7e 	bl	8011284 <disk_read>
 8013388:	4603      	mov	r3, r0
 801338a:	2b00      	cmp	r3, #0
 801338c:	d002      	beq.n	8013394 <f_open+0x37c>
 801338e:	2301      	movs	r3, #1
 8013390:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 8013394:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8013398:	2b00      	cmp	r3, #0
 801339a:	d002      	beq.n	80133a2 <f_open+0x38a>
 801339c:	68fb      	ldr	r3, [r7, #12]
 801339e:	2200      	movs	r2, #0
 80133a0:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 80133a2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 80133a6:	4618      	mov	r0, r3
 80133a8:	3760      	adds	r7, #96	; 0x60
 80133aa:	46bd      	mov	sp, r7
 80133ac:	bd80      	pop	{r7, pc}
 80133ae:	bf00      	nop
 80133b0:	274a0000 	.word	0x274a0000

080133b4 <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 80133b4:	b580      	push	{r7, lr}
 80133b6:	b08e      	sub	sp, #56	; 0x38
 80133b8:	af00      	add	r7, sp, #0
 80133ba:	60f8      	str	r0, [r7, #12]
 80133bc:	60b9      	str	r1, [r7, #8]
 80133be:	607a      	str	r2, [r7, #4]
 80133c0:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 80133c2:	68bb      	ldr	r3, [r7, #8]
 80133c4:	627b      	str	r3, [r7, #36]	; 0x24


	*br = 0;	/* Clear read byte counter */
 80133c6:	683b      	ldr	r3, [r7, #0]
 80133c8:	2200      	movs	r2, #0
 80133ca:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 80133cc:	68fb      	ldr	r3, [r7, #12]
 80133ce:	f107 0214 	add.w	r2, r7, #20
 80133d2:	4611      	mov	r1, r2
 80133d4:	4618      	mov	r0, r3
 80133d6:	f7ff fda3 	bl	8012f20 <validate>
 80133da:	4603      	mov	r3, r0
 80133dc:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 80133e0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80133e4:	2b00      	cmp	r3, #0
 80133e6:	d107      	bne.n	80133f8 <f_read+0x44>
 80133e8:	68fb      	ldr	r3, [r7, #12]
 80133ea:	7d5b      	ldrb	r3, [r3, #21]
 80133ec:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 80133f0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80133f4:	2b00      	cmp	r3, #0
 80133f6:	d002      	beq.n	80133fe <f_read+0x4a>
 80133f8:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80133fc:	e135      	b.n	801366a <f_read+0x2b6>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 80133fe:	68fb      	ldr	r3, [r7, #12]
 8013400:	7d1b      	ldrb	r3, [r3, #20]
 8013402:	f003 0301 	and.w	r3, r3, #1
 8013406:	2b00      	cmp	r3, #0
 8013408:	d101      	bne.n	801340e <f_read+0x5a>
 801340a:	2307      	movs	r3, #7
 801340c:	e12d      	b.n	801366a <f_read+0x2b6>
	remain = fp->obj.objsize - fp->fptr;
 801340e:	68fb      	ldr	r3, [r7, #12]
 8013410:	68da      	ldr	r2, [r3, #12]
 8013412:	68fb      	ldr	r3, [r7, #12]
 8013414:	699b      	ldr	r3, [r3, #24]
 8013416:	1ad3      	subs	r3, r2, r3
 8013418:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 801341a:	687a      	ldr	r2, [r7, #4]
 801341c:	6a3b      	ldr	r3, [r7, #32]
 801341e:	429a      	cmp	r2, r3
 8013420:	f240 811e 	bls.w	8013660 <f_read+0x2ac>
 8013424:	6a3b      	ldr	r3, [r7, #32]
 8013426:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 8013428:	e11a      	b.n	8013660 <f_read+0x2ac>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 801342a:	68fb      	ldr	r3, [r7, #12]
 801342c:	699b      	ldr	r3, [r3, #24]
 801342e:	697a      	ldr	r2, [r7, #20]
 8013430:	8992      	ldrh	r2, [r2, #12]
 8013432:	fbb3 f1f2 	udiv	r1, r3, r2
 8013436:	fb02 f201 	mul.w	r2, r2, r1
 801343a:	1a9b      	subs	r3, r3, r2
 801343c:	2b00      	cmp	r3, #0
 801343e:	f040 80d5 	bne.w	80135ec <f_read+0x238>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 8013442:	68fb      	ldr	r3, [r7, #12]
 8013444:	699b      	ldr	r3, [r3, #24]
 8013446:	697a      	ldr	r2, [r7, #20]
 8013448:	8992      	ldrh	r2, [r2, #12]
 801344a:	fbb3 f3f2 	udiv	r3, r3, r2
 801344e:	697a      	ldr	r2, [r7, #20]
 8013450:	8952      	ldrh	r2, [r2, #10]
 8013452:	3a01      	subs	r2, #1
 8013454:	4013      	ands	r3, r2
 8013456:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 8013458:	69fb      	ldr	r3, [r7, #28]
 801345a:	2b00      	cmp	r3, #0
 801345c:	d12f      	bne.n	80134be <f_read+0x10a>
				if (fp->fptr == 0) {			/* On the top of the file? */
 801345e:	68fb      	ldr	r3, [r7, #12]
 8013460:	699b      	ldr	r3, [r3, #24]
 8013462:	2b00      	cmp	r3, #0
 8013464:	d103      	bne.n	801346e <f_read+0xba>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 8013466:	68fb      	ldr	r3, [r7, #12]
 8013468:	689b      	ldr	r3, [r3, #8]
 801346a:	633b      	str	r3, [r7, #48]	; 0x30
 801346c:	e013      	b.n	8013496 <f_read+0xe2>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 801346e:	68fb      	ldr	r3, [r7, #12]
 8013470:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013472:	2b00      	cmp	r3, #0
 8013474:	d007      	beq.n	8013486 <f_read+0xd2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8013476:	68fb      	ldr	r3, [r7, #12]
 8013478:	699b      	ldr	r3, [r3, #24]
 801347a:	4619      	mov	r1, r3
 801347c:	68f8      	ldr	r0, [r7, #12]
 801347e:	f7fe fdb0 	bl	8011fe2 <clmt_clust>
 8013482:	6338      	str	r0, [r7, #48]	; 0x30
 8013484:	e007      	b.n	8013496 <f_read+0xe2>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 8013486:	68fa      	ldr	r2, [r7, #12]
 8013488:	68fb      	ldr	r3, [r7, #12]
 801348a:	69db      	ldr	r3, [r3, #28]
 801348c:	4619      	mov	r1, r3
 801348e:	4610      	mov	r0, r2
 8013490:	f7fe fac3 	bl	8011a1a <get_fat>
 8013494:	6338      	str	r0, [r7, #48]	; 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 8013496:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013498:	2b01      	cmp	r3, #1
 801349a:	d804      	bhi.n	80134a6 <f_read+0xf2>
 801349c:	68fb      	ldr	r3, [r7, #12]
 801349e:	2202      	movs	r2, #2
 80134a0:	755a      	strb	r2, [r3, #21]
 80134a2:	2302      	movs	r3, #2
 80134a4:	e0e1      	b.n	801366a <f_read+0x2b6>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 80134a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80134a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80134ac:	d104      	bne.n	80134b8 <f_read+0x104>
 80134ae:	68fb      	ldr	r3, [r7, #12]
 80134b0:	2201      	movs	r2, #1
 80134b2:	755a      	strb	r2, [r3, #21]
 80134b4:	2301      	movs	r3, #1
 80134b6:	e0d8      	b.n	801366a <f_read+0x2b6>
				fp->clust = clst;				/* Update current cluster */
 80134b8:	68fb      	ldr	r3, [r7, #12]
 80134ba:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80134bc:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 80134be:	697a      	ldr	r2, [r7, #20]
 80134c0:	68fb      	ldr	r3, [r7, #12]
 80134c2:	69db      	ldr	r3, [r3, #28]
 80134c4:	4619      	mov	r1, r3
 80134c6:	4610      	mov	r0, r2
 80134c8:	f7fe fa88 	bl	80119dc <clust2sect>
 80134cc:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 80134ce:	69bb      	ldr	r3, [r7, #24]
 80134d0:	2b00      	cmp	r3, #0
 80134d2:	d104      	bne.n	80134de <f_read+0x12a>
 80134d4:	68fb      	ldr	r3, [r7, #12]
 80134d6:	2202      	movs	r2, #2
 80134d8:	755a      	strb	r2, [r3, #21]
 80134da:	2302      	movs	r3, #2
 80134dc:	e0c5      	b.n	801366a <f_read+0x2b6>
			sect += csect;
 80134de:	69ba      	ldr	r2, [r7, #24]
 80134e0:	69fb      	ldr	r3, [r7, #28]
 80134e2:	4413      	add	r3, r2
 80134e4:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 80134e6:	697b      	ldr	r3, [r7, #20]
 80134e8:	899b      	ldrh	r3, [r3, #12]
 80134ea:	461a      	mov	r2, r3
 80134ec:	687b      	ldr	r3, [r7, #4]
 80134ee:	fbb3 f3f2 	udiv	r3, r3, r2
 80134f2:	62bb      	str	r3, [r7, #40]	; 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 80134f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80134f6:	2b00      	cmp	r3, #0
 80134f8:	d041      	beq.n	801357e <f_read+0x1ca>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 80134fa:	69fa      	ldr	r2, [r7, #28]
 80134fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80134fe:	4413      	add	r3, r2
 8013500:	697a      	ldr	r2, [r7, #20]
 8013502:	8952      	ldrh	r2, [r2, #10]
 8013504:	4293      	cmp	r3, r2
 8013506:	d905      	bls.n	8013514 <f_read+0x160>
					cc = fs->csize - csect;
 8013508:	697b      	ldr	r3, [r7, #20]
 801350a:	895b      	ldrh	r3, [r3, #10]
 801350c:	461a      	mov	r2, r3
 801350e:	69fb      	ldr	r3, [r7, #28]
 8013510:	1ad3      	subs	r3, r2, r3
 8013512:	62bb      	str	r3, [r7, #40]	; 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8013514:	697b      	ldr	r3, [r7, #20]
 8013516:	7858      	ldrb	r0, [r3, #1]
 8013518:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801351a:	69ba      	ldr	r2, [r7, #24]
 801351c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 801351e:	f7fd feb1 	bl	8011284 <disk_read>
 8013522:	4603      	mov	r3, r0
 8013524:	2b00      	cmp	r3, #0
 8013526:	d004      	beq.n	8013532 <f_read+0x17e>
 8013528:	68fb      	ldr	r3, [r7, #12]
 801352a:	2201      	movs	r2, #1
 801352c:	755a      	strb	r2, [r3, #21]
 801352e:	2301      	movs	r3, #1
 8013530:	e09b      	b.n	801366a <f_read+0x2b6>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 8013532:	68fb      	ldr	r3, [r7, #12]
 8013534:	7d1b      	ldrb	r3, [r3, #20]
 8013536:	b25b      	sxtb	r3, r3
 8013538:	2b00      	cmp	r3, #0
 801353a:	da18      	bge.n	801356e <f_read+0x1ba>
 801353c:	68fb      	ldr	r3, [r7, #12]
 801353e:	6a1a      	ldr	r2, [r3, #32]
 8013540:	69bb      	ldr	r3, [r7, #24]
 8013542:	1ad3      	subs	r3, r2, r3
 8013544:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8013546:	429a      	cmp	r2, r3
 8013548:	d911      	bls.n	801356e <f_read+0x1ba>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 801354a:	68fb      	ldr	r3, [r7, #12]
 801354c:	6a1a      	ldr	r2, [r3, #32]
 801354e:	69bb      	ldr	r3, [r7, #24]
 8013550:	1ad3      	subs	r3, r2, r3
 8013552:	697a      	ldr	r2, [r7, #20]
 8013554:	8992      	ldrh	r2, [r2, #12]
 8013556:	fb02 f303 	mul.w	r3, r2, r3
 801355a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801355c:	18d0      	adds	r0, r2, r3
 801355e:	68fb      	ldr	r3, [r7, #12]
 8013560:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8013564:	697b      	ldr	r3, [r7, #20]
 8013566:	899b      	ldrh	r3, [r3, #12]
 8013568:	461a      	mov	r2, r3
 801356a:	f7fd ff6b 	bl	8011444 <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 801356e:	697b      	ldr	r3, [r7, #20]
 8013570:	899b      	ldrh	r3, [r3, #12]
 8013572:	461a      	mov	r2, r3
 8013574:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013576:	fb02 f303 	mul.w	r3, r2, r3
 801357a:	62fb      	str	r3, [r7, #44]	; 0x2c
				continue;
 801357c:	e05c      	b.n	8013638 <f_read+0x284>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 801357e:	68fb      	ldr	r3, [r7, #12]
 8013580:	6a1b      	ldr	r3, [r3, #32]
 8013582:	69ba      	ldr	r2, [r7, #24]
 8013584:	429a      	cmp	r2, r3
 8013586:	d02e      	beq.n	80135e6 <f_read+0x232>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 8013588:	68fb      	ldr	r3, [r7, #12]
 801358a:	7d1b      	ldrb	r3, [r3, #20]
 801358c:	b25b      	sxtb	r3, r3
 801358e:	2b00      	cmp	r3, #0
 8013590:	da18      	bge.n	80135c4 <f_read+0x210>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8013592:	697b      	ldr	r3, [r7, #20]
 8013594:	7858      	ldrb	r0, [r3, #1]
 8013596:	68fb      	ldr	r3, [r7, #12]
 8013598:	f103 0130 	add.w	r1, r3, #48	; 0x30
 801359c:	68fb      	ldr	r3, [r7, #12]
 801359e:	6a1a      	ldr	r2, [r3, #32]
 80135a0:	2301      	movs	r3, #1
 80135a2:	f7fd fe8f 	bl	80112c4 <disk_write>
 80135a6:	4603      	mov	r3, r0
 80135a8:	2b00      	cmp	r3, #0
 80135aa:	d004      	beq.n	80135b6 <f_read+0x202>
 80135ac:	68fb      	ldr	r3, [r7, #12]
 80135ae:	2201      	movs	r2, #1
 80135b0:	755a      	strb	r2, [r3, #21]
 80135b2:	2301      	movs	r3, #1
 80135b4:	e059      	b.n	801366a <f_read+0x2b6>
					fp->flag &= (BYTE)~FA_DIRTY;
 80135b6:	68fb      	ldr	r3, [r7, #12]
 80135b8:	7d1b      	ldrb	r3, [r3, #20]
 80135ba:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80135be:	b2da      	uxtb	r2, r3
 80135c0:	68fb      	ldr	r3, [r7, #12]
 80135c2:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 80135c4:	697b      	ldr	r3, [r7, #20]
 80135c6:	7858      	ldrb	r0, [r3, #1]
 80135c8:	68fb      	ldr	r3, [r7, #12]
 80135ca:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80135ce:	2301      	movs	r3, #1
 80135d0:	69ba      	ldr	r2, [r7, #24]
 80135d2:	f7fd fe57 	bl	8011284 <disk_read>
 80135d6:	4603      	mov	r3, r0
 80135d8:	2b00      	cmp	r3, #0
 80135da:	d004      	beq.n	80135e6 <f_read+0x232>
 80135dc:	68fb      	ldr	r3, [r7, #12]
 80135de:	2201      	movs	r2, #1
 80135e0:	755a      	strb	r2, [r3, #21]
 80135e2:	2301      	movs	r3, #1
 80135e4:	e041      	b.n	801366a <f_read+0x2b6>
			}
#endif
			fp->sect = sect;
 80135e6:	68fb      	ldr	r3, [r7, #12]
 80135e8:	69ba      	ldr	r2, [r7, #24]
 80135ea:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 80135ec:	697b      	ldr	r3, [r7, #20]
 80135ee:	899b      	ldrh	r3, [r3, #12]
 80135f0:	4618      	mov	r0, r3
 80135f2:	68fb      	ldr	r3, [r7, #12]
 80135f4:	699b      	ldr	r3, [r3, #24]
 80135f6:	697a      	ldr	r2, [r7, #20]
 80135f8:	8992      	ldrh	r2, [r2, #12]
 80135fa:	fbb3 f1f2 	udiv	r1, r3, r2
 80135fe:	fb02 f201 	mul.w	r2, r2, r1
 8013602:	1a9b      	subs	r3, r3, r2
 8013604:	1ac3      	subs	r3, r0, r3
 8013606:	62fb      	str	r3, [r7, #44]	; 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 8013608:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801360a:	687b      	ldr	r3, [r7, #4]
 801360c:	429a      	cmp	r2, r3
 801360e:	d901      	bls.n	8013614 <f_read+0x260>
 8013610:	687b      	ldr	r3, [r7, #4]
 8013612:	62fb      	str	r3, [r7, #44]	; 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 8013614:	68fb      	ldr	r3, [r7, #12]
 8013616:	f103 0130 	add.w	r1, r3, #48	; 0x30
 801361a:	68fb      	ldr	r3, [r7, #12]
 801361c:	699b      	ldr	r3, [r3, #24]
 801361e:	697a      	ldr	r2, [r7, #20]
 8013620:	8992      	ldrh	r2, [r2, #12]
 8013622:	fbb3 f0f2 	udiv	r0, r3, r2
 8013626:	fb02 f200 	mul.w	r2, r2, r0
 801362a:	1a9b      	subs	r3, r3, r2
 801362c:	440b      	add	r3, r1
 801362e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8013630:	4619      	mov	r1, r3
 8013632:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8013634:	f7fd ff06 	bl	8011444 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 8013638:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801363a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801363c:	4413      	add	r3, r2
 801363e:	627b      	str	r3, [r7, #36]	; 0x24
 8013640:	68fb      	ldr	r3, [r7, #12]
 8013642:	699a      	ldr	r2, [r3, #24]
 8013644:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013646:	441a      	add	r2, r3
 8013648:	68fb      	ldr	r3, [r7, #12]
 801364a:	619a      	str	r2, [r3, #24]
 801364c:	683b      	ldr	r3, [r7, #0]
 801364e:	681a      	ldr	r2, [r3, #0]
 8013650:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013652:	441a      	add	r2, r3
 8013654:	683b      	ldr	r3, [r7, #0]
 8013656:	601a      	str	r2, [r3, #0]
 8013658:	687a      	ldr	r2, [r7, #4]
 801365a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801365c:	1ad3      	subs	r3, r2, r3
 801365e:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 8013660:	687b      	ldr	r3, [r7, #4]
 8013662:	2b00      	cmp	r3, #0
 8013664:	f47f aee1 	bne.w	801342a <f_read+0x76>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 8013668:	2300      	movs	r3, #0
}
 801366a:	4618      	mov	r0, r3
 801366c:	3738      	adds	r7, #56	; 0x38
 801366e:	46bd      	mov	sp, r7
 8013670:	bd80      	pop	{r7, pc}

08013672 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 8013672:	b580      	push	{r7, lr}
 8013674:	b08c      	sub	sp, #48	; 0x30
 8013676:	af00      	add	r7, sp, #0
 8013678:	60f8      	str	r0, [r7, #12]
 801367a:	60b9      	str	r1, [r7, #8]
 801367c:	607a      	str	r2, [r7, #4]
 801367e:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 8013680:	68bb      	ldr	r3, [r7, #8]
 8013682:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 8013684:	683b      	ldr	r3, [r7, #0]
 8013686:	2200      	movs	r2, #0
 8013688:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 801368a:	68fb      	ldr	r3, [r7, #12]
 801368c:	f107 0210 	add.w	r2, r7, #16
 8013690:	4611      	mov	r1, r2
 8013692:	4618      	mov	r0, r3
 8013694:	f7ff fc44 	bl	8012f20 <validate>
 8013698:	4603      	mov	r3, r0
 801369a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 801369e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80136a2:	2b00      	cmp	r3, #0
 80136a4:	d107      	bne.n	80136b6 <f_write+0x44>
 80136a6:	68fb      	ldr	r3, [r7, #12]
 80136a8:	7d5b      	ldrb	r3, [r3, #21]
 80136aa:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 80136ae:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80136b2:	2b00      	cmp	r3, #0
 80136b4:	d002      	beq.n	80136bc <f_write+0x4a>
 80136b6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80136ba:	e16a      	b.n	8013992 <f_write+0x320>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 80136bc:	68fb      	ldr	r3, [r7, #12]
 80136be:	7d1b      	ldrb	r3, [r3, #20]
 80136c0:	f003 0302 	and.w	r3, r3, #2
 80136c4:	2b00      	cmp	r3, #0
 80136c6:	d101      	bne.n	80136cc <f_write+0x5a>
 80136c8:	2307      	movs	r3, #7
 80136ca:	e162      	b.n	8013992 <f_write+0x320>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 80136cc:	68fb      	ldr	r3, [r7, #12]
 80136ce:	699a      	ldr	r2, [r3, #24]
 80136d0:	687b      	ldr	r3, [r7, #4]
 80136d2:	441a      	add	r2, r3
 80136d4:	68fb      	ldr	r3, [r7, #12]
 80136d6:	699b      	ldr	r3, [r3, #24]
 80136d8:	429a      	cmp	r2, r3
 80136da:	f080 814c 	bcs.w	8013976 <f_write+0x304>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 80136de:	68fb      	ldr	r3, [r7, #12]
 80136e0:	699b      	ldr	r3, [r3, #24]
 80136e2:	43db      	mvns	r3, r3
 80136e4:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 80136e6:	e146      	b.n	8013976 <f_write+0x304>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 80136e8:	68fb      	ldr	r3, [r7, #12]
 80136ea:	699b      	ldr	r3, [r3, #24]
 80136ec:	693a      	ldr	r2, [r7, #16]
 80136ee:	8992      	ldrh	r2, [r2, #12]
 80136f0:	fbb3 f1f2 	udiv	r1, r3, r2
 80136f4:	fb02 f201 	mul.w	r2, r2, r1
 80136f8:	1a9b      	subs	r3, r3, r2
 80136fa:	2b00      	cmp	r3, #0
 80136fc:	f040 80f1 	bne.w	80138e2 <f_write+0x270>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 8013700:	68fb      	ldr	r3, [r7, #12]
 8013702:	699b      	ldr	r3, [r3, #24]
 8013704:	693a      	ldr	r2, [r7, #16]
 8013706:	8992      	ldrh	r2, [r2, #12]
 8013708:	fbb3 f3f2 	udiv	r3, r3, r2
 801370c:	693a      	ldr	r2, [r7, #16]
 801370e:	8952      	ldrh	r2, [r2, #10]
 8013710:	3a01      	subs	r2, #1
 8013712:	4013      	ands	r3, r2
 8013714:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 8013716:	69bb      	ldr	r3, [r7, #24]
 8013718:	2b00      	cmp	r3, #0
 801371a:	d143      	bne.n	80137a4 <f_write+0x132>
				if (fp->fptr == 0) {		/* On the top of the file? */
 801371c:	68fb      	ldr	r3, [r7, #12]
 801371e:	699b      	ldr	r3, [r3, #24]
 8013720:	2b00      	cmp	r3, #0
 8013722:	d10c      	bne.n	801373e <f_write+0xcc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 8013724:	68fb      	ldr	r3, [r7, #12]
 8013726:	689b      	ldr	r3, [r3, #8]
 8013728:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 801372a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801372c:	2b00      	cmp	r3, #0
 801372e:	d11a      	bne.n	8013766 <f_write+0xf4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 8013730:	68fb      	ldr	r3, [r7, #12]
 8013732:	2100      	movs	r1, #0
 8013734:	4618      	mov	r0, r3
 8013736:	f7fe fbbc 	bl	8011eb2 <create_chain>
 801373a:	62b8      	str	r0, [r7, #40]	; 0x28
 801373c:	e013      	b.n	8013766 <f_write+0xf4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 801373e:	68fb      	ldr	r3, [r7, #12]
 8013740:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013742:	2b00      	cmp	r3, #0
 8013744:	d007      	beq.n	8013756 <f_write+0xe4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8013746:	68fb      	ldr	r3, [r7, #12]
 8013748:	699b      	ldr	r3, [r3, #24]
 801374a:	4619      	mov	r1, r3
 801374c:	68f8      	ldr	r0, [r7, #12]
 801374e:	f7fe fc48 	bl	8011fe2 <clmt_clust>
 8013752:	62b8      	str	r0, [r7, #40]	; 0x28
 8013754:	e007      	b.n	8013766 <f_write+0xf4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 8013756:	68fa      	ldr	r2, [r7, #12]
 8013758:	68fb      	ldr	r3, [r7, #12]
 801375a:	69db      	ldr	r3, [r3, #28]
 801375c:	4619      	mov	r1, r3
 801375e:	4610      	mov	r0, r2
 8013760:	f7fe fba7 	bl	8011eb2 <create_chain>
 8013764:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8013766:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013768:	2b00      	cmp	r3, #0
 801376a:	f000 8109 	beq.w	8013980 <f_write+0x30e>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 801376e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013770:	2b01      	cmp	r3, #1
 8013772:	d104      	bne.n	801377e <f_write+0x10c>
 8013774:	68fb      	ldr	r3, [r7, #12]
 8013776:	2202      	movs	r2, #2
 8013778:	755a      	strb	r2, [r3, #21]
 801377a:	2302      	movs	r3, #2
 801377c:	e109      	b.n	8013992 <f_write+0x320>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 801377e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013780:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013784:	d104      	bne.n	8013790 <f_write+0x11e>
 8013786:	68fb      	ldr	r3, [r7, #12]
 8013788:	2201      	movs	r2, #1
 801378a:	755a      	strb	r2, [r3, #21]
 801378c:	2301      	movs	r3, #1
 801378e:	e100      	b.n	8013992 <f_write+0x320>
				fp->clust = clst;			/* Update current cluster */
 8013790:	68fb      	ldr	r3, [r7, #12]
 8013792:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8013794:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 8013796:	68fb      	ldr	r3, [r7, #12]
 8013798:	689b      	ldr	r3, [r3, #8]
 801379a:	2b00      	cmp	r3, #0
 801379c:	d102      	bne.n	80137a4 <f_write+0x132>
 801379e:	68fb      	ldr	r3, [r7, #12]
 80137a0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80137a2:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 80137a4:	68fb      	ldr	r3, [r7, #12]
 80137a6:	7d1b      	ldrb	r3, [r3, #20]
 80137a8:	b25b      	sxtb	r3, r3
 80137aa:	2b00      	cmp	r3, #0
 80137ac:	da18      	bge.n	80137e0 <f_write+0x16e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80137ae:	693b      	ldr	r3, [r7, #16]
 80137b0:	7858      	ldrb	r0, [r3, #1]
 80137b2:	68fb      	ldr	r3, [r7, #12]
 80137b4:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80137b8:	68fb      	ldr	r3, [r7, #12]
 80137ba:	6a1a      	ldr	r2, [r3, #32]
 80137bc:	2301      	movs	r3, #1
 80137be:	f7fd fd81 	bl	80112c4 <disk_write>
 80137c2:	4603      	mov	r3, r0
 80137c4:	2b00      	cmp	r3, #0
 80137c6:	d004      	beq.n	80137d2 <f_write+0x160>
 80137c8:	68fb      	ldr	r3, [r7, #12]
 80137ca:	2201      	movs	r2, #1
 80137cc:	755a      	strb	r2, [r3, #21]
 80137ce:	2301      	movs	r3, #1
 80137d0:	e0df      	b.n	8013992 <f_write+0x320>
				fp->flag &= (BYTE)~FA_DIRTY;
 80137d2:	68fb      	ldr	r3, [r7, #12]
 80137d4:	7d1b      	ldrb	r3, [r3, #20]
 80137d6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80137da:	b2da      	uxtb	r2, r3
 80137dc:	68fb      	ldr	r3, [r7, #12]
 80137de:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 80137e0:	693a      	ldr	r2, [r7, #16]
 80137e2:	68fb      	ldr	r3, [r7, #12]
 80137e4:	69db      	ldr	r3, [r3, #28]
 80137e6:	4619      	mov	r1, r3
 80137e8:	4610      	mov	r0, r2
 80137ea:	f7fe f8f7 	bl	80119dc <clust2sect>
 80137ee:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 80137f0:	697b      	ldr	r3, [r7, #20]
 80137f2:	2b00      	cmp	r3, #0
 80137f4:	d104      	bne.n	8013800 <f_write+0x18e>
 80137f6:	68fb      	ldr	r3, [r7, #12]
 80137f8:	2202      	movs	r2, #2
 80137fa:	755a      	strb	r2, [r3, #21]
 80137fc:	2302      	movs	r3, #2
 80137fe:	e0c8      	b.n	8013992 <f_write+0x320>
			sect += csect;
 8013800:	697a      	ldr	r2, [r7, #20]
 8013802:	69bb      	ldr	r3, [r7, #24]
 8013804:	4413      	add	r3, r2
 8013806:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 8013808:	693b      	ldr	r3, [r7, #16]
 801380a:	899b      	ldrh	r3, [r3, #12]
 801380c:	461a      	mov	r2, r3
 801380e:	687b      	ldr	r3, [r7, #4]
 8013810:	fbb3 f3f2 	udiv	r3, r3, r2
 8013814:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 8013816:	6a3b      	ldr	r3, [r7, #32]
 8013818:	2b00      	cmp	r3, #0
 801381a:	d043      	beq.n	80138a4 <f_write+0x232>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 801381c:	69ba      	ldr	r2, [r7, #24]
 801381e:	6a3b      	ldr	r3, [r7, #32]
 8013820:	4413      	add	r3, r2
 8013822:	693a      	ldr	r2, [r7, #16]
 8013824:	8952      	ldrh	r2, [r2, #10]
 8013826:	4293      	cmp	r3, r2
 8013828:	d905      	bls.n	8013836 <f_write+0x1c4>
					cc = fs->csize - csect;
 801382a:	693b      	ldr	r3, [r7, #16]
 801382c:	895b      	ldrh	r3, [r3, #10]
 801382e:	461a      	mov	r2, r3
 8013830:	69bb      	ldr	r3, [r7, #24]
 8013832:	1ad3      	subs	r3, r2, r3
 8013834:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8013836:	693b      	ldr	r3, [r7, #16]
 8013838:	7858      	ldrb	r0, [r3, #1]
 801383a:	6a3b      	ldr	r3, [r7, #32]
 801383c:	697a      	ldr	r2, [r7, #20]
 801383e:	69f9      	ldr	r1, [r7, #28]
 8013840:	f7fd fd40 	bl	80112c4 <disk_write>
 8013844:	4603      	mov	r3, r0
 8013846:	2b00      	cmp	r3, #0
 8013848:	d004      	beq.n	8013854 <f_write+0x1e2>
 801384a:	68fb      	ldr	r3, [r7, #12]
 801384c:	2201      	movs	r2, #1
 801384e:	755a      	strb	r2, [r3, #21]
 8013850:	2301      	movs	r3, #1
 8013852:	e09e      	b.n	8013992 <f_write+0x320>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 8013854:	68fb      	ldr	r3, [r7, #12]
 8013856:	6a1a      	ldr	r2, [r3, #32]
 8013858:	697b      	ldr	r3, [r7, #20]
 801385a:	1ad3      	subs	r3, r2, r3
 801385c:	6a3a      	ldr	r2, [r7, #32]
 801385e:	429a      	cmp	r2, r3
 8013860:	d918      	bls.n	8013894 <f_write+0x222>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 8013862:	68fb      	ldr	r3, [r7, #12]
 8013864:	f103 0030 	add.w	r0, r3, #48	; 0x30
 8013868:	68fb      	ldr	r3, [r7, #12]
 801386a:	6a1a      	ldr	r2, [r3, #32]
 801386c:	697b      	ldr	r3, [r7, #20]
 801386e:	1ad3      	subs	r3, r2, r3
 8013870:	693a      	ldr	r2, [r7, #16]
 8013872:	8992      	ldrh	r2, [r2, #12]
 8013874:	fb02 f303 	mul.w	r3, r2, r3
 8013878:	69fa      	ldr	r2, [r7, #28]
 801387a:	18d1      	adds	r1, r2, r3
 801387c:	693b      	ldr	r3, [r7, #16]
 801387e:	899b      	ldrh	r3, [r3, #12]
 8013880:	461a      	mov	r2, r3
 8013882:	f7fd fddf 	bl	8011444 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 8013886:	68fb      	ldr	r3, [r7, #12]
 8013888:	7d1b      	ldrb	r3, [r3, #20]
 801388a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801388e:	b2da      	uxtb	r2, r3
 8013890:	68fb      	ldr	r3, [r7, #12]
 8013892:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 8013894:	693b      	ldr	r3, [r7, #16]
 8013896:	899b      	ldrh	r3, [r3, #12]
 8013898:	461a      	mov	r2, r3
 801389a:	6a3b      	ldr	r3, [r7, #32]
 801389c:	fb02 f303 	mul.w	r3, r2, r3
 80138a0:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 80138a2:	e04b      	b.n	801393c <f_write+0x2ca>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 80138a4:	68fb      	ldr	r3, [r7, #12]
 80138a6:	6a1b      	ldr	r3, [r3, #32]
 80138a8:	697a      	ldr	r2, [r7, #20]
 80138aa:	429a      	cmp	r2, r3
 80138ac:	d016      	beq.n	80138dc <f_write+0x26a>
				fp->fptr < fp->obj.objsize &&
 80138ae:	68fb      	ldr	r3, [r7, #12]
 80138b0:	699a      	ldr	r2, [r3, #24]
 80138b2:	68fb      	ldr	r3, [r7, #12]
 80138b4:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 80138b6:	429a      	cmp	r2, r3
 80138b8:	d210      	bcs.n	80138dc <f_write+0x26a>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 80138ba:	693b      	ldr	r3, [r7, #16]
 80138bc:	7858      	ldrb	r0, [r3, #1]
 80138be:	68fb      	ldr	r3, [r7, #12]
 80138c0:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80138c4:	2301      	movs	r3, #1
 80138c6:	697a      	ldr	r2, [r7, #20]
 80138c8:	f7fd fcdc 	bl	8011284 <disk_read>
 80138cc:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 80138ce:	2b00      	cmp	r3, #0
 80138d0:	d004      	beq.n	80138dc <f_write+0x26a>
					ABORT(fs, FR_DISK_ERR);
 80138d2:	68fb      	ldr	r3, [r7, #12]
 80138d4:	2201      	movs	r2, #1
 80138d6:	755a      	strb	r2, [r3, #21]
 80138d8:	2301      	movs	r3, #1
 80138da:	e05a      	b.n	8013992 <f_write+0x320>
			}
#endif
			fp->sect = sect;
 80138dc:	68fb      	ldr	r3, [r7, #12]
 80138de:	697a      	ldr	r2, [r7, #20]
 80138e0:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 80138e2:	693b      	ldr	r3, [r7, #16]
 80138e4:	899b      	ldrh	r3, [r3, #12]
 80138e6:	4618      	mov	r0, r3
 80138e8:	68fb      	ldr	r3, [r7, #12]
 80138ea:	699b      	ldr	r3, [r3, #24]
 80138ec:	693a      	ldr	r2, [r7, #16]
 80138ee:	8992      	ldrh	r2, [r2, #12]
 80138f0:	fbb3 f1f2 	udiv	r1, r3, r2
 80138f4:	fb02 f201 	mul.w	r2, r2, r1
 80138f8:	1a9b      	subs	r3, r3, r2
 80138fa:	1ac3      	subs	r3, r0, r3
 80138fc:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 80138fe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8013900:	687b      	ldr	r3, [r7, #4]
 8013902:	429a      	cmp	r2, r3
 8013904:	d901      	bls.n	801390a <f_write+0x298>
 8013906:	687b      	ldr	r3, [r7, #4]
 8013908:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 801390a:	68fb      	ldr	r3, [r7, #12]
 801390c:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8013910:	68fb      	ldr	r3, [r7, #12]
 8013912:	699b      	ldr	r3, [r3, #24]
 8013914:	693a      	ldr	r2, [r7, #16]
 8013916:	8992      	ldrh	r2, [r2, #12]
 8013918:	fbb3 f0f2 	udiv	r0, r3, r2
 801391c:	fb02 f200 	mul.w	r2, r2, r0
 8013920:	1a9b      	subs	r3, r3, r2
 8013922:	440b      	add	r3, r1
 8013924:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8013926:	69f9      	ldr	r1, [r7, #28]
 8013928:	4618      	mov	r0, r3
 801392a:	f7fd fd8b 	bl	8011444 <mem_cpy>
		fp->flag |= FA_DIRTY;
 801392e:	68fb      	ldr	r3, [r7, #12]
 8013930:	7d1b      	ldrb	r3, [r3, #20]
 8013932:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8013936:	b2da      	uxtb	r2, r3
 8013938:	68fb      	ldr	r3, [r7, #12]
 801393a:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 801393c:	69fa      	ldr	r2, [r7, #28]
 801393e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013940:	4413      	add	r3, r2
 8013942:	61fb      	str	r3, [r7, #28]
 8013944:	68fb      	ldr	r3, [r7, #12]
 8013946:	699a      	ldr	r2, [r3, #24]
 8013948:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801394a:	441a      	add	r2, r3
 801394c:	68fb      	ldr	r3, [r7, #12]
 801394e:	619a      	str	r2, [r3, #24]
 8013950:	68fb      	ldr	r3, [r7, #12]
 8013952:	68da      	ldr	r2, [r3, #12]
 8013954:	68fb      	ldr	r3, [r7, #12]
 8013956:	699b      	ldr	r3, [r3, #24]
 8013958:	429a      	cmp	r2, r3
 801395a:	bf38      	it	cc
 801395c:	461a      	movcc	r2, r3
 801395e:	68fb      	ldr	r3, [r7, #12]
 8013960:	60da      	str	r2, [r3, #12]
 8013962:	683b      	ldr	r3, [r7, #0]
 8013964:	681a      	ldr	r2, [r3, #0]
 8013966:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013968:	441a      	add	r2, r3
 801396a:	683b      	ldr	r3, [r7, #0]
 801396c:	601a      	str	r2, [r3, #0]
 801396e:	687a      	ldr	r2, [r7, #4]
 8013970:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013972:	1ad3      	subs	r3, r2, r3
 8013974:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 8013976:	687b      	ldr	r3, [r7, #4]
 8013978:	2b00      	cmp	r3, #0
 801397a:	f47f aeb5 	bne.w	80136e8 <f_write+0x76>
 801397e:	e000      	b.n	8013982 <f_write+0x310>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8013980:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 8013982:	68fb      	ldr	r3, [r7, #12]
 8013984:	7d1b      	ldrb	r3, [r3, #20]
 8013986:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801398a:	b2da      	uxtb	r2, r3
 801398c:	68fb      	ldr	r3, [r7, #12]
 801398e:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 8013990:	2300      	movs	r3, #0
}
 8013992:	4618      	mov	r0, r3
 8013994:	3730      	adds	r7, #48	; 0x30
 8013996:	46bd      	mov	sp, r7
 8013998:	bd80      	pop	{r7, pc}
	...

0801399c <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 801399c:	b580      	push	{r7, lr}
 801399e:	b086      	sub	sp, #24
 80139a0:	af00      	add	r7, sp, #0
 80139a2:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 80139a4:	687b      	ldr	r3, [r7, #4]
 80139a6:	f107 0208 	add.w	r2, r7, #8
 80139aa:	4611      	mov	r1, r2
 80139ac:	4618      	mov	r0, r3
 80139ae:	f7ff fab7 	bl	8012f20 <validate>
 80139b2:	4603      	mov	r3, r0
 80139b4:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 80139b6:	7dfb      	ldrb	r3, [r7, #23]
 80139b8:	2b00      	cmp	r3, #0
 80139ba:	d167      	bne.n	8013a8c <f_sync+0xf0>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 80139bc:	687b      	ldr	r3, [r7, #4]
 80139be:	7d1b      	ldrb	r3, [r3, #20]
 80139c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80139c4:	2b00      	cmp	r3, #0
 80139c6:	d061      	beq.n	8013a8c <f_sync+0xf0>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 80139c8:	687b      	ldr	r3, [r7, #4]
 80139ca:	7d1b      	ldrb	r3, [r3, #20]
 80139cc:	b25b      	sxtb	r3, r3
 80139ce:	2b00      	cmp	r3, #0
 80139d0:	da15      	bge.n	80139fe <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 80139d2:	68bb      	ldr	r3, [r7, #8]
 80139d4:	7858      	ldrb	r0, [r3, #1]
 80139d6:	687b      	ldr	r3, [r7, #4]
 80139d8:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80139dc:	687b      	ldr	r3, [r7, #4]
 80139de:	6a1a      	ldr	r2, [r3, #32]
 80139e0:	2301      	movs	r3, #1
 80139e2:	f7fd fc6f 	bl	80112c4 <disk_write>
 80139e6:	4603      	mov	r3, r0
 80139e8:	2b00      	cmp	r3, #0
 80139ea:	d001      	beq.n	80139f0 <f_sync+0x54>
 80139ec:	2301      	movs	r3, #1
 80139ee:	e04e      	b.n	8013a8e <f_sync+0xf2>
				fp->flag &= (BYTE)~FA_DIRTY;
 80139f0:	687b      	ldr	r3, [r7, #4]
 80139f2:	7d1b      	ldrb	r3, [r3, #20]
 80139f4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80139f8:	b2da      	uxtb	r2, r3
 80139fa:	687b      	ldr	r3, [r7, #4]
 80139fc:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 80139fe:	4b26      	ldr	r3, [pc, #152]	; (8013a98 <f_sync+0xfc>)
 8013a00:	613b      	str	r3, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 8013a02:	68ba      	ldr	r2, [r7, #8]
 8013a04:	687b      	ldr	r3, [r7, #4]
 8013a06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013a08:	4619      	mov	r1, r3
 8013a0a:	4610      	mov	r0, r2
 8013a0c:	f7fd ff48 	bl	80118a0 <move_window>
 8013a10:	4603      	mov	r3, r0
 8013a12:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 8013a14:	7dfb      	ldrb	r3, [r7, #23]
 8013a16:	2b00      	cmp	r3, #0
 8013a18:	d138      	bne.n	8013a8c <f_sync+0xf0>
					dir = fp->dir_ptr;
 8013a1a:	687b      	ldr	r3, [r7, #4]
 8013a1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8013a1e:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 8013a20:	68fb      	ldr	r3, [r7, #12]
 8013a22:	330b      	adds	r3, #11
 8013a24:	781a      	ldrb	r2, [r3, #0]
 8013a26:	68fb      	ldr	r3, [r7, #12]
 8013a28:	330b      	adds	r3, #11
 8013a2a:	f042 0220 	orr.w	r2, r2, #32
 8013a2e:	b2d2      	uxtb	r2, r2
 8013a30:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 8013a32:	687b      	ldr	r3, [r7, #4]
 8013a34:	6818      	ldr	r0, [r3, #0]
 8013a36:	687b      	ldr	r3, [r7, #4]
 8013a38:	689b      	ldr	r3, [r3, #8]
 8013a3a:	461a      	mov	r2, r3
 8013a3c:	68f9      	ldr	r1, [r7, #12]
 8013a3e:	f7fe fccd 	bl	80123dc <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 8013a42:	68fb      	ldr	r3, [r7, #12]
 8013a44:	f103 021c 	add.w	r2, r3, #28
 8013a48:	687b      	ldr	r3, [r7, #4]
 8013a4a:	68db      	ldr	r3, [r3, #12]
 8013a4c:	4619      	mov	r1, r3
 8013a4e:	4610      	mov	r0, r2
 8013a50:	f7fd fccc 	bl	80113ec <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 8013a54:	68fb      	ldr	r3, [r7, #12]
 8013a56:	3316      	adds	r3, #22
 8013a58:	6939      	ldr	r1, [r7, #16]
 8013a5a:	4618      	mov	r0, r3
 8013a5c:	f7fd fcc6 	bl	80113ec <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 8013a60:	68fb      	ldr	r3, [r7, #12]
 8013a62:	3312      	adds	r3, #18
 8013a64:	2100      	movs	r1, #0
 8013a66:	4618      	mov	r0, r3
 8013a68:	f7fd fca5 	bl	80113b6 <st_word>
					fs->wflag = 1;
 8013a6c:	68bb      	ldr	r3, [r7, #8]
 8013a6e:	2201      	movs	r2, #1
 8013a70:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 8013a72:	68bb      	ldr	r3, [r7, #8]
 8013a74:	4618      	mov	r0, r3
 8013a76:	f7fd ff41 	bl	80118fc <sync_fs>
 8013a7a:	4603      	mov	r3, r0
 8013a7c:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 8013a7e:	687b      	ldr	r3, [r7, #4]
 8013a80:	7d1b      	ldrb	r3, [r3, #20]
 8013a82:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8013a86:	b2da      	uxtb	r2, r3
 8013a88:	687b      	ldr	r3, [r7, #4]
 8013a8a:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 8013a8c:	7dfb      	ldrb	r3, [r7, #23]
}
 8013a8e:	4618      	mov	r0, r3
 8013a90:	3718      	adds	r7, #24
 8013a92:	46bd      	mov	sp, r7
 8013a94:	bd80      	pop	{r7, pc}
 8013a96:	bf00      	nop
 8013a98:	274a0000 	.word	0x274a0000

08013a9c <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 8013a9c:	b580      	push	{r7, lr}
 8013a9e:	b084      	sub	sp, #16
 8013aa0:	af00      	add	r7, sp, #0
 8013aa2:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 8013aa4:	6878      	ldr	r0, [r7, #4]
 8013aa6:	f7ff ff79 	bl	801399c <f_sync>
 8013aaa:	4603      	mov	r3, r0
 8013aac:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 8013aae:	7bfb      	ldrb	r3, [r7, #15]
 8013ab0:	2b00      	cmp	r3, #0
 8013ab2:	d118      	bne.n	8013ae6 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 8013ab4:	687b      	ldr	r3, [r7, #4]
 8013ab6:	f107 0208 	add.w	r2, r7, #8
 8013aba:	4611      	mov	r1, r2
 8013abc:	4618      	mov	r0, r3
 8013abe:	f7ff fa2f 	bl	8012f20 <validate>
 8013ac2:	4603      	mov	r3, r0
 8013ac4:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8013ac6:	7bfb      	ldrb	r3, [r7, #15]
 8013ac8:	2b00      	cmp	r3, #0
 8013aca:	d10c      	bne.n	8013ae6 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 8013acc:	687b      	ldr	r3, [r7, #4]
 8013ace:	691b      	ldr	r3, [r3, #16]
 8013ad0:	4618      	mov	r0, r3
 8013ad2:	f7fd fe41 	bl	8011758 <dec_lock>
 8013ad6:	4603      	mov	r3, r0
 8013ad8:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 8013ada:	7bfb      	ldrb	r3, [r7, #15]
 8013adc:	2b00      	cmp	r3, #0
 8013ade:	d102      	bne.n	8013ae6 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 8013ae0:	687b      	ldr	r3, [r7, #4]
 8013ae2:	2200      	movs	r2, #0
 8013ae4:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 8013ae6:	7bfb      	ldrb	r3, [r7, #15]
}
 8013ae8:	4618      	mov	r0, r3
 8013aea:	3710      	adds	r7, #16
 8013aec:	46bd      	mov	sp, r7
 8013aee:	bd80      	pop	{r7, pc}

08013af0 <f_chdir>:


FRESULT f_chdir (
	const TCHAR* path	/* Pointer to the directory path */
)
{
 8013af0:	b590      	push	{r4, r7, lr}
 8013af2:	b091      	sub	sp, #68	; 0x44
 8013af4:	af00      	add	r7, sp, #0
 8013af6:	6078      	str	r0, [r7, #4]
	DIR dj;
	FATFS *fs;
	DEF_NAMBUF

	/* Get logical drive */
	res = find_volume(&path, &fs, 0);
 8013af8:	f107 0108 	add.w	r1, r7, #8
 8013afc:	1d3b      	adds	r3, r7, #4
 8013afe:	2200      	movs	r2, #0
 8013b00:	4618      	mov	r0, r3
 8013b02:	f7fe ff87 	bl	8012a14 <find_volume>
 8013b06:	4603      	mov	r3, r0
 8013b08:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	if (res == FR_OK) {
 8013b0c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8013b10:	2b00      	cmp	r3, #0
 8013b12:	d131      	bne.n	8013b78 <f_chdir+0x88>
		dj.obj.fs = fs;
 8013b14:	68bb      	ldr	r3, [r7, #8]
 8013b16:	60fb      	str	r3, [r7, #12]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);		/* Follow the path */
 8013b18:	687a      	ldr	r2, [r7, #4]
 8013b1a:	f107 030c 	add.w	r3, r7, #12
 8013b1e:	4611      	mov	r1, r2
 8013b20:	4618      	mov	r0, r3
 8013b22:	f7fe fe47 	bl	80127b4 <follow_path>
 8013b26:	4603      	mov	r3, r0
 8013b28:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
		if (res == FR_OK) {					/* Follow completed */
 8013b2c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8013b30:	2b00      	cmp	r3, #0
 8013b32:	d11a      	bne.n	8013b6a <f_chdir+0x7a>
			if (dj.fn[NSFLAG] & NS_NONAME) {
 8013b34:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8013b38:	b25b      	sxtb	r3, r3
 8013b3a:	2b00      	cmp	r3, #0
 8013b3c:	da03      	bge.n	8013b46 <f_chdir+0x56>
				fs->cdir = dj.obj.sclust;	/* It is the start directory itself */
 8013b3e:	68bb      	ldr	r3, [r7, #8]
 8013b40:	697a      	ldr	r2, [r7, #20]
 8013b42:	619a      	str	r2, [r3, #24]
 8013b44:	e011      	b.n	8013b6a <f_chdir+0x7a>
					fs->cdc_size = dj.obj.c_size;
					fs->cdc_ofs = dj.obj.c_ofs;
				}
#endif
			} else {
				if (dj.obj.attr & AM_DIR) {	/* It is a sub-directory */
 8013b46:	7cbb      	ldrb	r3, [r7, #18]
 8013b48:	f003 0310 	and.w	r3, r3, #16
 8013b4c:	2b00      	cmp	r3, #0
 8013b4e:	d009      	beq.n	8013b64 <f_chdir+0x74>
						fs->cdc_size = ((DWORD)dj.obj.objsize & 0xFFFFFF00) | dj.obj.stat;
						fs->cdc_ofs = dj.blk_ofs;
					} else
#endif
					{
						fs->cdir = ld_clust(fs, dj.dir);					/* Sub-directory cluster */
 8013b50:	68bb      	ldr	r3, [r7, #8]
 8013b52:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8013b54:	68bc      	ldr	r4, [r7, #8]
 8013b56:	4611      	mov	r1, r2
 8013b58:	4618      	mov	r0, r3
 8013b5a:	f7fe fc20 	bl	801239e <ld_clust>
 8013b5e:	4603      	mov	r3, r0
 8013b60:	61a3      	str	r3, [r4, #24]
 8013b62:	e002      	b.n	8013b6a <f_chdir+0x7a>
					}
				} else {
					res = FR_NO_PATH;		/* Reached but a file */
 8013b64:	2305      	movs	r3, #5
 8013b66:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				}
			}
		}
		FREE_NAMBUF();
		if (res == FR_NO_FILE) res = FR_NO_PATH;
 8013b6a:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8013b6e:	2b04      	cmp	r3, #4
 8013b70:	d102      	bne.n	8013b78 <f_chdir+0x88>
 8013b72:	2305      	movs	r3, #5
 8013b74:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	}

	LEAVE_FF(fs, res);
 8013b78:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 8013b7c:	4618      	mov	r0, r3
 8013b7e:	3744      	adds	r7, #68	; 0x44
 8013b80:	46bd      	mov	sp, r7
 8013b82:	bd90      	pop	{r4, r7, pc}

08013b84 <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 8013b84:	b580      	push	{r7, lr}
 8013b86:	b090      	sub	sp, #64	; 0x40
 8013b88:	af00      	add	r7, sp, #0
 8013b8a:	6078      	str	r0, [r7, #4]
 8013b8c:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 8013b8e:	687b      	ldr	r3, [r7, #4]
 8013b90:	f107 0208 	add.w	r2, r7, #8
 8013b94:	4611      	mov	r1, r2
 8013b96:	4618      	mov	r0, r3
 8013b98:	f7ff f9c2 	bl	8012f20 <validate>
 8013b9c:	4603      	mov	r3, r0
 8013b9e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 8013ba2:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8013ba6:	2b00      	cmp	r3, #0
 8013ba8:	d103      	bne.n	8013bb2 <f_lseek+0x2e>
 8013baa:	687b      	ldr	r3, [r7, #4]
 8013bac:	7d5b      	ldrb	r3, [r3, #21]
 8013bae:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 8013bb2:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8013bb6:	2b00      	cmp	r3, #0
 8013bb8:	d002      	beq.n	8013bc0 <f_lseek+0x3c>
 8013bba:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8013bbe:	e201      	b.n	8013fc4 <f_lseek+0x440>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 8013bc0:	687b      	ldr	r3, [r7, #4]
 8013bc2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013bc4:	2b00      	cmp	r3, #0
 8013bc6:	f000 80d9 	beq.w	8013d7c <f_lseek+0x1f8>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 8013bca:	683b      	ldr	r3, [r7, #0]
 8013bcc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013bd0:	d15a      	bne.n	8013c88 <f_lseek+0x104>
			tbl = fp->cltbl;
 8013bd2:	687b      	ldr	r3, [r7, #4]
 8013bd4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013bd6:	627b      	str	r3, [r7, #36]	; 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 8013bd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013bda:	1d1a      	adds	r2, r3, #4
 8013bdc:	627a      	str	r2, [r7, #36]	; 0x24
 8013bde:	681b      	ldr	r3, [r3, #0]
 8013be0:	617b      	str	r3, [r7, #20]
 8013be2:	2302      	movs	r3, #2
 8013be4:	62bb      	str	r3, [r7, #40]	; 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 8013be6:	687b      	ldr	r3, [r7, #4]
 8013be8:	689b      	ldr	r3, [r3, #8]
 8013bea:	633b      	str	r3, [r7, #48]	; 0x30
			if (cl) {
 8013bec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013bee:	2b00      	cmp	r3, #0
 8013bf0:	d03a      	beq.n	8013c68 <f_lseek+0xe4>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 8013bf2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013bf4:	613b      	str	r3, [r7, #16]
 8013bf6:	2300      	movs	r3, #0
 8013bf8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8013bfa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013bfc:	3302      	adds	r3, #2
 8013bfe:	62bb      	str	r3, [r7, #40]	; 0x28
					do {
						pcl = cl; ncl++;
 8013c00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013c02:	60fb      	str	r3, [r7, #12]
 8013c04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013c06:	3301      	adds	r3, #1
 8013c08:	62fb      	str	r3, [r7, #44]	; 0x2c
						cl = get_fat(&fp->obj, cl);
 8013c0a:	687b      	ldr	r3, [r7, #4]
 8013c0c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8013c0e:	4618      	mov	r0, r3
 8013c10:	f7fd ff03 	bl	8011a1a <get_fat>
 8013c14:	6338      	str	r0, [r7, #48]	; 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 8013c16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013c18:	2b01      	cmp	r3, #1
 8013c1a:	d804      	bhi.n	8013c26 <f_lseek+0xa2>
 8013c1c:	687b      	ldr	r3, [r7, #4]
 8013c1e:	2202      	movs	r2, #2
 8013c20:	755a      	strb	r2, [r3, #21]
 8013c22:	2302      	movs	r3, #2
 8013c24:	e1ce      	b.n	8013fc4 <f_lseek+0x440>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8013c26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013c28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013c2c:	d104      	bne.n	8013c38 <f_lseek+0xb4>
 8013c2e:	687b      	ldr	r3, [r7, #4]
 8013c30:	2201      	movs	r2, #1
 8013c32:	755a      	strb	r2, [r3, #21]
 8013c34:	2301      	movs	r3, #1
 8013c36:	e1c5      	b.n	8013fc4 <f_lseek+0x440>
					} while (cl == pcl + 1);
 8013c38:	68fb      	ldr	r3, [r7, #12]
 8013c3a:	3301      	adds	r3, #1
 8013c3c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8013c3e:	429a      	cmp	r2, r3
 8013c40:	d0de      	beq.n	8013c00 <f_lseek+0x7c>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 8013c42:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8013c44:	697b      	ldr	r3, [r7, #20]
 8013c46:	429a      	cmp	r2, r3
 8013c48:	d809      	bhi.n	8013c5e <f_lseek+0xda>
						*tbl++ = ncl; *tbl++ = tcl;
 8013c4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013c4c:	1d1a      	adds	r2, r3, #4
 8013c4e:	627a      	str	r2, [r7, #36]	; 0x24
 8013c50:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8013c52:	601a      	str	r2, [r3, #0]
 8013c54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013c56:	1d1a      	adds	r2, r3, #4
 8013c58:	627a      	str	r2, [r7, #36]	; 0x24
 8013c5a:	693a      	ldr	r2, [r7, #16]
 8013c5c:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 8013c5e:	68bb      	ldr	r3, [r7, #8]
 8013c60:	69db      	ldr	r3, [r3, #28]
 8013c62:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8013c64:	429a      	cmp	r2, r3
 8013c66:	d3c4      	bcc.n	8013bf2 <f_lseek+0x6e>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 8013c68:	687b      	ldr	r3, [r7, #4]
 8013c6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013c6c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8013c6e:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 8013c70:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8013c72:	697b      	ldr	r3, [r7, #20]
 8013c74:	429a      	cmp	r2, r3
 8013c76:	d803      	bhi.n	8013c80 <f_lseek+0xfc>
				*tbl = 0;		/* Terminate table */
 8013c78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013c7a:	2200      	movs	r2, #0
 8013c7c:	601a      	str	r2, [r3, #0]
 8013c7e:	e19f      	b.n	8013fc0 <f_lseek+0x43c>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 8013c80:	2311      	movs	r3, #17
 8013c82:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8013c86:	e19b      	b.n	8013fc0 <f_lseek+0x43c>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 8013c88:	687b      	ldr	r3, [r7, #4]
 8013c8a:	68db      	ldr	r3, [r3, #12]
 8013c8c:	683a      	ldr	r2, [r7, #0]
 8013c8e:	429a      	cmp	r2, r3
 8013c90:	d902      	bls.n	8013c98 <f_lseek+0x114>
 8013c92:	687b      	ldr	r3, [r7, #4]
 8013c94:	68db      	ldr	r3, [r3, #12]
 8013c96:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 8013c98:	687b      	ldr	r3, [r7, #4]
 8013c9a:	683a      	ldr	r2, [r7, #0]
 8013c9c:	619a      	str	r2, [r3, #24]
			if (ofs) {
 8013c9e:	683b      	ldr	r3, [r7, #0]
 8013ca0:	2b00      	cmp	r3, #0
 8013ca2:	f000 818d 	beq.w	8013fc0 <f_lseek+0x43c>
				fp->clust = clmt_clust(fp, ofs - 1);
 8013ca6:	683b      	ldr	r3, [r7, #0]
 8013ca8:	3b01      	subs	r3, #1
 8013caa:	4619      	mov	r1, r3
 8013cac:	6878      	ldr	r0, [r7, #4]
 8013cae:	f7fe f998 	bl	8011fe2 <clmt_clust>
 8013cb2:	4602      	mov	r2, r0
 8013cb4:	687b      	ldr	r3, [r7, #4]
 8013cb6:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 8013cb8:	68ba      	ldr	r2, [r7, #8]
 8013cba:	687b      	ldr	r3, [r7, #4]
 8013cbc:	69db      	ldr	r3, [r3, #28]
 8013cbe:	4619      	mov	r1, r3
 8013cc0:	4610      	mov	r0, r2
 8013cc2:	f7fd fe8b 	bl	80119dc <clust2sect>
 8013cc6:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 8013cc8:	69bb      	ldr	r3, [r7, #24]
 8013cca:	2b00      	cmp	r3, #0
 8013ccc:	d104      	bne.n	8013cd8 <f_lseek+0x154>
 8013cce:	687b      	ldr	r3, [r7, #4]
 8013cd0:	2202      	movs	r2, #2
 8013cd2:	755a      	strb	r2, [r3, #21]
 8013cd4:	2302      	movs	r3, #2
 8013cd6:	e175      	b.n	8013fc4 <f_lseek+0x440>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 8013cd8:	683b      	ldr	r3, [r7, #0]
 8013cda:	3b01      	subs	r3, #1
 8013cdc:	68ba      	ldr	r2, [r7, #8]
 8013cde:	8992      	ldrh	r2, [r2, #12]
 8013ce0:	fbb3 f3f2 	udiv	r3, r3, r2
 8013ce4:	68ba      	ldr	r2, [r7, #8]
 8013ce6:	8952      	ldrh	r2, [r2, #10]
 8013ce8:	3a01      	subs	r2, #1
 8013cea:	4013      	ands	r3, r2
 8013cec:	69ba      	ldr	r2, [r7, #24]
 8013cee:	4413      	add	r3, r2
 8013cf0:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 8013cf2:	687b      	ldr	r3, [r7, #4]
 8013cf4:	699b      	ldr	r3, [r3, #24]
 8013cf6:	68ba      	ldr	r2, [r7, #8]
 8013cf8:	8992      	ldrh	r2, [r2, #12]
 8013cfa:	fbb3 f1f2 	udiv	r1, r3, r2
 8013cfe:	fb02 f201 	mul.w	r2, r2, r1
 8013d02:	1a9b      	subs	r3, r3, r2
 8013d04:	2b00      	cmp	r3, #0
 8013d06:	f000 815b 	beq.w	8013fc0 <f_lseek+0x43c>
 8013d0a:	687b      	ldr	r3, [r7, #4]
 8013d0c:	6a1b      	ldr	r3, [r3, #32]
 8013d0e:	69ba      	ldr	r2, [r7, #24]
 8013d10:	429a      	cmp	r2, r3
 8013d12:	f000 8155 	beq.w	8013fc0 <f_lseek+0x43c>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 8013d16:	687b      	ldr	r3, [r7, #4]
 8013d18:	7d1b      	ldrb	r3, [r3, #20]
 8013d1a:	b25b      	sxtb	r3, r3
 8013d1c:	2b00      	cmp	r3, #0
 8013d1e:	da18      	bge.n	8013d52 <f_lseek+0x1ce>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8013d20:	68bb      	ldr	r3, [r7, #8]
 8013d22:	7858      	ldrb	r0, [r3, #1]
 8013d24:	687b      	ldr	r3, [r7, #4]
 8013d26:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8013d2a:	687b      	ldr	r3, [r7, #4]
 8013d2c:	6a1a      	ldr	r2, [r3, #32]
 8013d2e:	2301      	movs	r3, #1
 8013d30:	f7fd fac8 	bl	80112c4 <disk_write>
 8013d34:	4603      	mov	r3, r0
 8013d36:	2b00      	cmp	r3, #0
 8013d38:	d004      	beq.n	8013d44 <f_lseek+0x1c0>
 8013d3a:	687b      	ldr	r3, [r7, #4]
 8013d3c:	2201      	movs	r2, #1
 8013d3e:	755a      	strb	r2, [r3, #21]
 8013d40:	2301      	movs	r3, #1
 8013d42:	e13f      	b.n	8013fc4 <f_lseek+0x440>
						fp->flag &= (BYTE)~FA_DIRTY;
 8013d44:	687b      	ldr	r3, [r7, #4]
 8013d46:	7d1b      	ldrb	r3, [r3, #20]
 8013d48:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8013d4c:	b2da      	uxtb	r2, r3
 8013d4e:	687b      	ldr	r3, [r7, #4]
 8013d50:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 8013d52:	68bb      	ldr	r3, [r7, #8]
 8013d54:	7858      	ldrb	r0, [r3, #1]
 8013d56:	687b      	ldr	r3, [r7, #4]
 8013d58:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8013d5c:	2301      	movs	r3, #1
 8013d5e:	69ba      	ldr	r2, [r7, #24]
 8013d60:	f7fd fa90 	bl	8011284 <disk_read>
 8013d64:	4603      	mov	r3, r0
 8013d66:	2b00      	cmp	r3, #0
 8013d68:	d004      	beq.n	8013d74 <f_lseek+0x1f0>
 8013d6a:	687b      	ldr	r3, [r7, #4]
 8013d6c:	2201      	movs	r2, #1
 8013d6e:	755a      	strb	r2, [r3, #21]
 8013d70:	2301      	movs	r3, #1
 8013d72:	e127      	b.n	8013fc4 <f_lseek+0x440>
#endif
					fp->sect = dsc;
 8013d74:	687b      	ldr	r3, [r7, #4]
 8013d76:	69ba      	ldr	r2, [r7, #24]
 8013d78:	621a      	str	r2, [r3, #32]
 8013d7a:	e121      	b.n	8013fc0 <f_lseek+0x43c>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 8013d7c:	687b      	ldr	r3, [r7, #4]
 8013d7e:	68db      	ldr	r3, [r3, #12]
 8013d80:	683a      	ldr	r2, [r7, #0]
 8013d82:	429a      	cmp	r2, r3
 8013d84:	d908      	bls.n	8013d98 <f_lseek+0x214>
 8013d86:	687b      	ldr	r3, [r7, #4]
 8013d88:	7d1b      	ldrb	r3, [r3, #20]
 8013d8a:	f003 0302 	and.w	r3, r3, #2
 8013d8e:	2b00      	cmp	r3, #0
 8013d90:	d102      	bne.n	8013d98 <f_lseek+0x214>
			ofs = fp->obj.objsize;
 8013d92:	687b      	ldr	r3, [r7, #4]
 8013d94:	68db      	ldr	r3, [r3, #12]
 8013d96:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 8013d98:	687b      	ldr	r3, [r7, #4]
 8013d9a:	699b      	ldr	r3, [r3, #24]
 8013d9c:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 8013d9e:	2300      	movs	r3, #0
 8013da0:	637b      	str	r3, [r7, #52]	; 0x34
 8013da2:	687b      	ldr	r3, [r7, #4]
 8013da4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8013da6:	619a      	str	r2, [r3, #24]
		if (ofs) {
 8013da8:	683b      	ldr	r3, [r7, #0]
 8013daa:	2b00      	cmp	r3, #0
 8013dac:	f000 80b5 	beq.w	8013f1a <f_lseek+0x396>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 8013db0:	68bb      	ldr	r3, [r7, #8]
 8013db2:	895b      	ldrh	r3, [r3, #10]
 8013db4:	461a      	mov	r2, r3
 8013db6:	68bb      	ldr	r3, [r7, #8]
 8013db8:	899b      	ldrh	r3, [r3, #12]
 8013dba:	fb03 f302 	mul.w	r3, r3, r2
 8013dbe:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 8013dc0:	6a3b      	ldr	r3, [r7, #32]
 8013dc2:	2b00      	cmp	r3, #0
 8013dc4:	d01b      	beq.n	8013dfe <f_lseek+0x27a>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 8013dc6:	683b      	ldr	r3, [r7, #0]
 8013dc8:	1e5a      	subs	r2, r3, #1
 8013dca:	69fb      	ldr	r3, [r7, #28]
 8013dcc:	fbb2 f2f3 	udiv	r2, r2, r3
 8013dd0:	6a3b      	ldr	r3, [r7, #32]
 8013dd2:	1e59      	subs	r1, r3, #1
 8013dd4:	69fb      	ldr	r3, [r7, #28]
 8013dd6:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 8013dda:	429a      	cmp	r2, r3
 8013ddc:	d30f      	bcc.n	8013dfe <f_lseek+0x27a>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 8013dde:	6a3b      	ldr	r3, [r7, #32]
 8013de0:	1e5a      	subs	r2, r3, #1
 8013de2:	69fb      	ldr	r3, [r7, #28]
 8013de4:	425b      	negs	r3, r3
 8013de6:	401a      	ands	r2, r3
 8013de8:	687b      	ldr	r3, [r7, #4]
 8013dea:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 8013dec:	687b      	ldr	r3, [r7, #4]
 8013dee:	699b      	ldr	r3, [r3, #24]
 8013df0:	683a      	ldr	r2, [r7, #0]
 8013df2:	1ad3      	subs	r3, r2, r3
 8013df4:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 8013df6:	687b      	ldr	r3, [r7, #4]
 8013df8:	69db      	ldr	r3, [r3, #28]
 8013dfa:	63bb      	str	r3, [r7, #56]	; 0x38
 8013dfc:	e022      	b.n	8013e44 <f_lseek+0x2c0>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 8013dfe:	687b      	ldr	r3, [r7, #4]
 8013e00:	689b      	ldr	r3, [r3, #8]
 8013e02:	63bb      	str	r3, [r7, #56]	; 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 8013e04:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013e06:	2b00      	cmp	r3, #0
 8013e08:	d119      	bne.n	8013e3e <f_lseek+0x2ba>
					clst = create_chain(&fp->obj, 0);
 8013e0a:	687b      	ldr	r3, [r7, #4]
 8013e0c:	2100      	movs	r1, #0
 8013e0e:	4618      	mov	r0, r3
 8013e10:	f7fe f84f 	bl	8011eb2 <create_chain>
 8013e14:	63b8      	str	r0, [r7, #56]	; 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 8013e16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013e18:	2b01      	cmp	r3, #1
 8013e1a:	d104      	bne.n	8013e26 <f_lseek+0x2a2>
 8013e1c:	687b      	ldr	r3, [r7, #4]
 8013e1e:	2202      	movs	r2, #2
 8013e20:	755a      	strb	r2, [r3, #21]
 8013e22:	2302      	movs	r3, #2
 8013e24:	e0ce      	b.n	8013fc4 <f_lseek+0x440>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8013e26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013e28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013e2c:	d104      	bne.n	8013e38 <f_lseek+0x2b4>
 8013e2e:	687b      	ldr	r3, [r7, #4]
 8013e30:	2201      	movs	r2, #1
 8013e32:	755a      	strb	r2, [r3, #21]
 8013e34:	2301      	movs	r3, #1
 8013e36:	e0c5      	b.n	8013fc4 <f_lseek+0x440>
					fp->obj.sclust = clst;
 8013e38:	687b      	ldr	r3, [r7, #4]
 8013e3a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8013e3c:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 8013e3e:	687b      	ldr	r3, [r7, #4]
 8013e40:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8013e42:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 8013e44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013e46:	2b00      	cmp	r3, #0
 8013e48:	d067      	beq.n	8013f1a <f_lseek+0x396>
				while (ofs > bcs) {						/* Cluster following loop */
 8013e4a:	e03a      	b.n	8013ec2 <f_lseek+0x33e>
					ofs -= bcs; fp->fptr += bcs;
 8013e4c:	683a      	ldr	r2, [r7, #0]
 8013e4e:	69fb      	ldr	r3, [r7, #28]
 8013e50:	1ad3      	subs	r3, r2, r3
 8013e52:	603b      	str	r3, [r7, #0]
 8013e54:	687b      	ldr	r3, [r7, #4]
 8013e56:	699a      	ldr	r2, [r3, #24]
 8013e58:	69fb      	ldr	r3, [r7, #28]
 8013e5a:	441a      	add	r2, r3
 8013e5c:	687b      	ldr	r3, [r7, #4]
 8013e5e:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 8013e60:	687b      	ldr	r3, [r7, #4]
 8013e62:	7d1b      	ldrb	r3, [r3, #20]
 8013e64:	f003 0302 	and.w	r3, r3, #2
 8013e68:	2b00      	cmp	r3, #0
 8013e6a:	d00b      	beq.n	8013e84 <f_lseek+0x300>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 8013e6c:	687b      	ldr	r3, [r7, #4]
 8013e6e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8013e70:	4618      	mov	r0, r3
 8013e72:	f7fe f81e 	bl	8011eb2 <create_chain>
 8013e76:	63b8      	str	r0, [r7, #56]	; 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 8013e78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013e7a:	2b00      	cmp	r3, #0
 8013e7c:	d108      	bne.n	8013e90 <f_lseek+0x30c>
							ofs = 0; break;
 8013e7e:	2300      	movs	r3, #0
 8013e80:	603b      	str	r3, [r7, #0]
 8013e82:	e022      	b.n	8013eca <f_lseek+0x346>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 8013e84:	687b      	ldr	r3, [r7, #4]
 8013e86:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8013e88:	4618      	mov	r0, r3
 8013e8a:	f7fd fdc6 	bl	8011a1a <get_fat>
 8013e8e:	63b8      	str	r0, [r7, #56]	; 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8013e90:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013e92:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013e96:	d104      	bne.n	8013ea2 <f_lseek+0x31e>
 8013e98:	687b      	ldr	r3, [r7, #4]
 8013e9a:	2201      	movs	r2, #1
 8013e9c:	755a      	strb	r2, [r3, #21]
 8013e9e:	2301      	movs	r3, #1
 8013ea0:	e090      	b.n	8013fc4 <f_lseek+0x440>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 8013ea2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013ea4:	2b01      	cmp	r3, #1
 8013ea6:	d904      	bls.n	8013eb2 <f_lseek+0x32e>
 8013ea8:	68bb      	ldr	r3, [r7, #8]
 8013eaa:	69db      	ldr	r3, [r3, #28]
 8013eac:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8013eae:	429a      	cmp	r2, r3
 8013eb0:	d304      	bcc.n	8013ebc <f_lseek+0x338>
 8013eb2:	687b      	ldr	r3, [r7, #4]
 8013eb4:	2202      	movs	r2, #2
 8013eb6:	755a      	strb	r2, [r3, #21]
 8013eb8:	2302      	movs	r3, #2
 8013eba:	e083      	b.n	8013fc4 <f_lseek+0x440>
					fp->clust = clst;
 8013ebc:	687b      	ldr	r3, [r7, #4]
 8013ebe:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8013ec0:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 8013ec2:	683a      	ldr	r2, [r7, #0]
 8013ec4:	69fb      	ldr	r3, [r7, #28]
 8013ec6:	429a      	cmp	r2, r3
 8013ec8:	d8c0      	bhi.n	8013e4c <f_lseek+0x2c8>
				}
				fp->fptr += ofs;
 8013eca:	687b      	ldr	r3, [r7, #4]
 8013ecc:	699a      	ldr	r2, [r3, #24]
 8013ece:	683b      	ldr	r3, [r7, #0]
 8013ed0:	441a      	add	r2, r3
 8013ed2:	687b      	ldr	r3, [r7, #4]
 8013ed4:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 8013ed6:	68bb      	ldr	r3, [r7, #8]
 8013ed8:	899b      	ldrh	r3, [r3, #12]
 8013eda:	461a      	mov	r2, r3
 8013edc:	683b      	ldr	r3, [r7, #0]
 8013ede:	fbb3 f1f2 	udiv	r1, r3, r2
 8013ee2:	fb02 f201 	mul.w	r2, r2, r1
 8013ee6:	1a9b      	subs	r3, r3, r2
 8013ee8:	2b00      	cmp	r3, #0
 8013eea:	d016      	beq.n	8013f1a <f_lseek+0x396>
					nsect = clust2sect(fs, clst);	/* Current sector */
 8013eec:	68bb      	ldr	r3, [r7, #8]
 8013eee:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8013ef0:	4618      	mov	r0, r3
 8013ef2:	f7fd fd73 	bl	80119dc <clust2sect>
 8013ef6:	6378      	str	r0, [r7, #52]	; 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 8013ef8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8013efa:	2b00      	cmp	r3, #0
 8013efc:	d104      	bne.n	8013f08 <f_lseek+0x384>
 8013efe:	687b      	ldr	r3, [r7, #4]
 8013f00:	2202      	movs	r2, #2
 8013f02:	755a      	strb	r2, [r3, #21]
 8013f04:	2302      	movs	r3, #2
 8013f06:	e05d      	b.n	8013fc4 <f_lseek+0x440>
					nsect += (DWORD)(ofs / SS(fs));
 8013f08:	68bb      	ldr	r3, [r7, #8]
 8013f0a:	899b      	ldrh	r3, [r3, #12]
 8013f0c:	461a      	mov	r2, r3
 8013f0e:	683b      	ldr	r3, [r7, #0]
 8013f10:	fbb3 f3f2 	udiv	r3, r3, r2
 8013f14:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8013f16:	4413      	add	r3, r2
 8013f18:	637b      	str	r3, [r7, #52]	; 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 8013f1a:	687b      	ldr	r3, [r7, #4]
 8013f1c:	699a      	ldr	r2, [r3, #24]
 8013f1e:	687b      	ldr	r3, [r7, #4]
 8013f20:	68db      	ldr	r3, [r3, #12]
 8013f22:	429a      	cmp	r2, r3
 8013f24:	d90a      	bls.n	8013f3c <f_lseek+0x3b8>
			fp->obj.objsize = fp->fptr;
 8013f26:	687b      	ldr	r3, [r7, #4]
 8013f28:	699a      	ldr	r2, [r3, #24]
 8013f2a:	687b      	ldr	r3, [r7, #4]
 8013f2c:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 8013f2e:	687b      	ldr	r3, [r7, #4]
 8013f30:	7d1b      	ldrb	r3, [r3, #20]
 8013f32:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8013f36:	b2da      	uxtb	r2, r3
 8013f38:	687b      	ldr	r3, [r7, #4]
 8013f3a:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 8013f3c:	687b      	ldr	r3, [r7, #4]
 8013f3e:	699b      	ldr	r3, [r3, #24]
 8013f40:	68ba      	ldr	r2, [r7, #8]
 8013f42:	8992      	ldrh	r2, [r2, #12]
 8013f44:	fbb3 f1f2 	udiv	r1, r3, r2
 8013f48:	fb02 f201 	mul.w	r2, r2, r1
 8013f4c:	1a9b      	subs	r3, r3, r2
 8013f4e:	2b00      	cmp	r3, #0
 8013f50:	d036      	beq.n	8013fc0 <f_lseek+0x43c>
 8013f52:	687b      	ldr	r3, [r7, #4]
 8013f54:	6a1b      	ldr	r3, [r3, #32]
 8013f56:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8013f58:	429a      	cmp	r2, r3
 8013f5a:	d031      	beq.n	8013fc0 <f_lseek+0x43c>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 8013f5c:	687b      	ldr	r3, [r7, #4]
 8013f5e:	7d1b      	ldrb	r3, [r3, #20]
 8013f60:	b25b      	sxtb	r3, r3
 8013f62:	2b00      	cmp	r3, #0
 8013f64:	da18      	bge.n	8013f98 <f_lseek+0x414>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8013f66:	68bb      	ldr	r3, [r7, #8]
 8013f68:	7858      	ldrb	r0, [r3, #1]
 8013f6a:	687b      	ldr	r3, [r7, #4]
 8013f6c:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8013f70:	687b      	ldr	r3, [r7, #4]
 8013f72:	6a1a      	ldr	r2, [r3, #32]
 8013f74:	2301      	movs	r3, #1
 8013f76:	f7fd f9a5 	bl	80112c4 <disk_write>
 8013f7a:	4603      	mov	r3, r0
 8013f7c:	2b00      	cmp	r3, #0
 8013f7e:	d004      	beq.n	8013f8a <f_lseek+0x406>
 8013f80:	687b      	ldr	r3, [r7, #4]
 8013f82:	2201      	movs	r2, #1
 8013f84:	755a      	strb	r2, [r3, #21]
 8013f86:	2301      	movs	r3, #1
 8013f88:	e01c      	b.n	8013fc4 <f_lseek+0x440>
				fp->flag &= (BYTE)~FA_DIRTY;
 8013f8a:	687b      	ldr	r3, [r7, #4]
 8013f8c:	7d1b      	ldrb	r3, [r3, #20]
 8013f8e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8013f92:	b2da      	uxtb	r2, r3
 8013f94:	687b      	ldr	r3, [r7, #4]
 8013f96:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 8013f98:	68bb      	ldr	r3, [r7, #8]
 8013f9a:	7858      	ldrb	r0, [r3, #1]
 8013f9c:	687b      	ldr	r3, [r7, #4]
 8013f9e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8013fa2:	2301      	movs	r3, #1
 8013fa4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8013fa6:	f7fd f96d 	bl	8011284 <disk_read>
 8013faa:	4603      	mov	r3, r0
 8013fac:	2b00      	cmp	r3, #0
 8013fae:	d004      	beq.n	8013fba <f_lseek+0x436>
 8013fb0:	687b      	ldr	r3, [r7, #4]
 8013fb2:	2201      	movs	r2, #1
 8013fb4:	755a      	strb	r2, [r3, #21]
 8013fb6:	2301      	movs	r3, #1
 8013fb8:	e004      	b.n	8013fc4 <f_lseek+0x440>
#endif
			fp->sect = nsect;
 8013fba:	687b      	ldr	r3, [r7, #4]
 8013fbc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8013fbe:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 8013fc0:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 8013fc4:	4618      	mov	r0, r3
 8013fc6:	3740      	adds	r7, #64	; 0x40
 8013fc8:	46bd      	mov	sp, r7
 8013fca:	bd80      	pop	{r7, pc}

08013fcc <f_unlink>:
/*-----------------------------------------------------------------------*/

FRESULT f_unlink (
	const TCHAR* path		/* Pointer to the file or directory path */
)
{
 8013fcc:	b580      	push	{r7, lr}
 8013fce:	b09e      	sub	sp, #120	; 0x78
 8013fd0:	af00      	add	r7, sp, #0
 8013fd2:	6078      	str	r0, [r7, #4]
	FRESULT res;
	DIR dj, sdj;
	DWORD dclst = 0;
 8013fd4:	2300      	movs	r3, #0
 8013fd6:	673b      	str	r3, [r7, #112]	; 0x70
#endif
	DEF_NAMBUF


	/* Get logical drive */
	res = find_volume(&path, &fs, FA_WRITE);
 8013fd8:	f107 010c 	add.w	r1, r7, #12
 8013fdc:	1d3b      	adds	r3, r7, #4
 8013fde:	2202      	movs	r2, #2
 8013fe0:	4618      	mov	r0, r3
 8013fe2:	f7fe fd17 	bl	8012a14 <find_volume>
 8013fe6:	4603      	mov	r3, r0
 8013fe8:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
	dj.obj.fs = fs;
 8013fec:	68fb      	ldr	r3, [r7, #12]
 8013fee:	643b      	str	r3, [r7, #64]	; 0x40
	if (res == FR_OK) {
 8013ff0:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8013ff4:	2b00      	cmp	r3, #0
 8013ff6:	f040 80a4 	bne.w	8014142 <f_unlink+0x176>
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);		/* Follow the file path */
 8013ffa:	687a      	ldr	r2, [r7, #4]
 8013ffc:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8014000:	4611      	mov	r1, r2
 8014002:	4618      	mov	r0, r3
 8014004:	f7fe fbd6 	bl	80127b4 <follow_path>
 8014008:	4603      	mov	r3, r0
 801400a:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
		if (_FS_RPATH && res == FR_OK && (dj.fn[NSFLAG] & NS_DOT)) {
 801400e:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8014012:	2b00      	cmp	r3, #0
 8014014:	d108      	bne.n	8014028 <f_unlink+0x5c>
 8014016:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 801401a:	f003 0320 	and.w	r3, r3, #32
 801401e:	2b00      	cmp	r3, #0
 8014020:	d002      	beq.n	8014028 <f_unlink+0x5c>
			res = FR_INVALID_NAME;			/* Cannot remove dot entry */
 8014022:	2306      	movs	r3, #6
 8014024:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
		}
#if _FS_LOCK != 0
		if (res == FR_OK) res = chk_lock(&dj, 2);	/* Check if it is an open object */
 8014028:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 801402c:	2b00      	cmp	r3, #0
 801402e:	d108      	bne.n	8014042 <f_unlink+0x76>
 8014030:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8014034:	2102      	movs	r1, #2
 8014036:	4618      	mov	r0, r3
 8014038:	f7fd fa82 	bl	8011540 <chk_lock>
 801403c:	4603      	mov	r3, r0
 801403e:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
#endif
		if (res == FR_OK) {					/* The object is accessible */
 8014042:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8014046:	2b00      	cmp	r3, #0
 8014048:	d17b      	bne.n	8014142 <f_unlink+0x176>
			if (dj.fn[NSFLAG] & NS_NONAME) {
 801404a:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 801404e:	b25b      	sxtb	r3, r3
 8014050:	2b00      	cmp	r3, #0
 8014052:	da03      	bge.n	801405c <f_unlink+0x90>
				res = FR_INVALID_NAME;		/* Cannot remove the origin directory */
 8014054:	2306      	movs	r3, #6
 8014056:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 801405a:	e008      	b.n	801406e <f_unlink+0xa2>
			} else {
				if (dj.obj.attr & AM_RDO) {
 801405c:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8014060:	f003 0301 	and.w	r3, r3, #1
 8014064:	2b00      	cmp	r3, #0
 8014066:	d002      	beq.n	801406e <f_unlink+0xa2>
					res = FR_DENIED;		/* Cannot remove R/O object */
 8014068:	2307      	movs	r3, #7
 801406a:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
				}
			}
			if (res == FR_OK) {
 801406e:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8014072:	2b00      	cmp	r3, #0
 8014074:	d13d      	bne.n	80140f2 <f_unlink+0x126>
					obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
					obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
				} else
#endif
				{
					dclst = ld_clust(fs, dj.dir);
 8014076:	68fb      	ldr	r3, [r7, #12]
 8014078:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 801407a:	4611      	mov	r1, r2
 801407c:	4618      	mov	r0, r3
 801407e:	f7fe f98e 	bl	801239e <ld_clust>
 8014082:	6738      	str	r0, [r7, #112]	; 0x70
				}
				if (dj.obj.attr & AM_DIR) {			/* Is it a sub-directory? */
 8014084:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8014088:	f003 0310 	and.w	r3, r3, #16
 801408c:	2b00      	cmp	r3, #0
 801408e:	d030      	beq.n	80140f2 <f_unlink+0x126>
#if _FS_RPATH != 0
					if (dclst == fs->cdir) {		 		/* Is it the current directory? */
 8014090:	68fb      	ldr	r3, [r7, #12]
 8014092:	699b      	ldr	r3, [r3, #24]
 8014094:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8014096:	429a      	cmp	r2, r3
 8014098:	d103      	bne.n	80140a2 <f_unlink+0xd6>
						res = FR_DENIED;
 801409a:	2307      	movs	r3, #7
 801409c:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 80140a0:	e027      	b.n	80140f2 <f_unlink+0x126>
					} else
#endif
					{
						sdj.obj.fs = fs;						/* Open the sub-directory */
 80140a2:	68fb      	ldr	r3, [r7, #12]
 80140a4:	613b      	str	r3, [r7, #16]
						sdj.obj.sclust = dclst;
 80140a6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80140a8:	61bb      	str	r3, [r7, #24]
						if (fs->fs_type == FS_EXFAT) {
							sdj.obj.objsize = obj.objsize;
							sdj.obj.stat = obj.stat;
						}
#endif
						res = dir_sdi(&sdj, 0);
 80140aa:	f107 0310 	add.w	r3, r7, #16
 80140ae:	2100      	movs	r1, #0
 80140b0:	4618      	mov	r0, r3
 80140b2:	f7fd ffce 	bl	8012052 <dir_sdi>
 80140b6:	4603      	mov	r3, r0
 80140b8:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
						if (res == FR_OK) {
 80140bc:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 80140c0:	2b00      	cmp	r3, #0
 80140c2:	d116      	bne.n	80140f2 <f_unlink+0x126>
							res = dir_read(&sdj, 0);			/* Read an item */
 80140c4:	f107 0310 	add.w	r3, r7, #16
 80140c8:	2100      	movs	r1, #0
 80140ca:	4618      	mov	r0, r3
 80140cc:	f7fe f9a6 	bl	801241c <dir_read>
 80140d0:	4603      	mov	r3, r0
 80140d2:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
							if (res == FR_OK) res = FR_DENIED;	/* Not empty? */
 80140d6:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 80140da:	2b00      	cmp	r3, #0
 80140dc:	d102      	bne.n	80140e4 <f_unlink+0x118>
 80140de:	2307      	movs	r3, #7
 80140e0:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
							if (res == FR_NO_FILE) res = FR_OK;	/* Empty? */
 80140e4:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 80140e8:	2b04      	cmp	r3, #4
 80140ea:	d102      	bne.n	80140f2 <f_unlink+0x126>
 80140ec:	2300      	movs	r3, #0
 80140ee:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
						}
					}
				}
			}
			if (res == FR_OK) {
 80140f2:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 80140f6:	2b00      	cmp	r3, #0
 80140f8:	d123      	bne.n	8014142 <f_unlink+0x176>
				res = dir_remove(&dj);			/* Remove the directory entry */
 80140fa:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80140fe:	4618      	mov	r0, r3
 8014100:	f7fe fa70 	bl	80125e4 <dir_remove>
 8014104:	4603      	mov	r3, r0
 8014106:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
				if (res == FR_OK && dclst) {	/* Remove the cluster chain if exist */
 801410a:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 801410e:	2b00      	cmp	r3, #0
 8014110:	d10c      	bne.n	801412c <f_unlink+0x160>
 8014112:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8014114:	2b00      	cmp	r3, #0
 8014116:	d009      	beq.n	801412c <f_unlink+0x160>
#if _FS_EXFAT
					res = remove_chain(&obj, dclst, 0);
#else
					res = remove_chain(&dj.obj, dclst, 0);
 8014118:	f107 0340 	add.w	r3, r7, #64	; 0x40
 801411c:	2200      	movs	r2, #0
 801411e:	6f39      	ldr	r1, [r7, #112]	; 0x70
 8014120:	4618      	mov	r0, r3
 8014122:	f7fd fe61 	bl	8011de8 <remove_chain>
 8014126:	4603      	mov	r3, r0
 8014128:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
#endif
				}
				if (res == FR_OK) res = sync_fs(fs);
 801412c:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8014130:	2b00      	cmp	r3, #0
 8014132:	d106      	bne.n	8014142 <f_unlink+0x176>
 8014134:	68fb      	ldr	r3, [r7, #12]
 8014136:	4618      	mov	r0, r3
 8014138:	f7fd fbe0 	bl	80118fc <sync_fs>
 801413c:	4603      	mov	r3, r0
 801413e:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
			}
		}
		FREE_NAMBUF();
	}

	LEAVE_FF(fs, res);
 8014142:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 8014146:	4618      	mov	r0, r3
 8014148:	3778      	adds	r7, #120	; 0x78
 801414a:	46bd      	mov	sp, r7
 801414c:	bd80      	pop	{r7, pc}
	...

08014150 <f_mkdir>:
/*-----------------------------------------------------------------------*/

FRESULT f_mkdir (
	const TCHAR* path		/* Pointer to the directory path */
)
{
 8014150:	b580      	push	{r7, lr}
 8014152:	b096      	sub	sp, #88	; 0x58
 8014154:	af00      	add	r7, sp, #0
 8014156:	6078      	str	r0, [r7, #4]
	DWORD dsc, dcl, pcl, tm;
	DEF_NAMBUF


	/* Get logical drive */
	res = find_volume(&path, &fs, FA_WRITE);
 8014158:	f107 0108 	add.w	r1, r7, #8
 801415c:	1d3b      	adds	r3, r7, #4
 801415e:	2202      	movs	r2, #2
 8014160:	4618      	mov	r0, r3
 8014162:	f7fe fc57 	bl	8012a14 <find_volume>
 8014166:	4603      	mov	r3, r0
 8014168:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	dj.obj.fs = fs;
 801416c:	68bb      	ldr	r3, [r7, #8]
 801416e:	60fb      	str	r3, [r7, #12]
	if (res == FR_OK) {
 8014170:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8014174:	2b00      	cmp	r3, #0
 8014176:	f040 80fe 	bne.w	8014376 <f_mkdir+0x226>
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);			/* Follow the file path */
 801417a:	687a      	ldr	r2, [r7, #4]
 801417c:	f107 030c 	add.w	r3, r7, #12
 8014180:	4611      	mov	r1, r2
 8014182:	4618      	mov	r0, r3
 8014184:	f7fe fb16 	bl	80127b4 <follow_path>
 8014188:	4603      	mov	r3, r0
 801418a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (res == FR_OK) res = FR_EXIST;		/* Any object with same name is already existing */
 801418e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8014192:	2b00      	cmp	r3, #0
 8014194:	d102      	bne.n	801419c <f_mkdir+0x4c>
 8014196:	2308      	movs	r3, #8
 8014198:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (_FS_RPATH && res == FR_NO_FILE && (dj.fn[NSFLAG] & NS_DOT)) {
 801419c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80141a0:	2b04      	cmp	r3, #4
 80141a2:	d108      	bne.n	80141b6 <f_mkdir+0x66>
 80141a4:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 80141a8:	f003 0320 	and.w	r3, r3, #32
 80141ac:	2b00      	cmp	r3, #0
 80141ae:	d002      	beq.n	80141b6 <f_mkdir+0x66>
			res = FR_INVALID_NAME;
 80141b0:	2306      	movs	r3, #6
 80141b2:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		}
		if (res == FR_NO_FILE) {				/* Can create a new directory */
 80141b6:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80141ba:	2b04      	cmp	r3, #4
 80141bc:	f040 80db 	bne.w	8014376 <f_mkdir+0x226>
			dcl = create_chain(&dj.obj, 0);		/* Allocate a cluster for the new directory table */
 80141c0:	f107 030c 	add.w	r3, r7, #12
 80141c4:	2100      	movs	r1, #0
 80141c6:	4618      	mov	r0, r3
 80141c8:	f7fd fe73 	bl	8011eb2 <create_chain>
 80141cc:	6478      	str	r0, [r7, #68]	; 0x44
			dj.obj.objsize = (DWORD)fs->csize * SS(fs);
 80141ce:	68bb      	ldr	r3, [r7, #8]
 80141d0:	895b      	ldrh	r3, [r3, #10]
 80141d2:	461a      	mov	r2, r3
 80141d4:	68bb      	ldr	r3, [r7, #8]
 80141d6:	899b      	ldrh	r3, [r3, #12]
 80141d8:	fb03 f302 	mul.w	r3, r3, r2
 80141dc:	61bb      	str	r3, [r7, #24]
			res = FR_OK;
 80141de:	2300      	movs	r3, #0
 80141e0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			if (dcl == 0) res = FR_DENIED;		/* No space to allocate a new cluster */
 80141e4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80141e6:	2b00      	cmp	r3, #0
 80141e8:	d102      	bne.n	80141f0 <f_mkdir+0xa0>
 80141ea:	2307      	movs	r3, #7
 80141ec:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			if (dcl == 1) res = FR_INT_ERR;
 80141f0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80141f2:	2b01      	cmp	r3, #1
 80141f4:	d102      	bne.n	80141fc <f_mkdir+0xac>
 80141f6:	2302      	movs	r3, #2
 80141f8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			if (dcl == 0xFFFFFFFF) res = FR_DISK_ERR;
 80141fc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80141fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014202:	d102      	bne.n	801420a <f_mkdir+0xba>
 8014204:	2301      	movs	r3, #1
 8014206:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			if (res == FR_OK) res = sync_window(fs);	/* Flush FAT */
 801420a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 801420e:	2b00      	cmp	r3, #0
 8014210:	d106      	bne.n	8014220 <f_mkdir+0xd0>
 8014212:	68bb      	ldr	r3, [r7, #8]
 8014214:	4618      	mov	r0, r3
 8014216:	f7fd faff 	bl	8011818 <sync_window>
 801421a:	4603      	mov	r3, r0
 801421c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			tm = GET_FATTIME();
 8014220:	4b58      	ldr	r3, [pc, #352]	; (8014384 <f_mkdir+0x234>)
 8014222:	643b      	str	r3, [r7, #64]	; 0x40
			if (res == FR_OK) {					/* Initialize the new directory table */
 8014224:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8014228:	2b00      	cmp	r3, #0
 801422a:	d16c      	bne.n	8014306 <f_mkdir+0x1b6>
				dsc = clust2sect(fs, dcl);
 801422c:	68bb      	ldr	r3, [r7, #8]
 801422e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8014230:	4618      	mov	r0, r3
 8014232:	f7fd fbd3 	bl	80119dc <clust2sect>
 8014236:	64f8      	str	r0, [r7, #76]	; 0x4c
				dir = fs->win;
 8014238:	68bb      	ldr	r3, [r7, #8]
 801423a:	3338      	adds	r3, #56	; 0x38
 801423c:	63fb      	str	r3, [r7, #60]	; 0x3c
				mem_set(dir, 0, SS(fs));
 801423e:	68bb      	ldr	r3, [r7, #8]
 8014240:	899b      	ldrh	r3, [r3, #12]
 8014242:	461a      	mov	r2, r3
 8014244:	2100      	movs	r1, #0
 8014246:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8014248:	f7fd f91d 	bl	8011486 <mem_set>
				if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
					mem_set(dir + DIR_Name, ' ', 11);	/* Create "." entry */
 801424c:	220b      	movs	r2, #11
 801424e:	2120      	movs	r1, #32
 8014250:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8014252:	f7fd f918 	bl	8011486 <mem_set>
					dir[DIR_Name] = '.';
 8014256:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8014258:	222e      	movs	r2, #46	; 0x2e
 801425a:	701a      	strb	r2, [r3, #0]
					dir[DIR_Attr] = AM_DIR;
 801425c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801425e:	330b      	adds	r3, #11
 8014260:	2210      	movs	r2, #16
 8014262:	701a      	strb	r2, [r3, #0]
					st_dword(dir + DIR_ModTime, tm);
 8014264:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8014266:	3316      	adds	r3, #22
 8014268:	6c39      	ldr	r1, [r7, #64]	; 0x40
 801426a:	4618      	mov	r0, r3
 801426c:	f7fd f8be 	bl	80113ec <st_dword>
					st_clust(fs, dir, dcl);
 8014270:	68bb      	ldr	r3, [r7, #8]
 8014272:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8014274:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8014276:	4618      	mov	r0, r3
 8014278:	f7fe f8b0 	bl	80123dc <st_clust>
					mem_cpy(dir + SZDIRE, dir, SZDIRE); 	/* Create ".." entry */
 801427c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801427e:	3320      	adds	r3, #32
 8014280:	2220      	movs	r2, #32
 8014282:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8014284:	4618      	mov	r0, r3
 8014286:	f7fd f8dd 	bl	8011444 <mem_cpy>
					dir[SZDIRE + 1] = '.'; pcl = dj.obj.sclust;
 801428a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801428c:	3321      	adds	r3, #33	; 0x21
 801428e:	222e      	movs	r2, #46	; 0x2e
 8014290:	701a      	strb	r2, [r3, #0]
 8014292:	697b      	ldr	r3, [r7, #20]
 8014294:	64bb      	str	r3, [r7, #72]	; 0x48
					if (fs->fs_type == FS_FAT32 && pcl == fs->dirbase) pcl = 0;
 8014296:	68bb      	ldr	r3, [r7, #8]
 8014298:	781b      	ldrb	r3, [r3, #0]
 801429a:	2b03      	cmp	r3, #3
 801429c:	d106      	bne.n	80142ac <f_mkdir+0x15c>
 801429e:	68bb      	ldr	r3, [r7, #8]
 80142a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80142a2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80142a4:	429a      	cmp	r2, r3
 80142a6:	d101      	bne.n	80142ac <f_mkdir+0x15c>
 80142a8:	2300      	movs	r3, #0
 80142aa:	64bb      	str	r3, [r7, #72]	; 0x48
					st_clust(fs, dir + SZDIRE, pcl);
 80142ac:	68b8      	ldr	r0, [r7, #8]
 80142ae:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80142b0:	3320      	adds	r3, #32
 80142b2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80142b4:	4619      	mov	r1, r3
 80142b6:	f7fe f891 	bl	80123dc <st_clust>
				}
				for (n = fs->csize; n; n--) {	/* Write dot entries and clear following sectors */
 80142ba:	68bb      	ldr	r3, [r7, #8]
 80142bc:	895b      	ldrh	r3, [r3, #10]
 80142be:	653b      	str	r3, [r7, #80]	; 0x50
 80142c0:	e01c      	b.n	80142fc <f_mkdir+0x1ac>
					fs->winsect = dsc++;
 80142c2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80142c4:	1c5a      	adds	r2, r3, #1
 80142c6:	64fa      	str	r2, [r7, #76]	; 0x4c
 80142c8:	68ba      	ldr	r2, [r7, #8]
 80142ca:	6353      	str	r3, [r2, #52]	; 0x34
					fs->wflag = 1;
 80142cc:	68bb      	ldr	r3, [r7, #8]
 80142ce:	2201      	movs	r2, #1
 80142d0:	70da      	strb	r2, [r3, #3]
					res = sync_window(fs);
 80142d2:	68bb      	ldr	r3, [r7, #8]
 80142d4:	4618      	mov	r0, r3
 80142d6:	f7fd fa9f 	bl	8011818 <sync_window>
 80142da:	4603      	mov	r3, r0
 80142dc:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					if (res != FR_OK) break;
 80142e0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80142e4:	2b00      	cmp	r3, #0
 80142e6:	d10d      	bne.n	8014304 <f_mkdir+0x1b4>
					mem_set(dir, 0, SS(fs));
 80142e8:	68bb      	ldr	r3, [r7, #8]
 80142ea:	899b      	ldrh	r3, [r3, #12]
 80142ec:	461a      	mov	r2, r3
 80142ee:	2100      	movs	r1, #0
 80142f0:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 80142f2:	f7fd f8c8 	bl	8011486 <mem_set>
				for (n = fs->csize; n; n--) {	/* Write dot entries and clear following sectors */
 80142f6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80142f8:	3b01      	subs	r3, #1
 80142fa:	653b      	str	r3, [r7, #80]	; 0x50
 80142fc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80142fe:	2b00      	cmp	r3, #0
 8014300:	d1df      	bne.n	80142c2 <f_mkdir+0x172>
 8014302:	e000      	b.n	8014306 <f_mkdir+0x1b6>
					if (res != FR_OK) break;
 8014304:	bf00      	nop
				}
			}
			if (res == FR_OK) {
 8014306:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 801430a:	2b00      	cmp	r3, #0
 801430c:	d107      	bne.n	801431e <f_mkdir+0x1ce>
				res = dir_register(&dj);	/* Register the object to the directoy */
 801430e:	f107 030c 	add.w	r3, r7, #12
 8014312:	4618      	mov	r0, r3
 8014314:	f7fe f934 	bl	8012580 <dir_register>
 8014318:	4603      	mov	r3, r0
 801431a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			}
			if (res == FR_OK) {
 801431e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8014322:	2b00      	cmp	r3, #0
 8014324:	d120      	bne.n	8014368 <f_mkdir+0x218>
					fs->dirbuf[XDIR_Attr] = AM_DIR;				/* Attribute */
					res = store_xdir(&dj);
				} else
#endif
				{
					dir = dj.dir;
 8014326:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014328:	63fb      	str	r3, [r7, #60]	; 0x3c
					st_dword(dir + DIR_ModTime, tm);	/* Created time */
 801432a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801432c:	3316      	adds	r3, #22
 801432e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8014330:	4618      	mov	r0, r3
 8014332:	f7fd f85b 	bl	80113ec <st_dword>
					st_clust(fs, dir, dcl);				/* Table start cluster */
 8014336:	68bb      	ldr	r3, [r7, #8]
 8014338:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 801433a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 801433c:	4618      	mov	r0, r3
 801433e:	f7fe f84d 	bl	80123dc <st_clust>
					dir[DIR_Attr] = AM_DIR;				/* Attribute */
 8014342:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8014344:	330b      	adds	r3, #11
 8014346:	2210      	movs	r2, #16
 8014348:	701a      	strb	r2, [r3, #0]
					fs->wflag = 1;
 801434a:	68bb      	ldr	r3, [r7, #8]
 801434c:	2201      	movs	r2, #1
 801434e:	70da      	strb	r2, [r3, #3]
				}
				if (res == FR_OK) {
 8014350:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8014354:	2b00      	cmp	r3, #0
 8014356:	d10e      	bne.n	8014376 <f_mkdir+0x226>
					res = sync_fs(fs);
 8014358:	68bb      	ldr	r3, [r7, #8]
 801435a:	4618      	mov	r0, r3
 801435c:	f7fd face 	bl	80118fc <sync_fs>
 8014360:	4603      	mov	r3, r0
 8014362:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
 8014366:	e006      	b.n	8014376 <f_mkdir+0x226>
				}
			} else {
				remove_chain(&dj.obj, dcl, 0);		/* Could not register, remove cluster chain */
 8014368:	f107 030c 	add.w	r3, r7, #12
 801436c:	2200      	movs	r2, #0
 801436e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8014370:	4618      	mov	r0, r3
 8014372:	f7fd fd39 	bl	8011de8 <remove_chain>
			}
		}
		FREE_NAMBUF();
	}

	LEAVE_FF(fs, res);
 8014376:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
}
 801437a:	4618      	mov	r0, r3
 801437c:	3758      	adds	r7, #88	; 0x58
 801437e:	46bd      	mov	sp, r7
 8014380:	bd80      	pop	{r7, pc}
 8014382:	bf00      	nop
 8014384:	274a0000 	.word	0x274a0000

08014388 <f_gets>:
TCHAR* f_gets (
	TCHAR* buff,	/* Pointer to the string buffer to read */
	int len,		/* Size of string buffer (characters) */
	FIL* fp			/* Pointer to the file object */
)
{
 8014388:	b580      	push	{r7, lr}
 801438a:	b088      	sub	sp, #32
 801438c:	af00      	add	r7, sp, #0
 801438e:	60f8      	str	r0, [r7, #12]
 8014390:	60b9      	str	r1, [r7, #8]
 8014392:	607a      	str	r2, [r7, #4]
	int n = 0;
 8014394:	2300      	movs	r3, #0
 8014396:	61fb      	str	r3, [r7, #28]
	TCHAR c, *p = buff;
 8014398:	68fb      	ldr	r3, [r7, #12]
 801439a:	61bb      	str	r3, [r7, #24]
	BYTE s[2];
	UINT rc;


	while (n < len - 1) {	/* Read characters until buffer gets filled */
 801439c:	e017      	b.n	80143ce <f_gets+0x46>
		}
		c = ff_convert(c, 1);	/* OEM -> Unicode */
		if (!c) c = '?';
#endif
#else						/* Read a character without conversion */
		f_read(fp, s, 1, &rc);
 801439e:	f107 0310 	add.w	r3, r7, #16
 80143a2:	f107 0114 	add.w	r1, r7, #20
 80143a6:	2201      	movs	r2, #1
 80143a8:	6878      	ldr	r0, [r7, #4]
 80143aa:	f7ff f803 	bl	80133b4 <f_read>
		if (rc != 1) break;
 80143ae:	693b      	ldr	r3, [r7, #16]
 80143b0:	2b01      	cmp	r3, #1
 80143b2:	d112      	bne.n	80143da <f_gets+0x52>
		c = s[0];
 80143b4:	7d3b      	ldrb	r3, [r7, #20]
 80143b6:	75fb      	strb	r3, [r7, #23]
#endif
		if (_USE_STRFUNC == 2 && c == '\r') continue;	/* Strip '\r' */
		*p++ = c;
 80143b8:	69bb      	ldr	r3, [r7, #24]
 80143ba:	1c5a      	adds	r2, r3, #1
 80143bc:	61ba      	str	r2, [r7, #24]
 80143be:	7dfa      	ldrb	r2, [r7, #23]
 80143c0:	701a      	strb	r2, [r3, #0]
		n++;
 80143c2:	69fb      	ldr	r3, [r7, #28]
 80143c4:	3301      	adds	r3, #1
 80143c6:	61fb      	str	r3, [r7, #28]
		if (c == '\n') break;		/* Break on EOL */
 80143c8:	7dfb      	ldrb	r3, [r7, #23]
 80143ca:	2b0a      	cmp	r3, #10
 80143cc:	d007      	beq.n	80143de <f_gets+0x56>
	while (n < len - 1) {	/* Read characters until buffer gets filled */
 80143ce:	68bb      	ldr	r3, [r7, #8]
 80143d0:	3b01      	subs	r3, #1
 80143d2:	69fa      	ldr	r2, [r7, #28]
 80143d4:	429a      	cmp	r2, r3
 80143d6:	dbe2      	blt.n	801439e <f_gets+0x16>
 80143d8:	e002      	b.n	80143e0 <f_gets+0x58>
		if (rc != 1) break;
 80143da:	bf00      	nop
 80143dc:	e000      	b.n	80143e0 <f_gets+0x58>
		if (c == '\n') break;		/* Break on EOL */
 80143de:	bf00      	nop
	}
	*p = 0;
 80143e0:	69bb      	ldr	r3, [r7, #24]
 80143e2:	2200      	movs	r2, #0
 80143e4:	701a      	strb	r2, [r3, #0]
	return n ? buff : 0;			/* When no data read (eof or error), return with error. */
 80143e6:	69fb      	ldr	r3, [r7, #28]
 80143e8:	2b00      	cmp	r3, #0
 80143ea:	d001      	beq.n	80143f0 <f_gets+0x68>
 80143ec:	68fb      	ldr	r3, [r7, #12]
 80143ee:	e000      	b.n	80143f2 <f_gets+0x6a>
 80143f0:	2300      	movs	r3, #0
}
 80143f2:	4618      	mov	r0, r3
 80143f4:	3720      	adds	r7, #32
 80143f6:	46bd      	mov	sp, r7
 80143f8:	bd80      	pop	{r7, pc}
	...

080143fc <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 80143fc:	b480      	push	{r7}
 80143fe:	b087      	sub	sp, #28
 8014400:	af00      	add	r7, sp, #0
 8014402:	60f8      	str	r0, [r7, #12]
 8014404:	60b9      	str	r1, [r7, #8]
 8014406:	4613      	mov	r3, r2
 8014408:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 801440a:	2301      	movs	r3, #1
 801440c:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 801440e:	2300      	movs	r3, #0
 8014410:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8014412:	4b1f      	ldr	r3, [pc, #124]	; (8014490 <FATFS_LinkDriverEx+0x94>)
 8014414:	7a5b      	ldrb	r3, [r3, #9]
 8014416:	b2db      	uxtb	r3, r3
 8014418:	2b00      	cmp	r3, #0
 801441a:	d131      	bne.n	8014480 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 801441c:	4b1c      	ldr	r3, [pc, #112]	; (8014490 <FATFS_LinkDriverEx+0x94>)
 801441e:	7a5b      	ldrb	r3, [r3, #9]
 8014420:	b2db      	uxtb	r3, r3
 8014422:	461a      	mov	r2, r3
 8014424:	4b1a      	ldr	r3, [pc, #104]	; (8014490 <FATFS_LinkDriverEx+0x94>)
 8014426:	2100      	movs	r1, #0
 8014428:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 801442a:	4b19      	ldr	r3, [pc, #100]	; (8014490 <FATFS_LinkDriverEx+0x94>)
 801442c:	7a5b      	ldrb	r3, [r3, #9]
 801442e:	b2db      	uxtb	r3, r3
 8014430:	4a17      	ldr	r2, [pc, #92]	; (8014490 <FATFS_LinkDriverEx+0x94>)
 8014432:	009b      	lsls	r3, r3, #2
 8014434:	4413      	add	r3, r2
 8014436:	68fa      	ldr	r2, [r7, #12]
 8014438:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 801443a:	4b15      	ldr	r3, [pc, #84]	; (8014490 <FATFS_LinkDriverEx+0x94>)
 801443c:	7a5b      	ldrb	r3, [r3, #9]
 801443e:	b2db      	uxtb	r3, r3
 8014440:	461a      	mov	r2, r3
 8014442:	4b13      	ldr	r3, [pc, #76]	; (8014490 <FATFS_LinkDriverEx+0x94>)
 8014444:	4413      	add	r3, r2
 8014446:	79fa      	ldrb	r2, [r7, #7]
 8014448:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 801444a:	4b11      	ldr	r3, [pc, #68]	; (8014490 <FATFS_LinkDriverEx+0x94>)
 801444c:	7a5b      	ldrb	r3, [r3, #9]
 801444e:	b2db      	uxtb	r3, r3
 8014450:	1c5a      	adds	r2, r3, #1
 8014452:	b2d1      	uxtb	r1, r2
 8014454:	4a0e      	ldr	r2, [pc, #56]	; (8014490 <FATFS_LinkDriverEx+0x94>)
 8014456:	7251      	strb	r1, [r2, #9]
 8014458:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 801445a:	7dbb      	ldrb	r3, [r7, #22]
 801445c:	3330      	adds	r3, #48	; 0x30
 801445e:	b2da      	uxtb	r2, r3
 8014460:	68bb      	ldr	r3, [r7, #8]
 8014462:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8014464:	68bb      	ldr	r3, [r7, #8]
 8014466:	3301      	adds	r3, #1
 8014468:	223a      	movs	r2, #58	; 0x3a
 801446a:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 801446c:	68bb      	ldr	r3, [r7, #8]
 801446e:	3302      	adds	r3, #2
 8014470:	222f      	movs	r2, #47	; 0x2f
 8014472:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8014474:	68bb      	ldr	r3, [r7, #8]
 8014476:	3303      	adds	r3, #3
 8014478:	2200      	movs	r2, #0
 801447a:	701a      	strb	r2, [r3, #0]
    ret = 0;
 801447c:	2300      	movs	r3, #0
 801447e:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8014480:	7dfb      	ldrb	r3, [r7, #23]
}
 8014482:	4618      	mov	r0, r3
 8014484:	371c      	adds	r7, #28
 8014486:	46bd      	mov	sp, r7
 8014488:	f85d 7b04 	ldr.w	r7, [sp], #4
 801448c:	4770      	bx	lr
 801448e:	bf00      	nop
 8014490:	200481c4 	.word	0x200481c4

08014494 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8014494:	b580      	push	{r7, lr}
 8014496:	b082      	sub	sp, #8
 8014498:	af00      	add	r7, sp, #0
 801449a:	6078      	str	r0, [r7, #4]
 801449c:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 801449e:	2200      	movs	r2, #0
 80144a0:	6839      	ldr	r1, [r7, #0]
 80144a2:	6878      	ldr	r0, [r7, #4]
 80144a4:	f7ff ffaa 	bl	80143fc <FATFS_LinkDriverEx>
 80144a8:	4603      	mov	r3, r0
}
 80144aa:	4618      	mov	r0, r3
 80144ac:	3708      	adds	r7, #8
 80144ae:	46bd      	mov	sp, r7
 80144b0:	bd80      	pop	{r7, pc}

080144b2 <__cxa_guard_acquire>:
 80144b2:	6803      	ldr	r3, [r0, #0]
 80144b4:	07db      	lsls	r3, r3, #31
 80144b6:	d406      	bmi.n	80144c6 <__cxa_guard_acquire+0x14>
 80144b8:	7843      	ldrb	r3, [r0, #1]
 80144ba:	b103      	cbz	r3, 80144be <__cxa_guard_acquire+0xc>
 80144bc:	deff      	udf	#255	; 0xff
 80144be:	2301      	movs	r3, #1
 80144c0:	7043      	strb	r3, [r0, #1]
 80144c2:	4618      	mov	r0, r3
 80144c4:	4770      	bx	lr
 80144c6:	2000      	movs	r0, #0
 80144c8:	4770      	bx	lr

080144ca <__cxa_guard_release>:
 80144ca:	2301      	movs	r3, #1
 80144cc:	6003      	str	r3, [r0, #0]
 80144ce:	4770      	bx	lr

080144d0 <__errno>:
 80144d0:	4b01      	ldr	r3, [pc, #4]	; (80144d8 <__errno+0x8>)
 80144d2:	6818      	ldr	r0, [r3, #0]
 80144d4:	4770      	bx	lr
 80144d6:	bf00      	nop
 80144d8:	2000000c 	.word	0x2000000c

080144dc <__libc_init_array>:
 80144dc:	b570      	push	{r4, r5, r6, lr}
 80144de:	4e0d      	ldr	r6, [pc, #52]	; (8014514 <__libc_init_array+0x38>)
 80144e0:	4c0d      	ldr	r4, [pc, #52]	; (8014518 <__libc_init_array+0x3c>)
 80144e2:	1ba4      	subs	r4, r4, r6
 80144e4:	10a4      	asrs	r4, r4, #2
 80144e6:	2500      	movs	r5, #0
 80144e8:	42a5      	cmp	r5, r4
 80144ea:	d109      	bne.n	8014500 <__libc_init_array+0x24>
 80144ec:	4e0b      	ldr	r6, [pc, #44]	; (801451c <__libc_init_array+0x40>)
 80144ee:	4c0c      	ldr	r4, [pc, #48]	; (8014520 <__libc_init_array+0x44>)
 80144f0:	f004 f9e8 	bl	80188c4 <_init>
 80144f4:	1ba4      	subs	r4, r4, r6
 80144f6:	10a4      	asrs	r4, r4, #2
 80144f8:	2500      	movs	r5, #0
 80144fa:	42a5      	cmp	r5, r4
 80144fc:	d105      	bne.n	801450a <__libc_init_array+0x2e>
 80144fe:	bd70      	pop	{r4, r5, r6, pc}
 8014500:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8014504:	4798      	blx	r3
 8014506:	3501      	adds	r5, #1
 8014508:	e7ee      	b.n	80144e8 <__libc_init_array+0xc>
 801450a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 801450e:	4798      	blx	r3
 8014510:	3501      	adds	r5, #1
 8014512:	e7f2      	b.n	80144fa <__libc_init_array+0x1e>
 8014514:	0801911c 	.word	0x0801911c
 8014518:	0801911c 	.word	0x0801911c
 801451c:	0801911c 	.word	0x0801911c
 8014520:	08019124 	.word	0x08019124

08014524 <memset>:
 8014524:	4402      	add	r2, r0
 8014526:	4603      	mov	r3, r0
 8014528:	4293      	cmp	r3, r2
 801452a:	d100      	bne.n	801452e <memset+0xa>
 801452c:	4770      	bx	lr
 801452e:	f803 1b01 	strb.w	r1, [r3], #1
 8014532:	e7f9      	b.n	8014528 <memset+0x4>

08014534 <__cvt>:
 8014534:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8014538:	ec55 4b10 	vmov	r4, r5, d0
 801453c:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 801453e:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8014542:	2d00      	cmp	r5, #0
 8014544:	460e      	mov	r6, r1
 8014546:	4691      	mov	r9, r2
 8014548:	4619      	mov	r1, r3
 801454a:	bfb8      	it	lt
 801454c:	4622      	movlt	r2, r4
 801454e:	462b      	mov	r3, r5
 8014550:	f027 0720 	bic.w	r7, r7, #32
 8014554:	bfbb      	ittet	lt
 8014556:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 801455a:	461d      	movlt	r5, r3
 801455c:	2300      	movge	r3, #0
 801455e:	232d      	movlt	r3, #45	; 0x2d
 8014560:	bfb8      	it	lt
 8014562:	4614      	movlt	r4, r2
 8014564:	2f46      	cmp	r7, #70	; 0x46
 8014566:	700b      	strb	r3, [r1, #0]
 8014568:	d004      	beq.n	8014574 <__cvt+0x40>
 801456a:	2f45      	cmp	r7, #69	; 0x45
 801456c:	d100      	bne.n	8014570 <__cvt+0x3c>
 801456e:	3601      	adds	r6, #1
 8014570:	2102      	movs	r1, #2
 8014572:	e000      	b.n	8014576 <__cvt+0x42>
 8014574:	2103      	movs	r1, #3
 8014576:	ab03      	add	r3, sp, #12
 8014578:	9301      	str	r3, [sp, #4]
 801457a:	ab02      	add	r3, sp, #8
 801457c:	9300      	str	r3, [sp, #0]
 801457e:	4632      	mov	r2, r6
 8014580:	4653      	mov	r3, sl
 8014582:	ec45 4b10 	vmov	d0, r4, r5
 8014586:	f001 fdff 	bl	8016188 <_dtoa_r>
 801458a:	2f47      	cmp	r7, #71	; 0x47
 801458c:	4680      	mov	r8, r0
 801458e:	d102      	bne.n	8014596 <__cvt+0x62>
 8014590:	f019 0f01 	tst.w	r9, #1
 8014594:	d026      	beq.n	80145e4 <__cvt+0xb0>
 8014596:	2f46      	cmp	r7, #70	; 0x46
 8014598:	eb08 0906 	add.w	r9, r8, r6
 801459c:	d111      	bne.n	80145c2 <__cvt+0x8e>
 801459e:	f898 3000 	ldrb.w	r3, [r8]
 80145a2:	2b30      	cmp	r3, #48	; 0x30
 80145a4:	d10a      	bne.n	80145bc <__cvt+0x88>
 80145a6:	2200      	movs	r2, #0
 80145a8:	2300      	movs	r3, #0
 80145aa:	4620      	mov	r0, r4
 80145ac:	4629      	mov	r1, r5
 80145ae:	f7ec faa3 	bl	8000af8 <__aeabi_dcmpeq>
 80145b2:	b918      	cbnz	r0, 80145bc <__cvt+0x88>
 80145b4:	f1c6 0601 	rsb	r6, r6, #1
 80145b8:	f8ca 6000 	str.w	r6, [sl]
 80145bc:	f8da 3000 	ldr.w	r3, [sl]
 80145c0:	4499      	add	r9, r3
 80145c2:	2200      	movs	r2, #0
 80145c4:	2300      	movs	r3, #0
 80145c6:	4620      	mov	r0, r4
 80145c8:	4629      	mov	r1, r5
 80145ca:	f7ec fa95 	bl	8000af8 <__aeabi_dcmpeq>
 80145ce:	b938      	cbnz	r0, 80145e0 <__cvt+0xac>
 80145d0:	2230      	movs	r2, #48	; 0x30
 80145d2:	9b03      	ldr	r3, [sp, #12]
 80145d4:	454b      	cmp	r3, r9
 80145d6:	d205      	bcs.n	80145e4 <__cvt+0xb0>
 80145d8:	1c59      	adds	r1, r3, #1
 80145da:	9103      	str	r1, [sp, #12]
 80145dc:	701a      	strb	r2, [r3, #0]
 80145de:	e7f8      	b.n	80145d2 <__cvt+0x9e>
 80145e0:	f8cd 900c 	str.w	r9, [sp, #12]
 80145e4:	9b03      	ldr	r3, [sp, #12]
 80145e6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80145e8:	eba3 0308 	sub.w	r3, r3, r8
 80145ec:	4640      	mov	r0, r8
 80145ee:	6013      	str	r3, [r2, #0]
 80145f0:	b004      	add	sp, #16
 80145f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

080145f6 <__exponent>:
 80145f6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80145f8:	2900      	cmp	r1, #0
 80145fa:	4604      	mov	r4, r0
 80145fc:	bfba      	itte	lt
 80145fe:	4249      	neglt	r1, r1
 8014600:	232d      	movlt	r3, #45	; 0x2d
 8014602:	232b      	movge	r3, #43	; 0x2b
 8014604:	2909      	cmp	r1, #9
 8014606:	f804 2b02 	strb.w	r2, [r4], #2
 801460a:	7043      	strb	r3, [r0, #1]
 801460c:	dd20      	ble.n	8014650 <__exponent+0x5a>
 801460e:	f10d 0307 	add.w	r3, sp, #7
 8014612:	461f      	mov	r7, r3
 8014614:	260a      	movs	r6, #10
 8014616:	fb91 f5f6 	sdiv	r5, r1, r6
 801461a:	fb06 1115 	mls	r1, r6, r5, r1
 801461e:	3130      	adds	r1, #48	; 0x30
 8014620:	2d09      	cmp	r5, #9
 8014622:	f803 1c01 	strb.w	r1, [r3, #-1]
 8014626:	f103 32ff 	add.w	r2, r3, #4294967295
 801462a:	4629      	mov	r1, r5
 801462c:	dc09      	bgt.n	8014642 <__exponent+0x4c>
 801462e:	3130      	adds	r1, #48	; 0x30
 8014630:	3b02      	subs	r3, #2
 8014632:	f802 1c01 	strb.w	r1, [r2, #-1]
 8014636:	42bb      	cmp	r3, r7
 8014638:	4622      	mov	r2, r4
 801463a:	d304      	bcc.n	8014646 <__exponent+0x50>
 801463c:	1a10      	subs	r0, r2, r0
 801463e:	b003      	add	sp, #12
 8014640:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8014642:	4613      	mov	r3, r2
 8014644:	e7e7      	b.n	8014616 <__exponent+0x20>
 8014646:	f813 2b01 	ldrb.w	r2, [r3], #1
 801464a:	f804 2b01 	strb.w	r2, [r4], #1
 801464e:	e7f2      	b.n	8014636 <__exponent+0x40>
 8014650:	2330      	movs	r3, #48	; 0x30
 8014652:	4419      	add	r1, r3
 8014654:	7083      	strb	r3, [r0, #2]
 8014656:	1d02      	adds	r2, r0, #4
 8014658:	70c1      	strb	r1, [r0, #3]
 801465a:	e7ef      	b.n	801463c <__exponent+0x46>

0801465c <_printf_float>:
 801465c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014660:	b08d      	sub	sp, #52	; 0x34
 8014662:	460c      	mov	r4, r1
 8014664:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8014668:	4616      	mov	r6, r2
 801466a:	461f      	mov	r7, r3
 801466c:	4605      	mov	r5, r0
 801466e:	f002 fe7d 	bl	801736c <_localeconv_r>
 8014672:	6803      	ldr	r3, [r0, #0]
 8014674:	9304      	str	r3, [sp, #16]
 8014676:	4618      	mov	r0, r3
 8014678:	f7eb fdc2 	bl	8000200 <strlen>
 801467c:	2300      	movs	r3, #0
 801467e:	930a      	str	r3, [sp, #40]	; 0x28
 8014680:	f8d8 3000 	ldr.w	r3, [r8]
 8014684:	9005      	str	r0, [sp, #20]
 8014686:	3307      	adds	r3, #7
 8014688:	f023 0307 	bic.w	r3, r3, #7
 801468c:	f103 0208 	add.w	r2, r3, #8
 8014690:	f894 a018 	ldrb.w	sl, [r4, #24]
 8014694:	f8d4 b000 	ldr.w	fp, [r4]
 8014698:	f8c8 2000 	str.w	r2, [r8]
 801469c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80146a0:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80146a4:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80146a8:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80146ac:	9307      	str	r3, [sp, #28]
 80146ae:	f8cd 8018 	str.w	r8, [sp, #24]
 80146b2:	f04f 32ff 	mov.w	r2, #4294967295
 80146b6:	4ba7      	ldr	r3, [pc, #668]	; (8014954 <_printf_float+0x2f8>)
 80146b8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80146bc:	f7ec fa4e 	bl	8000b5c <__aeabi_dcmpun>
 80146c0:	bb70      	cbnz	r0, 8014720 <_printf_float+0xc4>
 80146c2:	f04f 32ff 	mov.w	r2, #4294967295
 80146c6:	4ba3      	ldr	r3, [pc, #652]	; (8014954 <_printf_float+0x2f8>)
 80146c8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80146cc:	f7ec fa28 	bl	8000b20 <__aeabi_dcmple>
 80146d0:	bb30      	cbnz	r0, 8014720 <_printf_float+0xc4>
 80146d2:	2200      	movs	r2, #0
 80146d4:	2300      	movs	r3, #0
 80146d6:	4640      	mov	r0, r8
 80146d8:	4649      	mov	r1, r9
 80146da:	f7ec fa17 	bl	8000b0c <__aeabi_dcmplt>
 80146de:	b110      	cbz	r0, 80146e6 <_printf_float+0x8a>
 80146e0:	232d      	movs	r3, #45	; 0x2d
 80146e2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80146e6:	4a9c      	ldr	r2, [pc, #624]	; (8014958 <_printf_float+0x2fc>)
 80146e8:	4b9c      	ldr	r3, [pc, #624]	; (801495c <_printf_float+0x300>)
 80146ea:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 80146ee:	bf8c      	ite	hi
 80146f0:	4690      	movhi	r8, r2
 80146f2:	4698      	movls	r8, r3
 80146f4:	2303      	movs	r3, #3
 80146f6:	f02b 0204 	bic.w	r2, fp, #4
 80146fa:	6123      	str	r3, [r4, #16]
 80146fc:	6022      	str	r2, [r4, #0]
 80146fe:	f04f 0900 	mov.w	r9, #0
 8014702:	9700      	str	r7, [sp, #0]
 8014704:	4633      	mov	r3, r6
 8014706:	aa0b      	add	r2, sp, #44	; 0x2c
 8014708:	4621      	mov	r1, r4
 801470a:	4628      	mov	r0, r5
 801470c:	f000 f9e6 	bl	8014adc <_printf_common>
 8014710:	3001      	adds	r0, #1
 8014712:	f040 808d 	bne.w	8014830 <_printf_float+0x1d4>
 8014716:	f04f 30ff 	mov.w	r0, #4294967295
 801471a:	b00d      	add	sp, #52	; 0x34
 801471c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014720:	4642      	mov	r2, r8
 8014722:	464b      	mov	r3, r9
 8014724:	4640      	mov	r0, r8
 8014726:	4649      	mov	r1, r9
 8014728:	f7ec fa18 	bl	8000b5c <__aeabi_dcmpun>
 801472c:	b110      	cbz	r0, 8014734 <_printf_float+0xd8>
 801472e:	4a8c      	ldr	r2, [pc, #560]	; (8014960 <_printf_float+0x304>)
 8014730:	4b8c      	ldr	r3, [pc, #560]	; (8014964 <_printf_float+0x308>)
 8014732:	e7da      	b.n	80146ea <_printf_float+0x8e>
 8014734:	6861      	ldr	r1, [r4, #4]
 8014736:	1c4b      	adds	r3, r1, #1
 8014738:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 801473c:	a80a      	add	r0, sp, #40	; 0x28
 801473e:	d13e      	bne.n	80147be <_printf_float+0x162>
 8014740:	2306      	movs	r3, #6
 8014742:	6063      	str	r3, [r4, #4]
 8014744:	2300      	movs	r3, #0
 8014746:	e9cd 0302 	strd	r0, r3, [sp, #8]
 801474a:	ab09      	add	r3, sp, #36	; 0x24
 801474c:	9300      	str	r3, [sp, #0]
 801474e:	ec49 8b10 	vmov	d0, r8, r9
 8014752:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8014756:	6022      	str	r2, [r4, #0]
 8014758:	f8cd a004 	str.w	sl, [sp, #4]
 801475c:	6861      	ldr	r1, [r4, #4]
 801475e:	4628      	mov	r0, r5
 8014760:	f7ff fee8 	bl	8014534 <__cvt>
 8014764:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 8014768:	2b47      	cmp	r3, #71	; 0x47
 801476a:	4680      	mov	r8, r0
 801476c:	d109      	bne.n	8014782 <_printf_float+0x126>
 801476e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014770:	1cd8      	adds	r0, r3, #3
 8014772:	db02      	blt.n	801477a <_printf_float+0x11e>
 8014774:	6862      	ldr	r2, [r4, #4]
 8014776:	4293      	cmp	r3, r2
 8014778:	dd47      	ble.n	801480a <_printf_float+0x1ae>
 801477a:	f1aa 0a02 	sub.w	sl, sl, #2
 801477e:	fa5f fa8a 	uxtb.w	sl, sl
 8014782:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8014786:	9909      	ldr	r1, [sp, #36]	; 0x24
 8014788:	d824      	bhi.n	80147d4 <_printf_float+0x178>
 801478a:	3901      	subs	r1, #1
 801478c:	4652      	mov	r2, sl
 801478e:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8014792:	9109      	str	r1, [sp, #36]	; 0x24
 8014794:	f7ff ff2f 	bl	80145f6 <__exponent>
 8014798:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801479a:	1813      	adds	r3, r2, r0
 801479c:	2a01      	cmp	r2, #1
 801479e:	4681      	mov	r9, r0
 80147a0:	6123      	str	r3, [r4, #16]
 80147a2:	dc02      	bgt.n	80147aa <_printf_float+0x14e>
 80147a4:	6822      	ldr	r2, [r4, #0]
 80147a6:	07d1      	lsls	r1, r2, #31
 80147a8:	d501      	bpl.n	80147ae <_printf_float+0x152>
 80147aa:	3301      	adds	r3, #1
 80147ac:	6123      	str	r3, [r4, #16]
 80147ae:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80147b2:	2b00      	cmp	r3, #0
 80147b4:	d0a5      	beq.n	8014702 <_printf_float+0xa6>
 80147b6:	232d      	movs	r3, #45	; 0x2d
 80147b8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80147bc:	e7a1      	b.n	8014702 <_printf_float+0xa6>
 80147be:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 80147c2:	f000 8177 	beq.w	8014ab4 <_printf_float+0x458>
 80147c6:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 80147ca:	d1bb      	bne.n	8014744 <_printf_float+0xe8>
 80147cc:	2900      	cmp	r1, #0
 80147ce:	d1b9      	bne.n	8014744 <_printf_float+0xe8>
 80147d0:	2301      	movs	r3, #1
 80147d2:	e7b6      	b.n	8014742 <_printf_float+0xe6>
 80147d4:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 80147d8:	d119      	bne.n	801480e <_printf_float+0x1b2>
 80147da:	2900      	cmp	r1, #0
 80147dc:	6863      	ldr	r3, [r4, #4]
 80147de:	dd0c      	ble.n	80147fa <_printf_float+0x19e>
 80147e0:	6121      	str	r1, [r4, #16]
 80147e2:	b913      	cbnz	r3, 80147ea <_printf_float+0x18e>
 80147e4:	6822      	ldr	r2, [r4, #0]
 80147e6:	07d2      	lsls	r2, r2, #31
 80147e8:	d502      	bpl.n	80147f0 <_printf_float+0x194>
 80147ea:	3301      	adds	r3, #1
 80147ec:	440b      	add	r3, r1
 80147ee:	6123      	str	r3, [r4, #16]
 80147f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80147f2:	65a3      	str	r3, [r4, #88]	; 0x58
 80147f4:	f04f 0900 	mov.w	r9, #0
 80147f8:	e7d9      	b.n	80147ae <_printf_float+0x152>
 80147fa:	b913      	cbnz	r3, 8014802 <_printf_float+0x1a6>
 80147fc:	6822      	ldr	r2, [r4, #0]
 80147fe:	07d0      	lsls	r0, r2, #31
 8014800:	d501      	bpl.n	8014806 <_printf_float+0x1aa>
 8014802:	3302      	adds	r3, #2
 8014804:	e7f3      	b.n	80147ee <_printf_float+0x192>
 8014806:	2301      	movs	r3, #1
 8014808:	e7f1      	b.n	80147ee <_printf_float+0x192>
 801480a:	f04f 0a67 	mov.w	sl, #103	; 0x67
 801480e:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8014812:	4293      	cmp	r3, r2
 8014814:	db05      	blt.n	8014822 <_printf_float+0x1c6>
 8014816:	6822      	ldr	r2, [r4, #0]
 8014818:	6123      	str	r3, [r4, #16]
 801481a:	07d1      	lsls	r1, r2, #31
 801481c:	d5e8      	bpl.n	80147f0 <_printf_float+0x194>
 801481e:	3301      	adds	r3, #1
 8014820:	e7e5      	b.n	80147ee <_printf_float+0x192>
 8014822:	2b00      	cmp	r3, #0
 8014824:	bfd4      	ite	le
 8014826:	f1c3 0302 	rsble	r3, r3, #2
 801482a:	2301      	movgt	r3, #1
 801482c:	4413      	add	r3, r2
 801482e:	e7de      	b.n	80147ee <_printf_float+0x192>
 8014830:	6823      	ldr	r3, [r4, #0]
 8014832:	055a      	lsls	r2, r3, #21
 8014834:	d407      	bmi.n	8014846 <_printf_float+0x1ea>
 8014836:	6923      	ldr	r3, [r4, #16]
 8014838:	4642      	mov	r2, r8
 801483a:	4631      	mov	r1, r6
 801483c:	4628      	mov	r0, r5
 801483e:	47b8      	blx	r7
 8014840:	3001      	adds	r0, #1
 8014842:	d12b      	bne.n	801489c <_printf_float+0x240>
 8014844:	e767      	b.n	8014716 <_printf_float+0xba>
 8014846:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 801484a:	f240 80dc 	bls.w	8014a06 <_printf_float+0x3aa>
 801484e:	2200      	movs	r2, #0
 8014850:	2300      	movs	r3, #0
 8014852:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8014856:	f7ec f94f 	bl	8000af8 <__aeabi_dcmpeq>
 801485a:	2800      	cmp	r0, #0
 801485c:	d033      	beq.n	80148c6 <_printf_float+0x26a>
 801485e:	2301      	movs	r3, #1
 8014860:	4a41      	ldr	r2, [pc, #260]	; (8014968 <_printf_float+0x30c>)
 8014862:	4631      	mov	r1, r6
 8014864:	4628      	mov	r0, r5
 8014866:	47b8      	blx	r7
 8014868:	3001      	adds	r0, #1
 801486a:	f43f af54 	beq.w	8014716 <_printf_float+0xba>
 801486e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8014872:	429a      	cmp	r2, r3
 8014874:	db02      	blt.n	801487c <_printf_float+0x220>
 8014876:	6823      	ldr	r3, [r4, #0]
 8014878:	07d8      	lsls	r0, r3, #31
 801487a:	d50f      	bpl.n	801489c <_printf_float+0x240>
 801487c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8014880:	4631      	mov	r1, r6
 8014882:	4628      	mov	r0, r5
 8014884:	47b8      	blx	r7
 8014886:	3001      	adds	r0, #1
 8014888:	f43f af45 	beq.w	8014716 <_printf_float+0xba>
 801488c:	f04f 0800 	mov.w	r8, #0
 8014890:	f104 091a 	add.w	r9, r4, #26
 8014894:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014896:	3b01      	subs	r3, #1
 8014898:	4543      	cmp	r3, r8
 801489a:	dc09      	bgt.n	80148b0 <_printf_float+0x254>
 801489c:	6823      	ldr	r3, [r4, #0]
 801489e:	079b      	lsls	r3, r3, #30
 80148a0:	f100 8103 	bmi.w	8014aaa <_printf_float+0x44e>
 80148a4:	68e0      	ldr	r0, [r4, #12]
 80148a6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80148a8:	4298      	cmp	r0, r3
 80148aa:	bfb8      	it	lt
 80148ac:	4618      	movlt	r0, r3
 80148ae:	e734      	b.n	801471a <_printf_float+0xbe>
 80148b0:	2301      	movs	r3, #1
 80148b2:	464a      	mov	r2, r9
 80148b4:	4631      	mov	r1, r6
 80148b6:	4628      	mov	r0, r5
 80148b8:	47b8      	blx	r7
 80148ba:	3001      	adds	r0, #1
 80148bc:	f43f af2b 	beq.w	8014716 <_printf_float+0xba>
 80148c0:	f108 0801 	add.w	r8, r8, #1
 80148c4:	e7e6      	b.n	8014894 <_printf_float+0x238>
 80148c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80148c8:	2b00      	cmp	r3, #0
 80148ca:	dc2b      	bgt.n	8014924 <_printf_float+0x2c8>
 80148cc:	2301      	movs	r3, #1
 80148ce:	4a26      	ldr	r2, [pc, #152]	; (8014968 <_printf_float+0x30c>)
 80148d0:	4631      	mov	r1, r6
 80148d2:	4628      	mov	r0, r5
 80148d4:	47b8      	blx	r7
 80148d6:	3001      	adds	r0, #1
 80148d8:	f43f af1d 	beq.w	8014716 <_printf_float+0xba>
 80148dc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80148de:	b923      	cbnz	r3, 80148ea <_printf_float+0x28e>
 80148e0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80148e2:	b913      	cbnz	r3, 80148ea <_printf_float+0x28e>
 80148e4:	6823      	ldr	r3, [r4, #0]
 80148e6:	07d9      	lsls	r1, r3, #31
 80148e8:	d5d8      	bpl.n	801489c <_printf_float+0x240>
 80148ea:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80148ee:	4631      	mov	r1, r6
 80148f0:	4628      	mov	r0, r5
 80148f2:	47b8      	blx	r7
 80148f4:	3001      	adds	r0, #1
 80148f6:	f43f af0e 	beq.w	8014716 <_printf_float+0xba>
 80148fa:	f04f 0900 	mov.w	r9, #0
 80148fe:	f104 0a1a 	add.w	sl, r4, #26
 8014902:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014904:	425b      	negs	r3, r3
 8014906:	454b      	cmp	r3, r9
 8014908:	dc01      	bgt.n	801490e <_printf_float+0x2b2>
 801490a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801490c:	e794      	b.n	8014838 <_printf_float+0x1dc>
 801490e:	2301      	movs	r3, #1
 8014910:	4652      	mov	r2, sl
 8014912:	4631      	mov	r1, r6
 8014914:	4628      	mov	r0, r5
 8014916:	47b8      	blx	r7
 8014918:	3001      	adds	r0, #1
 801491a:	f43f aefc 	beq.w	8014716 <_printf_float+0xba>
 801491e:	f109 0901 	add.w	r9, r9, #1
 8014922:	e7ee      	b.n	8014902 <_printf_float+0x2a6>
 8014924:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8014926:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8014928:	429a      	cmp	r2, r3
 801492a:	bfa8      	it	ge
 801492c:	461a      	movge	r2, r3
 801492e:	2a00      	cmp	r2, #0
 8014930:	4691      	mov	r9, r2
 8014932:	dd07      	ble.n	8014944 <_printf_float+0x2e8>
 8014934:	4613      	mov	r3, r2
 8014936:	4631      	mov	r1, r6
 8014938:	4642      	mov	r2, r8
 801493a:	4628      	mov	r0, r5
 801493c:	47b8      	blx	r7
 801493e:	3001      	adds	r0, #1
 8014940:	f43f aee9 	beq.w	8014716 <_printf_float+0xba>
 8014944:	f104 031a 	add.w	r3, r4, #26
 8014948:	f04f 0b00 	mov.w	fp, #0
 801494c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8014950:	9306      	str	r3, [sp, #24]
 8014952:	e015      	b.n	8014980 <_printf_float+0x324>
 8014954:	7fefffff 	.word	0x7fefffff
 8014958:	08018de8 	.word	0x08018de8
 801495c:	08018de4 	.word	0x08018de4
 8014960:	08018df0 	.word	0x08018df0
 8014964:	08018dec 	.word	0x08018dec
 8014968:	08018fab 	.word	0x08018fab
 801496c:	2301      	movs	r3, #1
 801496e:	9a06      	ldr	r2, [sp, #24]
 8014970:	4631      	mov	r1, r6
 8014972:	4628      	mov	r0, r5
 8014974:	47b8      	blx	r7
 8014976:	3001      	adds	r0, #1
 8014978:	f43f aecd 	beq.w	8014716 <_printf_float+0xba>
 801497c:	f10b 0b01 	add.w	fp, fp, #1
 8014980:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8014984:	ebaa 0309 	sub.w	r3, sl, r9
 8014988:	455b      	cmp	r3, fp
 801498a:	dcef      	bgt.n	801496c <_printf_float+0x310>
 801498c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8014990:	429a      	cmp	r2, r3
 8014992:	44d0      	add	r8, sl
 8014994:	db15      	blt.n	80149c2 <_printf_float+0x366>
 8014996:	6823      	ldr	r3, [r4, #0]
 8014998:	07da      	lsls	r2, r3, #31
 801499a:	d412      	bmi.n	80149c2 <_printf_float+0x366>
 801499c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801499e:	9909      	ldr	r1, [sp, #36]	; 0x24
 80149a0:	eba3 020a 	sub.w	r2, r3, sl
 80149a4:	eba3 0a01 	sub.w	sl, r3, r1
 80149a8:	4592      	cmp	sl, r2
 80149aa:	bfa8      	it	ge
 80149ac:	4692      	movge	sl, r2
 80149ae:	f1ba 0f00 	cmp.w	sl, #0
 80149b2:	dc0e      	bgt.n	80149d2 <_printf_float+0x376>
 80149b4:	f04f 0800 	mov.w	r8, #0
 80149b8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80149bc:	f104 091a 	add.w	r9, r4, #26
 80149c0:	e019      	b.n	80149f6 <_printf_float+0x39a>
 80149c2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80149c6:	4631      	mov	r1, r6
 80149c8:	4628      	mov	r0, r5
 80149ca:	47b8      	blx	r7
 80149cc:	3001      	adds	r0, #1
 80149ce:	d1e5      	bne.n	801499c <_printf_float+0x340>
 80149d0:	e6a1      	b.n	8014716 <_printf_float+0xba>
 80149d2:	4653      	mov	r3, sl
 80149d4:	4642      	mov	r2, r8
 80149d6:	4631      	mov	r1, r6
 80149d8:	4628      	mov	r0, r5
 80149da:	47b8      	blx	r7
 80149dc:	3001      	adds	r0, #1
 80149de:	d1e9      	bne.n	80149b4 <_printf_float+0x358>
 80149e0:	e699      	b.n	8014716 <_printf_float+0xba>
 80149e2:	2301      	movs	r3, #1
 80149e4:	464a      	mov	r2, r9
 80149e6:	4631      	mov	r1, r6
 80149e8:	4628      	mov	r0, r5
 80149ea:	47b8      	blx	r7
 80149ec:	3001      	adds	r0, #1
 80149ee:	f43f ae92 	beq.w	8014716 <_printf_float+0xba>
 80149f2:	f108 0801 	add.w	r8, r8, #1
 80149f6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80149fa:	1a9b      	subs	r3, r3, r2
 80149fc:	eba3 030a 	sub.w	r3, r3, sl
 8014a00:	4543      	cmp	r3, r8
 8014a02:	dcee      	bgt.n	80149e2 <_printf_float+0x386>
 8014a04:	e74a      	b.n	801489c <_printf_float+0x240>
 8014a06:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8014a08:	2a01      	cmp	r2, #1
 8014a0a:	dc01      	bgt.n	8014a10 <_printf_float+0x3b4>
 8014a0c:	07db      	lsls	r3, r3, #31
 8014a0e:	d53a      	bpl.n	8014a86 <_printf_float+0x42a>
 8014a10:	2301      	movs	r3, #1
 8014a12:	4642      	mov	r2, r8
 8014a14:	4631      	mov	r1, r6
 8014a16:	4628      	mov	r0, r5
 8014a18:	47b8      	blx	r7
 8014a1a:	3001      	adds	r0, #1
 8014a1c:	f43f ae7b 	beq.w	8014716 <_printf_float+0xba>
 8014a20:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8014a24:	4631      	mov	r1, r6
 8014a26:	4628      	mov	r0, r5
 8014a28:	47b8      	blx	r7
 8014a2a:	3001      	adds	r0, #1
 8014a2c:	f108 0801 	add.w	r8, r8, #1
 8014a30:	f43f ae71 	beq.w	8014716 <_printf_float+0xba>
 8014a34:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014a36:	2200      	movs	r2, #0
 8014a38:	f103 3aff 	add.w	sl, r3, #4294967295
 8014a3c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8014a40:	2300      	movs	r3, #0
 8014a42:	f7ec f859 	bl	8000af8 <__aeabi_dcmpeq>
 8014a46:	b9c8      	cbnz	r0, 8014a7c <_printf_float+0x420>
 8014a48:	4653      	mov	r3, sl
 8014a4a:	4642      	mov	r2, r8
 8014a4c:	4631      	mov	r1, r6
 8014a4e:	4628      	mov	r0, r5
 8014a50:	47b8      	blx	r7
 8014a52:	3001      	adds	r0, #1
 8014a54:	d10e      	bne.n	8014a74 <_printf_float+0x418>
 8014a56:	e65e      	b.n	8014716 <_printf_float+0xba>
 8014a58:	2301      	movs	r3, #1
 8014a5a:	4652      	mov	r2, sl
 8014a5c:	4631      	mov	r1, r6
 8014a5e:	4628      	mov	r0, r5
 8014a60:	47b8      	blx	r7
 8014a62:	3001      	adds	r0, #1
 8014a64:	f43f ae57 	beq.w	8014716 <_printf_float+0xba>
 8014a68:	f108 0801 	add.w	r8, r8, #1
 8014a6c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014a6e:	3b01      	subs	r3, #1
 8014a70:	4543      	cmp	r3, r8
 8014a72:	dcf1      	bgt.n	8014a58 <_printf_float+0x3fc>
 8014a74:	464b      	mov	r3, r9
 8014a76:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8014a7a:	e6de      	b.n	801483a <_printf_float+0x1de>
 8014a7c:	f04f 0800 	mov.w	r8, #0
 8014a80:	f104 0a1a 	add.w	sl, r4, #26
 8014a84:	e7f2      	b.n	8014a6c <_printf_float+0x410>
 8014a86:	2301      	movs	r3, #1
 8014a88:	e7df      	b.n	8014a4a <_printf_float+0x3ee>
 8014a8a:	2301      	movs	r3, #1
 8014a8c:	464a      	mov	r2, r9
 8014a8e:	4631      	mov	r1, r6
 8014a90:	4628      	mov	r0, r5
 8014a92:	47b8      	blx	r7
 8014a94:	3001      	adds	r0, #1
 8014a96:	f43f ae3e 	beq.w	8014716 <_printf_float+0xba>
 8014a9a:	f108 0801 	add.w	r8, r8, #1
 8014a9e:	68e3      	ldr	r3, [r4, #12]
 8014aa0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8014aa2:	1a9b      	subs	r3, r3, r2
 8014aa4:	4543      	cmp	r3, r8
 8014aa6:	dcf0      	bgt.n	8014a8a <_printf_float+0x42e>
 8014aa8:	e6fc      	b.n	80148a4 <_printf_float+0x248>
 8014aaa:	f04f 0800 	mov.w	r8, #0
 8014aae:	f104 0919 	add.w	r9, r4, #25
 8014ab2:	e7f4      	b.n	8014a9e <_printf_float+0x442>
 8014ab4:	2900      	cmp	r1, #0
 8014ab6:	f43f ae8b 	beq.w	80147d0 <_printf_float+0x174>
 8014aba:	2300      	movs	r3, #0
 8014abc:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8014ac0:	ab09      	add	r3, sp, #36	; 0x24
 8014ac2:	9300      	str	r3, [sp, #0]
 8014ac4:	ec49 8b10 	vmov	d0, r8, r9
 8014ac8:	6022      	str	r2, [r4, #0]
 8014aca:	f8cd a004 	str.w	sl, [sp, #4]
 8014ace:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8014ad2:	4628      	mov	r0, r5
 8014ad4:	f7ff fd2e 	bl	8014534 <__cvt>
 8014ad8:	4680      	mov	r8, r0
 8014ada:	e648      	b.n	801476e <_printf_float+0x112>

08014adc <_printf_common>:
 8014adc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014ae0:	4691      	mov	r9, r2
 8014ae2:	461f      	mov	r7, r3
 8014ae4:	688a      	ldr	r2, [r1, #8]
 8014ae6:	690b      	ldr	r3, [r1, #16]
 8014ae8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8014aec:	4293      	cmp	r3, r2
 8014aee:	bfb8      	it	lt
 8014af0:	4613      	movlt	r3, r2
 8014af2:	f8c9 3000 	str.w	r3, [r9]
 8014af6:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8014afa:	4606      	mov	r6, r0
 8014afc:	460c      	mov	r4, r1
 8014afe:	b112      	cbz	r2, 8014b06 <_printf_common+0x2a>
 8014b00:	3301      	adds	r3, #1
 8014b02:	f8c9 3000 	str.w	r3, [r9]
 8014b06:	6823      	ldr	r3, [r4, #0]
 8014b08:	0699      	lsls	r1, r3, #26
 8014b0a:	bf42      	ittt	mi
 8014b0c:	f8d9 3000 	ldrmi.w	r3, [r9]
 8014b10:	3302      	addmi	r3, #2
 8014b12:	f8c9 3000 	strmi.w	r3, [r9]
 8014b16:	6825      	ldr	r5, [r4, #0]
 8014b18:	f015 0506 	ands.w	r5, r5, #6
 8014b1c:	d107      	bne.n	8014b2e <_printf_common+0x52>
 8014b1e:	f104 0a19 	add.w	sl, r4, #25
 8014b22:	68e3      	ldr	r3, [r4, #12]
 8014b24:	f8d9 2000 	ldr.w	r2, [r9]
 8014b28:	1a9b      	subs	r3, r3, r2
 8014b2a:	42ab      	cmp	r3, r5
 8014b2c:	dc28      	bgt.n	8014b80 <_printf_common+0xa4>
 8014b2e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8014b32:	6822      	ldr	r2, [r4, #0]
 8014b34:	3300      	adds	r3, #0
 8014b36:	bf18      	it	ne
 8014b38:	2301      	movne	r3, #1
 8014b3a:	0692      	lsls	r2, r2, #26
 8014b3c:	d42d      	bmi.n	8014b9a <_printf_common+0xbe>
 8014b3e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8014b42:	4639      	mov	r1, r7
 8014b44:	4630      	mov	r0, r6
 8014b46:	47c0      	blx	r8
 8014b48:	3001      	adds	r0, #1
 8014b4a:	d020      	beq.n	8014b8e <_printf_common+0xb2>
 8014b4c:	6823      	ldr	r3, [r4, #0]
 8014b4e:	68e5      	ldr	r5, [r4, #12]
 8014b50:	f8d9 2000 	ldr.w	r2, [r9]
 8014b54:	f003 0306 	and.w	r3, r3, #6
 8014b58:	2b04      	cmp	r3, #4
 8014b5a:	bf08      	it	eq
 8014b5c:	1aad      	subeq	r5, r5, r2
 8014b5e:	68a3      	ldr	r3, [r4, #8]
 8014b60:	6922      	ldr	r2, [r4, #16]
 8014b62:	bf0c      	ite	eq
 8014b64:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8014b68:	2500      	movne	r5, #0
 8014b6a:	4293      	cmp	r3, r2
 8014b6c:	bfc4      	itt	gt
 8014b6e:	1a9b      	subgt	r3, r3, r2
 8014b70:	18ed      	addgt	r5, r5, r3
 8014b72:	f04f 0900 	mov.w	r9, #0
 8014b76:	341a      	adds	r4, #26
 8014b78:	454d      	cmp	r5, r9
 8014b7a:	d11a      	bne.n	8014bb2 <_printf_common+0xd6>
 8014b7c:	2000      	movs	r0, #0
 8014b7e:	e008      	b.n	8014b92 <_printf_common+0xb6>
 8014b80:	2301      	movs	r3, #1
 8014b82:	4652      	mov	r2, sl
 8014b84:	4639      	mov	r1, r7
 8014b86:	4630      	mov	r0, r6
 8014b88:	47c0      	blx	r8
 8014b8a:	3001      	adds	r0, #1
 8014b8c:	d103      	bne.n	8014b96 <_printf_common+0xba>
 8014b8e:	f04f 30ff 	mov.w	r0, #4294967295
 8014b92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014b96:	3501      	adds	r5, #1
 8014b98:	e7c3      	b.n	8014b22 <_printf_common+0x46>
 8014b9a:	18e1      	adds	r1, r4, r3
 8014b9c:	1c5a      	adds	r2, r3, #1
 8014b9e:	2030      	movs	r0, #48	; 0x30
 8014ba0:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8014ba4:	4422      	add	r2, r4
 8014ba6:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8014baa:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8014bae:	3302      	adds	r3, #2
 8014bb0:	e7c5      	b.n	8014b3e <_printf_common+0x62>
 8014bb2:	2301      	movs	r3, #1
 8014bb4:	4622      	mov	r2, r4
 8014bb6:	4639      	mov	r1, r7
 8014bb8:	4630      	mov	r0, r6
 8014bba:	47c0      	blx	r8
 8014bbc:	3001      	adds	r0, #1
 8014bbe:	d0e6      	beq.n	8014b8e <_printf_common+0xb2>
 8014bc0:	f109 0901 	add.w	r9, r9, #1
 8014bc4:	e7d8      	b.n	8014b78 <_printf_common+0x9c>
	...

08014bc8 <_printf_i>:
 8014bc8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8014bcc:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8014bd0:	460c      	mov	r4, r1
 8014bd2:	7e09      	ldrb	r1, [r1, #24]
 8014bd4:	b085      	sub	sp, #20
 8014bd6:	296e      	cmp	r1, #110	; 0x6e
 8014bd8:	4617      	mov	r7, r2
 8014bda:	4606      	mov	r6, r0
 8014bdc:	4698      	mov	r8, r3
 8014bde:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8014be0:	f000 80b3 	beq.w	8014d4a <_printf_i+0x182>
 8014be4:	d822      	bhi.n	8014c2c <_printf_i+0x64>
 8014be6:	2963      	cmp	r1, #99	; 0x63
 8014be8:	d036      	beq.n	8014c58 <_printf_i+0x90>
 8014bea:	d80a      	bhi.n	8014c02 <_printf_i+0x3a>
 8014bec:	2900      	cmp	r1, #0
 8014bee:	f000 80b9 	beq.w	8014d64 <_printf_i+0x19c>
 8014bf2:	2958      	cmp	r1, #88	; 0x58
 8014bf4:	f000 8083 	beq.w	8014cfe <_printf_i+0x136>
 8014bf8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8014bfc:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8014c00:	e032      	b.n	8014c68 <_printf_i+0xa0>
 8014c02:	2964      	cmp	r1, #100	; 0x64
 8014c04:	d001      	beq.n	8014c0a <_printf_i+0x42>
 8014c06:	2969      	cmp	r1, #105	; 0x69
 8014c08:	d1f6      	bne.n	8014bf8 <_printf_i+0x30>
 8014c0a:	6820      	ldr	r0, [r4, #0]
 8014c0c:	6813      	ldr	r3, [r2, #0]
 8014c0e:	0605      	lsls	r5, r0, #24
 8014c10:	f103 0104 	add.w	r1, r3, #4
 8014c14:	d52a      	bpl.n	8014c6c <_printf_i+0xa4>
 8014c16:	681b      	ldr	r3, [r3, #0]
 8014c18:	6011      	str	r1, [r2, #0]
 8014c1a:	2b00      	cmp	r3, #0
 8014c1c:	da03      	bge.n	8014c26 <_printf_i+0x5e>
 8014c1e:	222d      	movs	r2, #45	; 0x2d
 8014c20:	425b      	negs	r3, r3
 8014c22:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8014c26:	486f      	ldr	r0, [pc, #444]	; (8014de4 <_printf_i+0x21c>)
 8014c28:	220a      	movs	r2, #10
 8014c2a:	e039      	b.n	8014ca0 <_printf_i+0xd8>
 8014c2c:	2973      	cmp	r1, #115	; 0x73
 8014c2e:	f000 809d 	beq.w	8014d6c <_printf_i+0x1a4>
 8014c32:	d808      	bhi.n	8014c46 <_printf_i+0x7e>
 8014c34:	296f      	cmp	r1, #111	; 0x6f
 8014c36:	d020      	beq.n	8014c7a <_printf_i+0xb2>
 8014c38:	2970      	cmp	r1, #112	; 0x70
 8014c3a:	d1dd      	bne.n	8014bf8 <_printf_i+0x30>
 8014c3c:	6823      	ldr	r3, [r4, #0]
 8014c3e:	f043 0320 	orr.w	r3, r3, #32
 8014c42:	6023      	str	r3, [r4, #0]
 8014c44:	e003      	b.n	8014c4e <_printf_i+0x86>
 8014c46:	2975      	cmp	r1, #117	; 0x75
 8014c48:	d017      	beq.n	8014c7a <_printf_i+0xb2>
 8014c4a:	2978      	cmp	r1, #120	; 0x78
 8014c4c:	d1d4      	bne.n	8014bf8 <_printf_i+0x30>
 8014c4e:	2378      	movs	r3, #120	; 0x78
 8014c50:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8014c54:	4864      	ldr	r0, [pc, #400]	; (8014de8 <_printf_i+0x220>)
 8014c56:	e055      	b.n	8014d04 <_printf_i+0x13c>
 8014c58:	6813      	ldr	r3, [r2, #0]
 8014c5a:	1d19      	adds	r1, r3, #4
 8014c5c:	681b      	ldr	r3, [r3, #0]
 8014c5e:	6011      	str	r1, [r2, #0]
 8014c60:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8014c64:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8014c68:	2301      	movs	r3, #1
 8014c6a:	e08c      	b.n	8014d86 <_printf_i+0x1be>
 8014c6c:	681b      	ldr	r3, [r3, #0]
 8014c6e:	6011      	str	r1, [r2, #0]
 8014c70:	f010 0f40 	tst.w	r0, #64	; 0x40
 8014c74:	bf18      	it	ne
 8014c76:	b21b      	sxthne	r3, r3
 8014c78:	e7cf      	b.n	8014c1a <_printf_i+0x52>
 8014c7a:	6813      	ldr	r3, [r2, #0]
 8014c7c:	6825      	ldr	r5, [r4, #0]
 8014c7e:	1d18      	adds	r0, r3, #4
 8014c80:	6010      	str	r0, [r2, #0]
 8014c82:	0628      	lsls	r0, r5, #24
 8014c84:	d501      	bpl.n	8014c8a <_printf_i+0xc2>
 8014c86:	681b      	ldr	r3, [r3, #0]
 8014c88:	e002      	b.n	8014c90 <_printf_i+0xc8>
 8014c8a:	0668      	lsls	r0, r5, #25
 8014c8c:	d5fb      	bpl.n	8014c86 <_printf_i+0xbe>
 8014c8e:	881b      	ldrh	r3, [r3, #0]
 8014c90:	4854      	ldr	r0, [pc, #336]	; (8014de4 <_printf_i+0x21c>)
 8014c92:	296f      	cmp	r1, #111	; 0x6f
 8014c94:	bf14      	ite	ne
 8014c96:	220a      	movne	r2, #10
 8014c98:	2208      	moveq	r2, #8
 8014c9a:	2100      	movs	r1, #0
 8014c9c:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8014ca0:	6865      	ldr	r5, [r4, #4]
 8014ca2:	60a5      	str	r5, [r4, #8]
 8014ca4:	2d00      	cmp	r5, #0
 8014ca6:	f2c0 8095 	blt.w	8014dd4 <_printf_i+0x20c>
 8014caa:	6821      	ldr	r1, [r4, #0]
 8014cac:	f021 0104 	bic.w	r1, r1, #4
 8014cb0:	6021      	str	r1, [r4, #0]
 8014cb2:	2b00      	cmp	r3, #0
 8014cb4:	d13d      	bne.n	8014d32 <_printf_i+0x16a>
 8014cb6:	2d00      	cmp	r5, #0
 8014cb8:	f040 808e 	bne.w	8014dd8 <_printf_i+0x210>
 8014cbc:	4665      	mov	r5, ip
 8014cbe:	2a08      	cmp	r2, #8
 8014cc0:	d10b      	bne.n	8014cda <_printf_i+0x112>
 8014cc2:	6823      	ldr	r3, [r4, #0]
 8014cc4:	07db      	lsls	r3, r3, #31
 8014cc6:	d508      	bpl.n	8014cda <_printf_i+0x112>
 8014cc8:	6923      	ldr	r3, [r4, #16]
 8014cca:	6862      	ldr	r2, [r4, #4]
 8014ccc:	429a      	cmp	r2, r3
 8014cce:	bfde      	ittt	le
 8014cd0:	2330      	movle	r3, #48	; 0x30
 8014cd2:	f805 3c01 	strble.w	r3, [r5, #-1]
 8014cd6:	f105 35ff 	addle.w	r5, r5, #4294967295
 8014cda:	ebac 0305 	sub.w	r3, ip, r5
 8014cde:	6123      	str	r3, [r4, #16]
 8014ce0:	f8cd 8000 	str.w	r8, [sp]
 8014ce4:	463b      	mov	r3, r7
 8014ce6:	aa03      	add	r2, sp, #12
 8014ce8:	4621      	mov	r1, r4
 8014cea:	4630      	mov	r0, r6
 8014cec:	f7ff fef6 	bl	8014adc <_printf_common>
 8014cf0:	3001      	adds	r0, #1
 8014cf2:	d14d      	bne.n	8014d90 <_printf_i+0x1c8>
 8014cf4:	f04f 30ff 	mov.w	r0, #4294967295
 8014cf8:	b005      	add	sp, #20
 8014cfa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8014cfe:	4839      	ldr	r0, [pc, #228]	; (8014de4 <_printf_i+0x21c>)
 8014d00:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8014d04:	6813      	ldr	r3, [r2, #0]
 8014d06:	6821      	ldr	r1, [r4, #0]
 8014d08:	1d1d      	adds	r5, r3, #4
 8014d0a:	681b      	ldr	r3, [r3, #0]
 8014d0c:	6015      	str	r5, [r2, #0]
 8014d0e:	060a      	lsls	r2, r1, #24
 8014d10:	d50b      	bpl.n	8014d2a <_printf_i+0x162>
 8014d12:	07ca      	lsls	r2, r1, #31
 8014d14:	bf44      	itt	mi
 8014d16:	f041 0120 	orrmi.w	r1, r1, #32
 8014d1a:	6021      	strmi	r1, [r4, #0]
 8014d1c:	b91b      	cbnz	r3, 8014d26 <_printf_i+0x15e>
 8014d1e:	6822      	ldr	r2, [r4, #0]
 8014d20:	f022 0220 	bic.w	r2, r2, #32
 8014d24:	6022      	str	r2, [r4, #0]
 8014d26:	2210      	movs	r2, #16
 8014d28:	e7b7      	b.n	8014c9a <_printf_i+0xd2>
 8014d2a:	064d      	lsls	r5, r1, #25
 8014d2c:	bf48      	it	mi
 8014d2e:	b29b      	uxthmi	r3, r3
 8014d30:	e7ef      	b.n	8014d12 <_printf_i+0x14a>
 8014d32:	4665      	mov	r5, ip
 8014d34:	fbb3 f1f2 	udiv	r1, r3, r2
 8014d38:	fb02 3311 	mls	r3, r2, r1, r3
 8014d3c:	5cc3      	ldrb	r3, [r0, r3]
 8014d3e:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8014d42:	460b      	mov	r3, r1
 8014d44:	2900      	cmp	r1, #0
 8014d46:	d1f5      	bne.n	8014d34 <_printf_i+0x16c>
 8014d48:	e7b9      	b.n	8014cbe <_printf_i+0xf6>
 8014d4a:	6813      	ldr	r3, [r2, #0]
 8014d4c:	6825      	ldr	r5, [r4, #0]
 8014d4e:	6961      	ldr	r1, [r4, #20]
 8014d50:	1d18      	adds	r0, r3, #4
 8014d52:	6010      	str	r0, [r2, #0]
 8014d54:	0628      	lsls	r0, r5, #24
 8014d56:	681b      	ldr	r3, [r3, #0]
 8014d58:	d501      	bpl.n	8014d5e <_printf_i+0x196>
 8014d5a:	6019      	str	r1, [r3, #0]
 8014d5c:	e002      	b.n	8014d64 <_printf_i+0x19c>
 8014d5e:	066a      	lsls	r2, r5, #25
 8014d60:	d5fb      	bpl.n	8014d5a <_printf_i+0x192>
 8014d62:	8019      	strh	r1, [r3, #0]
 8014d64:	2300      	movs	r3, #0
 8014d66:	6123      	str	r3, [r4, #16]
 8014d68:	4665      	mov	r5, ip
 8014d6a:	e7b9      	b.n	8014ce0 <_printf_i+0x118>
 8014d6c:	6813      	ldr	r3, [r2, #0]
 8014d6e:	1d19      	adds	r1, r3, #4
 8014d70:	6011      	str	r1, [r2, #0]
 8014d72:	681d      	ldr	r5, [r3, #0]
 8014d74:	6862      	ldr	r2, [r4, #4]
 8014d76:	2100      	movs	r1, #0
 8014d78:	4628      	mov	r0, r5
 8014d7a:	f7eb fa49 	bl	8000210 <memchr>
 8014d7e:	b108      	cbz	r0, 8014d84 <_printf_i+0x1bc>
 8014d80:	1b40      	subs	r0, r0, r5
 8014d82:	6060      	str	r0, [r4, #4]
 8014d84:	6863      	ldr	r3, [r4, #4]
 8014d86:	6123      	str	r3, [r4, #16]
 8014d88:	2300      	movs	r3, #0
 8014d8a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8014d8e:	e7a7      	b.n	8014ce0 <_printf_i+0x118>
 8014d90:	6923      	ldr	r3, [r4, #16]
 8014d92:	462a      	mov	r2, r5
 8014d94:	4639      	mov	r1, r7
 8014d96:	4630      	mov	r0, r6
 8014d98:	47c0      	blx	r8
 8014d9a:	3001      	adds	r0, #1
 8014d9c:	d0aa      	beq.n	8014cf4 <_printf_i+0x12c>
 8014d9e:	6823      	ldr	r3, [r4, #0]
 8014da0:	079b      	lsls	r3, r3, #30
 8014da2:	d413      	bmi.n	8014dcc <_printf_i+0x204>
 8014da4:	68e0      	ldr	r0, [r4, #12]
 8014da6:	9b03      	ldr	r3, [sp, #12]
 8014da8:	4298      	cmp	r0, r3
 8014daa:	bfb8      	it	lt
 8014dac:	4618      	movlt	r0, r3
 8014dae:	e7a3      	b.n	8014cf8 <_printf_i+0x130>
 8014db0:	2301      	movs	r3, #1
 8014db2:	464a      	mov	r2, r9
 8014db4:	4639      	mov	r1, r7
 8014db6:	4630      	mov	r0, r6
 8014db8:	47c0      	blx	r8
 8014dba:	3001      	adds	r0, #1
 8014dbc:	d09a      	beq.n	8014cf4 <_printf_i+0x12c>
 8014dbe:	3501      	adds	r5, #1
 8014dc0:	68e3      	ldr	r3, [r4, #12]
 8014dc2:	9a03      	ldr	r2, [sp, #12]
 8014dc4:	1a9b      	subs	r3, r3, r2
 8014dc6:	42ab      	cmp	r3, r5
 8014dc8:	dcf2      	bgt.n	8014db0 <_printf_i+0x1e8>
 8014dca:	e7eb      	b.n	8014da4 <_printf_i+0x1dc>
 8014dcc:	2500      	movs	r5, #0
 8014dce:	f104 0919 	add.w	r9, r4, #25
 8014dd2:	e7f5      	b.n	8014dc0 <_printf_i+0x1f8>
 8014dd4:	2b00      	cmp	r3, #0
 8014dd6:	d1ac      	bne.n	8014d32 <_printf_i+0x16a>
 8014dd8:	7803      	ldrb	r3, [r0, #0]
 8014dda:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8014dde:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8014de2:	e76c      	b.n	8014cbe <_printf_i+0xf6>
 8014de4:	08018df4 	.word	0x08018df4
 8014de8:	08018e05 	.word	0x08018e05

08014dec <_scanf_float>:
 8014dec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014df0:	469a      	mov	sl, r3
 8014df2:	688b      	ldr	r3, [r1, #8]
 8014df4:	4616      	mov	r6, r2
 8014df6:	1e5a      	subs	r2, r3, #1
 8014df8:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8014dfc:	b087      	sub	sp, #28
 8014dfe:	bf83      	ittte	hi
 8014e00:	f46f 72ae 	mvnhi.w	r2, #348	; 0x15c
 8014e04:	189b      	addhi	r3, r3, r2
 8014e06:	9301      	strhi	r3, [sp, #4]
 8014e08:	2300      	movls	r3, #0
 8014e0a:	bf86      	itte	hi
 8014e0c:	f240 135d 	movwhi	r3, #349	; 0x15d
 8014e10:	608b      	strhi	r3, [r1, #8]
 8014e12:	9301      	strls	r3, [sp, #4]
 8014e14:	680b      	ldr	r3, [r1, #0]
 8014e16:	4688      	mov	r8, r1
 8014e18:	f04f 0b00 	mov.w	fp, #0
 8014e1c:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8014e20:	f848 3b1c 	str.w	r3, [r8], #28
 8014e24:	e9cd bb03 	strd	fp, fp, [sp, #12]
 8014e28:	4607      	mov	r7, r0
 8014e2a:	460c      	mov	r4, r1
 8014e2c:	4645      	mov	r5, r8
 8014e2e:	465a      	mov	r2, fp
 8014e30:	46d9      	mov	r9, fp
 8014e32:	f8cd b008 	str.w	fp, [sp, #8]
 8014e36:	68a1      	ldr	r1, [r4, #8]
 8014e38:	b181      	cbz	r1, 8014e5c <_scanf_float+0x70>
 8014e3a:	6833      	ldr	r3, [r6, #0]
 8014e3c:	781b      	ldrb	r3, [r3, #0]
 8014e3e:	2b49      	cmp	r3, #73	; 0x49
 8014e40:	d071      	beq.n	8014f26 <_scanf_float+0x13a>
 8014e42:	d84d      	bhi.n	8014ee0 <_scanf_float+0xf4>
 8014e44:	2b39      	cmp	r3, #57	; 0x39
 8014e46:	d840      	bhi.n	8014eca <_scanf_float+0xde>
 8014e48:	2b31      	cmp	r3, #49	; 0x31
 8014e4a:	f080 8088 	bcs.w	8014f5e <_scanf_float+0x172>
 8014e4e:	2b2d      	cmp	r3, #45	; 0x2d
 8014e50:	f000 8090 	beq.w	8014f74 <_scanf_float+0x188>
 8014e54:	d815      	bhi.n	8014e82 <_scanf_float+0x96>
 8014e56:	2b2b      	cmp	r3, #43	; 0x2b
 8014e58:	f000 808c 	beq.w	8014f74 <_scanf_float+0x188>
 8014e5c:	f1b9 0f00 	cmp.w	r9, #0
 8014e60:	d003      	beq.n	8014e6a <_scanf_float+0x7e>
 8014e62:	6823      	ldr	r3, [r4, #0]
 8014e64:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8014e68:	6023      	str	r3, [r4, #0]
 8014e6a:	3a01      	subs	r2, #1
 8014e6c:	2a01      	cmp	r2, #1
 8014e6e:	f200 80ea 	bhi.w	8015046 <_scanf_float+0x25a>
 8014e72:	4545      	cmp	r5, r8
 8014e74:	f200 80dc 	bhi.w	8015030 <_scanf_float+0x244>
 8014e78:	2601      	movs	r6, #1
 8014e7a:	4630      	mov	r0, r6
 8014e7c:	b007      	add	sp, #28
 8014e7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014e82:	2b2e      	cmp	r3, #46	; 0x2e
 8014e84:	f000 809f 	beq.w	8014fc6 <_scanf_float+0x1da>
 8014e88:	2b30      	cmp	r3, #48	; 0x30
 8014e8a:	d1e7      	bne.n	8014e5c <_scanf_float+0x70>
 8014e8c:	6820      	ldr	r0, [r4, #0]
 8014e8e:	f410 7f80 	tst.w	r0, #256	; 0x100
 8014e92:	d064      	beq.n	8014f5e <_scanf_float+0x172>
 8014e94:	9b01      	ldr	r3, [sp, #4]
 8014e96:	f020 0080 	bic.w	r0, r0, #128	; 0x80
 8014e9a:	6020      	str	r0, [r4, #0]
 8014e9c:	f109 0901 	add.w	r9, r9, #1
 8014ea0:	b11b      	cbz	r3, 8014eaa <_scanf_float+0xbe>
 8014ea2:	3b01      	subs	r3, #1
 8014ea4:	3101      	adds	r1, #1
 8014ea6:	9301      	str	r3, [sp, #4]
 8014ea8:	60a1      	str	r1, [r4, #8]
 8014eaa:	68a3      	ldr	r3, [r4, #8]
 8014eac:	3b01      	subs	r3, #1
 8014eae:	60a3      	str	r3, [r4, #8]
 8014eb0:	6923      	ldr	r3, [r4, #16]
 8014eb2:	3301      	adds	r3, #1
 8014eb4:	6123      	str	r3, [r4, #16]
 8014eb6:	6873      	ldr	r3, [r6, #4]
 8014eb8:	3b01      	subs	r3, #1
 8014eba:	2b00      	cmp	r3, #0
 8014ebc:	6073      	str	r3, [r6, #4]
 8014ebe:	f340 80ac 	ble.w	801501a <_scanf_float+0x22e>
 8014ec2:	6833      	ldr	r3, [r6, #0]
 8014ec4:	3301      	adds	r3, #1
 8014ec6:	6033      	str	r3, [r6, #0]
 8014ec8:	e7b5      	b.n	8014e36 <_scanf_float+0x4a>
 8014eca:	2b45      	cmp	r3, #69	; 0x45
 8014ecc:	f000 8085 	beq.w	8014fda <_scanf_float+0x1ee>
 8014ed0:	2b46      	cmp	r3, #70	; 0x46
 8014ed2:	d06a      	beq.n	8014faa <_scanf_float+0x1be>
 8014ed4:	2b41      	cmp	r3, #65	; 0x41
 8014ed6:	d1c1      	bne.n	8014e5c <_scanf_float+0x70>
 8014ed8:	2a01      	cmp	r2, #1
 8014eda:	d1bf      	bne.n	8014e5c <_scanf_float+0x70>
 8014edc:	2202      	movs	r2, #2
 8014ede:	e046      	b.n	8014f6e <_scanf_float+0x182>
 8014ee0:	2b65      	cmp	r3, #101	; 0x65
 8014ee2:	d07a      	beq.n	8014fda <_scanf_float+0x1ee>
 8014ee4:	d818      	bhi.n	8014f18 <_scanf_float+0x12c>
 8014ee6:	2b54      	cmp	r3, #84	; 0x54
 8014ee8:	d066      	beq.n	8014fb8 <_scanf_float+0x1cc>
 8014eea:	d811      	bhi.n	8014f10 <_scanf_float+0x124>
 8014eec:	2b4e      	cmp	r3, #78	; 0x4e
 8014eee:	d1b5      	bne.n	8014e5c <_scanf_float+0x70>
 8014ef0:	2a00      	cmp	r2, #0
 8014ef2:	d146      	bne.n	8014f82 <_scanf_float+0x196>
 8014ef4:	f1b9 0f00 	cmp.w	r9, #0
 8014ef8:	d145      	bne.n	8014f86 <_scanf_float+0x19a>
 8014efa:	6821      	ldr	r1, [r4, #0]
 8014efc:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 8014f00:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 8014f04:	d13f      	bne.n	8014f86 <_scanf_float+0x19a>
 8014f06:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8014f0a:	6021      	str	r1, [r4, #0]
 8014f0c:	2201      	movs	r2, #1
 8014f0e:	e02e      	b.n	8014f6e <_scanf_float+0x182>
 8014f10:	2b59      	cmp	r3, #89	; 0x59
 8014f12:	d01e      	beq.n	8014f52 <_scanf_float+0x166>
 8014f14:	2b61      	cmp	r3, #97	; 0x61
 8014f16:	e7de      	b.n	8014ed6 <_scanf_float+0xea>
 8014f18:	2b6e      	cmp	r3, #110	; 0x6e
 8014f1a:	d0e9      	beq.n	8014ef0 <_scanf_float+0x104>
 8014f1c:	d815      	bhi.n	8014f4a <_scanf_float+0x15e>
 8014f1e:	2b66      	cmp	r3, #102	; 0x66
 8014f20:	d043      	beq.n	8014faa <_scanf_float+0x1be>
 8014f22:	2b69      	cmp	r3, #105	; 0x69
 8014f24:	d19a      	bne.n	8014e5c <_scanf_float+0x70>
 8014f26:	f1bb 0f00 	cmp.w	fp, #0
 8014f2a:	d138      	bne.n	8014f9e <_scanf_float+0x1b2>
 8014f2c:	f1b9 0f00 	cmp.w	r9, #0
 8014f30:	d197      	bne.n	8014e62 <_scanf_float+0x76>
 8014f32:	6821      	ldr	r1, [r4, #0]
 8014f34:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 8014f38:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 8014f3c:	d195      	bne.n	8014e6a <_scanf_float+0x7e>
 8014f3e:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8014f42:	6021      	str	r1, [r4, #0]
 8014f44:	f04f 0b01 	mov.w	fp, #1
 8014f48:	e011      	b.n	8014f6e <_scanf_float+0x182>
 8014f4a:	2b74      	cmp	r3, #116	; 0x74
 8014f4c:	d034      	beq.n	8014fb8 <_scanf_float+0x1cc>
 8014f4e:	2b79      	cmp	r3, #121	; 0x79
 8014f50:	d184      	bne.n	8014e5c <_scanf_float+0x70>
 8014f52:	f1bb 0f07 	cmp.w	fp, #7
 8014f56:	d181      	bne.n	8014e5c <_scanf_float+0x70>
 8014f58:	f04f 0b08 	mov.w	fp, #8
 8014f5c:	e007      	b.n	8014f6e <_scanf_float+0x182>
 8014f5e:	eb12 0f0b 	cmn.w	r2, fp
 8014f62:	f47f af7b 	bne.w	8014e5c <_scanf_float+0x70>
 8014f66:	6821      	ldr	r1, [r4, #0]
 8014f68:	f421 71c0 	bic.w	r1, r1, #384	; 0x180
 8014f6c:	6021      	str	r1, [r4, #0]
 8014f6e:	702b      	strb	r3, [r5, #0]
 8014f70:	3501      	adds	r5, #1
 8014f72:	e79a      	b.n	8014eaa <_scanf_float+0xbe>
 8014f74:	6821      	ldr	r1, [r4, #0]
 8014f76:	0608      	lsls	r0, r1, #24
 8014f78:	f57f af70 	bpl.w	8014e5c <_scanf_float+0x70>
 8014f7c:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8014f80:	e7f4      	b.n	8014f6c <_scanf_float+0x180>
 8014f82:	2a02      	cmp	r2, #2
 8014f84:	d047      	beq.n	8015016 <_scanf_float+0x22a>
 8014f86:	f1bb 0f01 	cmp.w	fp, #1
 8014f8a:	d003      	beq.n	8014f94 <_scanf_float+0x1a8>
 8014f8c:	f1bb 0f04 	cmp.w	fp, #4
 8014f90:	f47f af64 	bne.w	8014e5c <_scanf_float+0x70>
 8014f94:	f10b 0b01 	add.w	fp, fp, #1
 8014f98:	fa5f fb8b 	uxtb.w	fp, fp
 8014f9c:	e7e7      	b.n	8014f6e <_scanf_float+0x182>
 8014f9e:	f1bb 0f03 	cmp.w	fp, #3
 8014fa2:	d0f7      	beq.n	8014f94 <_scanf_float+0x1a8>
 8014fa4:	f1bb 0f05 	cmp.w	fp, #5
 8014fa8:	e7f2      	b.n	8014f90 <_scanf_float+0x1a4>
 8014faa:	f1bb 0f02 	cmp.w	fp, #2
 8014fae:	f47f af55 	bne.w	8014e5c <_scanf_float+0x70>
 8014fb2:	f04f 0b03 	mov.w	fp, #3
 8014fb6:	e7da      	b.n	8014f6e <_scanf_float+0x182>
 8014fb8:	f1bb 0f06 	cmp.w	fp, #6
 8014fbc:	f47f af4e 	bne.w	8014e5c <_scanf_float+0x70>
 8014fc0:	f04f 0b07 	mov.w	fp, #7
 8014fc4:	e7d3      	b.n	8014f6e <_scanf_float+0x182>
 8014fc6:	6821      	ldr	r1, [r4, #0]
 8014fc8:	0588      	lsls	r0, r1, #22
 8014fca:	f57f af47 	bpl.w	8014e5c <_scanf_float+0x70>
 8014fce:	f421 7120 	bic.w	r1, r1, #640	; 0x280
 8014fd2:	6021      	str	r1, [r4, #0]
 8014fd4:	f8cd 9008 	str.w	r9, [sp, #8]
 8014fd8:	e7c9      	b.n	8014f6e <_scanf_float+0x182>
 8014fda:	6821      	ldr	r1, [r4, #0]
 8014fdc:	f401 60a0 	and.w	r0, r1, #1280	; 0x500
 8014fe0:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 8014fe4:	d006      	beq.n	8014ff4 <_scanf_float+0x208>
 8014fe6:	0548      	lsls	r0, r1, #21
 8014fe8:	f57f af38 	bpl.w	8014e5c <_scanf_float+0x70>
 8014fec:	f1b9 0f00 	cmp.w	r9, #0
 8014ff0:	f43f af3b 	beq.w	8014e6a <_scanf_float+0x7e>
 8014ff4:	0588      	lsls	r0, r1, #22
 8014ff6:	bf58      	it	pl
 8014ff8:	9802      	ldrpl	r0, [sp, #8]
 8014ffa:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8014ffe:	bf58      	it	pl
 8015000:	eba9 0000 	subpl.w	r0, r9, r0
 8015004:	f441 71c0 	orr.w	r1, r1, #384	; 0x180
 8015008:	bf58      	it	pl
 801500a:	e9cd 0503 	strdpl	r0, r5, [sp, #12]
 801500e:	6021      	str	r1, [r4, #0]
 8015010:	f04f 0900 	mov.w	r9, #0
 8015014:	e7ab      	b.n	8014f6e <_scanf_float+0x182>
 8015016:	2203      	movs	r2, #3
 8015018:	e7a9      	b.n	8014f6e <_scanf_float+0x182>
 801501a:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 801501e:	9205      	str	r2, [sp, #20]
 8015020:	4631      	mov	r1, r6
 8015022:	4638      	mov	r0, r7
 8015024:	4798      	blx	r3
 8015026:	9a05      	ldr	r2, [sp, #20]
 8015028:	2800      	cmp	r0, #0
 801502a:	f43f af04 	beq.w	8014e36 <_scanf_float+0x4a>
 801502e:	e715      	b.n	8014e5c <_scanf_float+0x70>
 8015030:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8015034:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8015038:	4632      	mov	r2, r6
 801503a:	4638      	mov	r0, r7
 801503c:	4798      	blx	r3
 801503e:	6923      	ldr	r3, [r4, #16]
 8015040:	3b01      	subs	r3, #1
 8015042:	6123      	str	r3, [r4, #16]
 8015044:	e715      	b.n	8014e72 <_scanf_float+0x86>
 8015046:	f10b 33ff 	add.w	r3, fp, #4294967295
 801504a:	2b06      	cmp	r3, #6
 801504c:	d80a      	bhi.n	8015064 <_scanf_float+0x278>
 801504e:	f1bb 0f02 	cmp.w	fp, #2
 8015052:	d968      	bls.n	8015126 <_scanf_float+0x33a>
 8015054:	f1ab 0b03 	sub.w	fp, fp, #3
 8015058:	fa5f fb8b 	uxtb.w	fp, fp
 801505c:	eba5 0b0b 	sub.w	fp, r5, fp
 8015060:	455d      	cmp	r5, fp
 8015062:	d14b      	bne.n	80150fc <_scanf_float+0x310>
 8015064:	6823      	ldr	r3, [r4, #0]
 8015066:	05da      	lsls	r2, r3, #23
 8015068:	d51f      	bpl.n	80150aa <_scanf_float+0x2be>
 801506a:	055b      	lsls	r3, r3, #21
 801506c:	d468      	bmi.n	8015140 <_scanf_float+0x354>
 801506e:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8015072:	6923      	ldr	r3, [r4, #16]
 8015074:	2965      	cmp	r1, #101	; 0x65
 8015076:	f103 33ff 	add.w	r3, r3, #4294967295
 801507a:	f105 3bff 	add.w	fp, r5, #4294967295
 801507e:	6123      	str	r3, [r4, #16]
 8015080:	d00d      	beq.n	801509e <_scanf_float+0x2b2>
 8015082:	2945      	cmp	r1, #69	; 0x45
 8015084:	d00b      	beq.n	801509e <_scanf_float+0x2b2>
 8015086:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801508a:	4632      	mov	r2, r6
 801508c:	4638      	mov	r0, r7
 801508e:	4798      	blx	r3
 8015090:	6923      	ldr	r3, [r4, #16]
 8015092:	f815 1c02 	ldrb.w	r1, [r5, #-2]
 8015096:	3b01      	subs	r3, #1
 8015098:	f1a5 0b02 	sub.w	fp, r5, #2
 801509c:	6123      	str	r3, [r4, #16]
 801509e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80150a2:	4632      	mov	r2, r6
 80150a4:	4638      	mov	r0, r7
 80150a6:	4798      	blx	r3
 80150a8:	465d      	mov	r5, fp
 80150aa:	6826      	ldr	r6, [r4, #0]
 80150ac:	f016 0610 	ands.w	r6, r6, #16
 80150b0:	d17a      	bne.n	80151a8 <_scanf_float+0x3bc>
 80150b2:	702e      	strb	r6, [r5, #0]
 80150b4:	6823      	ldr	r3, [r4, #0]
 80150b6:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80150ba:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80150be:	d142      	bne.n	8015146 <_scanf_float+0x35a>
 80150c0:	9b02      	ldr	r3, [sp, #8]
 80150c2:	eba9 0303 	sub.w	r3, r9, r3
 80150c6:	425a      	negs	r2, r3
 80150c8:	2b00      	cmp	r3, #0
 80150ca:	d149      	bne.n	8015160 <_scanf_float+0x374>
 80150cc:	2200      	movs	r2, #0
 80150ce:	4641      	mov	r1, r8
 80150d0:	4638      	mov	r0, r7
 80150d2:	f000 ff0d 	bl	8015ef0 <_strtod_r>
 80150d6:	6825      	ldr	r5, [r4, #0]
 80150d8:	f8da 3000 	ldr.w	r3, [sl]
 80150dc:	f015 0f02 	tst.w	r5, #2
 80150e0:	f103 0204 	add.w	r2, r3, #4
 80150e4:	ec59 8b10 	vmov	r8, r9, d0
 80150e8:	f8ca 2000 	str.w	r2, [sl]
 80150ec:	d043      	beq.n	8015176 <_scanf_float+0x38a>
 80150ee:	681b      	ldr	r3, [r3, #0]
 80150f0:	e9c3 8900 	strd	r8, r9, [r3]
 80150f4:	68e3      	ldr	r3, [r4, #12]
 80150f6:	3301      	adds	r3, #1
 80150f8:	60e3      	str	r3, [r4, #12]
 80150fa:	e6be      	b.n	8014e7a <_scanf_float+0x8e>
 80150fc:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8015100:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8015104:	4632      	mov	r2, r6
 8015106:	4638      	mov	r0, r7
 8015108:	4798      	blx	r3
 801510a:	6923      	ldr	r3, [r4, #16]
 801510c:	3b01      	subs	r3, #1
 801510e:	6123      	str	r3, [r4, #16]
 8015110:	e7a6      	b.n	8015060 <_scanf_float+0x274>
 8015112:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8015116:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 801511a:	4632      	mov	r2, r6
 801511c:	4638      	mov	r0, r7
 801511e:	4798      	blx	r3
 8015120:	6923      	ldr	r3, [r4, #16]
 8015122:	3b01      	subs	r3, #1
 8015124:	6123      	str	r3, [r4, #16]
 8015126:	4545      	cmp	r5, r8
 8015128:	d8f3      	bhi.n	8015112 <_scanf_float+0x326>
 801512a:	e6a5      	b.n	8014e78 <_scanf_float+0x8c>
 801512c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8015130:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8015134:	4632      	mov	r2, r6
 8015136:	4638      	mov	r0, r7
 8015138:	4798      	blx	r3
 801513a:	6923      	ldr	r3, [r4, #16]
 801513c:	3b01      	subs	r3, #1
 801513e:	6123      	str	r3, [r4, #16]
 8015140:	4545      	cmp	r5, r8
 8015142:	d8f3      	bhi.n	801512c <_scanf_float+0x340>
 8015144:	e698      	b.n	8014e78 <_scanf_float+0x8c>
 8015146:	9b03      	ldr	r3, [sp, #12]
 8015148:	2b00      	cmp	r3, #0
 801514a:	d0bf      	beq.n	80150cc <_scanf_float+0x2e0>
 801514c:	9904      	ldr	r1, [sp, #16]
 801514e:	230a      	movs	r3, #10
 8015150:	4632      	mov	r2, r6
 8015152:	3101      	adds	r1, #1
 8015154:	4638      	mov	r0, r7
 8015156:	f000 ff57 	bl	8016008 <_strtol_r>
 801515a:	9b03      	ldr	r3, [sp, #12]
 801515c:	9d04      	ldr	r5, [sp, #16]
 801515e:	1ac2      	subs	r2, r0, r3
 8015160:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8015164:	429d      	cmp	r5, r3
 8015166:	bf28      	it	cs
 8015168:	f504 75b7 	addcs.w	r5, r4, #366	; 0x16e
 801516c:	490f      	ldr	r1, [pc, #60]	; (80151ac <_scanf_float+0x3c0>)
 801516e:	4628      	mov	r0, r5
 8015170:	f000 f858 	bl	8015224 <siprintf>
 8015174:	e7aa      	b.n	80150cc <_scanf_float+0x2e0>
 8015176:	f015 0504 	ands.w	r5, r5, #4
 801517a:	d1b8      	bne.n	80150ee <_scanf_float+0x302>
 801517c:	681f      	ldr	r7, [r3, #0]
 801517e:	ee10 2a10 	vmov	r2, s0
 8015182:	464b      	mov	r3, r9
 8015184:	ee10 0a10 	vmov	r0, s0
 8015188:	4649      	mov	r1, r9
 801518a:	f7eb fce7 	bl	8000b5c <__aeabi_dcmpun>
 801518e:	b128      	cbz	r0, 801519c <_scanf_float+0x3b0>
 8015190:	4628      	mov	r0, r5
 8015192:	f000 f80d 	bl	80151b0 <nanf>
 8015196:	ed87 0a00 	vstr	s0, [r7]
 801519a:	e7ab      	b.n	80150f4 <_scanf_float+0x308>
 801519c:	4640      	mov	r0, r8
 801519e:	4649      	mov	r1, r9
 80151a0:	f7eb fd3a 	bl	8000c18 <__aeabi_d2f>
 80151a4:	6038      	str	r0, [r7, #0]
 80151a6:	e7a5      	b.n	80150f4 <_scanf_float+0x308>
 80151a8:	2600      	movs	r6, #0
 80151aa:	e666      	b.n	8014e7a <_scanf_float+0x8e>
 80151ac:	08018e16 	.word	0x08018e16

080151b0 <nanf>:
 80151b0:	ed9f 0a01 	vldr	s0, [pc, #4]	; 80151b8 <nanf+0x8>
 80151b4:	4770      	bx	lr
 80151b6:	bf00      	nop
 80151b8:	7fc00000 	.word	0x7fc00000

080151bc <sniprintf>:
 80151bc:	b40c      	push	{r2, r3}
 80151be:	b530      	push	{r4, r5, lr}
 80151c0:	4b17      	ldr	r3, [pc, #92]	; (8015220 <sniprintf+0x64>)
 80151c2:	1e0c      	subs	r4, r1, #0
 80151c4:	b09d      	sub	sp, #116	; 0x74
 80151c6:	681d      	ldr	r5, [r3, #0]
 80151c8:	da08      	bge.n	80151dc <sniprintf+0x20>
 80151ca:	238b      	movs	r3, #139	; 0x8b
 80151cc:	602b      	str	r3, [r5, #0]
 80151ce:	f04f 30ff 	mov.w	r0, #4294967295
 80151d2:	b01d      	add	sp, #116	; 0x74
 80151d4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80151d8:	b002      	add	sp, #8
 80151da:	4770      	bx	lr
 80151dc:	f44f 7302 	mov.w	r3, #520	; 0x208
 80151e0:	f8ad 3014 	strh.w	r3, [sp, #20]
 80151e4:	bf14      	ite	ne
 80151e6:	f104 33ff 	addne.w	r3, r4, #4294967295
 80151ea:	4623      	moveq	r3, r4
 80151ec:	9304      	str	r3, [sp, #16]
 80151ee:	9307      	str	r3, [sp, #28]
 80151f0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80151f4:	9002      	str	r0, [sp, #8]
 80151f6:	9006      	str	r0, [sp, #24]
 80151f8:	f8ad 3016 	strh.w	r3, [sp, #22]
 80151fc:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80151fe:	ab21      	add	r3, sp, #132	; 0x84
 8015200:	a902      	add	r1, sp, #8
 8015202:	4628      	mov	r0, r5
 8015204:	9301      	str	r3, [sp, #4]
 8015206:	f002 fdf3 	bl	8017df0 <_svfiprintf_r>
 801520a:	1c43      	adds	r3, r0, #1
 801520c:	bfbc      	itt	lt
 801520e:	238b      	movlt	r3, #139	; 0x8b
 8015210:	602b      	strlt	r3, [r5, #0]
 8015212:	2c00      	cmp	r4, #0
 8015214:	d0dd      	beq.n	80151d2 <sniprintf+0x16>
 8015216:	9b02      	ldr	r3, [sp, #8]
 8015218:	2200      	movs	r2, #0
 801521a:	701a      	strb	r2, [r3, #0]
 801521c:	e7d9      	b.n	80151d2 <sniprintf+0x16>
 801521e:	bf00      	nop
 8015220:	2000000c 	.word	0x2000000c

08015224 <siprintf>:
 8015224:	b40e      	push	{r1, r2, r3}
 8015226:	b500      	push	{lr}
 8015228:	b09c      	sub	sp, #112	; 0x70
 801522a:	ab1d      	add	r3, sp, #116	; 0x74
 801522c:	9002      	str	r0, [sp, #8]
 801522e:	9006      	str	r0, [sp, #24]
 8015230:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8015234:	4809      	ldr	r0, [pc, #36]	; (801525c <siprintf+0x38>)
 8015236:	9107      	str	r1, [sp, #28]
 8015238:	9104      	str	r1, [sp, #16]
 801523a:	4909      	ldr	r1, [pc, #36]	; (8015260 <siprintf+0x3c>)
 801523c:	f853 2b04 	ldr.w	r2, [r3], #4
 8015240:	9105      	str	r1, [sp, #20]
 8015242:	6800      	ldr	r0, [r0, #0]
 8015244:	9301      	str	r3, [sp, #4]
 8015246:	a902      	add	r1, sp, #8
 8015248:	f002 fdd2 	bl	8017df0 <_svfiprintf_r>
 801524c:	9b02      	ldr	r3, [sp, #8]
 801524e:	2200      	movs	r2, #0
 8015250:	701a      	strb	r2, [r3, #0]
 8015252:	b01c      	add	sp, #112	; 0x70
 8015254:	f85d eb04 	ldr.w	lr, [sp], #4
 8015258:	b003      	add	sp, #12
 801525a:	4770      	bx	lr
 801525c:	2000000c 	.word	0x2000000c
 8015260:	ffff0208 	.word	0xffff0208

08015264 <siscanf>:
 8015264:	b40e      	push	{r1, r2, r3}
 8015266:	b530      	push	{r4, r5, lr}
 8015268:	b09c      	sub	sp, #112	; 0x70
 801526a:	ac1f      	add	r4, sp, #124	; 0x7c
 801526c:	f44f 7201 	mov.w	r2, #516	; 0x204
 8015270:	f854 5b04 	ldr.w	r5, [r4], #4
 8015274:	f8ad 2014 	strh.w	r2, [sp, #20]
 8015278:	9002      	str	r0, [sp, #8]
 801527a:	9006      	str	r0, [sp, #24]
 801527c:	f7ea ffc0 	bl	8000200 <strlen>
 8015280:	4b0b      	ldr	r3, [pc, #44]	; (80152b0 <siscanf+0x4c>)
 8015282:	9003      	str	r0, [sp, #12]
 8015284:	9007      	str	r0, [sp, #28]
 8015286:	930b      	str	r3, [sp, #44]	; 0x2c
 8015288:	480a      	ldr	r0, [pc, #40]	; (80152b4 <siscanf+0x50>)
 801528a:	9401      	str	r4, [sp, #4]
 801528c:	2300      	movs	r3, #0
 801528e:	930f      	str	r3, [sp, #60]	; 0x3c
 8015290:	9314      	str	r3, [sp, #80]	; 0x50
 8015292:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8015296:	f8ad 3016 	strh.w	r3, [sp, #22]
 801529a:	462a      	mov	r2, r5
 801529c:	4623      	mov	r3, r4
 801529e:	a902      	add	r1, sp, #8
 80152a0:	6800      	ldr	r0, [r0, #0]
 80152a2:	f002 fef7 	bl	8018094 <__ssvfiscanf_r>
 80152a6:	b01c      	add	sp, #112	; 0x70
 80152a8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80152ac:	b003      	add	sp, #12
 80152ae:	4770      	bx	lr
 80152b0:	080152b9 	.word	0x080152b9
 80152b4:	2000000c 	.word	0x2000000c

080152b8 <__seofread>:
 80152b8:	2000      	movs	r0, #0
 80152ba:	4770      	bx	lr

080152bc <strcpy>:
 80152bc:	4603      	mov	r3, r0
 80152be:	f811 2b01 	ldrb.w	r2, [r1], #1
 80152c2:	f803 2b01 	strb.w	r2, [r3], #1
 80152c6:	2a00      	cmp	r2, #0
 80152c8:	d1f9      	bne.n	80152be <strcpy+0x2>
 80152ca:	4770      	bx	lr

080152cc <sulp>:
 80152cc:	b570      	push	{r4, r5, r6, lr}
 80152ce:	4604      	mov	r4, r0
 80152d0:	460d      	mov	r5, r1
 80152d2:	ec45 4b10 	vmov	d0, r4, r5
 80152d6:	4616      	mov	r6, r2
 80152d8:	f002 fb46 	bl	8017968 <__ulp>
 80152dc:	ec51 0b10 	vmov	r0, r1, d0
 80152e0:	b17e      	cbz	r6, 8015302 <sulp+0x36>
 80152e2:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80152e6:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80152ea:	2b00      	cmp	r3, #0
 80152ec:	dd09      	ble.n	8015302 <sulp+0x36>
 80152ee:	051b      	lsls	r3, r3, #20
 80152f0:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 80152f4:	2400      	movs	r4, #0
 80152f6:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 80152fa:	4622      	mov	r2, r4
 80152fc:	462b      	mov	r3, r5
 80152fe:	f7eb f993 	bl	8000628 <__aeabi_dmul>
 8015302:	bd70      	pop	{r4, r5, r6, pc}
 8015304:	0000      	movs	r0, r0
	...

08015308 <_strtod_l>:
 8015308:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801530c:	461f      	mov	r7, r3
 801530e:	b0a1      	sub	sp, #132	; 0x84
 8015310:	2300      	movs	r3, #0
 8015312:	4681      	mov	r9, r0
 8015314:	4638      	mov	r0, r7
 8015316:	460e      	mov	r6, r1
 8015318:	9217      	str	r2, [sp, #92]	; 0x5c
 801531a:	931c      	str	r3, [sp, #112]	; 0x70
 801531c:	f002 f824 	bl	8017368 <__localeconv_l>
 8015320:	4680      	mov	r8, r0
 8015322:	6800      	ldr	r0, [r0, #0]
 8015324:	f7ea ff6c 	bl	8000200 <strlen>
 8015328:	f04f 0a00 	mov.w	sl, #0
 801532c:	4604      	mov	r4, r0
 801532e:	f04f 0b00 	mov.w	fp, #0
 8015332:	961b      	str	r6, [sp, #108]	; 0x6c
 8015334:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8015336:	781a      	ldrb	r2, [r3, #0]
 8015338:	2a0d      	cmp	r2, #13
 801533a:	d832      	bhi.n	80153a2 <_strtod_l+0x9a>
 801533c:	2a09      	cmp	r2, #9
 801533e:	d236      	bcs.n	80153ae <_strtod_l+0xa6>
 8015340:	2a00      	cmp	r2, #0
 8015342:	d03e      	beq.n	80153c2 <_strtod_l+0xba>
 8015344:	2300      	movs	r3, #0
 8015346:	930d      	str	r3, [sp, #52]	; 0x34
 8015348:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 801534a:	782b      	ldrb	r3, [r5, #0]
 801534c:	2b30      	cmp	r3, #48	; 0x30
 801534e:	f040 80ac 	bne.w	80154aa <_strtod_l+0x1a2>
 8015352:	786b      	ldrb	r3, [r5, #1]
 8015354:	2b58      	cmp	r3, #88	; 0x58
 8015356:	d001      	beq.n	801535c <_strtod_l+0x54>
 8015358:	2b78      	cmp	r3, #120	; 0x78
 801535a:	d167      	bne.n	801542c <_strtod_l+0x124>
 801535c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801535e:	9301      	str	r3, [sp, #4]
 8015360:	ab1c      	add	r3, sp, #112	; 0x70
 8015362:	9300      	str	r3, [sp, #0]
 8015364:	9702      	str	r7, [sp, #8]
 8015366:	ab1d      	add	r3, sp, #116	; 0x74
 8015368:	4a88      	ldr	r2, [pc, #544]	; (801558c <_strtod_l+0x284>)
 801536a:	a91b      	add	r1, sp, #108	; 0x6c
 801536c:	4648      	mov	r0, r9
 801536e:	f001 fd12 	bl	8016d96 <__gethex>
 8015372:	f010 0407 	ands.w	r4, r0, #7
 8015376:	4606      	mov	r6, r0
 8015378:	d005      	beq.n	8015386 <_strtod_l+0x7e>
 801537a:	2c06      	cmp	r4, #6
 801537c:	d12b      	bne.n	80153d6 <_strtod_l+0xce>
 801537e:	3501      	adds	r5, #1
 8015380:	2300      	movs	r3, #0
 8015382:	951b      	str	r5, [sp, #108]	; 0x6c
 8015384:	930d      	str	r3, [sp, #52]	; 0x34
 8015386:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8015388:	2b00      	cmp	r3, #0
 801538a:	f040 859a 	bne.w	8015ec2 <_strtod_l+0xbba>
 801538e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8015390:	b1e3      	cbz	r3, 80153cc <_strtod_l+0xc4>
 8015392:	4652      	mov	r2, sl
 8015394:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8015398:	ec43 2b10 	vmov	d0, r2, r3
 801539c:	b021      	add	sp, #132	; 0x84
 801539e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80153a2:	2a2b      	cmp	r2, #43	; 0x2b
 80153a4:	d015      	beq.n	80153d2 <_strtod_l+0xca>
 80153a6:	2a2d      	cmp	r2, #45	; 0x2d
 80153a8:	d004      	beq.n	80153b4 <_strtod_l+0xac>
 80153aa:	2a20      	cmp	r2, #32
 80153ac:	d1ca      	bne.n	8015344 <_strtod_l+0x3c>
 80153ae:	3301      	adds	r3, #1
 80153b0:	931b      	str	r3, [sp, #108]	; 0x6c
 80153b2:	e7bf      	b.n	8015334 <_strtod_l+0x2c>
 80153b4:	2201      	movs	r2, #1
 80153b6:	920d      	str	r2, [sp, #52]	; 0x34
 80153b8:	1c5a      	adds	r2, r3, #1
 80153ba:	921b      	str	r2, [sp, #108]	; 0x6c
 80153bc:	785b      	ldrb	r3, [r3, #1]
 80153be:	2b00      	cmp	r3, #0
 80153c0:	d1c2      	bne.n	8015348 <_strtod_l+0x40>
 80153c2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80153c4:	961b      	str	r6, [sp, #108]	; 0x6c
 80153c6:	2b00      	cmp	r3, #0
 80153c8:	f040 8579 	bne.w	8015ebe <_strtod_l+0xbb6>
 80153cc:	4652      	mov	r2, sl
 80153ce:	465b      	mov	r3, fp
 80153d0:	e7e2      	b.n	8015398 <_strtod_l+0x90>
 80153d2:	2200      	movs	r2, #0
 80153d4:	e7ef      	b.n	80153b6 <_strtod_l+0xae>
 80153d6:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 80153d8:	b13a      	cbz	r2, 80153ea <_strtod_l+0xe2>
 80153da:	2135      	movs	r1, #53	; 0x35
 80153dc:	a81e      	add	r0, sp, #120	; 0x78
 80153de:	f002 fbbb 	bl	8017b58 <__copybits>
 80153e2:	991c      	ldr	r1, [sp, #112]	; 0x70
 80153e4:	4648      	mov	r0, r9
 80153e6:	f002 f828 	bl	801743a <_Bfree>
 80153ea:	3c01      	subs	r4, #1
 80153ec:	2c04      	cmp	r4, #4
 80153ee:	d806      	bhi.n	80153fe <_strtod_l+0xf6>
 80153f0:	e8df f004 	tbb	[pc, r4]
 80153f4:	1714030a 	.word	0x1714030a
 80153f8:	0a          	.byte	0x0a
 80153f9:	00          	.byte	0x00
 80153fa:	e9dd ab1e 	ldrd	sl, fp, [sp, #120]	; 0x78
 80153fe:	0730      	lsls	r0, r6, #28
 8015400:	d5c1      	bpl.n	8015386 <_strtod_l+0x7e>
 8015402:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8015406:	e7be      	b.n	8015386 <_strtod_l+0x7e>
 8015408:	e9dd a31e 	ldrd	sl, r3, [sp, #120]	; 0x78
 801540c:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 801540e:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8015412:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8015416:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 801541a:	e7f0      	b.n	80153fe <_strtod_l+0xf6>
 801541c:	f8df b170 	ldr.w	fp, [pc, #368]	; 8015590 <_strtod_l+0x288>
 8015420:	e7ed      	b.n	80153fe <_strtod_l+0xf6>
 8015422:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8015426:	f04f 3aff 	mov.w	sl, #4294967295
 801542a:	e7e8      	b.n	80153fe <_strtod_l+0xf6>
 801542c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801542e:	1c5a      	adds	r2, r3, #1
 8015430:	921b      	str	r2, [sp, #108]	; 0x6c
 8015432:	785b      	ldrb	r3, [r3, #1]
 8015434:	2b30      	cmp	r3, #48	; 0x30
 8015436:	d0f9      	beq.n	801542c <_strtod_l+0x124>
 8015438:	2b00      	cmp	r3, #0
 801543a:	d0a4      	beq.n	8015386 <_strtod_l+0x7e>
 801543c:	2301      	movs	r3, #1
 801543e:	2500      	movs	r5, #0
 8015440:	9306      	str	r3, [sp, #24]
 8015442:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8015444:	9308      	str	r3, [sp, #32]
 8015446:	9507      	str	r5, [sp, #28]
 8015448:	9505      	str	r5, [sp, #20]
 801544a:	220a      	movs	r2, #10
 801544c:	981b      	ldr	r0, [sp, #108]	; 0x6c
 801544e:	7807      	ldrb	r7, [r0, #0]
 8015450:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 8015454:	b2d9      	uxtb	r1, r3
 8015456:	2909      	cmp	r1, #9
 8015458:	d929      	bls.n	80154ae <_strtod_l+0x1a6>
 801545a:	4622      	mov	r2, r4
 801545c:	f8d8 1000 	ldr.w	r1, [r8]
 8015460:	f003 f902 	bl	8018668 <strncmp>
 8015464:	2800      	cmp	r0, #0
 8015466:	d031      	beq.n	80154cc <_strtod_l+0x1c4>
 8015468:	2000      	movs	r0, #0
 801546a:	9c05      	ldr	r4, [sp, #20]
 801546c:	9004      	str	r0, [sp, #16]
 801546e:	463b      	mov	r3, r7
 8015470:	4602      	mov	r2, r0
 8015472:	2b65      	cmp	r3, #101	; 0x65
 8015474:	d001      	beq.n	801547a <_strtod_l+0x172>
 8015476:	2b45      	cmp	r3, #69	; 0x45
 8015478:	d114      	bne.n	80154a4 <_strtod_l+0x19c>
 801547a:	b924      	cbnz	r4, 8015486 <_strtod_l+0x17e>
 801547c:	b910      	cbnz	r0, 8015484 <_strtod_l+0x17c>
 801547e:	9b06      	ldr	r3, [sp, #24]
 8015480:	2b00      	cmp	r3, #0
 8015482:	d09e      	beq.n	80153c2 <_strtod_l+0xba>
 8015484:	2400      	movs	r4, #0
 8015486:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 8015488:	1c73      	adds	r3, r6, #1
 801548a:	931b      	str	r3, [sp, #108]	; 0x6c
 801548c:	7873      	ldrb	r3, [r6, #1]
 801548e:	2b2b      	cmp	r3, #43	; 0x2b
 8015490:	d078      	beq.n	8015584 <_strtod_l+0x27c>
 8015492:	2b2d      	cmp	r3, #45	; 0x2d
 8015494:	d070      	beq.n	8015578 <_strtod_l+0x270>
 8015496:	f04f 0c00 	mov.w	ip, #0
 801549a:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 801549e:	2f09      	cmp	r7, #9
 80154a0:	d97c      	bls.n	801559c <_strtod_l+0x294>
 80154a2:	961b      	str	r6, [sp, #108]	; 0x6c
 80154a4:	f04f 0e00 	mov.w	lr, #0
 80154a8:	e09a      	b.n	80155e0 <_strtod_l+0x2d8>
 80154aa:	2300      	movs	r3, #0
 80154ac:	e7c7      	b.n	801543e <_strtod_l+0x136>
 80154ae:	9905      	ldr	r1, [sp, #20]
 80154b0:	2908      	cmp	r1, #8
 80154b2:	bfdd      	ittte	le
 80154b4:	9907      	ldrle	r1, [sp, #28]
 80154b6:	fb02 3301 	mlale	r3, r2, r1, r3
 80154ba:	9307      	strle	r3, [sp, #28]
 80154bc:	fb02 3505 	mlagt	r5, r2, r5, r3
 80154c0:	9b05      	ldr	r3, [sp, #20]
 80154c2:	3001      	adds	r0, #1
 80154c4:	3301      	adds	r3, #1
 80154c6:	9305      	str	r3, [sp, #20]
 80154c8:	901b      	str	r0, [sp, #108]	; 0x6c
 80154ca:	e7bf      	b.n	801544c <_strtod_l+0x144>
 80154cc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80154ce:	191a      	adds	r2, r3, r4
 80154d0:	921b      	str	r2, [sp, #108]	; 0x6c
 80154d2:	9a05      	ldr	r2, [sp, #20]
 80154d4:	5d1b      	ldrb	r3, [r3, r4]
 80154d6:	2a00      	cmp	r2, #0
 80154d8:	d037      	beq.n	801554a <_strtod_l+0x242>
 80154da:	9c05      	ldr	r4, [sp, #20]
 80154dc:	4602      	mov	r2, r0
 80154de:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 80154e2:	2909      	cmp	r1, #9
 80154e4:	d913      	bls.n	801550e <_strtod_l+0x206>
 80154e6:	2101      	movs	r1, #1
 80154e8:	9104      	str	r1, [sp, #16]
 80154ea:	e7c2      	b.n	8015472 <_strtod_l+0x16a>
 80154ec:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80154ee:	1c5a      	adds	r2, r3, #1
 80154f0:	921b      	str	r2, [sp, #108]	; 0x6c
 80154f2:	785b      	ldrb	r3, [r3, #1]
 80154f4:	3001      	adds	r0, #1
 80154f6:	2b30      	cmp	r3, #48	; 0x30
 80154f8:	d0f8      	beq.n	80154ec <_strtod_l+0x1e4>
 80154fa:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 80154fe:	2a08      	cmp	r2, #8
 8015500:	f200 84e4 	bhi.w	8015ecc <_strtod_l+0xbc4>
 8015504:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8015506:	9208      	str	r2, [sp, #32]
 8015508:	4602      	mov	r2, r0
 801550a:	2000      	movs	r0, #0
 801550c:	4604      	mov	r4, r0
 801550e:	f1b3 0e30 	subs.w	lr, r3, #48	; 0x30
 8015512:	f100 0101 	add.w	r1, r0, #1
 8015516:	d012      	beq.n	801553e <_strtod_l+0x236>
 8015518:	440a      	add	r2, r1
 801551a:	eb00 0c04 	add.w	ip, r0, r4
 801551e:	4621      	mov	r1, r4
 8015520:	270a      	movs	r7, #10
 8015522:	458c      	cmp	ip, r1
 8015524:	d113      	bne.n	801554e <_strtod_l+0x246>
 8015526:	1821      	adds	r1, r4, r0
 8015528:	2908      	cmp	r1, #8
 801552a:	f104 0401 	add.w	r4, r4, #1
 801552e:	4404      	add	r4, r0
 8015530:	dc19      	bgt.n	8015566 <_strtod_l+0x25e>
 8015532:	9b07      	ldr	r3, [sp, #28]
 8015534:	210a      	movs	r1, #10
 8015536:	fb01 e303 	mla	r3, r1, r3, lr
 801553a:	9307      	str	r3, [sp, #28]
 801553c:	2100      	movs	r1, #0
 801553e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8015540:	1c58      	adds	r0, r3, #1
 8015542:	901b      	str	r0, [sp, #108]	; 0x6c
 8015544:	785b      	ldrb	r3, [r3, #1]
 8015546:	4608      	mov	r0, r1
 8015548:	e7c9      	b.n	80154de <_strtod_l+0x1d6>
 801554a:	9805      	ldr	r0, [sp, #20]
 801554c:	e7d3      	b.n	80154f6 <_strtod_l+0x1ee>
 801554e:	2908      	cmp	r1, #8
 8015550:	f101 0101 	add.w	r1, r1, #1
 8015554:	dc03      	bgt.n	801555e <_strtod_l+0x256>
 8015556:	9b07      	ldr	r3, [sp, #28]
 8015558:	437b      	muls	r3, r7
 801555a:	9307      	str	r3, [sp, #28]
 801555c:	e7e1      	b.n	8015522 <_strtod_l+0x21a>
 801555e:	2910      	cmp	r1, #16
 8015560:	bfd8      	it	le
 8015562:	437d      	mulle	r5, r7
 8015564:	e7dd      	b.n	8015522 <_strtod_l+0x21a>
 8015566:	2c10      	cmp	r4, #16
 8015568:	bfdc      	itt	le
 801556a:	210a      	movle	r1, #10
 801556c:	fb01 e505 	mlale	r5, r1, r5, lr
 8015570:	e7e4      	b.n	801553c <_strtod_l+0x234>
 8015572:	2301      	movs	r3, #1
 8015574:	9304      	str	r3, [sp, #16]
 8015576:	e781      	b.n	801547c <_strtod_l+0x174>
 8015578:	f04f 0c01 	mov.w	ip, #1
 801557c:	1cb3      	adds	r3, r6, #2
 801557e:	931b      	str	r3, [sp, #108]	; 0x6c
 8015580:	78b3      	ldrb	r3, [r6, #2]
 8015582:	e78a      	b.n	801549a <_strtod_l+0x192>
 8015584:	f04f 0c00 	mov.w	ip, #0
 8015588:	e7f8      	b.n	801557c <_strtod_l+0x274>
 801558a:	bf00      	nop
 801558c:	08018e1c 	.word	0x08018e1c
 8015590:	7ff00000 	.word	0x7ff00000
 8015594:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8015596:	1c5f      	adds	r7, r3, #1
 8015598:	971b      	str	r7, [sp, #108]	; 0x6c
 801559a:	785b      	ldrb	r3, [r3, #1]
 801559c:	2b30      	cmp	r3, #48	; 0x30
 801559e:	d0f9      	beq.n	8015594 <_strtod_l+0x28c>
 80155a0:	f1a3 0731 	sub.w	r7, r3, #49	; 0x31
 80155a4:	2f08      	cmp	r7, #8
 80155a6:	f63f af7d 	bhi.w	80154a4 <_strtod_l+0x19c>
 80155aa:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 80155ae:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80155b0:	930a      	str	r3, [sp, #40]	; 0x28
 80155b2:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80155b4:	1c5f      	adds	r7, r3, #1
 80155b6:	971b      	str	r7, [sp, #108]	; 0x6c
 80155b8:	785b      	ldrb	r3, [r3, #1]
 80155ba:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 80155be:	f1b8 0f09 	cmp.w	r8, #9
 80155c2:	d937      	bls.n	8015634 <_strtod_l+0x32c>
 80155c4:	990a      	ldr	r1, [sp, #40]	; 0x28
 80155c6:	1a7f      	subs	r7, r7, r1
 80155c8:	2f08      	cmp	r7, #8
 80155ca:	f644 671f 	movw	r7, #19999	; 0x4e1f
 80155ce:	dc37      	bgt.n	8015640 <_strtod_l+0x338>
 80155d0:	45be      	cmp	lr, r7
 80155d2:	bfa8      	it	ge
 80155d4:	46be      	movge	lr, r7
 80155d6:	f1bc 0f00 	cmp.w	ip, #0
 80155da:	d001      	beq.n	80155e0 <_strtod_l+0x2d8>
 80155dc:	f1ce 0e00 	rsb	lr, lr, #0
 80155e0:	2c00      	cmp	r4, #0
 80155e2:	d151      	bne.n	8015688 <_strtod_l+0x380>
 80155e4:	2800      	cmp	r0, #0
 80155e6:	f47f aece 	bne.w	8015386 <_strtod_l+0x7e>
 80155ea:	9a06      	ldr	r2, [sp, #24]
 80155ec:	2a00      	cmp	r2, #0
 80155ee:	f47f aeca 	bne.w	8015386 <_strtod_l+0x7e>
 80155f2:	9a04      	ldr	r2, [sp, #16]
 80155f4:	2a00      	cmp	r2, #0
 80155f6:	f47f aee4 	bne.w	80153c2 <_strtod_l+0xba>
 80155fa:	2b4e      	cmp	r3, #78	; 0x4e
 80155fc:	d027      	beq.n	801564e <_strtod_l+0x346>
 80155fe:	dc21      	bgt.n	8015644 <_strtod_l+0x33c>
 8015600:	2b49      	cmp	r3, #73	; 0x49
 8015602:	f47f aede 	bne.w	80153c2 <_strtod_l+0xba>
 8015606:	49a0      	ldr	r1, [pc, #640]	; (8015888 <_strtod_l+0x580>)
 8015608:	a81b      	add	r0, sp, #108	; 0x6c
 801560a:	f001 fdf7 	bl	80171fc <__match>
 801560e:	2800      	cmp	r0, #0
 8015610:	f43f aed7 	beq.w	80153c2 <_strtod_l+0xba>
 8015614:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8015616:	499d      	ldr	r1, [pc, #628]	; (801588c <_strtod_l+0x584>)
 8015618:	3b01      	subs	r3, #1
 801561a:	a81b      	add	r0, sp, #108	; 0x6c
 801561c:	931b      	str	r3, [sp, #108]	; 0x6c
 801561e:	f001 fded 	bl	80171fc <__match>
 8015622:	b910      	cbnz	r0, 801562a <_strtod_l+0x322>
 8015624:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8015626:	3301      	adds	r3, #1
 8015628:	931b      	str	r3, [sp, #108]	; 0x6c
 801562a:	f8df b274 	ldr.w	fp, [pc, #628]	; 80158a0 <_strtod_l+0x598>
 801562e:	f04f 0a00 	mov.w	sl, #0
 8015632:	e6a8      	b.n	8015386 <_strtod_l+0x7e>
 8015634:	210a      	movs	r1, #10
 8015636:	fb01 3e0e 	mla	lr, r1, lr, r3
 801563a:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 801563e:	e7b8      	b.n	80155b2 <_strtod_l+0x2aa>
 8015640:	46be      	mov	lr, r7
 8015642:	e7c8      	b.n	80155d6 <_strtod_l+0x2ce>
 8015644:	2b69      	cmp	r3, #105	; 0x69
 8015646:	d0de      	beq.n	8015606 <_strtod_l+0x2fe>
 8015648:	2b6e      	cmp	r3, #110	; 0x6e
 801564a:	f47f aeba 	bne.w	80153c2 <_strtod_l+0xba>
 801564e:	4990      	ldr	r1, [pc, #576]	; (8015890 <_strtod_l+0x588>)
 8015650:	a81b      	add	r0, sp, #108	; 0x6c
 8015652:	f001 fdd3 	bl	80171fc <__match>
 8015656:	2800      	cmp	r0, #0
 8015658:	f43f aeb3 	beq.w	80153c2 <_strtod_l+0xba>
 801565c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801565e:	781b      	ldrb	r3, [r3, #0]
 8015660:	2b28      	cmp	r3, #40	; 0x28
 8015662:	d10e      	bne.n	8015682 <_strtod_l+0x37a>
 8015664:	aa1e      	add	r2, sp, #120	; 0x78
 8015666:	498b      	ldr	r1, [pc, #556]	; (8015894 <_strtod_l+0x58c>)
 8015668:	a81b      	add	r0, sp, #108	; 0x6c
 801566a:	f001 fddb 	bl	8017224 <__hexnan>
 801566e:	2805      	cmp	r0, #5
 8015670:	d107      	bne.n	8015682 <_strtod_l+0x37a>
 8015672:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8015674:	f8dd a078 	ldr.w	sl, [sp, #120]	; 0x78
 8015678:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 801567c:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8015680:	e681      	b.n	8015386 <_strtod_l+0x7e>
 8015682:	f8df b224 	ldr.w	fp, [pc, #548]	; 80158a8 <_strtod_l+0x5a0>
 8015686:	e7d2      	b.n	801562e <_strtod_l+0x326>
 8015688:	ebae 0302 	sub.w	r3, lr, r2
 801568c:	9306      	str	r3, [sp, #24]
 801568e:	9b05      	ldr	r3, [sp, #20]
 8015690:	9807      	ldr	r0, [sp, #28]
 8015692:	2b00      	cmp	r3, #0
 8015694:	bf08      	it	eq
 8015696:	4623      	moveq	r3, r4
 8015698:	2c10      	cmp	r4, #16
 801569a:	9305      	str	r3, [sp, #20]
 801569c:	46a0      	mov	r8, r4
 801569e:	bfa8      	it	ge
 80156a0:	f04f 0810 	movge.w	r8, #16
 80156a4:	f7ea ff46 	bl	8000534 <__aeabi_ui2d>
 80156a8:	2c09      	cmp	r4, #9
 80156aa:	4682      	mov	sl, r0
 80156ac:	468b      	mov	fp, r1
 80156ae:	dc13      	bgt.n	80156d8 <_strtod_l+0x3d0>
 80156b0:	9b06      	ldr	r3, [sp, #24]
 80156b2:	2b00      	cmp	r3, #0
 80156b4:	f43f ae67 	beq.w	8015386 <_strtod_l+0x7e>
 80156b8:	9b06      	ldr	r3, [sp, #24]
 80156ba:	dd7a      	ble.n	80157b2 <_strtod_l+0x4aa>
 80156bc:	2b16      	cmp	r3, #22
 80156be:	dc61      	bgt.n	8015784 <_strtod_l+0x47c>
 80156c0:	4a75      	ldr	r2, [pc, #468]	; (8015898 <_strtod_l+0x590>)
 80156c2:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
 80156c6:	e9de 0100 	ldrd	r0, r1, [lr]
 80156ca:	4652      	mov	r2, sl
 80156cc:	465b      	mov	r3, fp
 80156ce:	f7ea ffab 	bl	8000628 <__aeabi_dmul>
 80156d2:	4682      	mov	sl, r0
 80156d4:	468b      	mov	fp, r1
 80156d6:	e656      	b.n	8015386 <_strtod_l+0x7e>
 80156d8:	4b6f      	ldr	r3, [pc, #444]	; (8015898 <_strtod_l+0x590>)
 80156da:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 80156de:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 80156e2:	f7ea ffa1 	bl	8000628 <__aeabi_dmul>
 80156e6:	4606      	mov	r6, r0
 80156e8:	4628      	mov	r0, r5
 80156ea:	460f      	mov	r7, r1
 80156ec:	f7ea ff22 	bl	8000534 <__aeabi_ui2d>
 80156f0:	4602      	mov	r2, r0
 80156f2:	460b      	mov	r3, r1
 80156f4:	4630      	mov	r0, r6
 80156f6:	4639      	mov	r1, r7
 80156f8:	f7ea fde0 	bl	80002bc <__adddf3>
 80156fc:	2c0f      	cmp	r4, #15
 80156fe:	4682      	mov	sl, r0
 8015700:	468b      	mov	fp, r1
 8015702:	ddd5      	ble.n	80156b0 <_strtod_l+0x3a8>
 8015704:	9b06      	ldr	r3, [sp, #24]
 8015706:	eba4 0808 	sub.w	r8, r4, r8
 801570a:	4498      	add	r8, r3
 801570c:	f1b8 0f00 	cmp.w	r8, #0
 8015710:	f340 8096 	ble.w	8015840 <_strtod_l+0x538>
 8015714:	f018 030f 	ands.w	r3, r8, #15
 8015718:	d00a      	beq.n	8015730 <_strtod_l+0x428>
 801571a:	495f      	ldr	r1, [pc, #380]	; (8015898 <_strtod_l+0x590>)
 801571c:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8015720:	4652      	mov	r2, sl
 8015722:	465b      	mov	r3, fp
 8015724:	e9d1 0100 	ldrd	r0, r1, [r1]
 8015728:	f7ea ff7e 	bl	8000628 <__aeabi_dmul>
 801572c:	4682      	mov	sl, r0
 801572e:	468b      	mov	fp, r1
 8015730:	f038 080f 	bics.w	r8, r8, #15
 8015734:	d073      	beq.n	801581e <_strtod_l+0x516>
 8015736:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 801573a:	dd47      	ble.n	80157cc <_strtod_l+0x4c4>
 801573c:	2400      	movs	r4, #0
 801573e:	46a0      	mov	r8, r4
 8015740:	9407      	str	r4, [sp, #28]
 8015742:	9405      	str	r4, [sp, #20]
 8015744:	2322      	movs	r3, #34	; 0x22
 8015746:	f8df b158 	ldr.w	fp, [pc, #344]	; 80158a0 <_strtod_l+0x598>
 801574a:	f8c9 3000 	str.w	r3, [r9]
 801574e:	f04f 0a00 	mov.w	sl, #0
 8015752:	9b07      	ldr	r3, [sp, #28]
 8015754:	2b00      	cmp	r3, #0
 8015756:	f43f ae16 	beq.w	8015386 <_strtod_l+0x7e>
 801575a:	991c      	ldr	r1, [sp, #112]	; 0x70
 801575c:	4648      	mov	r0, r9
 801575e:	f001 fe6c 	bl	801743a <_Bfree>
 8015762:	9905      	ldr	r1, [sp, #20]
 8015764:	4648      	mov	r0, r9
 8015766:	f001 fe68 	bl	801743a <_Bfree>
 801576a:	4641      	mov	r1, r8
 801576c:	4648      	mov	r0, r9
 801576e:	f001 fe64 	bl	801743a <_Bfree>
 8015772:	9907      	ldr	r1, [sp, #28]
 8015774:	4648      	mov	r0, r9
 8015776:	f001 fe60 	bl	801743a <_Bfree>
 801577a:	4621      	mov	r1, r4
 801577c:	4648      	mov	r0, r9
 801577e:	f001 fe5c 	bl	801743a <_Bfree>
 8015782:	e600      	b.n	8015386 <_strtod_l+0x7e>
 8015784:	9a06      	ldr	r2, [sp, #24]
 8015786:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 801578a:	4293      	cmp	r3, r2
 801578c:	dbba      	blt.n	8015704 <_strtod_l+0x3fc>
 801578e:	4d42      	ldr	r5, [pc, #264]	; (8015898 <_strtod_l+0x590>)
 8015790:	f1c4 040f 	rsb	r4, r4, #15
 8015794:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 8015798:	4652      	mov	r2, sl
 801579a:	465b      	mov	r3, fp
 801579c:	e9d1 0100 	ldrd	r0, r1, [r1]
 80157a0:	f7ea ff42 	bl	8000628 <__aeabi_dmul>
 80157a4:	9b06      	ldr	r3, [sp, #24]
 80157a6:	1b1c      	subs	r4, r3, r4
 80157a8:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 80157ac:	e9d5 2300 	ldrd	r2, r3, [r5]
 80157b0:	e78d      	b.n	80156ce <_strtod_l+0x3c6>
 80157b2:	f113 0f16 	cmn.w	r3, #22
 80157b6:	dba5      	blt.n	8015704 <_strtod_l+0x3fc>
 80157b8:	4a37      	ldr	r2, [pc, #220]	; (8015898 <_strtod_l+0x590>)
 80157ba:	eba2 02c3 	sub.w	r2, r2, r3, lsl #3
 80157be:	e9d2 2300 	ldrd	r2, r3, [r2]
 80157c2:	4650      	mov	r0, sl
 80157c4:	4659      	mov	r1, fp
 80157c6:	f7eb f859 	bl	800087c <__aeabi_ddiv>
 80157ca:	e782      	b.n	80156d2 <_strtod_l+0x3ca>
 80157cc:	2300      	movs	r3, #0
 80157ce:	4e33      	ldr	r6, [pc, #204]	; (801589c <_strtod_l+0x594>)
 80157d0:	ea4f 1828 	mov.w	r8, r8, asr #4
 80157d4:	4650      	mov	r0, sl
 80157d6:	4659      	mov	r1, fp
 80157d8:	461d      	mov	r5, r3
 80157da:	f1b8 0f01 	cmp.w	r8, #1
 80157de:	dc21      	bgt.n	8015824 <_strtod_l+0x51c>
 80157e0:	b10b      	cbz	r3, 80157e6 <_strtod_l+0x4de>
 80157e2:	4682      	mov	sl, r0
 80157e4:	468b      	mov	fp, r1
 80157e6:	4b2d      	ldr	r3, [pc, #180]	; (801589c <_strtod_l+0x594>)
 80157e8:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 80157ec:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 80157f0:	4652      	mov	r2, sl
 80157f2:	465b      	mov	r3, fp
 80157f4:	e9d5 0100 	ldrd	r0, r1, [r5]
 80157f8:	f7ea ff16 	bl	8000628 <__aeabi_dmul>
 80157fc:	4b28      	ldr	r3, [pc, #160]	; (80158a0 <_strtod_l+0x598>)
 80157fe:	460a      	mov	r2, r1
 8015800:	400b      	ands	r3, r1
 8015802:	4928      	ldr	r1, [pc, #160]	; (80158a4 <_strtod_l+0x59c>)
 8015804:	428b      	cmp	r3, r1
 8015806:	4682      	mov	sl, r0
 8015808:	d898      	bhi.n	801573c <_strtod_l+0x434>
 801580a:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 801580e:	428b      	cmp	r3, r1
 8015810:	bf86      	itte	hi
 8015812:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 80158ac <_strtod_l+0x5a4>
 8015816:	f04f 3aff 	movhi.w	sl, #4294967295
 801581a:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 801581e:	2300      	movs	r3, #0
 8015820:	9304      	str	r3, [sp, #16]
 8015822:	e077      	b.n	8015914 <_strtod_l+0x60c>
 8015824:	f018 0f01 	tst.w	r8, #1
 8015828:	d006      	beq.n	8015838 <_strtod_l+0x530>
 801582a:	eb06 03c5 	add.w	r3, r6, r5, lsl #3
 801582e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015832:	f7ea fef9 	bl	8000628 <__aeabi_dmul>
 8015836:	2301      	movs	r3, #1
 8015838:	3501      	adds	r5, #1
 801583a:	ea4f 0868 	mov.w	r8, r8, asr #1
 801583e:	e7cc      	b.n	80157da <_strtod_l+0x4d2>
 8015840:	d0ed      	beq.n	801581e <_strtod_l+0x516>
 8015842:	f1c8 0800 	rsb	r8, r8, #0
 8015846:	f018 020f 	ands.w	r2, r8, #15
 801584a:	d00a      	beq.n	8015862 <_strtod_l+0x55a>
 801584c:	4b12      	ldr	r3, [pc, #72]	; (8015898 <_strtod_l+0x590>)
 801584e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8015852:	4650      	mov	r0, sl
 8015854:	4659      	mov	r1, fp
 8015856:	e9d3 2300 	ldrd	r2, r3, [r3]
 801585a:	f7eb f80f 	bl	800087c <__aeabi_ddiv>
 801585e:	4682      	mov	sl, r0
 8015860:	468b      	mov	fp, r1
 8015862:	ea5f 1828 	movs.w	r8, r8, asr #4
 8015866:	d0da      	beq.n	801581e <_strtod_l+0x516>
 8015868:	f1b8 0f1f 	cmp.w	r8, #31
 801586c:	dd20      	ble.n	80158b0 <_strtod_l+0x5a8>
 801586e:	2400      	movs	r4, #0
 8015870:	46a0      	mov	r8, r4
 8015872:	9407      	str	r4, [sp, #28]
 8015874:	9405      	str	r4, [sp, #20]
 8015876:	2322      	movs	r3, #34	; 0x22
 8015878:	f04f 0a00 	mov.w	sl, #0
 801587c:	f04f 0b00 	mov.w	fp, #0
 8015880:	f8c9 3000 	str.w	r3, [r9]
 8015884:	e765      	b.n	8015752 <_strtod_l+0x44a>
 8015886:	bf00      	nop
 8015888:	08018de9 	.word	0x08018de9
 801588c:	08018e73 	.word	0x08018e73
 8015890:	08018df1 	.word	0x08018df1
 8015894:	08018e30 	.word	0x08018e30
 8015898:	08018eb0 	.word	0x08018eb0
 801589c:	08018e88 	.word	0x08018e88
 80158a0:	7ff00000 	.word	0x7ff00000
 80158a4:	7ca00000 	.word	0x7ca00000
 80158a8:	fff80000 	.word	0xfff80000
 80158ac:	7fefffff 	.word	0x7fefffff
 80158b0:	f018 0310 	ands.w	r3, r8, #16
 80158b4:	bf18      	it	ne
 80158b6:	236a      	movne	r3, #106	; 0x6a
 80158b8:	4da0      	ldr	r5, [pc, #640]	; (8015b3c <_strtod_l+0x834>)
 80158ba:	9304      	str	r3, [sp, #16]
 80158bc:	4650      	mov	r0, sl
 80158be:	4659      	mov	r1, fp
 80158c0:	2300      	movs	r3, #0
 80158c2:	f1b8 0f00 	cmp.w	r8, #0
 80158c6:	f300 810a 	bgt.w	8015ade <_strtod_l+0x7d6>
 80158ca:	b10b      	cbz	r3, 80158d0 <_strtod_l+0x5c8>
 80158cc:	4682      	mov	sl, r0
 80158ce:	468b      	mov	fp, r1
 80158d0:	9b04      	ldr	r3, [sp, #16]
 80158d2:	b1bb      	cbz	r3, 8015904 <_strtod_l+0x5fc>
 80158d4:	f3cb 530a 	ubfx	r3, fp, #20, #11
 80158d8:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80158dc:	2b00      	cmp	r3, #0
 80158de:	4659      	mov	r1, fp
 80158e0:	dd10      	ble.n	8015904 <_strtod_l+0x5fc>
 80158e2:	2b1f      	cmp	r3, #31
 80158e4:	f340 8107 	ble.w	8015af6 <_strtod_l+0x7ee>
 80158e8:	2b34      	cmp	r3, #52	; 0x34
 80158ea:	bfde      	ittt	le
 80158ec:	3b20      	suble	r3, #32
 80158ee:	f04f 32ff 	movle.w	r2, #4294967295
 80158f2:	fa02 f303 	lslle.w	r3, r2, r3
 80158f6:	f04f 0a00 	mov.w	sl, #0
 80158fa:	bfcc      	ite	gt
 80158fc:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8015900:	ea03 0b01 	andle.w	fp, r3, r1
 8015904:	2200      	movs	r2, #0
 8015906:	2300      	movs	r3, #0
 8015908:	4650      	mov	r0, sl
 801590a:	4659      	mov	r1, fp
 801590c:	f7eb f8f4 	bl	8000af8 <__aeabi_dcmpeq>
 8015910:	2800      	cmp	r0, #0
 8015912:	d1ac      	bne.n	801586e <_strtod_l+0x566>
 8015914:	9b07      	ldr	r3, [sp, #28]
 8015916:	9300      	str	r3, [sp, #0]
 8015918:	9a05      	ldr	r2, [sp, #20]
 801591a:	9908      	ldr	r1, [sp, #32]
 801591c:	4623      	mov	r3, r4
 801591e:	4648      	mov	r0, r9
 8015920:	f001 fddd 	bl	80174de <__s2b>
 8015924:	9007      	str	r0, [sp, #28]
 8015926:	2800      	cmp	r0, #0
 8015928:	f43f af08 	beq.w	801573c <_strtod_l+0x434>
 801592c:	9a06      	ldr	r2, [sp, #24]
 801592e:	9b06      	ldr	r3, [sp, #24]
 8015930:	2a00      	cmp	r2, #0
 8015932:	f1c3 0300 	rsb	r3, r3, #0
 8015936:	bfa8      	it	ge
 8015938:	2300      	movge	r3, #0
 801593a:	930e      	str	r3, [sp, #56]	; 0x38
 801593c:	2400      	movs	r4, #0
 801593e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8015942:	9316      	str	r3, [sp, #88]	; 0x58
 8015944:	46a0      	mov	r8, r4
 8015946:	9b07      	ldr	r3, [sp, #28]
 8015948:	4648      	mov	r0, r9
 801594a:	6859      	ldr	r1, [r3, #4]
 801594c:	f001 fd41 	bl	80173d2 <_Balloc>
 8015950:	9005      	str	r0, [sp, #20]
 8015952:	2800      	cmp	r0, #0
 8015954:	f43f aef6 	beq.w	8015744 <_strtod_l+0x43c>
 8015958:	9b07      	ldr	r3, [sp, #28]
 801595a:	691a      	ldr	r2, [r3, #16]
 801595c:	3202      	adds	r2, #2
 801595e:	f103 010c 	add.w	r1, r3, #12
 8015962:	0092      	lsls	r2, r2, #2
 8015964:	300c      	adds	r0, #12
 8015966:	f001 fd29 	bl	80173bc <memcpy>
 801596a:	aa1e      	add	r2, sp, #120	; 0x78
 801596c:	a91d      	add	r1, sp, #116	; 0x74
 801596e:	ec4b ab10 	vmov	d0, sl, fp
 8015972:	4648      	mov	r0, r9
 8015974:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8015978:	f002 f86c 	bl	8017a54 <__d2b>
 801597c:	901c      	str	r0, [sp, #112]	; 0x70
 801597e:	2800      	cmp	r0, #0
 8015980:	f43f aee0 	beq.w	8015744 <_strtod_l+0x43c>
 8015984:	2101      	movs	r1, #1
 8015986:	4648      	mov	r0, r9
 8015988:	f001 fe35 	bl	80175f6 <__i2b>
 801598c:	4680      	mov	r8, r0
 801598e:	2800      	cmp	r0, #0
 8015990:	f43f aed8 	beq.w	8015744 <_strtod_l+0x43c>
 8015994:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 8015996:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8015998:	2e00      	cmp	r6, #0
 801599a:	bfab      	itete	ge
 801599c:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 801599e:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 80159a0:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 80159a2:	9f0e      	ldrlt	r7, [sp, #56]	; 0x38
 80159a4:	bfac      	ite	ge
 80159a6:	18f7      	addge	r7, r6, r3
 80159a8:	1b9d      	sublt	r5, r3, r6
 80159aa:	9b04      	ldr	r3, [sp, #16]
 80159ac:	1af6      	subs	r6, r6, r3
 80159ae:	4416      	add	r6, r2
 80159b0:	4b63      	ldr	r3, [pc, #396]	; (8015b40 <_strtod_l+0x838>)
 80159b2:	3e01      	subs	r6, #1
 80159b4:	429e      	cmp	r6, r3
 80159b6:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 80159ba:	f280 80af 	bge.w	8015b1c <_strtod_l+0x814>
 80159be:	1b9b      	subs	r3, r3, r6
 80159c0:	2b1f      	cmp	r3, #31
 80159c2:	eba2 0203 	sub.w	r2, r2, r3
 80159c6:	f04f 0101 	mov.w	r1, #1
 80159ca:	f300 809b 	bgt.w	8015b04 <_strtod_l+0x7fc>
 80159ce:	fa01 f303 	lsl.w	r3, r1, r3
 80159d2:	930f      	str	r3, [sp, #60]	; 0x3c
 80159d4:	2300      	movs	r3, #0
 80159d6:	930a      	str	r3, [sp, #40]	; 0x28
 80159d8:	18be      	adds	r6, r7, r2
 80159da:	9b04      	ldr	r3, [sp, #16]
 80159dc:	42b7      	cmp	r7, r6
 80159de:	4415      	add	r5, r2
 80159e0:	441d      	add	r5, r3
 80159e2:	463b      	mov	r3, r7
 80159e4:	bfa8      	it	ge
 80159e6:	4633      	movge	r3, r6
 80159e8:	42ab      	cmp	r3, r5
 80159ea:	bfa8      	it	ge
 80159ec:	462b      	movge	r3, r5
 80159ee:	2b00      	cmp	r3, #0
 80159f0:	bfc2      	ittt	gt
 80159f2:	1af6      	subgt	r6, r6, r3
 80159f4:	1aed      	subgt	r5, r5, r3
 80159f6:	1aff      	subgt	r7, r7, r3
 80159f8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80159fa:	b1bb      	cbz	r3, 8015a2c <_strtod_l+0x724>
 80159fc:	4641      	mov	r1, r8
 80159fe:	461a      	mov	r2, r3
 8015a00:	4648      	mov	r0, r9
 8015a02:	f001 fe97 	bl	8017734 <__pow5mult>
 8015a06:	4680      	mov	r8, r0
 8015a08:	2800      	cmp	r0, #0
 8015a0a:	f43f ae9b 	beq.w	8015744 <_strtod_l+0x43c>
 8015a0e:	4601      	mov	r1, r0
 8015a10:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8015a12:	4648      	mov	r0, r9
 8015a14:	f001 fdf8 	bl	8017608 <__multiply>
 8015a18:	900c      	str	r0, [sp, #48]	; 0x30
 8015a1a:	2800      	cmp	r0, #0
 8015a1c:	f43f ae92 	beq.w	8015744 <_strtod_l+0x43c>
 8015a20:	991c      	ldr	r1, [sp, #112]	; 0x70
 8015a22:	4648      	mov	r0, r9
 8015a24:	f001 fd09 	bl	801743a <_Bfree>
 8015a28:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8015a2a:	931c      	str	r3, [sp, #112]	; 0x70
 8015a2c:	2e00      	cmp	r6, #0
 8015a2e:	dc7a      	bgt.n	8015b26 <_strtod_l+0x81e>
 8015a30:	9b06      	ldr	r3, [sp, #24]
 8015a32:	2b00      	cmp	r3, #0
 8015a34:	dd08      	ble.n	8015a48 <_strtod_l+0x740>
 8015a36:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8015a38:	9905      	ldr	r1, [sp, #20]
 8015a3a:	4648      	mov	r0, r9
 8015a3c:	f001 fe7a 	bl	8017734 <__pow5mult>
 8015a40:	9005      	str	r0, [sp, #20]
 8015a42:	2800      	cmp	r0, #0
 8015a44:	f43f ae7e 	beq.w	8015744 <_strtod_l+0x43c>
 8015a48:	2d00      	cmp	r5, #0
 8015a4a:	dd08      	ble.n	8015a5e <_strtod_l+0x756>
 8015a4c:	462a      	mov	r2, r5
 8015a4e:	9905      	ldr	r1, [sp, #20]
 8015a50:	4648      	mov	r0, r9
 8015a52:	f001 febd 	bl	80177d0 <__lshift>
 8015a56:	9005      	str	r0, [sp, #20]
 8015a58:	2800      	cmp	r0, #0
 8015a5a:	f43f ae73 	beq.w	8015744 <_strtod_l+0x43c>
 8015a5e:	2f00      	cmp	r7, #0
 8015a60:	dd08      	ble.n	8015a74 <_strtod_l+0x76c>
 8015a62:	4641      	mov	r1, r8
 8015a64:	463a      	mov	r2, r7
 8015a66:	4648      	mov	r0, r9
 8015a68:	f001 feb2 	bl	80177d0 <__lshift>
 8015a6c:	4680      	mov	r8, r0
 8015a6e:	2800      	cmp	r0, #0
 8015a70:	f43f ae68 	beq.w	8015744 <_strtod_l+0x43c>
 8015a74:	9a05      	ldr	r2, [sp, #20]
 8015a76:	991c      	ldr	r1, [sp, #112]	; 0x70
 8015a78:	4648      	mov	r0, r9
 8015a7a:	f001 ff17 	bl	80178ac <__mdiff>
 8015a7e:	4604      	mov	r4, r0
 8015a80:	2800      	cmp	r0, #0
 8015a82:	f43f ae5f 	beq.w	8015744 <_strtod_l+0x43c>
 8015a86:	68c3      	ldr	r3, [r0, #12]
 8015a88:	930c      	str	r3, [sp, #48]	; 0x30
 8015a8a:	2300      	movs	r3, #0
 8015a8c:	60c3      	str	r3, [r0, #12]
 8015a8e:	4641      	mov	r1, r8
 8015a90:	f001 fef2 	bl	8017878 <__mcmp>
 8015a94:	2800      	cmp	r0, #0
 8015a96:	da55      	bge.n	8015b44 <_strtod_l+0x83c>
 8015a98:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8015a9a:	b9e3      	cbnz	r3, 8015ad6 <_strtod_l+0x7ce>
 8015a9c:	f1ba 0f00 	cmp.w	sl, #0
 8015aa0:	d119      	bne.n	8015ad6 <_strtod_l+0x7ce>
 8015aa2:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8015aa6:	b9b3      	cbnz	r3, 8015ad6 <_strtod_l+0x7ce>
 8015aa8:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8015aac:	0d1b      	lsrs	r3, r3, #20
 8015aae:	051b      	lsls	r3, r3, #20
 8015ab0:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8015ab4:	d90f      	bls.n	8015ad6 <_strtod_l+0x7ce>
 8015ab6:	6963      	ldr	r3, [r4, #20]
 8015ab8:	b913      	cbnz	r3, 8015ac0 <_strtod_l+0x7b8>
 8015aba:	6923      	ldr	r3, [r4, #16]
 8015abc:	2b01      	cmp	r3, #1
 8015abe:	dd0a      	ble.n	8015ad6 <_strtod_l+0x7ce>
 8015ac0:	4621      	mov	r1, r4
 8015ac2:	2201      	movs	r2, #1
 8015ac4:	4648      	mov	r0, r9
 8015ac6:	f001 fe83 	bl	80177d0 <__lshift>
 8015aca:	4641      	mov	r1, r8
 8015acc:	4604      	mov	r4, r0
 8015ace:	f001 fed3 	bl	8017878 <__mcmp>
 8015ad2:	2800      	cmp	r0, #0
 8015ad4:	dc67      	bgt.n	8015ba6 <_strtod_l+0x89e>
 8015ad6:	9b04      	ldr	r3, [sp, #16]
 8015ad8:	2b00      	cmp	r3, #0
 8015ada:	d171      	bne.n	8015bc0 <_strtod_l+0x8b8>
 8015adc:	e63d      	b.n	801575a <_strtod_l+0x452>
 8015ade:	f018 0f01 	tst.w	r8, #1
 8015ae2:	d004      	beq.n	8015aee <_strtod_l+0x7e6>
 8015ae4:	e9d5 2300 	ldrd	r2, r3, [r5]
 8015ae8:	f7ea fd9e 	bl	8000628 <__aeabi_dmul>
 8015aec:	2301      	movs	r3, #1
 8015aee:	ea4f 0868 	mov.w	r8, r8, asr #1
 8015af2:	3508      	adds	r5, #8
 8015af4:	e6e5      	b.n	80158c2 <_strtod_l+0x5ba>
 8015af6:	f04f 32ff 	mov.w	r2, #4294967295
 8015afa:	fa02 f303 	lsl.w	r3, r2, r3
 8015afe:	ea03 0a0a 	and.w	sl, r3, sl
 8015b02:	e6ff      	b.n	8015904 <_strtod_l+0x5fc>
 8015b04:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 8015b08:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 8015b0c:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 8015b10:	36e2      	adds	r6, #226	; 0xe2
 8015b12:	fa01 f306 	lsl.w	r3, r1, r6
 8015b16:	930a      	str	r3, [sp, #40]	; 0x28
 8015b18:	910f      	str	r1, [sp, #60]	; 0x3c
 8015b1a:	e75d      	b.n	80159d8 <_strtod_l+0x6d0>
 8015b1c:	2300      	movs	r3, #0
 8015b1e:	930a      	str	r3, [sp, #40]	; 0x28
 8015b20:	2301      	movs	r3, #1
 8015b22:	930f      	str	r3, [sp, #60]	; 0x3c
 8015b24:	e758      	b.n	80159d8 <_strtod_l+0x6d0>
 8015b26:	4632      	mov	r2, r6
 8015b28:	991c      	ldr	r1, [sp, #112]	; 0x70
 8015b2a:	4648      	mov	r0, r9
 8015b2c:	f001 fe50 	bl	80177d0 <__lshift>
 8015b30:	901c      	str	r0, [sp, #112]	; 0x70
 8015b32:	2800      	cmp	r0, #0
 8015b34:	f47f af7c 	bne.w	8015a30 <_strtod_l+0x728>
 8015b38:	e604      	b.n	8015744 <_strtod_l+0x43c>
 8015b3a:	bf00      	nop
 8015b3c:	08018e48 	.word	0x08018e48
 8015b40:	fffffc02 	.word	0xfffffc02
 8015b44:	465d      	mov	r5, fp
 8015b46:	f040 8086 	bne.w	8015c56 <_strtod_l+0x94e>
 8015b4a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8015b4c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8015b50:	b32a      	cbz	r2, 8015b9e <_strtod_l+0x896>
 8015b52:	4aaf      	ldr	r2, [pc, #700]	; (8015e10 <_strtod_l+0xb08>)
 8015b54:	4293      	cmp	r3, r2
 8015b56:	d153      	bne.n	8015c00 <_strtod_l+0x8f8>
 8015b58:	9b04      	ldr	r3, [sp, #16]
 8015b5a:	4650      	mov	r0, sl
 8015b5c:	b1d3      	cbz	r3, 8015b94 <_strtod_l+0x88c>
 8015b5e:	4aad      	ldr	r2, [pc, #692]	; (8015e14 <_strtod_l+0xb0c>)
 8015b60:	402a      	ands	r2, r5
 8015b62:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 8015b66:	f04f 31ff 	mov.w	r1, #4294967295
 8015b6a:	d816      	bhi.n	8015b9a <_strtod_l+0x892>
 8015b6c:	0d12      	lsrs	r2, r2, #20
 8015b6e:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8015b72:	fa01 f303 	lsl.w	r3, r1, r3
 8015b76:	4298      	cmp	r0, r3
 8015b78:	d142      	bne.n	8015c00 <_strtod_l+0x8f8>
 8015b7a:	4ba7      	ldr	r3, [pc, #668]	; (8015e18 <_strtod_l+0xb10>)
 8015b7c:	429d      	cmp	r5, r3
 8015b7e:	d102      	bne.n	8015b86 <_strtod_l+0x87e>
 8015b80:	3001      	adds	r0, #1
 8015b82:	f43f addf 	beq.w	8015744 <_strtod_l+0x43c>
 8015b86:	4ba3      	ldr	r3, [pc, #652]	; (8015e14 <_strtod_l+0xb0c>)
 8015b88:	402b      	ands	r3, r5
 8015b8a:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8015b8e:	f04f 0a00 	mov.w	sl, #0
 8015b92:	e7a0      	b.n	8015ad6 <_strtod_l+0x7ce>
 8015b94:	f04f 33ff 	mov.w	r3, #4294967295
 8015b98:	e7ed      	b.n	8015b76 <_strtod_l+0x86e>
 8015b9a:	460b      	mov	r3, r1
 8015b9c:	e7eb      	b.n	8015b76 <_strtod_l+0x86e>
 8015b9e:	bb7b      	cbnz	r3, 8015c00 <_strtod_l+0x8f8>
 8015ba0:	f1ba 0f00 	cmp.w	sl, #0
 8015ba4:	d12c      	bne.n	8015c00 <_strtod_l+0x8f8>
 8015ba6:	9904      	ldr	r1, [sp, #16]
 8015ba8:	4a9a      	ldr	r2, [pc, #616]	; (8015e14 <_strtod_l+0xb0c>)
 8015baa:	465b      	mov	r3, fp
 8015bac:	b1f1      	cbz	r1, 8015bec <_strtod_l+0x8e4>
 8015bae:	ea02 010b 	and.w	r1, r2, fp
 8015bb2:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8015bb6:	dc19      	bgt.n	8015bec <_strtod_l+0x8e4>
 8015bb8:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8015bbc:	f77f ae5b 	ble.w	8015876 <_strtod_l+0x56e>
 8015bc0:	4a96      	ldr	r2, [pc, #600]	; (8015e1c <_strtod_l+0xb14>)
 8015bc2:	2300      	movs	r3, #0
 8015bc4:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 8015bc8:	4650      	mov	r0, sl
 8015bca:	4659      	mov	r1, fp
 8015bcc:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8015bd0:	f7ea fd2a 	bl	8000628 <__aeabi_dmul>
 8015bd4:	4682      	mov	sl, r0
 8015bd6:	468b      	mov	fp, r1
 8015bd8:	2900      	cmp	r1, #0
 8015bda:	f47f adbe 	bne.w	801575a <_strtod_l+0x452>
 8015bde:	2800      	cmp	r0, #0
 8015be0:	f47f adbb 	bne.w	801575a <_strtod_l+0x452>
 8015be4:	2322      	movs	r3, #34	; 0x22
 8015be6:	f8c9 3000 	str.w	r3, [r9]
 8015bea:	e5b6      	b.n	801575a <_strtod_l+0x452>
 8015bec:	4013      	ands	r3, r2
 8015bee:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8015bf2:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8015bf6:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8015bfa:	f04f 3aff 	mov.w	sl, #4294967295
 8015bfe:	e76a      	b.n	8015ad6 <_strtod_l+0x7ce>
 8015c00:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8015c02:	b193      	cbz	r3, 8015c2a <_strtod_l+0x922>
 8015c04:	422b      	tst	r3, r5
 8015c06:	f43f af66 	beq.w	8015ad6 <_strtod_l+0x7ce>
 8015c0a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8015c0c:	9a04      	ldr	r2, [sp, #16]
 8015c0e:	4650      	mov	r0, sl
 8015c10:	4659      	mov	r1, fp
 8015c12:	b173      	cbz	r3, 8015c32 <_strtod_l+0x92a>
 8015c14:	f7ff fb5a 	bl	80152cc <sulp>
 8015c18:	4602      	mov	r2, r0
 8015c1a:	460b      	mov	r3, r1
 8015c1c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8015c20:	f7ea fb4c 	bl	80002bc <__adddf3>
 8015c24:	4682      	mov	sl, r0
 8015c26:	468b      	mov	fp, r1
 8015c28:	e755      	b.n	8015ad6 <_strtod_l+0x7ce>
 8015c2a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8015c2c:	ea13 0f0a 	tst.w	r3, sl
 8015c30:	e7e9      	b.n	8015c06 <_strtod_l+0x8fe>
 8015c32:	f7ff fb4b 	bl	80152cc <sulp>
 8015c36:	4602      	mov	r2, r0
 8015c38:	460b      	mov	r3, r1
 8015c3a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8015c3e:	f7ea fb3b 	bl	80002b8 <__aeabi_dsub>
 8015c42:	2200      	movs	r2, #0
 8015c44:	2300      	movs	r3, #0
 8015c46:	4682      	mov	sl, r0
 8015c48:	468b      	mov	fp, r1
 8015c4a:	f7ea ff55 	bl	8000af8 <__aeabi_dcmpeq>
 8015c4e:	2800      	cmp	r0, #0
 8015c50:	f47f ae11 	bne.w	8015876 <_strtod_l+0x56e>
 8015c54:	e73f      	b.n	8015ad6 <_strtod_l+0x7ce>
 8015c56:	4641      	mov	r1, r8
 8015c58:	4620      	mov	r0, r4
 8015c5a:	f001 ff4a 	bl	8017af2 <__ratio>
 8015c5e:	ec57 6b10 	vmov	r6, r7, d0
 8015c62:	2200      	movs	r2, #0
 8015c64:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8015c68:	ee10 0a10 	vmov	r0, s0
 8015c6c:	4639      	mov	r1, r7
 8015c6e:	f7ea ff57 	bl	8000b20 <__aeabi_dcmple>
 8015c72:	2800      	cmp	r0, #0
 8015c74:	d077      	beq.n	8015d66 <_strtod_l+0xa5e>
 8015c76:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8015c78:	2b00      	cmp	r3, #0
 8015c7a:	d04a      	beq.n	8015d12 <_strtod_l+0xa0a>
 8015c7c:	4b68      	ldr	r3, [pc, #416]	; (8015e20 <_strtod_l+0xb18>)
 8015c7e:	2200      	movs	r2, #0
 8015c80:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8015c84:	4f66      	ldr	r7, [pc, #408]	; (8015e20 <_strtod_l+0xb18>)
 8015c86:	2600      	movs	r6, #0
 8015c88:	4b62      	ldr	r3, [pc, #392]	; (8015e14 <_strtod_l+0xb0c>)
 8015c8a:	402b      	ands	r3, r5
 8015c8c:	930f      	str	r3, [sp, #60]	; 0x3c
 8015c8e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8015c90:	4b64      	ldr	r3, [pc, #400]	; (8015e24 <_strtod_l+0xb1c>)
 8015c92:	429a      	cmp	r2, r3
 8015c94:	f040 80ce 	bne.w	8015e34 <_strtod_l+0xb2c>
 8015c98:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8015c9c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8015ca0:	f1a5 7b54 	sub.w	fp, r5, #55574528	; 0x3500000
 8015ca4:	ec4b ab10 	vmov	d0, sl, fp
 8015ca8:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 8015cac:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8015cb0:	f001 fe5a 	bl	8017968 <__ulp>
 8015cb4:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8015cb8:	ec53 2b10 	vmov	r2, r3, d0
 8015cbc:	f7ea fcb4 	bl	8000628 <__aeabi_dmul>
 8015cc0:	4652      	mov	r2, sl
 8015cc2:	465b      	mov	r3, fp
 8015cc4:	f7ea fafa 	bl	80002bc <__adddf3>
 8015cc8:	460b      	mov	r3, r1
 8015cca:	4952      	ldr	r1, [pc, #328]	; (8015e14 <_strtod_l+0xb0c>)
 8015ccc:	4a56      	ldr	r2, [pc, #344]	; (8015e28 <_strtod_l+0xb20>)
 8015cce:	4019      	ands	r1, r3
 8015cd0:	4291      	cmp	r1, r2
 8015cd2:	4682      	mov	sl, r0
 8015cd4:	d95b      	bls.n	8015d8e <_strtod_l+0xa86>
 8015cd6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015cd8:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8015cdc:	4293      	cmp	r3, r2
 8015cde:	d103      	bne.n	8015ce8 <_strtod_l+0x9e0>
 8015ce0:	9b08      	ldr	r3, [sp, #32]
 8015ce2:	3301      	adds	r3, #1
 8015ce4:	f43f ad2e 	beq.w	8015744 <_strtod_l+0x43c>
 8015ce8:	f8df b12c 	ldr.w	fp, [pc, #300]	; 8015e18 <_strtod_l+0xb10>
 8015cec:	f04f 3aff 	mov.w	sl, #4294967295
 8015cf0:	991c      	ldr	r1, [sp, #112]	; 0x70
 8015cf2:	4648      	mov	r0, r9
 8015cf4:	f001 fba1 	bl	801743a <_Bfree>
 8015cf8:	9905      	ldr	r1, [sp, #20]
 8015cfa:	4648      	mov	r0, r9
 8015cfc:	f001 fb9d 	bl	801743a <_Bfree>
 8015d00:	4641      	mov	r1, r8
 8015d02:	4648      	mov	r0, r9
 8015d04:	f001 fb99 	bl	801743a <_Bfree>
 8015d08:	4621      	mov	r1, r4
 8015d0a:	4648      	mov	r0, r9
 8015d0c:	f001 fb95 	bl	801743a <_Bfree>
 8015d10:	e619      	b.n	8015946 <_strtod_l+0x63e>
 8015d12:	f1ba 0f00 	cmp.w	sl, #0
 8015d16:	d11a      	bne.n	8015d4e <_strtod_l+0xa46>
 8015d18:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8015d1c:	b9eb      	cbnz	r3, 8015d5a <_strtod_l+0xa52>
 8015d1e:	2200      	movs	r2, #0
 8015d20:	4b3f      	ldr	r3, [pc, #252]	; (8015e20 <_strtod_l+0xb18>)
 8015d22:	4630      	mov	r0, r6
 8015d24:	4639      	mov	r1, r7
 8015d26:	f7ea fef1 	bl	8000b0c <__aeabi_dcmplt>
 8015d2a:	b9c8      	cbnz	r0, 8015d60 <_strtod_l+0xa58>
 8015d2c:	4630      	mov	r0, r6
 8015d2e:	4639      	mov	r1, r7
 8015d30:	2200      	movs	r2, #0
 8015d32:	4b3e      	ldr	r3, [pc, #248]	; (8015e2c <_strtod_l+0xb24>)
 8015d34:	f7ea fc78 	bl	8000628 <__aeabi_dmul>
 8015d38:	4606      	mov	r6, r0
 8015d3a:	460f      	mov	r7, r1
 8015d3c:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8015d40:	9618      	str	r6, [sp, #96]	; 0x60
 8015d42:	9319      	str	r3, [sp, #100]	; 0x64
 8015d44:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
 8015d48:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8015d4c:	e79c      	b.n	8015c88 <_strtod_l+0x980>
 8015d4e:	f1ba 0f01 	cmp.w	sl, #1
 8015d52:	d102      	bne.n	8015d5a <_strtod_l+0xa52>
 8015d54:	2d00      	cmp	r5, #0
 8015d56:	f43f ad8e 	beq.w	8015876 <_strtod_l+0x56e>
 8015d5a:	2200      	movs	r2, #0
 8015d5c:	4b34      	ldr	r3, [pc, #208]	; (8015e30 <_strtod_l+0xb28>)
 8015d5e:	e78f      	b.n	8015c80 <_strtod_l+0x978>
 8015d60:	2600      	movs	r6, #0
 8015d62:	4f32      	ldr	r7, [pc, #200]	; (8015e2c <_strtod_l+0xb24>)
 8015d64:	e7ea      	b.n	8015d3c <_strtod_l+0xa34>
 8015d66:	4b31      	ldr	r3, [pc, #196]	; (8015e2c <_strtod_l+0xb24>)
 8015d68:	4630      	mov	r0, r6
 8015d6a:	4639      	mov	r1, r7
 8015d6c:	2200      	movs	r2, #0
 8015d6e:	f7ea fc5b 	bl	8000628 <__aeabi_dmul>
 8015d72:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8015d74:	4606      	mov	r6, r0
 8015d76:	460f      	mov	r7, r1
 8015d78:	b933      	cbnz	r3, 8015d88 <_strtod_l+0xa80>
 8015d7a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8015d7e:	9010      	str	r0, [sp, #64]	; 0x40
 8015d80:	9311      	str	r3, [sp, #68]	; 0x44
 8015d82:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8015d86:	e7df      	b.n	8015d48 <_strtod_l+0xa40>
 8015d88:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 8015d8c:	e7f9      	b.n	8015d82 <_strtod_l+0xa7a>
 8015d8e:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8015d92:	9b04      	ldr	r3, [sp, #16]
 8015d94:	2b00      	cmp	r3, #0
 8015d96:	d1ab      	bne.n	8015cf0 <_strtod_l+0x9e8>
 8015d98:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8015d9c:	0d1b      	lsrs	r3, r3, #20
 8015d9e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8015da0:	051b      	lsls	r3, r3, #20
 8015da2:	429a      	cmp	r2, r3
 8015da4:	465d      	mov	r5, fp
 8015da6:	d1a3      	bne.n	8015cf0 <_strtod_l+0x9e8>
 8015da8:	4639      	mov	r1, r7
 8015daa:	4630      	mov	r0, r6
 8015dac:	f7ea feec 	bl	8000b88 <__aeabi_d2iz>
 8015db0:	f7ea fbd0 	bl	8000554 <__aeabi_i2d>
 8015db4:	460b      	mov	r3, r1
 8015db6:	4602      	mov	r2, r0
 8015db8:	4639      	mov	r1, r7
 8015dba:	4630      	mov	r0, r6
 8015dbc:	f7ea fa7c 	bl	80002b8 <__aeabi_dsub>
 8015dc0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8015dc2:	4606      	mov	r6, r0
 8015dc4:	460f      	mov	r7, r1
 8015dc6:	b933      	cbnz	r3, 8015dd6 <_strtod_l+0xace>
 8015dc8:	f1ba 0f00 	cmp.w	sl, #0
 8015dcc:	d103      	bne.n	8015dd6 <_strtod_l+0xace>
 8015dce:	f3cb 0513 	ubfx	r5, fp, #0, #20
 8015dd2:	2d00      	cmp	r5, #0
 8015dd4:	d06d      	beq.n	8015eb2 <_strtod_l+0xbaa>
 8015dd6:	a30a      	add	r3, pc, #40	; (adr r3, 8015e00 <_strtod_l+0xaf8>)
 8015dd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015ddc:	4630      	mov	r0, r6
 8015dde:	4639      	mov	r1, r7
 8015de0:	f7ea fe94 	bl	8000b0c <__aeabi_dcmplt>
 8015de4:	2800      	cmp	r0, #0
 8015de6:	f47f acb8 	bne.w	801575a <_strtod_l+0x452>
 8015dea:	a307      	add	r3, pc, #28	; (adr r3, 8015e08 <_strtod_l+0xb00>)
 8015dec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015df0:	4630      	mov	r0, r6
 8015df2:	4639      	mov	r1, r7
 8015df4:	f7ea fea8 	bl	8000b48 <__aeabi_dcmpgt>
 8015df8:	2800      	cmp	r0, #0
 8015dfa:	f43f af79 	beq.w	8015cf0 <_strtod_l+0x9e8>
 8015dfe:	e4ac      	b.n	801575a <_strtod_l+0x452>
 8015e00:	94a03595 	.word	0x94a03595
 8015e04:	3fdfffff 	.word	0x3fdfffff
 8015e08:	35afe535 	.word	0x35afe535
 8015e0c:	3fe00000 	.word	0x3fe00000
 8015e10:	000fffff 	.word	0x000fffff
 8015e14:	7ff00000 	.word	0x7ff00000
 8015e18:	7fefffff 	.word	0x7fefffff
 8015e1c:	39500000 	.word	0x39500000
 8015e20:	3ff00000 	.word	0x3ff00000
 8015e24:	7fe00000 	.word	0x7fe00000
 8015e28:	7c9fffff 	.word	0x7c9fffff
 8015e2c:	3fe00000 	.word	0x3fe00000
 8015e30:	bff00000 	.word	0xbff00000
 8015e34:	9b04      	ldr	r3, [sp, #16]
 8015e36:	b333      	cbz	r3, 8015e86 <_strtod_l+0xb7e>
 8015e38:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8015e3a:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8015e3e:	d822      	bhi.n	8015e86 <_strtod_l+0xb7e>
 8015e40:	a327      	add	r3, pc, #156	; (adr r3, 8015ee0 <_strtod_l+0xbd8>)
 8015e42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015e46:	4630      	mov	r0, r6
 8015e48:	4639      	mov	r1, r7
 8015e4a:	f7ea fe69 	bl	8000b20 <__aeabi_dcmple>
 8015e4e:	b1a0      	cbz	r0, 8015e7a <_strtod_l+0xb72>
 8015e50:	4639      	mov	r1, r7
 8015e52:	4630      	mov	r0, r6
 8015e54:	f7ea fec0 	bl	8000bd8 <__aeabi_d2uiz>
 8015e58:	2800      	cmp	r0, #0
 8015e5a:	bf08      	it	eq
 8015e5c:	2001      	moveq	r0, #1
 8015e5e:	f7ea fb69 	bl	8000534 <__aeabi_ui2d>
 8015e62:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8015e64:	4606      	mov	r6, r0
 8015e66:	460f      	mov	r7, r1
 8015e68:	bb03      	cbnz	r3, 8015eac <_strtod_l+0xba4>
 8015e6a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8015e6e:	9012      	str	r0, [sp, #72]	; 0x48
 8015e70:	9313      	str	r3, [sp, #76]	; 0x4c
 8015e72:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 8015e76:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8015e7a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8015e7c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8015e7e:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8015e82:	1a9b      	subs	r3, r3, r2
 8015e84:	930b      	str	r3, [sp, #44]	; 0x2c
 8015e86:	ed9d 0b08 	vldr	d0, [sp, #32]
 8015e8a:	e9dd ab0a 	ldrd	sl, fp, [sp, #40]	; 0x28
 8015e8e:	f001 fd6b 	bl	8017968 <__ulp>
 8015e92:	4650      	mov	r0, sl
 8015e94:	ec53 2b10 	vmov	r2, r3, d0
 8015e98:	4659      	mov	r1, fp
 8015e9a:	f7ea fbc5 	bl	8000628 <__aeabi_dmul>
 8015e9e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8015ea2:	f7ea fa0b 	bl	80002bc <__adddf3>
 8015ea6:	4682      	mov	sl, r0
 8015ea8:	468b      	mov	fp, r1
 8015eaa:	e772      	b.n	8015d92 <_strtod_l+0xa8a>
 8015eac:	e9cd 6712 	strd	r6, r7, [sp, #72]	; 0x48
 8015eb0:	e7df      	b.n	8015e72 <_strtod_l+0xb6a>
 8015eb2:	a30d      	add	r3, pc, #52	; (adr r3, 8015ee8 <_strtod_l+0xbe0>)
 8015eb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015eb8:	f7ea fe28 	bl	8000b0c <__aeabi_dcmplt>
 8015ebc:	e79c      	b.n	8015df8 <_strtod_l+0xaf0>
 8015ebe:	2300      	movs	r3, #0
 8015ec0:	930d      	str	r3, [sp, #52]	; 0x34
 8015ec2:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8015ec4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8015ec6:	6013      	str	r3, [r2, #0]
 8015ec8:	f7ff ba61 	b.w	801538e <_strtod_l+0x86>
 8015ecc:	2b65      	cmp	r3, #101	; 0x65
 8015ece:	f04f 0200 	mov.w	r2, #0
 8015ed2:	f43f ab4e 	beq.w	8015572 <_strtod_l+0x26a>
 8015ed6:	2101      	movs	r1, #1
 8015ed8:	4614      	mov	r4, r2
 8015eda:	9104      	str	r1, [sp, #16]
 8015edc:	f7ff bacb 	b.w	8015476 <_strtod_l+0x16e>
 8015ee0:	ffc00000 	.word	0xffc00000
 8015ee4:	41dfffff 	.word	0x41dfffff
 8015ee8:	94a03595 	.word	0x94a03595
 8015eec:	3fcfffff 	.word	0x3fcfffff

08015ef0 <_strtod_r>:
 8015ef0:	4b05      	ldr	r3, [pc, #20]	; (8015f08 <_strtod_r+0x18>)
 8015ef2:	681b      	ldr	r3, [r3, #0]
 8015ef4:	b410      	push	{r4}
 8015ef6:	6a1b      	ldr	r3, [r3, #32]
 8015ef8:	4c04      	ldr	r4, [pc, #16]	; (8015f0c <_strtod_r+0x1c>)
 8015efa:	2b00      	cmp	r3, #0
 8015efc:	bf08      	it	eq
 8015efe:	4623      	moveq	r3, r4
 8015f00:	f85d 4b04 	ldr.w	r4, [sp], #4
 8015f04:	f7ff ba00 	b.w	8015308 <_strtod_l>
 8015f08:	2000000c 	.word	0x2000000c
 8015f0c:	20000070 	.word	0x20000070

08015f10 <_strtol_l.isra.0>:
 8015f10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015f14:	4680      	mov	r8, r0
 8015f16:	4689      	mov	r9, r1
 8015f18:	4692      	mov	sl, r2
 8015f1a:	461e      	mov	r6, r3
 8015f1c:	460f      	mov	r7, r1
 8015f1e:	463d      	mov	r5, r7
 8015f20:	9808      	ldr	r0, [sp, #32]
 8015f22:	f815 4b01 	ldrb.w	r4, [r5], #1
 8015f26:	f001 fa0d 	bl	8017344 <__locale_ctype_ptr_l>
 8015f2a:	4420      	add	r0, r4
 8015f2c:	7843      	ldrb	r3, [r0, #1]
 8015f2e:	f013 0308 	ands.w	r3, r3, #8
 8015f32:	d132      	bne.n	8015f9a <_strtol_l.isra.0+0x8a>
 8015f34:	2c2d      	cmp	r4, #45	; 0x2d
 8015f36:	d132      	bne.n	8015f9e <_strtol_l.isra.0+0x8e>
 8015f38:	787c      	ldrb	r4, [r7, #1]
 8015f3a:	1cbd      	adds	r5, r7, #2
 8015f3c:	2201      	movs	r2, #1
 8015f3e:	2e00      	cmp	r6, #0
 8015f40:	d05d      	beq.n	8015ffe <_strtol_l.isra.0+0xee>
 8015f42:	2e10      	cmp	r6, #16
 8015f44:	d109      	bne.n	8015f5a <_strtol_l.isra.0+0x4a>
 8015f46:	2c30      	cmp	r4, #48	; 0x30
 8015f48:	d107      	bne.n	8015f5a <_strtol_l.isra.0+0x4a>
 8015f4a:	782b      	ldrb	r3, [r5, #0]
 8015f4c:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8015f50:	2b58      	cmp	r3, #88	; 0x58
 8015f52:	d14f      	bne.n	8015ff4 <_strtol_l.isra.0+0xe4>
 8015f54:	786c      	ldrb	r4, [r5, #1]
 8015f56:	2610      	movs	r6, #16
 8015f58:	3502      	adds	r5, #2
 8015f5a:	2a00      	cmp	r2, #0
 8015f5c:	bf14      	ite	ne
 8015f5e:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8015f62:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8015f66:	2700      	movs	r7, #0
 8015f68:	fbb1 fcf6 	udiv	ip, r1, r6
 8015f6c:	4638      	mov	r0, r7
 8015f6e:	fb06 1e1c 	mls	lr, r6, ip, r1
 8015f72:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8015f76:	2b09      	cmp	r3, #9
 8015f78:	d817      	bhi.n	8015faa <_strtol_l.isra.0+0x9a>
 8015f7a:	461c      	mov	r4, r3
 8015f7c:	42a6      	cmp	r6, r4
 8015f7e:	dd23      	ble.n	8015fc8 <_strtol_l.isra.0+0xb8>
 8015f80:	1c7b      	adds	r3, r7, #1
 8015f82:	d007      	beq.n	8015f94 <_strtol_l.isra.0+0x84>
 8015f84:	4584      	cmp	ip, r0
 8015f86:	d31c      	bcc.n	8015fc2 <_strtol_l.isra.0+0xb2>
 8015f88:	d101      	bne.n	8015f8e <_strtol_l.isra.0+0x7e>
 8015f8a:	45a6      	cmp	lr, r4
 8015f8c:	db19      	blt.n	8015fc2 <_strtol_l.isra.0+0xb2>
 8015f8e:	fb00 4006 	mla	r0, r0, r6, r4
 8015f92:	2701      	movs	r7, #1
 8015f94:	f815 4b01 	ldrb.w	r4, [r5], #1
 8015f98:	e7eb      	b.n	8015f72 <_strtol_l.isra.0+0x62>
 8015f9a:	462f      	mov	r7, r5
 8015f9c:	e7bf      	b.n	8015f1e <_strtol_l.isra.0+0xe>
 8015f9e:	2c2b      	cmp	r4, #43	; 0x2b
 8015fa0:	bf04      	itt	eq
 8015fa2:	1cbd      	addeq	r5, r7, #2
 8015fa4:	787c      	ldrbeq	r4, [r7, #1]
 8015fa6:	461a      	mov	r2, r3
 8015fa8:	e7c9      	b.n	8015f3e <_strtol_l.isra.0+0x2e>
 8015faa:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8015fae:	2b19      	cmp	r3, #25
 8015fb0:	d801      	bhi.n	8015fb6 <_strtol_l.isra.0+0xa6>
 8015fb2:	3c37      	subs	r4, #55	; 0x37
 8015fb4:	e7e2      	b.n	8015f7c <_strtol_l.isra.0+0x6c>
 8015fb6:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8015fba:	2b19      	cmp	r3, #25
 8015fbc:	d804      	bhi.n	8015fc8 <_strtol_l.isra.0+0xb8>
 8015fbe:	3c57      	subs	r4, #87	; 0x57
 8015fc0:	e7dc      	b.n	8015f7c <_strtol_l.isra.0+0x6c>
 8015fc2:	f04f 37ff 	mov.w	r7, #4294967295
 8015fc6:	e7e5      	b.n	8015f94 <_strtol_l.isra.0+0x84>
 8015fc8:	1c7b      	adds	r3, r7, #1
 8015fca:	d108      	bne.n	8015fde <_strtol_l.isra.0+0xce>
 8015fcc:	2322      	movs	r3, #34	; 0x22
 8015fce:	f8c8 3000 	str.w	r3, [r8]
 8015fd2:	4608      	mov	r0, r1
 8015fd4:	f1ba 0f00 	cmp.w	sl, #0
 8015fd8:	d107      	bne.n	8015fea <_strtol_l.isra.0+0xda>
 8015fda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015fde:	b102      	cbz	r2, 8015fe2 <_strtol_l.isra.0+0xd2>
 8015fe0:	4240      	negs	r0, r0
 8015fe2:	f1ba 0f00 	cmp.w	sl, #0
 8015fe6:	d0f8      	beq.n	8015fda <_strtol_l.isra.0+0xca>
 8015fe8:	b10f      	cbz	r7, 8015fee <_strtol_l.isra.0+0xde>
 8015fea:	f105 39ff 	add.w	r9, r5, #4294967295
 8015fee:	f8ca 9000 	str.w	r9, [sl]
 8015ff2:	e7f2      	b.n	8015fda <_strtol_l.isra.0+0xca>
 8015ff4:	2430      	movs	r4, #48	; 0x30
 8015ff6:	2e00      	cmp	r6, #0
 8015ff8:	d1af      	bne.n	8015f5a <_strtol_l.isra.0+0x4a>
 8015ffa:	2608      	movs	r6, #8
 8015ffc:	e7ad      	b.n	8015f5a <_strtol_l.isra.0+0x4a>
 8015ffe:	2c30      	cmp	r4, #48	; 0x30
 8016000:	d0a3      	beq.n	8015f4a <_strtol_l.isra.0+0x3a>
 8016002:	260a      	movs	r6, #10
 8016004:	e7a9      	b.n	8015f5a <_strtol_l.isra.0+0x4a>
	...

08016008 <_strtol_r>:
 8016008:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801600a:	4c06      	ldr	r4, [pc, #24]	; (8016024 <_strtol_r+0x1c>)
 801600c:	4d06      	ldr	r5, [pc, #24]	; (8016028 <_strtol_r+0x20>)
 801600e:	6824      	ldr	r4, [r4, #0]
 8016010:	6a24      	ldr	r4, [r4, #32]
 8016012:	2c00      	cmp	r4, #0
 8016014:	bf08      	it	eq
 8016016:	462c      	moveq	r4, r5
 8016018:	9400      	str	r4, [sp, #0]
 801601a:	f7ff ff79 	bl	8015f10 <_strtol_l.isra.0>
 801601e:	b003      	add	sp, #12
 8016020:	bd30      	pop	{r4, r5, pc}
 8016022:	bf00      	nop
 8016024:	2000000c 	.word	0x2000000c
 8016028:	20000070 	.word	0x20000070

0801602c <_vsiprintf_r>:
 801602c:	b500      	push	{lr}
 801602e:	b09b      	sub	sp, #108	; 0x6c
 8016030:	9100      	str	r1, [sp, #0]
 8016032:	9104      	str	r1, [sp, #16]
 8016034:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8016038:	9105      	str	r1, [sp, #20]
 801603a:	9102      	str	r1, [sp, #8]
 801603c:	4905      	ldr	r1, [pc, #20]	; (8016054 <_vsiprintf_r+0x28>)
 801603e:	9103      	str	r1, [sp, #12]
 8016040:	4669      	mov	r1, sp
 8016042:	f001 fed5 	bl	8017df0 <_svfiprintf_r>
 8016046:	9b00      	ldr	r3, [sp, #0]
 8016048:	2200      	movs	r2, #0
 801604a:	701a      	strb	r2, [r3, #0]
 801604c:	b01b      	add	sp, #108	; 0x6c
 801604e:	f85d fb04 	ldr.w	pc, [sp], #4
 8016052:	bf00      	nop
 8016054:	ffff0208 	.word	0xffff0208

08016058 <vsiprintf>:
 8016058:	4613      	mov	r3, r2
 801605a:	460a      	mov	r2, r1
 801605c:	4601      	mov	r1, r0
 801605e:	4802      	ldr	r0, [pc, #8]	; (8016068 <vsiprintf+0x10>)
 8016060:	6800      	ldr	r0, [r0, #0]
 8016062:	f7ff bfe3 	b.w	801602c <_vsiprintf_r>
 8016066:	bf00      	nop
 8016068:	2000000c 	.word	0x2000000c

0801606c <quorem>:
 801606c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016070:	6903      	ldr	r3, [r0, #16]
 8016072:	690c      	ldr	r4, [r1, #16]
 8016074:	42a3      	cmp	r3, r4
 8016076:	4680      	mov	r8, r0
 8016078:	f2c0 8082 	blt.w	8016180 <quorem+0x114>
 801607c:	3c01      	subs	r4, #1
 801607e:	f101 0714 	add.w	r7, r1, #20
 8016082:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8016086:	f100 0614 	add.w	r6, r0, #20
 801608a:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 801608e:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8016092:	eb06 030c 	add.w	r3, r6, ip
 8016096:	3501      	adds	r5, #1
 8016098:	eb07 090c 	add.w	r9, r7, ip
 801609c:	9301      	str	r3, [sp, #4]
 801609e:	fbb0 f5f5 	udiv	r5, r0, r5
 80160a2:	b395      	cbz	r5, 801610a <quorem+0x9e>
 80160a4:	f04f 0a00 	mov.w	sl, #0
 80160a8:	4638      	mov	r0, r7
 80160aa:	46b6      	mov	lr, r6
 80160ac:	46d3      	mov	fp, sl
 80160ae:	f850 2b04 	ldr.w	r2, [r0], #4
 80160b2:	b293      	uxth	r3, r2
 80160b4:	fb05 a303 	mla	r3, r5, r3, sl
 80160b8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80160bc:	b29b      	uxth	r3, r3
 80160be:	ebab 0303 	sub.w	r3, fp, r3
 80160c2:	0c12      	lsrs	r2, r2, #16
 80160c4:	f8de b000 	ldr.w	fp, [lr]
 80160c8:	fb05 a202 	mla	r2, r5, r2, sl
 80160cc:	fa13 f38b 	uxtah	r3, r3, fp
 80160d0:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 80160d4:	fa1f fb82 	uxth.w	fp, r2
 80160d8:	f8de 2000 	ldr.w	r2, [lr]
 80160dc:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 80160e0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80160e4:	b29b      	uxth	r3, r3
 80160e6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80160ea:	4581      	cmp	r9, r0
 80160ec:	ea4f 4b22 	mov.w	fp, r2, asr #16
 80160f0:	f84e 3b04 	str.w	r3, [lr], #4
 80160f4:	d2db      	bcs.n	80160ae <quorem+0x42>
 80160f6:	f856 300c 	ldr.w	r3, [r6, ip]
 80160fa:	b933      	cbnz	r3, 801610a <quorem+0x9e>
 80160fc:	9b01      	ldr	r3, [sp, #4]
 80160fe:	3b04      	subs	r3, #4
 8016100:	429e      	cmp	r6, r3
 8016102:	461a      	mov	r2, r3
 8016104:	d330      	bcc.n	8016168 <quorem+0xfc>
 8016106:	f8c8 4010 	str.w	r4, [r8, #16]
 801610a:	4640      	mov	r0, r8
 801610c:	f001 fbb4 	bl	8017878 <__mcmp>
 8016110:	2800      	cmp	r0, #0
 8016112:	db25      	blt.n	8016160 <quorem+0xf4>
 8016114:	3501      	adds	r5, #1
 8016116:	4630      	mov	r0, r6
 8016118:	f04f 0c00 	mov.w	ip, #0
 801611c:	f857 2b04 	ldr.w	r2, [r7], #4
 8016120:	f8d0 e000 	ldr.w	lr, [r0]
 8016124:	b293      	uxth	r3, r2
 8016126:	ebac 0303 	sub.w	r3, ip, r3
 801612a:	0c12      	lsrs	r2, r2, #16
 801612c:	fa13 f38e 	uxtah	r3, r3, lr
 8016130:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8016134:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8016138:	b29b      	uxth	r3, r3
 801613a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801613e:	45b9      	cmp	r9, r7
 8016140:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8016144:	f840 3b04 	str.w	r3, [r0], #4
 8016148:	d2e8      	bcs.n	801611c <quorem+0xb0>
 801614a:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 801614e:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8016152:	b92a      	cbnz	r2, 8016160 <quorem+0xf4>
 8016154:	3b04      	subs	r3, #4
 8016156:	429e      	cmp	r6, r3
 8016158:	461a      	mov	r2, r3
 801615a:	d30b      	bcc.n	8016174 <quorem+0x108>
 801615c:	f8c8 4010 	str.w	r4, [r8, #16]
 8016160:	4628      	mov	r0, r5
 8016162:	b003      	add	sp, #12
 8016164:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016168:	6812      	ldr	r2, [r2, #0]
 801616a:	3b04      	subs	r3, #4
 801616c:	2a00      	cmp	r2, #0
 801616e:	d1ca      	bne.n	8016106 <quorem+0x9a>
 8016170:	3c01      	subs	r4, #1
 8016172:	e7c5      	b.n	8016100 <quorem+0x94>
 8016174:	6812      	ldr	r2, [r2, #0]
 8016176:	3b04      	subs	r3, #4
 8016178:	2a00      	cmp	r2, #0
 801617a:	d1ef      	bne.n	801615c <quorem+0xf0>
 801617c:	3c01      	subs	r4, #1
 801617e:	e7ea      	b.n	8016156 <quorem+0xea>
 8016180:	2000      	movs	r0, #0
 8016182:	e7ee      	b.n	8016162 <quorem+0xf6>
 8016184:	0000      	movs	r0, r0
	...

08016188 <_dtoa_r>:
 8016188:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801618c:	ec57 6b10 	vmov	r6, r7, d0
 8016190:	b097      	sub	sp, #92	; 0x5c
 8016192:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8016194:	9106      	str	r1, [sp, #24]
 8016196:	4604      	mov	r4, r0
 8016198:	920b      	str	r2, [sp, #44]	; 0x2c
 801619a:	9312      	str	r3, [sp, #72]	; 0x48
 801619c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80161a0:	e9cd 6700 	strd	r6, r7, [sp]
 80161a4:	b93d      	cbnz	r5, 80161b6 <_dtoa_r+0x2e>
 80161a6:	2010      	movs	r0, #16
 80161a8:	f001 f8ee 	bl	8017388 <malloc>
 80161ac:	6260      	str	r0, [r4, #36]	; 0x24
 80161ae:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80161b2:	6005      	str	r5, [r0, #0]
 80161b4:	60c5      	str	r5, [r0, #12]
 80161b6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80161b8:	6819      	ldr	r1, [r3, #0]
 80161ba:	b151      	cbz	r1, 80161d2 <_dtoa_r+0x4a>
 80161bc:	685a      	ldr	r2, [r3, #4]
 80161be:	604a      	str	r2, [r1, #4]
 80161c0:	2301      	movs	r3, #1
 80161c2:	4093      	lsls	r3, r2
 80161c4:	608b      	str	r3, [r1, #8]
 80161c6:	4620      	mov	r0, r4
 80161c8:	f001 f937 	bl	801743a <_Bfree>
 80161cc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80161ce:	2200      	movs	r2, #0
 80161d0:	601a      	str	r2, [r3, #0]
 80161d2:	1e3b      	subs	r3, r7, #0
 80161d4:	bfbb      	ittet	lt
 80161d6:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80161da:	9301      	strlt	r3, [sp, #4]
 80161dc:	2300      	movge	r3, #0
 80161de:	2201      	movlt	r2, #1
 80161e0:	bfac      	ite	ge
 80161e2:	f8c8 3000 	strge.w	r3, [r8]
 80161e6:	f8c8 2000 	strlt.w	r2, [r8]
 80161ea:	4baf      	ldr	r3, [pc, #700]	; (80164a8 <_dtoa_r+0x320>)
 80161ec:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80161f0:	ea33 0308 	bics.w	r3, r3, r8
 80161f4:	d114      	bne.n	8016220 <_dtoa_r+0x98>
 80161f6:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80161f8:	f242 730f 	movw	r3, #9999	; 0x270f
 80161fc:	6013      	str	r3, [r2, #0]
 80161fe:	9b00      	ldr	r3, [sp, #0]
 8016200:	b923      	cbnz	r3, 801620c <_dtoa_r+0x84>
 8016202:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8016206:	2800      	cmp	r0, #0
 8016208:	f000 8542 	beq.w	8016c90 <_dtoa_r+0xb08>
 801620c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801620e:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 80164bc <_dtoa_r+0x334>
 8016212:	2b00      	cmp	r3, #0
 8016214:	f000 8544 	beq.w	8016ca0 <_dtoa_r+0xb18>
 8016218:	f10b 0303 	add.w	r3, fp, #3
 801621c:	f000 bd3e 	b.w	8016c9c <_dtoa_r+0xb14>
 8016220:	e9dd 6700 	ldrd	r6, r7, [sp]
 8016224:	2200      	movs	r2, #0
 8016226:	2300      	movs	r3, #0
 8016228:	4630      	mov	r0, r6
 801622a:	4639      	mov	r1, r7
 801622c:	f7ea fc64 	bl	8000af8 <__aeabi_dcmpeq>
 8016230:	4681      	mov	r9, r0
 8016232:	b168      	cbz	r0, 8016250 <_dtoa_r+0xc8>
 8016234:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8016236:	2301      	movs	r3, #1
 8016238:	6013      	str	r3, [r2, #0]
 801623a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801623c:	2b00      	cmp	r3, #0
 801623e:	f000 8524 	beq.w	8016c8a <_dtoa_r+0xb02>
 8016242:	4b9a      	ldr	r3, [pc, #616]	; (80164ac <_dtoa_r+0x324>)
 8016244:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8016246:	f103 3bff 	add.w	fp, r3, #4294967295
 801624a:	6013      	str	r3, [r2, #0]
 801624c:	f000 bd28 	b.w	8016ca0 <_dtoa_r+0xb18>
 8016250:	aa14      	add	r2, sp, #80	; 0x50
 8016252:	a915      	add	r1, sp, #84	; 0x54
 8016254:	ec47 6b10 	vmov	d0, r6, r7
 8016258:	4620      	mov	r0, r4
 801625a:	f001 fbfb 	bl	8017a54 <__d2b>
 801625e:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8016262:	9004      	str	r0, [sp, #16]
 8016264:	2d00      	cmp	r5, #0
 8016266:	d07c      	beq.n	8016362 <_dtoa_r+0x1da>
 8016268:	f3c7 0313 	ubfx	r3, r7, #0, #20
 801626c:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 8016270:	46b2      	mov	sl, r6
 8016272:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 8016276:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 801627a:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 801627e:	2200      	movs	r2, #0
 8016280:	4b8b      	ldr	r3, [pc, #556]	; (80164b0 <_dtoa_r+0x328>)
 8016282:	4650      	mov	r0, sl
 8016284:	4659      	mov	r1, fp
 8016286:	f7ea f817 	bl	80002b8 <__aeabi_dsub>
 801628a:	a381      	add	r3, pc, #516	; (adr r3, 8016490 <_dtoa_r+0x308>)
 801628c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016290:	f7ea f9ca 	bl	8000628 <__aeabi_dmul>
 8016294:	a380      	add	r3, pc, #512	; (adr r3, 8016498 <_dtoa_r+0x310>)
 8016296:	e9d3 2300 	ldrd	r2, r3, [r3]
 801629a:	f7ea f80f 	bl	80002bc <__adddf3>
 801629e:	4606      	mov	r6, r0
 80162a0:	4628      	mov	r0, r5
 80162a2:	460f      	mov	r7, r1
 80162a4:	f7ea f956 	bl	8000554 <__aeabi_i2d>
 80162a8:	a37d      	add	r3, pc, #500	; (adr r3, 80164a0 <_dtoa_r+0x318>)
 80162aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80162ae:	f7ea f9bb 	bl	8000628 <__aeabi_dmul>
 80162b2:	4602      	mov	r2, r0
 80162b4:	460b      	mov	r3, r1
 80162b6:	4630      	mov	r0, r6
 80162b8:	4639      	mov	r1, r7
 80162ba:	f7e9 ffff 	bl	80002bc <__adddf3>
 80162be:	4606      	mov	r6, r0
 80162c0:	460f      	mov	r7, r1
 80162c2:	f7ea fc61 	bl	8000b88 <__aeabi_d2iz>
 80162c6:	2200      	movs	r2, #0
 80162c8:	4682      	mov	sl, r0
 80162ca:	2300      	movs	r3, #0
 80162cc:	4630      	mov	r0, r6
 80162ce:	4639      	mov	r1, r7
 80162d0:	f7ea fc1c 	bl	8000b0c <__aeabi_dcmplt>
 80162d4:	b148      	cbz	r0, 80162ea <_dtoa_r+0x162>
 80162d6:	4650      	mov	r0, sl
 80162d8:	f7ea f93c 	bl	8000554 <__aeabi_i2d>
 80162dc:	4632      	mov	r2, r6
 80162de:	463b      	mov	r3, r7
 80162e0:	f7ea fc0a 	bl	8000af8 <__aeabi_dcmpeq>
 80162e4:	b908      	cbnz	r0, 80162ea <_dtoa_r+0x162>
 80162e6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80162ea:	f1ba 0f16 	cmp.w	sl, #22
 80162ee:	d859      	bhi.n	80163a4 <_dtoa_r+0x21c>
 80162f0:	4970      	ldr	r1, [pc, #448]	; (80164b4 <_dtoa_r+0x32c>)
 80162f2:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 80162f6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80162fa:	e9d1 0100 	ldrd	r0, r1, [r1]
 80162fe:	f7ea fc23 	bl	8000b48 <__aeabi_dcmpgt>
 8016302:	2800      	cmp	r0, #0
 8016304:	d050      	beq.n	80163a8 <_dtoa_r+0x220>
 8016306:	f10a 3aff 	add.w	sl, sl, #4294967295
 801630a:	2300      	movs	r3, #0
 801630c:	930f      	str	r3, [sp, #60]	; 0x3c
 801630e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8016310:	1b5d      	subs	r5, r3, r5
 8016312:	f1b5 0801 	subs.w	r8, r5, #1
 8016316:	bf49      	itett	mi
 8016318:	f1c5 0301 	rsbmi	r3, r5, #1
 801631c:	2300      	movpl	r3, #0
 801631e:	9305      	strmi	r3, [sp, #20]
 8016320:	f04f 0800 	movmi.w	r8, #0
 8016324:	bf58      	it	pl
 8016326:	9305      	strpl	r3, [sp, #20]
 8016328:	f1ba 0f00 	cmp.w	sl, #0
 801632c:	db3e      	blt.n	80163ac <_dtoa_r+0x224>
 801632e:	2300      	movs	r3, #0
 8016330:	44d0      	add	r8, sl
 8016332:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8016336:	9307      	str	r3, [sp, #28]
 8016338:	9b06      	ldr	r3, [sp, #24]
 801633a:	2b09      	cmp	r3, #9
 801633c:	f200 8090 	bhi.w	8016460 <_dtoa_r+0x2d8>
 8016340:	2b05      	cmp	r3, #5
 8016342:	bfc4      	itt	gt
 8016344:	3b04      	subgt	r3, #4
 8016346:	9306      	strgt	r3, [sp, #24]
 8016348:	9b06      	ldr	r3, [sp, #24]
 801634a:	f1a3 0302 	sub.w	r3, r3, #2
 801634e:	bfcc      	ite	gt
 8016350:	2500      	movgt	r5, #0
 8016352:	2501      	movle	r5, #1
 8016354:	2b03      	cmp	r3, #3
 8016356:	f200 808f 	bhi.w	8016478 <_dtoa_r+0x2f0>
 801635a:	e8df f003 	tbb	[pc, r3]
 801635e:	7f7d      	.short	0x7f7d
 8016360:	7131      	.short	0x7131
 8016362:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 8016366:	441d      	add	r5, r3
 8016368:	f205 4032 	addw	r0, r5, #1074	; 0x432
 801636c:	2820      	cmp	r0, #32
 801636e:	dd13      	ble.n	8016398 <_dtoa_r+0x210>
 8016370:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8016374:	9b00      	ldr	r3, [sp, #0]
 8016376:	fa08 f800 	lsl.w	r8, r8, r0
 801637a:	f205 4012 	addw	r0, r5, #1042	; 0x412
 801637e:	fa23 f000 	lsr.w	r0, r3, r0
 8016382:	ea48 0000 	orr.w	r0, r8, r0
 8016386:	f7ea f8d5 	bl	8000534 <__aeabi_ui2d>
 801638a:	2301      	movs	r3, #1
 801638c:	4682      	mov	sl, r0
 801638e:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 8016392:	3d01      	subs	r5, #1
 8016394:	9313      	str	r3, [sp, #76]	; 0x4c
 8016396:	e772      	b.n	801627e <_dtoa_r+0xf6>
 8016398:	9b00      	ldr	r3, [sp, #0]
 801639a:	f1c0 0020 	rsb	r0, r0, #32
 801639e:	fa03 f000 	lsl.w	r0, r3, r0
 80163a2:	e7f0      	b.n	8016386 <_dtoa_r+0x1fe>
 80163a4:	2301      	movs	r3, #1
 80163a6:	e7b1      	b.n	801630c <_dtoa_r+0x184>
 80163a8:	900f      	str	r0, [sp, #60]	; 0x3c
 80163aa:	e7b0      	b.n	801630e <_dtoa_r+0x186>
 80163ac:	9b05      	ldr	r3, [sp, #20]
 80163ae:	eba3 030a 	sub.w	r3, r3, sl
 80163b2:	9305      	str	r3, [sp, #20]
 80163b4:	f1ca 0300 	rsb	r3, sl, #0
 80163b8:	9307      	str	r3, [sp, #28]
 80163ba:	2300      	movs	r3, #0
 80163bc:	930e      	str	r3, [sp, #56]	; 0x38
 80163be:	e7bb      	b.n	8016338 <_dtoa_r+0x1b0>
 80163c0:	2301      	movs	r3, #1
 80163c2:	930a      	str	r3, [sp, #40]	; 0x28
 80163c4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80163c6:	2b00      	cmp	r3, #0
 80163c8:	dd59      	ble.n	801647e <_dtoa_r+0x2f6>
 80163ca:	9302      	str	r3, [sp, #8]
 80163cc:	4699      	mov	r9, r3
 80163ce:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80163d0:	2200      	movs	r2, #0
 80163d2:	6072      	str	r2, [r6, #4]
 80163d4:	2204      	movs	r2, #4
 80163d6:	f102 0014 	add.w	r0, r2, #20
 80163da:	4298      	cmp	r0, r3
 80163dc:	6871      	ldr	r1, [r6, #4]
 80163de:	d953      	bls.n	8016488 <_dtoa_r+0x300>
 80163e0:	4620      	mov	r0, r4
 80163e2:	f000 fff6 	bl	80173d2 <_Balloc>
 80163e6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80163e8:	6030      	str	r0, [r6, #0]
 80163ea:	f1b9 0f0e 	cmp.w	r9, #14
 80163ee:	f8d3 b000 	ldr.w	fp, [r3]
 80163f2:	f200 80e6 	bhi.w	80165c2 <_dtoa_r+0x43a>
 80163f6:	2d00      	cmp	r5, #0
 80163f8:	f000 80e3 	beq.w	80165c2 <_dtoa_r+0x43a>
 80163fc:	ed9d 7b00 	vldr	d7, [sp]
 8016400:	f1ba 0f00 	cmp.w	sl, #0
 8016404:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8016408:	dd74      	ble.n	80164f4 <_dtoa_r+0x36c>
 801640a:	4a2a      	ldr	r2, [pc, #168]	; (80164b4 <_dtoa_r+0x32c>)
 801640c:	f00a 030f 	and.w	r3, sl, #15
 8016410:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8016414:	ed93 7b00 	vldr	d7, [r3]
 8016418:	ea4f 162a 	mov.w	r6, sl, asr #4
 801641c:	06f0      	lsls	r0, r6, #27
 801641e:	ed8d 7b08 	vstr	d7, [sp, #32]
 8016422:	d565      	bpl.n	80164f0 <_dtoa_r+0x368>
 8016424:	4b24      	ldr	r3, [pc, #144]	; (80164b8 <_dtoa_r+0x330>)
 8016426:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 801642a:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 801642e:	f7ea fa25 	bl	800087c <__aeabi_ddiv>
 8016432:	e9cd 0100 	strd	r0, r1, [sp]
 8016436:	f006 060f 	and.w	r6, r6, #15
 801643a:	2503      	movs	r5, #3
 801643c:	4f1e      	ldr	r7, [pc, #120]	; (80164b8 <_dtoa_r+0x330>)
 801643e:	e04c      	b.n	80164da <_dtoa_r+0x352>
 8016440:	2301      	movs	r3, #1
 8016442:	930a      	str	r3, [sp, #40]	; 0x28
 8016444:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8016446:	4453      	add	r3, sl
 8016448:	f103 0901 	add.w	r9, r3, #1
 801644c:	9302      	str	r3, [sp, #8]
 801644e:	464b      	mov	r3, r9
 8016450:	2b01      	cmp	r3, #1
 8016452:	bfb8      	it	lt
 8016454:	2301      	movlt	r3, #1
 8016456:	e7ba      	b.n	80163ce <_dtoa_r+0x246>
 8016458:	2300      	movs	r3, #0
 801645a:	e7b2      	b.n	80163c2 <_dtoa_r+0x23a>
 801645c:	2300      	movs	r3, #0
 801645e:	e7f0      	b.n	8016442 <_dtoa_r+0x2ba>
 8016460:	2501      	movs	r5, #1
 8016462:	2300      	movs	r3, #0
 8016464:	9306      	str	r3, [sp, #24]
 8016466:	950a      	str	r5, [sp, #40]	; 0x28
 8016468:	f04f 33ff 	mov.w	r3, #4294967295
 801646c:	9302      	str	r3, [sp, #8]
 801646e:	4699      	mov	r9, r3
 8016470:	2200      	movs	r2, #0
 8016472:	2312      	movs	r3, #18
 8016474:	920b      	str	r2, [sp, #44]	; 0x2c
 8016476:	e7aa      	b.n	80163ce <_dtoa_r+0x246>
 8016478:	2301      	movs	r3, #1
 801647a:	930a      	str	r3, [sp, #40]	; 0x28
 801647c:	e7f4      	b.n	8016468 <_dtoa_r+0x2e0>
 801647e:	2301      	movs	r3, #1
 8016480:	9302      	str	r3, [sp, #8]
 8016482:	4699      	mov	r9, r3
 8016484:	461a      	mov	r2, r3
 8016486:	e7f5      	b.n	8016474 <_dtoa_r+0x2ec>
 8016488:	3101      	adds	r1, #1
 801648a:	6071      	str	r1, [r6, #4]
 801648c:	0052      	lsls	r2, r2, #1
 801648e:	e7a2      	b.n	80163d6 <_dtoa_r+0x24e>
 8016490:	636f4361 	.word	0x636f4361
 8016494:	3fd287a7 	.word	0x3fd287a7
 8016498:	8b60c8b3 	.word	0x8b60c8b3
 801649c:	3fc68a28 	.word	0x3fc68a28
 80164a0:	509f79fb 	.word	0x509f79fb
 80164a4:	3fd34413 	.word	0x3fd34413
 80164a8:	7ff00000 	.word	0x7ff00000
 80164ac:	08018fac 	.word	0x08018fac
 80164b0:	3ff80000 	.word	0x3ff80000
 80164b4:	08018eb0 	.word	0x08018eb0
 80164b8:	08018e88 	.word	0x08018e88
 80164bc:	08018e79 	.word	0x08018e79
 80164c0:	07f1      	lsls	r1, r6, #31
 80164c2:	d508      	bpl.n	80164d6 <_dtoa_r+0x34e>
 80164c4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80164c8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80164cc:	f7ea f8ac 	bl	8000628 <__aeabi_dmul>
 80164d0:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80164d4:	3501      	adds	r5, #1
 80164d6:	1076      	asrs	r6, r6, #1
 80164d8:	3708      	adds	r7, #8
 80164da:	2e00      	cmp	r6, #0
 80164dc:	d1f0      	bne.n	80164c0 <_dtoa_r+0x338>
 80164de:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80164e2:	e9dd 0100 	ldrd	r0, r1, [sp]
 80164e6:	f7ea f9c9 	bl	800087c <__aeabi_ddiv>
 80164ea:	e9cd 0100 	strd	r0, r1, [sp]
 80164ee:	e01a      	b.n	8016526 <_dtoa_r+0x39e>
 80164f0:	2502      	movs	r5, #2
 80164f2:	e7a3      	b.n	801643c <_dtoa_r+0x2b4>
 80164f4:	f000 80a0 	beq.w	8016638 <_dtoa_r+0x4b0>
 80164f8:	f1ca 0600 	rsb	r6, sl, #0
 80164fc:	4b9f      	ldr	r3, [pc, #636]	; (801677c <_dtoa_r+0x5f4>)
 80164fe:	4fa0      	ldr	r7, [pc, #640]	; (8016780 <_dtoa_r+0x5f8>)
 8016500:	f006 020f 	and.w	r2, r6, #15
 8016504:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8016508:	e9d3 2300 	ldrd	r2, r3, [r3]
 801650c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8016510:	f7ea f88a 	bl	8000628 <__aeabi_dmul>
 8016514:	e9cd 0100 	strd	r0, r1, [sp]
 8016518:	1136      	asrs	r6, r6, #4
 801651a:	2300      	movs	r3, #0
 801651c:	2502      	movs	r5, #2
 801651e:	2e00      	cmp	r6, #0
 8016520:	d17f      	bne.n	8016622 <_dtoa_r+0x49a>
 8016522:	2b00      	cmp	r3, #0
 8016524:	d1e1      	bne.n	80164ea <_dtoa_r+0x362>
 8016526:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8016528:	2b00      	cmp	r3, #0
 801652a:	f000 8087 	beq.w	801663c <_dtoa_r+0x4b4>
 801652e:	e9dd 6700 	ldrd	r6, r7, [sp]
 8016532:	2200      	movs	r2, #0
 8016534:	4b93      	ldr	r3, [pc, #588]	; (8016784 <_dtoa_r+0x5fc>)
 8016536:	4630      	mov	r0, r6
 8016538:	4639      	mov	r1, r7
 801653a:	f7ea fae7 	bl	8000b0c <__aeabi_dcmplt>
 801653e:	2800      	cmp	r0, #0
 8016540:	d07c      	beq.n	801663c <_dtoa_r+0x4b4>
 8016542:	f1b9 0f00 	cmp.w	r9, #0
 8016546:	d079      	beq.n	801663c <_dtoa_r+0x4b4>
 8016548:	9b02      	ldr	r3, [sp, #8]
 801654a:	2b00      	cmp	r3, #0
 801654c:	dd35      	ble.n	80165ba <_dtoa_r+0x432>
 801654e:	f10a 33ff 	add.w	r3, sl, #4294967295
 8016552:	9308      	str	r3, [sp, #32]
 8016554:	4639      	mov	r1, r7
 8016556:	2200      	movs	r2, #0
 8016558:	4b8b      	ldr	r3, [pc, #556]	; (8016788 <_dtoa_r+0x600>)
 801655a:	4630      	mov	r0, r6
 801655c:	f7ea f864 	bl	8000628 <__aeabi_dmul>
 8016560:	e9cd 0100 	strd	r0, r1, [sp]
 8016564:	9f02      	ldr	r7, [sp, #8]
 8016566:	3501      	adds	r5, #1
 8016568:	4628      	mov	r0, r5
 801656a:	f7e9 fff3 	bl	8000554 <__aeabi_i2d>
 801656e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8016572:	f7ea f859 	bl	8000628 <__aeabi_dmul>
 8016576:	2200      	movs	r2, #0
 8016578:	4b84      	ldr	r3, [pc, #528]	; (801678c <_dtoa_r+0x604>)
 801657a:	f7e9 fe9f 	bl	80002bc <__adddf3>
 801657e:	4605      	mov	r5, r0
 8016580:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8016584:	2f00      	cmp	r7, #0
 8016586:	d15d      	bne.n	8016644 <_dtoa_r+0x4bc>
 8016588:	2200      	movs	r2, #0
 801658a:	4b81      	ldr	r3, [pc, #516]	; (8016790 <_dtoa_r+0x608>)
 801658c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8016590:	f7e9 fe92 	bl	80002b8 <__aeabi_dsub>
 8016594:	462a      	mov	r2, r5
 8016596:	4633      	mov	r3, r6
 8016598:	e9cd 0100 	strd	r0, r1, [sp]
 801659c:	f7ea fad4 	bl	8000b48 <__aeabi_dcmpgt>
 80165a0:	2800      	cmp	r0, #0
 80165a2:	f040 8288 	bne.w	8016ab6 <_dtoa_r+0x92e>
 80165a6:	462a      	mov	r2, r5
 80165a8:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 80165ac:	e9dd 0100 	ldrd	r0, r1, [sp]
 80165b0:	f7ea faac 	bl	8000b0c <__aeabi_dcmplt>
 80165b4:	2800      	cmp	r0, #0
 80165b6:	f040 827c 	bne.w	8016ab2 <_dtoa_r+0x92a>
 80165ba:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80165be:	e9cd 2300 	strd	r2, r3, [sp]
 80165c2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80165c4:	2b00      	cmp	r3, #0
 80165c6:	f2c0 8150 	blt.w	801686a <_dtoa_r+0x6e2>
 80165ca:	f1ba 0f0e 	cmp.w	sl, #14
 80165ce:	f300 814c 	bgt.w	801686a <_dtoa_r+0x6e2>
 80165d2:	4b6a      	ldr	r3, [pc, #424]	; (801677c <_dtoa_r+0x5f4>)
 80165d4:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80165d8:	ed93 7b00 	vldr	d7, [r3]
 80165dc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80165de:	2b00      	cmp	r3, #0
 80165e0:	ed8d 7b02 	vstr	d7, [sp, #8]
 80165e4:	f280 80d8 	bge.w	8016798 <_dtoa_r+0x610>
 80165e8:	f1b9 0f00 	cmp.w	r9, #0
 80165ec:	f300 80d4 	bgt.w	8016798 <_dtoa_r+0x610>
 80165f0:	f040 825e 	bne.w	8016ab0 <_dtoa_r+0x928>
 80165f4:	2200      	movs	r2, #0
 80165f6:	4b66      	ldr	r3, [pc, #408]	; (8016790 <_dtoa_r+0x608>)
 80165f8:	ec51 0b17 	vmov	r0, r1, d7
 80165fc:	f7ea f814 	bl	8000628 <__aeabi_dmul>
 8016600:	e9dd 2300 	ldrd	r2, r3, [sp]
 8016604:	f7ea fa96 	bl	8000b34 <__aeabi_dcmpge>
 8016608:	464f      	mov	r7, r9
 801660a:	464e      	mov	r6, r9
 801660c:	2800      	cmp	r0, #0
 801660e:	f040 8234 	bne.w	8016a7a <_dtoa_r+0x8f2>
 8016612:	2331      	movs	r3, #49	; 0x31
 8016614:	f10b 0501 	add.w	r5, fp, #1
 8016618:	f88b 3000 	strb.w	r3, [fp]
 801661c:	f10a 0a01 	add.w	sl, sl, #1
 8016620:	e22f      	b.n	8016a82 <_dtoa_r+0x8fa>
 8016622:	07f2      	lsls	r2, r6, #31
 8016624:	d505      	bpl.n	8016632 <_dtoa_r+0x4aa>
 8016626:	e9d7 2300 	ldrd	r2, r3, [r7]
 801662a:	f7e9 fffd 	bl	8000628 <__aeabi_dmul>
 801662e:	3501      	adds	r5, #1
 8016630:	2301      	movs	r3, #1
 8016632:	1076      	asrs	r6, r6, #1
 8016634:	3708      	adds	r7, #8
 8016636:	e772      	b.n	801651e <_dtoa_r+0x396>
 8016638:	2502      	movs	r5, #2
 801663a:	e774      	b.n	8016526 <_dtoa_r+0x39e>
 801663c:	f8cd a020 	str.w	sl, [sp, #32]
 8016640:	464f      	mov	r7, r9
 8016642:	e791      	b.n	8016568 <_dtoa_r+0x3e0>
 8016644:	4b4d      	ldr	r3, [pc, #308]	; (801677c <_dtoa_r+0x5f4>)
 8016646:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 801664a:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 801664e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8016650:	2b00      	cmp	r3, #0
 8016652:	d047      	beq.n	80166e4 <_dtoa_r+0x55c>
 8016654:	4602      	mov	r2, r0
 8016656:	460b      	mov	r3, r1
 8016658:	2000      	movs	r0, #0
 801665a:	494e      	ldr	r1, [pc, #312]	; (8016794 <_dtoa_r+0x60c>)
 801665c:	f7ea f90e 	bl	800087c <__aeabi_ddiv>
 8016660:	462a      	mov	r2, r5
 8016662:	4633      	mov	r3, r6
 8016664:	f7e9 fe28 	bl	80002b8 <__aeabi_dsub>
 8016668:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 801666c:	465d      	mov	r5, fp
 801666e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8016672:	f7ea fa89 	bl	8000b88 <__aeabi_d2iz>
 8016676:	4606      	mov	r6, r0
 8016678:	f7e9 ff6c 	bl	8000554 <__aeabi_i2d>
 801667c:	4602      	mov	r2, r0
 801667e:	460b      	mov	r3, r1
 8016680:	e9dd 0100 	ldrd	r0, r1, [sp]
 8016684:	f7e9 fe18 	bl	80002b8 <__aeabi_dsub>
 8016688:	3630      	adds	r6, #48	; 0x30
 801668a:	f805 6b01 	strb.w	r6, [r5], #1
 801668e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8016692:	e9cd 0100 	strd	r0, r1, [sp]
 8016696:	f7ea fa39 	bl	8000b0c <__aeabi_dcmplt>
 801669a:	2800      	cmp	r0, #0
 801669c:	d163      	bne.n	8016766 <_dtoa_r+0x5de>
 801669e:	e9dd 2300 	ldrd	r2, r3, [sp]
 80166a2:	2000      	movs	r0, #0
 80166a4:	4937      	ldr	r1, [pc, #220]	; (8016784 <_dtoa_r+0x5fc>)
 80166a6:	f7e9 fe07 	bl	80002b8 <__aeabi_dsub>
 80166aa:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80166ae:	f7ea fa2d 	bl	8000b0c <__aeabi_dcmplt>
 80166b2:	2800      	cmp	r0, #0
 80166b4:	f040 80b7 	bne.w	8016826 <_dtoa_r+0x69e>
 80166b8:	eba5 030b 	sub.w	r3, r5, fp
 80166bc:	429f      	cmp	r7, r3
 80166be:	f77f af7c 	ble.w	80165ba <_dtoa_r+0x432>
 80166c2:	2200      	movs	r2, #0
 80166c4:	4b30      	ldr	r3, [pc, #192]	; (8016788 <_dtoa_r+0x600>)
 80166c6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80166ca:	f7e9 ffad 	bl	8000628 <__aeabi_dmul>
 80166ce:	2200      	movs	r2, #0
 80166d0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80166d4:	4b2c      	ldr	r3, [pc, #176]	; (8016788 <_dtoa_r+0x600>)
 80166d6:	e9dd 0100 	ldrd	r0, r1, [sp]
 80166da:	f7e9 ffa5 	bl	8000628 <__aeabi_dmul>
 80166de:	e9cd 0100 	strd	r0, r1, [sp]
 80166e2:	e7c4      	b.n	801666e <_dtoa_r+0x4e6>
 80166e4:	462a      	mov	r2, r5
 80166e6:	4633      	mov	r3, r6
 80166e8:	f7e9 ff9e 	bl	8000628 <__aeabi_dmul>
 80166ec:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80166f0:	eb0b 0507 	add.w	r5, fp, r7
 80166f4:	465e      	mov	r6, fp
 80166f6:	e9dd 0100 	ldrd	r0, r1, [sp]
 80166fa:	f7ea fa45 	bl	8000b88 <__aeabi_d2iz>
 80166fe:	4607      	mov	r7, r0
 8016700:	f7e9 ff28 	bl	8000554 <__aeabi_i2d>
 8016704:	3730      	adds	r7, #48	; 0x30
 8016706:	4602      	mov	r2, r0
 8016708:	460b      	mov	r3, r1
 801670a:	e9dd 0100 	ldrd	r0, r1, [sp]
 801670e:	f7e9 fdd3 	bl	80002b8 <__aeabi_dsub>
 8016712:	f806 7b01 	strb.w	r7, [r6], #1
 8016716:	42ae      	cmp	r6, r5
 8016718:	e9cd 0100 	strd	r0, r1, [sp]
 801671c:	f04f 0200 	mov.w	r2, #0
 8016720:	d126      	bne.n	8016770 <_dtoa_r+0x5e8>
 8016722:	4b1c      	ldr	r3, [pc, #112]	; (8016794 <_dtoa_r+0x60c>)
 8016724:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8016728:	f7e9 fdc8 	bl	80002bc <__adddf3>
 801672c:	4602      	mov	r2, r0
 801672e:	460b      	mov	r3, r1
 8016730:	e9dd 0100 	ldrd	r0, r1, [sp]
 8016734:	f7ea fa08 	bl	8000b48 <__aeabi_dcmpgt>
 8016738:	2800      	cmp	r0, #0
 801673a:	d174      	bne.n	8016826 <_dtoa_r+0x69e>
 801673c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8016740:	2000      	movs	r0, #0
 8016742:	4914      	ldr	r1, [pc, #80]	; (8016794 <_dtoa_r+0x60c>)
 8016744:	f7e9 fdb8 	bl	80002b8 <__aeabi_dsub>
 8016748:	4602      	mov	r2, r0
 801674a:	460b      	mov	r3, r1
 801674c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8016750:	f7ea f9dc 	bl	8000b0c <__aeabi_dcmplt>
 8016754:	2800      	cmp	r0, #0
 8016756:	f43f af30 	beq.w	80165ba <_dtoa_r+0x432>
 801675a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 801675e:	2b30      	cmp	r3, #48	; 0x30
 8016760:	f105 32ff 	add.w	r2, r5, #4294967295
 8016764:	d002      	beq.n	801676c <_dtoa_r+0x5e4>
 8016766:	f8dd a020 	ldr.w	sl, [sp, #32]
 801676a:	e04a      	b.n	8016802 <_dtoa_r+0x67a>
 801676c:	4615      	mov	r5, r2
 801676e:	e7f4      	b.n	801675a <_dtoa_r+0x5d2>
 8016770:	4b05      	ldr	r3, [pc, #20]	; (8016788 <_dtoa_r+0x600>)
 8016772:	f7e9 ff59 	bl	8000628 <__aeabi_dmul>
 8016776:	e9cd 0100 	strd	r0, r1, [sp]
 801677a:	e7bc      	b.n	80166f6 <_dtoa_r+0x56e>
 801677c:	08018eb0 	.word	0x08018eb0
 8016780:	08018e88 	.word	0x08018e88
 8016784:	3ff00000 	.word	0x3ff00000
 8016788:	40240000 	.word	0x40240000
 801678c:	401c0000 	.word	0x401c0000
 8016790:	40140000 	.word	0x40140000
 8016794:	3fe00000 	.word	0x3fe00000
 8016798:	e9dd 6700 	ldrd	r6, r7, [sp]
 801679c:	465d      	mov	r5, fp
 801679e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80167a2:	4630      	mov	r0, r6
 80167a4:	4639      	mov	r1, r7
 80167a6:	f7ea f869 	bl	800087c <__aeabi_ddiv>
 80167aa:	f7ea f9ed 	bl	8000b88 <__aeabi_d2iz>
 80167ae:	4680      	mov	r8, r0
 80167b0:	f7e9 fed0 	bl	8000554 <__aeabi_i2d>
 80167b4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80167b8:	f7e9 ff36 	bl	8000628 <__aeabi_dmul>
 80167bc:	4602      	mov	r2, r0
 80167be:	460b      	mov	r3, r1
 80167c0:	4630      	mov	r0, r6
 80167c2:	4639      	mov	r1, r7
 80167c4:	f108 0630 	add.w	r6, r8, #48	; 0x30
 80167c8:	f7e9 fd76 	bl	80002b8 <__aeabi_dsub>
 80167cc:	f805 6b01 	strb.w	r6, [r5], #1
 80167d0:	eba5 060b 	sub.w	r6, r5, fp
 80167d4:	45b1      	cmp	r9, r6
 80167d6:	4602      	mov	r2, r0
 80167d8:	460b      	mov	r3, r1
 80167da:	d139      	bne.n	8016850 <_dtoa_r+0x6c8>
 80167dc:	f7e9 fd6e 	bl	80002bc <__adddf3>
 80167e0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80167e4:	4606      	mov	r6, r0
 80167e6:	460f      	mov	r7, r1
 80167e8:	f7ea f9ae 	bl	8000b48 <__aeabi_dcmpgt>
 80167ec:	b9c8      	cbnz	r0, 8016822 <_dtoa_r+0x69a>
 80167ee:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80167f2:	4630      	mov	r0, r6
 80167f4:	4639      	mov	r1, r7
 80167f6:	f7ea f97f 	bl	8000af8 <__aeabi_dcmpeq>
 80167fa:	b110      	cbz	r0, 8016802 <_dtoa_r+0x67a>
 80167fc:	f018 0f01 	tst.w	r8, #1
 8016800:	d10f      	bne.n	8016822 <_dtoa_r+0x69a>
 8016802:	9904      	ldr	r1, [sp, #16]
 8016804:	4620      	mov	r0, r4
 8016806:	f000 fe18 	bl	801743a <_Bfree>
 801680a:	2300      	movs	r3, #0
 801680c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 801680e:	702b      	strb	r3, [r5, #0]
 8016810:	f10a 0301 	add.w	r3, sl, #1
 8016814:	6013      	str	r3, [r2, #0]
 8016816:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8016818:	2b00      	cmp	r3, #0
 801681a:	f000 8241 	beq.w	8016ca0 <_dtoa_r+0xb18>
 801681e:	601d      	str	r5, [r3, #0]
 8016820:	e23e      	b.n	8016ca0 <_dtoa_r+0xb18>
 8016822:	f8cd a020 	str.w	sl, [sp, #32]
 8016826:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 801682a:	2a39      	cmp	r2, #57	; 0x39
 801682c:	f105 33ff 	add.w	r3, r5, #4294967295
 8016830:	d108      	bne.n	8016844 <_dtoa_r+0x6bc>
 8016832:	459b      	cmp	fp, r3
 8016834:	d10a      	bne.n	801684c <_dtoa_r+0x6c4>
 8016836:	9b08      	ldr	r3, [sp, #32]
 8016838:	3301      	adds	r3, #1
 801683a:	9308      	str	r3, [sp, #32]
 801683c:	2330      	movs	r3, #48	; 0x30
 801683e:	f88b 3000 	strb.w	r3, [fp]
 8016842:	465b      	mov	r3, fp
 8016844:	781a      	ldrb	r2, [r3, #0]
 8016846:	3201      	adds	r2, #1
 8016848:	701a      	strb	r2, [r3, #0]
 801684a:	e78c      	b.n	8016766 <_dtoa_r+0x5de>
 801684c:	461d      	mov	r5, r3
 801684e:	e7ea      	b.n	8016826 <_dtoa_r+0x69e>
 8016850:	2200      	movs	r2, #0
 8016852:	4b9b      	ldr	r3, [pc, #620]	; (8016ac0 <_dtoa_r+0x938>)
 8016854:	f7e9 fee8 	bl	8000628 <__aeabi_dmul>
 8016858:	2200      	movs	r2, #0
 801685a:	2300      	movs	r3, #0
 801685c:	4606      	mov	r6, r0
 801685e:	460f      	mov	r7, r1
 8016860:	f7ea f94a 	bl	8000af8 <__aeabi_dcmpeq>
 8016864:	2800      	cmp	r0, #0
 8016866:	d09a      	beq.n	801679e <_dtoa_r+0x616>
 8016868:	e7cb      	b.n	8016802 <_dtoa_r+0x67a>
 801686a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801686c:	2a00      	cmp	r2, #0
 801686e:	f000 808b 	beq.w	8016988 <_dtoa_r+0x800>
 8016872:	9a06      	ldr	r2, [sp, #24]
 8016874:	2a01      	cmp	r2, #1
 8016876:	dc6e      	bgt.n	8016956 <_dtoa_r+0x7ce>
 8016878:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 801687a:	2a00      	cmp	r2, #0
 801687c:	d067      	beq.n	801694e <_dtoa_r+0x7c6>
 801687e:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8016882:	9f07      	ldr	r7, [sp, #28]
 8016884:	9d05      	ldr	r5, [sp, #20]
 8016886:	9a05      	ldr	r2, [sp, #20]
 8016888:	2101      	movs	r1, #1
 801688a:	441a      	add	r2, r3
 801688c:	4620      	mov	r0, r4
 801688e:	9205      	str	r2, [sp, #20]
 8016890:	4498      	add	r8, r3
 8016892:	f000 feb0 	bl	80175f6 <__i2b>
 8016896:	4606      	mov	r6, r0
 8016898:	2d00      	cmp	r5, #0
 801689a:	dd0c      	ble.n	80168b6 <_dtoa_r+0x72e>
 801689c:	f1b8 0f00 	cmp.w	r8, #0
 80168a0:	dd09      	ble.n	80168b6 <_dtoa_r+0x72e>
 80168a2:	4545      	cmp	r5, r8
 80168a4:	9a05      	ldr	r2, [sp, #20]
 80168a6:	462b      	mov	r3, r5
 80168a8:	bfa8      	it	ge
 80168aa:	4643      	movge	r3, r8
 80168ac:	1ad2      	subs	r2, r2, r3
 80168ae:	9205      	str	r2, [sp, #20]
 80168b0:	1aed      	subs	r5, r5, r3
 80168b2:	eba8 0803 	sub.w	r8, r8, r3
 80168b6:	9b07      	ldr	r3, [sp, #28]
 80168b8:	b1eb      	cbz	r3, 80168f6 <_dtoa_r+0x76e>
 80168ba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80168bc:	2b00      	cmp	r3, #0
 80168be:	d067      	beq.n	8016990 <_dtoa_r+0x808>
 80168c0:	b18f      	cbz	r7, 80168e6 <_dtoa_r+0x75e>
 80168c2:	4631      	mov	r1, r6
 80168c4:	463a      	mov	r2, r7
 80168c6:	4620      	mov	r0, r4
 80168c8:	f000 ff34 	bl	8017734 <__pow5mult>
 80168cc:	9a04      	ldr	r2, [sp, #16]
 80168ce:	4601      	mov	r1, r0
 80168d0:	4606      	mov	r6, r0
 80168d2:	4620      	mov	r0, r4
 80168d4:	f000 fe98 	bl	8017608 <__multiply>
 80168d8:	9904      	ldr	r1, [sp, #16]
 80168da:	9008      	str	r0, [sp, #32]
 80168dc:	4620      	mov	r0, r4
 80168de:	f000 fdac 	bl	801743a <_Bfree>
 80168e2:	9b08      	ldr	r3, [sp, #32]
 80168e4:	9304      	str	r3, [sp, #16]
 80168e6:	9b07      	ldr	r3, [sp, #28]
 80168e8:	1bda      	subs	r2, r3, r7
 80168ea:	d004      	beq.n	80168f6 <_dtoa_r+0x76e>
 80168ec:	9904      	ldr	r1, [sp, #16]
 80168ee:	4620      	mov	r0, r4
 80168f0:	f000 ff20 	bl	8017734 <__pow5mult>
 80168f4:	9004      	str	r0, [sp, #16]
 80168f6:	2101      	movs	r1, #1
 80168f8:	4620      	mov	r0, r4
 80168fa:	f000 fe7c 	bl	80175f6 <__i2b>
 80168fe:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8016900:	4607      	mov	r7, r0
 8016902:	2b00      	cmp	r3, #0
 8016904:	f000 81d0 	beq.w	8016ca8 <_dtoa_r+0xb20>
 8016908:	461a      	mov	r2, r3
 801690a:	4601      	mov	r1, r0
 801690c:	4620      	mov	r0, r4
 801690e:	f000 ff11 	bl	8017734 <__pow5mult>
 8016912:	9b06      	ldr	r3, [sp, #24]
 8016914:	2b01      	cmp	r3, #1
 8016916:	4607      	mov	r7, r0
 8016918:	dc40      	bgt.n	801699c <_dtoa_r+0x814>
 801691a:	9b00      	ldr	r3, [sp, #0]
 801691c:	2b00      	cmp	r3, #0
 801691e:	d139      	bne.n	8016994 <_dtoa_r+0x80c>
 8016920:	9b01      	ldr	r3, [sp, #4]
 8016922:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8016926:	2b00      	cmp	r3, #0
 8016928:	d136      	bne.n	8016998 <_dtoa_r+0x810>
 801692a:	9b01      	ldr	r3, [sp, #4]
 801692c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8016930:	0d1b      	lsrs	r3, r3, #20
 8016932:	051b      	lsls	r3, r3, #20
 8016934:	b12b      	cbz	r3, 8016942 <_dtoa_r+0x7ba>
 8016936:	9b05      	ldr	r3, [sp, #20]
 8016938:	3301      	adds	r3, #1
 801693a:	9305      	str	r3, [sp, #20]
 801693c:	f108 0801 	add.w	r8, r8, #1
 8016940:	2301      	movs	r3, #1
 8016942:	9307      	str	r3, [sp, #28]
 8016944:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8016946:	2b00      	cmp	r3, #0
 8016948:	d12a      	bne.n	80169a0 <_dtoa_r+0x818>
 801694a:	2001      	movs	r0, #1
 801694c:	e030      	b.n	80169b0 <_dtoa_r+0x828>
 801694e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8016950:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8016954:	e795      	b.n	8016882 <_dtoa_r+0x6fa>
 8016956:	9b07      	ldr	r3, [sp, #28]
 8016958:	f109 37ff 	add.w	r7, r9, #4294967295
 801695c:	42bb      	cmp	r3, r7
 801695e:	bfbf      	itttt	lt
 8016960:	9b07      	ldrlt	r3, [sp, #28]
 8016962:	9707      	strlt	r7, [sp, #28]
 8016964:	1afa      	sublt	r2, r7, r3
 8016966:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8016968:	bfbb      	ittet	lt
 801696a:	189b      	addlt	r3, r3, r2
 801696c:	930e      	strlt	r3, [sp, #56]	; 0x38
 801696e:	1bdf      	subge	r7, r3, r7
 8016970:	2700      	movlt	r7, #0
 8016972:	f1b9 0f00 	cmp.w	r9, #0
 8016976:	bfb5      	itete	lt
 8016978:	9b05      	ldrlt	r3, [sp, #20]
 801697a:	9d05      	ldrge	r5, [sp, #20]
 801697c:	eba3 0509 	sublt.w	r5, r3, r9
 8016980:	464b      	movge	r3, r9
 8016982:	bfb8      	it	lt
 8016984:	2300      	movlt	r3, #0
 8016986:	e77e      	b.n	8016886 <_dtoa_r+0x6fe>
 8016988:	9f07      	ldr	r7, [sp, #28]
 801698a:	9d05      	ldr	r5, [sp, #20]
 801698c:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 801698e:	e783      	b.n	8016898 <_dtoa_r+0x710>
 8016990:	9a07      	ldr	r2, [sp, #28]
 8016992:	e7ab      	b.n	80168ec <_dtoa_r+0x764>
 8016994:	2300      	movs	r3, #0
 8016996:	e7d4      	b.n	8016942 <_dtoa_r+0x7ba>
 8016998:	9b00      	ldr	r3, [sp, #0]
 801699a:	e7d2      	b.n	8016942 <_dtoa_r+0x7ba>
 801699c:	2300      	movs	r3, #0
 801699e:	9307      	str	r3, [sp, #28]
 80169a0:	693b      	ldr	r3, [r7, #16]
 80169a2:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 80169a6:	6918      	ldr	r0, [r3, #16]
 80169a8:	f000 fdd7 	bl	801755a <__hi0bits>
 80169ac:	f1c0 0020 	rsb	r0, r0, #32
 80169b0:	4440      	add	r0, r8
 80169b2:	f010 001f 	ands.w	r0, r0, #31
 80169b6:	d047      	beq.n	8016a48 <_dtoa_r+0x8c0>
 80169b8:	f1c0 0320 	rsb	r3, r0, #32
 80169bc:	2b04      	cmp	r3, #4
 80169be:	dd3b      	ble.n	8016a38 <_dtoa_r+0x8b0>
 80169c0:	9b05      	ldr	r3, [sp, #20]
 80169c2:	f1c0 001c 	rsb	r0, r0, #28
 80169c6:	4403      	add	r3, r0
 80169c8:	9305      	str	r3, [sp, #20]
 80169ca:	4405      	add	r5, r0
 80169cc:	4480      	add	r8, r0
 80169ce:	9b05      	ldr	r3, [sp, #20]
 80169d0:	2b00      	cmp	r3, #0
 80169d2:	dd05      	ble.n	80169e0 <_dtoa_r+0x858>
 80169d4:	461a      	mov	r2, r3
 80169d6:	9904      	ldr	r1, [sp, #16]
 80169d8:	4620      	mov	r0, r4
 80169da:	f000 fef9 	bl	80177d0 <__lshift>
 80169de:	9004      	str	r0, [sp, #16]
 80169e0:	f1b8 0f00 	cmp.w	r8, #0
 80169e4:	dd05      	ble.n	80169f2 <_dtoa_r+0x86a>
 80169e6:	4639      	mov	r1, r7
 80169e8:	4642      	mov	r2, r8
 80169ea:	4620      	mov	r0, r4
 80169ec:	f000 fef0 	bl	80177d0 <__lshift>
 80169f0:	4607      	mov	r7, r0
 80169f2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80169f4:	b353      	cbz	r3, 8016a4c <_dtoa_r+0x8c4>
 80169f6:	4639      	mov	r1, r7
 80169f8:	9804      	ldr	r0, [sp, #16]
 80169fa:	f000 ff3d 	bl	8017878 <__mcmp>
 80169fe:	2800      	cmp	r0, #0
 8016a00:	da24      	bge.n	8016a4c <_dtoa_r+0x8c4>
 8016a02:	2300      	movs	r3, #0
 8016a04:	220a      	movs	r2, #10
 8016a06:	9904      	ldr	r1, [sp, #16]
 8016a08:	4620      	mov	r0, r4
 8016a0a:	f000 fd2d 	bl	8017468 <__multadd>
 8016a0e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8016a10:	9004      	str	r0, [sp, #16]
 8016a12:	f10a 3aff 	add.w	sl, sl, #4294967295
 8016a16:	2b00      	cmp	r3, #0
 8016a18:	f000 814d 	beq.w	8016cb6 <_dtoa_r+0xb2e>
 8016a1c:	2300      	movs	r3, #0
 8016a1e:	4631      	mov	r1, r6
 8016a20:	220a      	movs	r2, #10
 8016a22:	4620      	mov	r0, r4
 8016a24:	f000 fd20 	bl	8017468 <__multadd>
 8016a28:	9b02      	ldr	r3, [sp, #8]
 8016a2a:	2b00      	cmp	r3, #0
 8016a2c:	4606      	mov	r6, r0
 8016a2e:	dc4f      	bgt.n	8016ad0 <_dtoa_r+0x948>
 8016a30:	9b06      	ldr	r3, [sp, #24]
 8016a32:	2b02      	cmp	r3, #2
 8016a34:	dd4c      	ble.n	8016ad0 <_dtoa_r+0x948>
 8016a36:	e011      	b.n	8016a5c <_dtoa_r+0x8d4>
 8016a38:	d0c9      	beq.n	80169ce <_dtoa_r+0x846>
 8016a3a:	9a05      	ldr	r2, [sp, #20]
 8016a3c:	331c      	adds	r3, #28
 8016a3e:	441a      	add	r2, r3
 8016a40:	9205      	str	r2, [sp, #20]
 8016a42:	441d      	add	r5, r3
 8016a44:	4498      	add	r8, r3
 8016a46:	e7c2      	b.n	80169ce <_dtoa_r+0x846>
 8016a48:	4603      	mov	r3, r0
 8016a4a:	e7f6      	b.n	8016a3a <_dtoa_r+0x8b2>
 8016a4c:	f1b9 0f00 	cmp.w	r9, #0
 8016a50:	dc38      	bgt.n	8016ac4 <_dtoa_r+0x93c>
 8016a52:	9b06      	ldr	r3, [sp, #24]
 8016a54:	2b02      	cmp	r3, #2
 8016a56:	dd35      	ble.n	8016ac4 <_dtoa_r+0x93c>
 8016a58:	f8cd 9008 	str.w	r9, [sp, #8]
 8016a5c:	9b02      	ldr	r3, [sp, #8]
 8016a5e:	b963      	cbnz	r3, 8016a7a <_dtoa_r+0x8f2>
 8016a60:	4639      	mov	r1, r7
 8016a62:	2205      	movs	r2, #5
 8016a64:	4620      	mov	r0, r4
 8016a66:	f000 fcff 	bl	8017468 <__multadd>
 8016a6a:	4601      	mov	r1, r0
 8016a6c:	4607      	mov	r7, r0
 8016a6e:	9804      	ldr	r0, [sp, #16]
 8016a70:	f000 ff02 	bl	8017878 <__mcmp>
 8016a74:	2800      	cmp	r0, #0
 8016a76:	f73f adcc 	bgt.w	8016612 <_dtoa_r+0x48a>
 8016a7a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8016a7c:	465d      	mov	r5, fp
 8016a7e:	ea6f 0a03 	mvn.w	sl, r3
 8016a82:	f04f 0900 	mov.w	r9, #0
 8016a86:	4639      	mov	r1, r7
 8016a88:	4620      	mov	r0, r4
 8016a8a:	f000 fcd6 	bl	801743a <_Bfree>
 8016a8e:	2e00      	cmp	r6, #0
 8016a90:	f43f aeb7 	beq.w	8016802 <_dtoa_r+0x67a>
 8016a94:	f1b9 0f00 	cmp.w	r9, #0
 8016a98:	d005      	beq.n	8016aa6 <_dtoa_r+0x91e>
 8016a9a:	45b1      	cmp	r9, r6
 8016a9c:	d003      	beq.n	8016aa6 <_dtoa_r+0x91e>
 8016a9e:	4649      	mov	r1, r9
 8016aa0:	4620      	mov	r0, r4
 8016aa2:	f000 fcca 	bl	801743a <_Bfree>
 8016aa6:	4631      	mov	r1, r6
 8016aa8:	4620      	mov	r0, r4
 8016aaa:	f000 fcc6 	bl	801743a <_Bfree>
 8016aae:	e6a8      	b.n	8016802 <_dtoa_r+0x67a>
 8016ab0:	2700      	movs	r7, #0
 8016ab2:	463e      	mov	r6, r7
 8016ab4:	e7e1      	b.n	8016a7a <_dtoa_r+0x8f2>
 8016ab6:	f8dd a020 	ldr.w	sl, [sp, #32]
 8016aba:	463e      	mov	r6, r7
 8016abc:	e5a9      	b.n	8016612 <_dtoa_r+0x48a>
 8016abe:	bf00      	nop
 8016ac0:	40240000 	.word	0x40240000
 8016ac4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8016ac6:	f8cd 9008 	str.w	r9, [sp, #8]
 8016aca:	2b00      	cmp	r3, #0
 8016acc:	f000 80fa 	beq.w	8016cc4 <_dtoa_r+0xb3c>
 8016ad0:	2d00      	cmp	r5, #0
 8016ad2:	dd05      	ble.n	8016ae0 <_dtoa_r+0x958>
 8016ad4:	4631      	mov	r1, r6
 8016ad6:	462a      	mov	r2, r5
 8016ad8:	4620      	mov	r0, r4
 8016ada:	f000 fe79 	bl	80177d0 <__lshift>
 8016ade:	4606      	mov	r6, r0
 8016ae0:	9b07      	ldr	r3, [sp, #28]
 8016ae2:	2b00      	cmp	r3, #0
 8016ae4:	d04c      	beq.n	8016b80 <_dtoa_r+0x9f8>
 8016ae6:	6871      	ldr	r1, [r6, #4]
 8016ae8:	4620      	mov	r0, r4
 8016aea:	f000 fc72 	bl	80173d2 <_Balloc>
 8016aee:	6932      	ldr	r2, [r6, #16]
 8016af0:	3202      	adds	r2, #2
 8016af2:	4605      	mov	r5, r0
 8016af4:	0092      	lsls	r2, r2, #2
 8016af6:	f106 010c 	add.w	r1, r6, #12
 8016afa:	300c      	adds	r0, #12
 8016afc:	f000 fc5e 	bl	80173bc <memcpy>
 8016b00:	2201      	movs	r2, #1
 8016b02:	4629      	mov	r1, r5
 8016b04:	4620      	mov	r0, r4
 8016b06:	f000 fe63 	bl	80177d0 <__lshift>
 8016b0a:	9b00      	ldr	r3, [sp, #0]
 8016b0c:	f8cd b014 	str.w	fp, [sp, #20]
 8016b10:	f003 0301 	and.w	r3, r3, #1
 8016b14:	46b1      	mov	r9, r6
 8016b16:	9307      	str	r3, [sp, #28]
 8016b18:	4606      	mov	r6, r0
 8016b1a:	4639      	mov	r1, r7
 8016b1c:	9804      	ldr	r0, [sp, #16]
 8016b1e:	f7ff faa5 	bl	801606c <quorem>
 8016b22:	4649      	mov	r1, r9
 8016b24:	4605      	mov	r5, r0
 8016b26:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8016b2a:	9804      	ldr	r0, [sp, #16]
 8016b2c:	f000 fea4 	bl	8017878 <__mcmp>
 8016b30:	4632      	mov	r2, r6
 8016b32:	9000      	str	r0, [sp, #0]
 8016b34:	4639      	mov	r1, r7
 8016b36:	4620      	mov	r0, r4
 8016b38:	f000 feb8 	bl	80178ac <__mdiff>
 8016b3c:	68c3      	ldr	r3, [r0, #12]
 8016b3e:	4602      	mov	r2, r0
 8016b40:	bb03      	cbnz	r3, 8016b84 <_dtoa_r+0x9fc>
 8016b42:	4601      	mov	r1, r0
 8016b44:	9008      	str	r0, [sp, #32]
 8016b46:	9804      	ldr	r0, [sp, #16]
 8016b48:	f000 fe96 	bl	8017878 <__mcmp>
 8016b4c:	9a08      	ldr	r2, [sp, #32]
 8016b4e:	4603      	mov	r3, r0
 8016b50:	4611      	mov	r1, r2
 8016b52:	4620      	mov	r0, r4
 8016b54:	9308      	str	r3, [sp, #32]
 8016b56:	f000 fc70 	bl	801743a <_Bfree>
 8016b5a:	9b08      	ldr	r3, [sp, #32]
 8016b5c:	b9a3      	cbnz	r3, 8016b88 <_dtoa_r+0xa00>
 8016b5e:	9a06      	ldr	r2, [sp, #24]
 8016b60:	b992      	cbnz	r2, 8016b88 <_dtoa_r+0xa00>
 8016b62:	9a07      	ldr	r2, [sp, #28]
 8016b64:	b982      	cbnz	r2, 8016b88 <_dtoa_r+0xa00>
 8016b66:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8016b6a:	d029      	beq.n	8016bc0 <_dtoa_r+0xa38>
 8016b6c:	9b00      	ldr	r3, [sp, #0]
 8016b6e:	2b00      	cmp	r3, #0
 8016b70:	dd01      	ble.n	8016b76 <_dtoa_r+0x9ee>
 8016b72:	f105 0831 	add.w	r8, r5, #49	; 0x31
 8016b76:	9b05      	ldr	r3, [sp, #20]
 8016b78:	1c5d      	adds	r5, r3, #1
 8016b7a:	f883 8000 	strb.w	r8, [r3]
 8016b7e:	e782      	b.n	8016a86 <_dtoa_r+0x8fe>
 8016b80:	4630      	mov	r0, r6
 8016b82:	e7c2      	b.n	8016b0a <_dtoa_r+0x982>
 8016b84:	2301      	movs	r3, #1
 8016b86:	e7e3      	b.n	8016b50 <_dtoa_r+0x9c8>
 8016b88:	9a00      	ldr	r2, [sp, #0]
 8016b8a:	2a00      	cmp	r2, #0
 8016b8c:	db04      	blt.n	8016b98 <_dtoa_r+0xa10>
 8016b8e:	d125      	bne.n	8016bdc <_dtoa_r+0xa54>
 8016b90:	9a06      	ldr	r2, [sp, #24]
 8016b92:	bb1a      	cbnz	r2, 8016bdc <_dtoa_r+0xa54>
 8016b94:	9a07      	ldr	r2, [sp, #28]
 8016b96:	bb0a      	cbnz	r2, 8016bdc <_dtoa_r+0xa54>
 8016b98:	2b00      	cmp	r3, #0
 8016b9a:	ddec      	ble.n	8016b76 <_dtoa_r+0x9ee>
 8016b9c:	2201      	movs	r2, #1
 8016b9e:	9904      	ldr	r1, [sp, #16]
 8016ba0:	4620      	mov	r0, r4
 8016ba2:	f000 fe15 	bl	80177d0 <__lshift>
 8016ba6:	4639      	mov	r1, r7
 8016ba8:	9004      	str	r0, [sp, #16]
 8016baa:	f000 fe65 	bl	8017878 <__mcmp>
 8016bae:	2800      	cmp	r0, #0
 8016bb0:	dc03      	bgt.n	8016bba <_dtoa_r+0xa32>
 8016bb2:	d1e0      	bne.n	8016b76 <_dtoa_r+0x9ee>
 8016bb4:	f018 0f01 	tst.w	r8, #1
 8016bb8:	d0dd      	beq.n	8016b76 <_dtoa_r+0x9ee>
 8016bba:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8016bbe:	d1d8      	bne.n	8016b72 <_dtoa_r+0x9ea>
 8016bc0:	9b05      	ldr	r3, [sp, #20]
 8016bc2:	9a05      	ldr	r2, [sp, #20]
 8016bc4:	1c5d      	adds	r5, r3, #1
 8016bc6:	2339      	movs	r3, #57	; 0x39
 8016bc8:	7013      	strb	r3, [r2, #0]
 8016bca:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8016bce:	2b39      	cmp	r3, #57	; 0x39
 8016bd0:	f105 32ff 	add.w	r2, r5, #4294967295
 8016bd4:	d04f      	beq.n	8016c76 <_dtoa_r+0xaee>
 8016bd6:	3301      	adds	r3, #1
 8016bd8:	7013      	strb	r3, [r2, #0]
 8016bda:	e754      	b.n	8016a86 <_dtoa_r+0x8fe>
 8016bdc:	9a05      	ldr	r2, [sp, #20]
 8016bde:	2b00      	cmp	r3, #0
 8016be0:	f102 0501 	add.w	r5, r2, #1
 8016be4:	dd06      	ble.n	8016bf4 <_dtoa_r+0xa6c>
 8016be6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8016bea:	d0e9      	beq.n	8016bc0 <_dtoa_r+0xa38>
 8016bec:	f108 0801 	add.w	r8, r8, #1
 8016bf0:	9b05      	ldr	r3, [sp, #20]
 8016bf2:	e7c2      	b.n	8016b7a <_dtoa_r+0x9f2>
 8016bf4:	9a02      	ldr	r2, [sp, #8]
 8016bf6:	f805 8c01 	strb.w	r8, [r5, #-1]
 8016bfa:	eba5 030b 	sub.w	r3, r5, fp
 8016bfe:	4293      	cmp	r3, r2
 8016c00:	d021      	beq.n	8016c46 <_dtoa_r+0xabe>
 8016c02:	2300      	movs	r3, #0
 8016c04:	220a      	movs	r2, #10
 8016c06:	9904      	ldr	r1, [sp, #16]
 8016c08:	4620      	mov	r0, r4
 8016c0a:	f000 fc2d 	bl	8017468 <__multadd>
 8016c0e:	45b1      	cmp	r9, r6
 8016c10:	9004      	str	r0, [sp, #16]
 8016c12:	f04f 0300 	mov.w	r3, #0
 8016c16:	f04f 020a 	mov.w	r2, #10
 8016c1a:	4649      	mov	r1, r9
 8016c1c:	4620      	mov	r0, r4
 8016c1e:	d105      	bne.n	8016c2c <_dtoa_r+0xaa4>
 8016c20:	f000 fc22 	bl	8017468 <__multadd>
 8016c24:	4681      	mov	r9, r0
 8016c26:	4606      	mov	r6, r0
 8016c28:	9505      	str	r5, [sp, #20]
 8016c2a:	e776      	b.n	8016b1a <_dtoa_r+0x992>
 8016c2c:	f000 fc1c 	bl	8017468 <__multadd>
 8016c30:	4631      	mov	r1, r6
 8016c32:	4681      	mov	r9, r0
 8016c34:	2300      	movs	r3, #0
 8016c36:	220a      	movs	r2, #10
 8016c38:	4620      	mov	r0, r4
 8016c3a:	f000 fc15 	bl	8017468 <__multadd>
 8016c3e:	4606      	mov	r6, r0
 8016c40:	e7f2      	b.n	8016c28 <_dtoa_r+0xaa0>
 8016c42:	f04f 0900 	mov.w	r9, #0
 8016c46:	2201      	movs	r2, #1
 8016c48:	9904      	ldr	r1, [sp, #16]
 8016c4a:	4620      	mov	r0, r4
 8016c4c:	f000 fdc0 	bl	80177d0 <__lshift>
 8016c50:	4639      	mov	r1, r7
 8016c52:	9004      	str	r0, [sp, #16]
 8016c54:	f000 fe10 	bl	8017878 <__mcmp>
 8016c58:	2800      	cmp	r0, #0
 8016c5a:	dcb6      	bgt.n	8016bca <_dtoa_r+0xa42>
 8016c5c:	d102      	bne.n	8016c64 <_dtoa_r+0xadc>
 8016c5e:	f018 0f01 	tst.w	r8, #1
 8016c62:	d1b2      	bne.n	8016bca <_dtoa_r+0xa42>
 8016c64:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8016c68:	2b30      	cmp	r3, #48	; 0x30
 8016c6a:	f105 32ff 	add.w	r2, r5, #4294967295
 8016c6e:	f47f af0a 	bne.w	8016a86 <_dtoa_r+0x8fe>
 8016c72:	4615      	mov	r5, r2
 8016c74:	e7f6      	b.n	8016c64 <_dtoa_r+0xadc>
 8016c76:	4593      	cmp	fp, r2
 8016c78:	d105      	bne.n	8016c86 <_dtoa_r+0xafe>
 8016c7a:	2331      	movs	r3, #49	; 0x31
 8016c7c:	f10a 0a01 	add.w	sl, sl, #1
 8016c80:	f88b 3000 	strb.w	r3, [fp]
 8016c84:	e6ff      	b.n	8016a86 <_dtoa_r+0x8fe>
 8016c86:	4615      	mov	r5, r2
 8016c88:	e79f      	b.n	8016bca <_dtoa_r+0xa42>
 8016c8a:	f8df b064 	ldr.w	fp, [pc, #100]	; 8016cf0 <_dtoa_r+0xb68>
 8016c8e:	e007      	b.n	8016ca0 <_dtoa_r+0xb18>
 8016c90:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8016c92:	f8df b060 	ldr.w	fp, [pc, #96]	; 8016cf4 <_dtoa_r+0xb6c>
 8016c96:	b11b      	cbz	r3, 8016ca0 <_dtoa_r+0xb18>
 8016c98:	f10b 0308 	add.w	r3, fp, #8
 8016c9c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8016c9e:	6013      	str	r3, [r2, #0]
 8016ca0:	4658      	mov	r0, fp
 8016ca2:	b017      	add	sp, #92	; 0x5c
 8016ca4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016ca8:	9b06      	ldr	r3, [sp, #24]
 8016caa:	2b01      	cmp	r3, #1
 8016cac:	f77f ae35 	ble.w	801691a <_dtoa_r+0x792>
 8016cb0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8016cb2:	9307      	str	r3, [sp, #28]
 8016cb4:	e649      	b.n	801694a <_dtoa_r+0x7c2>
 8016cb6:	9b02      	ldr	r3, [sp, #8]
 8016cb8:	2b00      	cmp	r3, #0
 8016cba:	dc03      	bgt.n	8016cc4 <_dtoa_r+0xb3c>
 8016cbc:	9b06      	ldr	r3, [sp, #24]
 8016cbe:	2b02      	cmp	r3, #2
 8016cc0:	f73f aecc 	bgt.w	8016a5c <_dtoa_r+0x8d4>
 8016cc4:	465d      	mov	r5, fp
 8016cc6:	4639      	mov	r1, r7
 8016cc8:	9804      	ldr	r0, [sp, #16]
 8016cca:	f7ff f9cf 	bl	801606c <quorem>
 8016cce:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8016cd2:	f805 8b01 	strb.w	r8, [r5], #1
 8016cd6:	9a02      	ldr	r2, [sp, #8]
 8016cd8:	eba5 030b 	sub.w	r3, r5, fp
 8016cdc:	429a      	cmp	r2, r3
 8016cde:	ddb0      	ble.n	8016c42 <_dtoa_r+0xaba>
 8016ce0:	2300      	movs	r3, #0
 8016ce2:	220a      	movs	r2, #10
 8016ce4:	9904      	ldr	r1, [sp, #16]
 8016ce6:	4620      	mov	r0, r4
 8016ce8:	f000 fbbe 	bl	8017468 <__multadd>
 8016cec:	9004      	str	r0, [sp, #16]
 8016cee:	e7ea      	b.n	8016cc6 <_dtoa_r+0xb3e>
 8016cf0:	08018fab 	.word	0x08018fab
 8016cf4:	08018e70 	.word	0x08018e70

08016cf8 <rshift>:
 8016cf8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8016cfa:	6906      	ldr	r6, [r0, #16]
 8016cfc:	114b      	asrs	r3, r1, #5
 8016cfe:	429e      	cmp	r6, r3
 8016d00:	f100 0414 	add.w	r4, r0, #20
 8016d04:	dd30      	ble.n	8016d68 <rshift+0x70>
 8016d06:	f011 011f 	ands.w	r1, r1, #31
 8016d0a:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 8016d0e:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 8016d12:	d108      	bne.n	8016d26 <rshift+0x2e>
 8016d14:	4621      	mov	r1, r4
 8016d16:	42b2      	cmp	r2, r6
 8016d18:	460b      	mov	r3, r1
 8016d1a:	d211      	bcs.n	8016d40 <rshift+0x48>
 8016d1c:	f852 3b04 	ldr.w	r3, [r2], #4
 8016d20:	f841 3b04 	str.w	r3, [r1], #4
 8016d24:	e7f7      	b.n	8016d16 <rshift+0x1e>
 8016d26:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 8016d2a:	f1c1 0c20 	rsb	ip, r1, #32
 8016d2e:	40cd      	lsrs	r5, r1
 8016d30:	3204      	adds	r2, #4
 8016d32:	4623      	mov	r3, r4
 8016d34:	42b2      	cmp	r2, r6
 8016d36:	4617      	mov	r7, r2
 8016d38:	d30c      	bcc.n	8016d54 <rshift+0x5c>
 8016d3a:	601d      	str	r5, [r3, #0]
 8016d3c:	b105      	cbz	r5, 8016d40 <rshift+0x48>
 8016d3e:	3304      	adds	r3, #4
 8016d40:	1b1a      	subs	r2, r3, r4
 8016d42:	42a3      	cmp	r3, r4
 8016d44:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8016d48:	bf08      	it	eq
 8016d4a:	2300      	moveq	r3, #0
 8016d4c:	6102      	str	r2, [r0, #16]
 8016d4e:	bf08      	it	eq
 8016d50:	6143      	streq	r3, [r0, #20]
 8016d52:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8016d54:	683f      	ldr	r7, [r7, #0]
 8016d56:	fa07 f70c 	lsl.w	r7, r7, ip
 8016d5a:	433d      	orrs	r5, r7
 8016d5c:	f843 5b04 	str.w	r5, [r3], #4
 8016d60:	f852 5b04 	ldr.w	r5, [r2], #4
 8016d64:	40cd      	lsrs	r5, r1
 8016d66:	e7e5      	b.n	8016d34 <rshift+0x3c>
 8016d68:	4623      	mov	r3, r4
 8016d6a:	e7e9      	b.n	8016d40 <rshift+0x48>

08016d6c <__hexdig_fun>:
 8016d6c:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8016d70:	2b09      	cmp	r3, #9
 8016d72:	d802      	bhi.n	8016d7a <__hexdig_fun+0xe>
 8016d74:	3820      	subs	r0, #32
 8016d76:	b2c0      	uxtb	r0, r0
 8016d78:	4770      	bx	lr
 8016d7a:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8016d7e:	2b05      	cmp	r3, #5
 8016d80:	d801      	bhi.n	8016d86 <__hexdig_fun+0x1a>
 8016d82:	3847      	subs	r0, #71	; 0x47
 8016d84:	e7f7      	b.n	8016d76 <__hexdig_fun+0xa>
 8016d86:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8016d8a:	2b05      	cmp	r3, #5
 8016d8c:	d801      	bhi.n	8016d92 <__hexdig_fun+0x26>
 8016d8e:	3827      	subs	r0, #39	; 0x27
 8016d90:	e7f1      	b.n	8016d76 <__hexdig_fun+0xa>
 8016d92:	2000      	movs	r0, #0
 8016d94:	4770      	bx	lr

08016d96 <__gethex>:
 8016d96:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016d9a:	b08b      	sub	sp, #44	; 0x2c
 8016d9c:	468a      	mov	sl, r1
 8016d9e:	9002      	str	r0, [sp, #8]
 8016da0:	9816      	ldr	r0, [sp, #88]	; 0x58
 8016da2:	9306      	str	r3, [sp, #24]
 8016da4:	4690      	mov	r8, r2
 8016da6:	f000 fadf 	bl	8017368 <__localeconv_l>
 8016daa:	6803      	ldr	r3, [r0, #0]
 8016dac:	9303      	str	r3, [sp, #12]
 8016dae:	4618      	mov	r0, r3
 8016db0:	f7e9 fa26 	bl	8000200 <strlen>
 8016db4:	9b03      	ldr	r3, [sp, #12]
 8016db6:	9001      	str	r0, [sp, #4]
 8016db8:	4403      	add	r3, r0
 8016dba:	f04f 0b00 	mov.w	fp, #0
 8016dbe:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8016dc2:	9307      	str	r3, [sp, #28]
 8016dc4:	f8da 3000 	ldr.w	r3, [sl]
 8016dc8:	3302      	adds	r3, #2
 8016dca:	461f      	mov	r7, r3
 8016dcc:	f813 0b01 	ldrb.w	r0, [r3], #1
 8016dd0:	2830      	cmp	r0, #48	; 0x30
 8016dd2:	d06c      	beq.n	8016eae <__gethex+0x118>
 8016dd4:	f7ff ffca 	bl	8016d6c <__hexdig_fun>
 8016dd8:	4604      	mov	r4, r0
 8016dda:	2800      	cmp	r0, #0
 8016ddc:	d16a      	bne.n	8016eb4 <__gethex+0x11e>
 8016dde:	9a01      	ldr	r2, [sp, #4]
 8016de0:	9903      	ldr	r1, [sp, #12]
 8016de2:	4638      	mov	r0, r7
 8016de4:	f001 fc40 	bl	8018668 <strncmp>
 8016de8:	2800      	cmp	r0, #0
 8016dea:	d166      	bne.n	8016eba <__gethex+0x124>
 8016dec:	9b01      	ldr	r3, [sp, #4]
 8016dee:	5cf8      	ldrb	r0, [r7, r3]
 8016df0:	18fe      	adds	r6, r7, r3
 8016df2:	f7ff ffbb 	bl	8016d6c <__hexdig_fun>
 8016df6:	2800      	cmp	r0, #0
 8016df8:	d062      	beq.n	8016ec0 <__gethex+0x12a>
 8016dfa:	4633      	mov	r3, r6
 8016dfc:	7818      	ldrb	r0, [r3, #0]
 8016dfe:	2830      	cmp	r0, #48	; 0x30
 8016e00:	461f      	mov	r7, r3
 8016e02:	f103 0301 	add.w	r3, r3, #1
 8016e06:	d0f9      	beq.n	8016dfc <__gethex+0x66>
 8016e08:	f7ff ffb0 	bl	8016d6c <__hexdig_fun>
 8016e0c:	fab0 f580 	clz	r5, r0
 8016e10:	096d      	lsrs	r5, r5, #5
 8016e12:	4634      	mov	r4, r6
 8016e14:	f04f 0b01 	mov.w	fp, #1
 8016e18:	463a      	mov	r2, r7
 8016e1a:	4616      	mov	r6, r2
 8016e1c:	3201      	adds	r2, #1
 8016e1e:	7830      	ldrb	r0, [r6, #0]
 8016e20:	f7ff ffa4 	bl	8016d6c <__hexdig_fun>
 8016e24:	2800      	cmp	r0, #0
 8016e26:	d1f8      	bne.n	8016e1a <__gethex+0x84>
 8016e28:	9a01      	ldr	r2, [sp, #4]
 8016e2a:	9903      	ldr	r1, [sp, #12]
 8016e2c:	4630      	mov	r0, r6
 8016e2e:	f001 fc1b 	bl	8018668 <strncmp>
 8016e32:	b950      	cbnz	r0, 8016e4a <__gethex+0xb4>
 8016e34:	b954      	cbnz	r4, 8016e4c <__gethex+0xb6>
 8016e36:	9b01      	ldr	r3, [sp, #4]
 8016e38:	18f4      	adds	r4, r6, r3
 8016e3a:	4622      	mov	r2, r4
 8016e3c:	4616      	mov	r6, r2
 8016e3e:	3201      	adds	r2, #1
 8016e40:	7830      	ldrb	r0, [r6, #0]
 8016e42:	f7ff ff93 	bl	8016d6c <__hexdig_fun>
 8016e46:	2800      	cmp	r0, #0
 8016e48:	d1f8      	bne.n	8016e3c <__gethex+0xa6>
 8016e4a:	b10c      	cbz	r4, 8016e50 <__gethex+0xba>
 8016e4c:	1ba4      	subs	r4, r4, r6
 8016e4e:	00a4      	lsls	r4, r4, #2
 8016e50:	7833      	ldrb	r3, [r6, #0]
 8016e52:	2b50      	cmp	r3, #80	; 0x50
 8016e54:	d001      	beq.n	8016e5a <__gethex+0xc4>
 8016e56:	2b70      	cmp	r3, #112	; 0x70
 8016e58:	d140      	bne.n	8016edc <__gethex+0x146>
 8016e5a:	7873      	ldrb	r3, [r6, #1]
 8016e5c:	2b2b      	cmp	r3, #43	; 0x2b
 8016e5e:	d031      	beq.n	8016ec4 <__gethex+0x12e>
 8016e60:	2b2d      	cmp	r3, #45	; 0x2d
 8016e62:	d033      	beq.n	8016ecc <__gethex+0x136>
 8016e64:	1c71      	adds	r1, r6, #1
 8016e66:	f04f 0900 	mov.w	r9, #0
 8016e6a:	7808      	ldrb	r0, [r1, #0]
 8016e6c:	f7ff ff7e 	bl	8016d6c <__hexdig_fun>
 8016e70:	1e43      	subs	r3, r0, #1
 8016e72:	b2db      	uxtb	r3, r3
 8016e74:	2b18      	cmp	r3, #24
 8016e76:	d831      	bhi.n	8016edc <__gethex+0x146>
 8016e78:	f1a0 0210 	sub.w	r2, r0, #16
 8016e7c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8016e80:	f7ff ff74 	bl	8016d6c <__hexdig_fun>
 8016e84:	1e43      	subs	r3, r0, #1
 8016e86:	b2db      	uxtb	r3, r3
 8016e88:	2b18      	cmp	r3, #24
 8016e8a:	d922      	bls.n	8016ed2 <__gethex+0x13c>
 8016e8c:	f1b9 0f00 	cmp.w	r9, #0
 8016e90:	d000      	beq.n	8016e94 <__gethex+0xfe>
 8016e92:	4252      	negs	r2, r2
 8016e94:	4414      	add	r4, r2
 8016e96:	f8ca 1000 	str.w	r1, [sl]
 8016e9a:	b30d      	cbz	r5, 8016ee0 <__gethex+0x14a>
 8016e9c:	f1bb 0f00 	cmp.w	fp, #0
 8016ea0:	bf0c      	ite	eq
 8016ea2:	2706      	moveq	r7, #6
 8016ea4:	2700      	movne	r7, #0
 8016ea6:	4638      	mov	r0, r7
 8016ea8:	b00b      	add	sp, #44	; 0x2c
 8016eaa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016eae:	f10b 0b01 	add.w	fp, fp, #1
 8016eb2:	e78a      	b.n	8016dca <__gethex+0x34>
 8016eb4:	2500      	movs	r5, #0
 8016eb6:	462c      	mov	r4, r5
 8016eb8:	e7ae      	b.n	8016e18 <__gethex+0x82>
 8016eba:	463e      	mov	r6, r7
 8016ebc:	2501      	movs	r5, #1
 8016ebe:	e7c7      	b.n	8016e50 <__gethex+0xba>
 8016ec0:	4604      	mov	r4, r0
 8016ec2:	e7fb      	b.n	8016ebc <__gethex+0x126>
 8016ec4:	f04f 0900 	mov.w	r9, #0
 8016ec8:	1cb1      	adds	r1, r6, #2
 8016eca:	e7ce      	b.n	8016e6a <__gethex+0xd4>
 8016ecc:	f04f 0901 	mov.w	r9, #1
 8016ed0:	e7fa      	b.n	8016ec8 <__gethex+0x132>
 8016ed2:	230a      	movs	r3, #10
 8016ed4:	fb03 0202 	mla	r2, r3, r2, r0
 8016ed8:	3a10      	subs	r2, #16
 8016eda:	e7cf      	b.n	8016e7c <__gethex+0xe6>
 8016edc:	4631      	mov	r1, r6
 8016ede:	e7da      	b.n	8016e96 <__gethex+0x100>
 8016ee0:	1bf3      	subs	r3, r6, r7
 8016ee2:	3b01      	subs	r3, #1
 8016ee4:	4629      	mov	r1, r5
 8016ee6:	2b07      	cmp	r3, #7
 8016ee8:	dc49      	bgt.n	8016f7e <__gethex+0x1e8>
 8016eea:	9802      	ldr	r0, [sp, #8]
 8016eec:	f000 fa71 	bl	80173d2 <_Balloc>
 8016ef0:	9b01      	ldr	r3, [sp, #4]
 8016ef2:	f100 0914 	add.w	r9, r0, #20
 8016ef6:	f04f 0b00 	mov.w	fp, #0
 8016efa:	f1c3 0301 	rsb	r3, r3, #1
 8016efe:	4605      	mov	r5, r0
 8016f00:	f8cd 9010 	str.w	r9, [sp, #16]
 8016f04:	46da      	mov	sl, fp
 8016f06:	9308      	str	r3, [sp, #32]
 8016f08:	42b7      	cmp	r7, r6
 8016f0a:	d33b      	bcc.n	8016f84 <__gethex+0x1ee>
 8016f0c:	9804      	ldr	r0, [sp, #16]
 8016f0e:	f840 ab04 	str.w	sl, [r0], #4
 8016f12:	eba0 0009 	sub.w	r0, r0, r9
 8016f16:	1080      	asrs	r0, r0, #2
 8016f18:	6128      	str	r0, [r5, #16]
 8016f1a:	0147      	lsls	r7, r0, #5
 8016f1c:	4650      	mov	r0, sl
 8016f1e:	f000 fb1c 	bl	801755a <__hi0bits>
 8016f22:	f8d8 6000 	ldr.w	r6, [r8]
 8016f26:	1a3f      	subs	r7, r7, r0
 8016f28:	42b7      	cmp	r7, r6
 8016f2a:	dd64      	ble.n	8016ff6 <__gethex+0x260>
 8016f2c:	1bbf      	subs	r7, r7, r6
 8016f2e:	4639      	mov	r1, r7
 8016f30:	4628      	mov	r0, r5
 8016f32:	f000 fe2b 	bl	8017b8c <__any_on>
 8016f36:	4682      	mov	sl, r0
 8016f38:	b178      	cbz	r0, 8016f5a <__gethex+0x1c4>
 8016f3a:	1e7b      	subs	r3, r7, #1
 8016f3c:	1159      	asrs	r1, r3, #5
 8016f3e:	f003 021f 	and.w	r2, r3, #31
 8016f42:	f04f 0a01 	mov.w	sl, #1
 8016f46:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8016f4a:	fa0a f202 	lsl.w	r2, sl, r2
 8016f4e:	420a      	tst	r2, r1
 8016f50:	d003      	beq.n	8016f5a <__gethex+0x1c4>
 8016f52:	4553      	cmp	r3, sl
 8016f54:	dc46      	bgt.n	8016fe4 <__gethex+0x24e>
 8016f56:	f04f 0a02 	mov.w	sl, #2
 8016f5a:	4639      	mov	r1, r7
 8016f5c:	4628      	mov	r0, r5
 8016f5e:	f7ff fecb 	bl	8016cf8 <rshift>
 8016f62:	443c      	add	r4, r7
 8016f64:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8016f68:	42a3      	cmp	r3, r4
 8016f6a:	da52      	bge.n	8017012 <__gethex+0x27c>
 8016f6c:	4629      	mov	r1, r5
 8016f6e:	9802      	ldr	r0, [sp, #8]
 8016f70:	f000 fa63 	bl	801743a <_Bfree>
 8016f74:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8016f76:	2300      	movs	r3, #0
 8016f78:	6013      	str	r3, [r2, #0]
 8016f7a:	27a3      	movs	r7, #163	; 0xa3
 8016f7c:	e793      	b.n	8016ea6 <__gethex+0x110>
 8016f7e:	3101      	adds	r1, #1
 8016f80:	105b      	asrs	r3, r3, #1
 8016f82:	e7b0      	b.n	8016ee6 <__gethex+0x150>
 8016f84:	1e73      	subs	r3, r6, #1
 8016f86:	9305      	str	r3, [sp, #20]
 8016f88:	9a07      	ldr	r2, [sp, #28]
 8016f8a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8016f8e:	4293      	cmp	r3, r2
 8016f90:	d018      	beq.n	8016fc4 <__gethex+0x22e>
 8016f92:	f1bb 0f20 	cmp.w	fp, #32
 8016f96:	d107      	bne.n	8016fa8 <__gethex+0x212>
 8016f98:	9b04      	ldr	r3, [sp, #16]
 8016f9a:	f8c3 a000 	str.w	sl, [r3]
 8016f9e:	3304      	adds	r3, #4
 8016fa0:	f04f 0a00 	mov.w	sl, #0
 8016fa4:	9304      	str	r3, [sp, #16]
 8016fa6:	46d3      	mov	fp, sl
 8016fa8:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8016fac:	f7ff fede 	bl	8016d6c <__hexdig_fun>
 8016fb0:	f000 000f 	and.w	r0, r0, #15
 8016fb4:	fa00 f00b 	lsl.w	r0, r0, fp
 8016fb8:	ea4a 0a00 	orr.w	sl, sl, r0
 8016fbc:	f10b 0b04 	add.w	fp, fp, #4
 8016fc0:	9b05      	ldr	r3, [sp, #20]
 8016fc2:	e00d      	b.n	8016fe0 <__gethex+0x24a>
 8016fc4:	9b05      	ldr	r3, [sp, #20]
 8016fc6:	9a08      	ldr	r2, [sp, #32]
 8016fc8:	4413      	add	r3, r2
 8016fca:	42bb      	cmp	r3, r7
 8016fcc:	d3e1      	bcc.n	8016f92 <__gethex+0x1fc>
 8016fce:	4618      	mov	r0, r3
 8016fd0:	9a01      	ldr	r2, [sp, #4]
 8016fd2:	9903      	ldr	r1, [sp, #12]
 8016fd4:	9309      	str	r3, [sp, #36]	; 0x24
 8016fd6:	f001 fb47 	bl	8018668 <strncmp>
 8016fda:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8016fdc:	2800      	cmp	r0, #0
 8016fde:	d1d8      	bne.n	8016f92 <__gethex+0x1fc>
 8016fe0:	461e      	mov	r6, r3
 8016fe2:	e791      	b.n	8016f08 <__gethex+0x172>
 8016fe4:	1eb9      	subs	r1, r7, #2
 8016fe6:	4628      	mov	r0, r5
 8016fe8:	f000 fdd0 	bl	8017b8c <__any_on>
 8016fec:	2800      	cmp	r0, #0
 8016fee:	d0b2      	beq.n	8016f56 <__gethex+0x1c0>
 8016ff0:	f04f 0a03 	mov.w	sl, #3
 8016ff4:	e7b1      	b.n	8016f5a <__gethex+0x1c4>
 8016ff6:	da09      	bge.n	801700c <__gethex+0x276>
 8016ff8:	1bf7      	subs	r7, r6, r7
 8016ffa:	4629      	mov	r1, r5
 8016ffc:	463a      	mov	r2, r7
 8016ffe:	9802      	ldr	r0, [sp, #8]
 8017000:	f000 fbe6 	bl	80177d0 <__lshift>
 8017004:	1be4      	subs	r4, r4, r7
 8017006:	4605      	mov	r5, r0
 8017008:	f100 0914 	add.w	r9, r0, #20
 801700c:	f04f 0a00 	mov.w	sl, #0
 8017010:	e7a8      	b.n	8016f64 <__gethex+0x1ce>
 8017012:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8017016:	42a0      	cmp	r0, r4
 8017018:	dd6a      	ble.n	80170f0 <__gethex+0x35a>
 801701a:	1b04      	subs	r4, r0, r4
 801701c:	42a6      	cmp	r6, r4
 801701e:	dc2e      	bgt.n	801707e <__gethex+0x2e8>
 8017020:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8017024:	2b02      	cmp	r3, #2
 8017026:	d022      	beq.n	801706e <__gethex+0x2d8>
 8017028:	2b03      	cmp	r3, #3
 801702a:	d024      	beq.n	8017076 <__gethex+0x2e0>
 801702c:	2b01      	cmp	r3, #1
 801702e:	d115      	bne.n	801705c <__gethex+0x2c6>
 8017030:	42a6      	cmp	r6, r4
 8017032:	d113      	bne.n	801705c <__gethex+0x2c6>
 8017034:	2e01      	cmp	r6, #1
 8017036:	dc0b      	bgt.n	8017050 <__gethex+0x2ba>
 8017038:	9a06      	ldr	r2, [sp, #24]
 801703a:	f8d8 3004 	ldr.w	r3, [r8, #4]
 801703e:	6013      	str	r3, [r2, #0]
 8017040:	2301      	movs	r3, #1
 8017042:	612b      	str	r3, [r5, #16]
 8017044:	f8c9 3000 	str.w	r3, [r9]
 8017048:	9b14      	ldr	r3, [sp, #80]	; 0x50
 801704a:	2762      	movs	r7, #98	; 0x62
 801704c:	601d      	str	r5, [r3, #0]
 801704e:	e72a      	b.n	8016ea6 <__gethex+0x110>
 8017050:	1e71      	subs	r1, r6, #1
 8017052:	4628      	mov	r0, r5
 8017054:	f000 fd9a 	bl	8017b8c <__any_on>
 8017058:	2800      	cmp	r0, #0
 801705a:	d1ed      	bne.n	8017038 <__gethex+0x2a2>
 801705c:	4629      	mov	r1, r5
 801705e:	9802      	ldr	r0, [sp, #8]
 8017060:	f000 f9eb 	bl	801743a <_Bfree>
 8017064:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8017066:	2300      	movs	r3, #0
 8017068:	6013      	str	r3, [r2, #0]
 801706a:	2750      	movs	r7, #80	; 0x50
 801706c:	e71b      	b.n	8016ea6 <__gethex+0x110>
 801706e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8017070:	2b00      	cmp	r3, #0
 8017072:	d0e1      	beq.n	8017038 <__gethex+0x2a2>
 8017074:	e7f2      	b.n	801705c <__gethex+0x2c6>
 8017076:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8017078:	2b00      	cmp	r3, #0
 801707a:	d1dd      	bne.n	8017038 <__gethex+0x2a2>
 801707c:	e7ee      	b.n	801705c <__gethex+0x2c6>
 801707e:	1e67      	subs	r7, r4, #1
 8017080:	f1ba 0f00 	cmp.w	sl, #0
 8017084:	d131      	bne.n	80170ea <__gethex+0x354>
 8017086:	b127      	cbz	r7, 8017092 <__gethex+0x2fc>
 8017088:	4639      	mov	r1, r7
 801708a:	4628      	mov	r0, r5
 801708c:	f000 fd7e 	bl	8017b8c <__any_on>
 8017090:	4682      	mov	sl, r0
 8017092:	117a      	asrs	r2, r7, #5
 8017094:	2301      	movs	r3, #1
 8017096:	f007 071f 	and.w	r7, r7, #31
 801709a:	fa03 f707 	lsl.w	r7, r3, r7
 801709e:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 80170a2:	4621      	mov	r1, r4
 80170a4:	421f      	tst	r7, r3
 80170a6:	4628      	mov	r0, r5
 80170a8:	bf18      	it	ne
 80170aa:	f04a 0a02 	orrne.w	sl, sl, #2
 80170ae:	1b36      	subs	r6, r6, r4
 80170b0:	f7ff fe22 	bl	8016cf8 <rshift>
 80170b4:	f8d8 4004 	ldr.w	r4, [r8, #4]
 80170b8:	2702      	movs	r7, #2
 80170ba:	f1ba 0f00 	cmp.w	sl, #0
 80170be:	d048      	beq.n	8017152 <__gethex+0x3bc>
 80170c0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80170c4:	2b02      	cmp	r3, #2
 80170c6:	d015      	beq.n	80170f4 <__gethex+0x35e>
 80170c8:	2b03      	cmp	r3, #3
 80170ca:	d017      	beq.n	80170fc <__gethex+0x366>
 80170cc:	2b01      	cmp	r3, #1
 80170ce:	d109      	bne.n	80170e4 <__gethex+0x34e>
 80170d0:	f01a 0f02 	tst.w	sl, #2
 80170d4:	d006      	beq.n	80170e4 <__gethex+0x34e>
 80170d6:	f8d9 3000 	ldr.w	r3, [r9]
 80170da:	ea4a 0a03 	orr.w	sl, sl, r3
 80170de:	f01a 0f01 	tst.w	sl, #1
 80170e2:	d10e      	bne.n	8017102 <__gethex+0x36c>
 80170e4:	f047 0710 	orr.w	r7, r7, #16
 80170e8:	e033      	b.n	8017152 <__gethex+0x3bc>
 80170ea:	f04f 0a01 	mov.w	sl, #1
 80170ee:	e7d0      	b.n	8017092 <__gethex+0x2fc>
 80170f0:	2701      	movs	r7, #1
 80170f2:	e7e2      	b.n	80170ba <__gethex+0x324>
 80170f4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80170f6:	f1c3 0301 	rsb	r3, r3, #1
 80170fa:	9315      	str	r3, [sp, #84]	; 0x54
 80170fc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80170fe:	2b00      	cmp	r3, #0
 8017100:	d0f0      	beq.n	80170e4 <__gethex+0x34e>
 8017102:	f8d5 9010 	ldr.w	r9, [r5, #16]
 8017106:	f105 0314 	add.w	r3, r5, #20
 801710a:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 801710e:	eb03 010a 	add.w	r1, r3, sl
 8017112:	f04f 0c00 	mov.w	ip, #0
 8017116:	4618      	mov	r0, r3
 8017118:	f853 2b04 	ldr.w	r2, [r3], #4
 801711c:	f1b2 3fff 	cmp.w	r2, #4294967295
 8017120:	d01c      	beq.n	801715c <__gethex+0x3c6>
 8017122:	3201      	adds	r2, #1
 8017124:	6002      	str	r2, [r0, #0]
 8017126:	2f02      	cmp	r7, #2
 8017128:	f105 0314 	add.w	r3, r5, #20
 801712c:	d138      	bne.n	80171a0 <__gethex+0x40a>
 801712e:	f8d8 2000 	ldr.w	r2, [r8]
 8017132:	3a01      	subs	r2, #1
 8017134:	42b2      	cmp	r2, r6
 8017136:	d10a      	bne.n	801714e <__gethex+0x3b8>
 8017138:	1171      	asrs	r1, r6, #5
 801713a:	2201      	movs	r2, #1
 801713c:	f006 061f 	and.w	r6, r6, #31
 8017140:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8017144:	fa02 f606 	lsl.w	r6, r2, r6
 8017148:	421e      	tst	r6, r3
 801714a:	bf18      	it	ne
 801714c:	4617      	movne	r7, r2
 801714e:	f047 0720 	orr.w	r7, r7, #32
 8017152:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8017154:	601d      	str	r5, [r3, #0]
 8017156:	9b06      	ldr	r3, [sp, #24]
 8017158:	601c      	str	r4, [r3, #0]
 801715a:	e6a4      	b.n	8016ea6 <__gethex+0x110>
 801715c:	4299      	cmp	r1, r3
 801715e:	f843 cc04 	str.w	ip, [r3, #-4]
 8017162:	d8d8      	bhi.n	8017116 <__gethex+0x380>
 8017164:	68ab      	ldr	r3, [r5, #8]
 8017166:	4599      	cmp	r9, r3
 8017168:	db12      	blt.n	8017190 <__gethex+0x3fa>
 801716a:	6869      	ldr	r1, [r5, #4]
 801716c:	9802      	ldr	r0, [sp, #8]
 801716e:	3101      	adds	r1, #1
 8017170:	f000 f92f 	bl	80173d2 <_Balloc>
 8017174:	692a      	ldr	r2, [r5, #16]
 8017176:	3202      	adds	r2, #2
 8017178:	f105 010c 	add.w	r1, r5, #12
 801717c:	4683      	mov	fp, r0
 801717e:	0092      	lsls	r2, r2, #2
 8017180:	300c      	adds	r0, #12
 8017182:	f000 f91b 	bl	80173bc <memcpy>
 8017186:	4629      	mov	r1, r5
 8017188:	9802      	ldr	r0, [sp, #8]
 801718a:	f000 f956 	bl	801743a <_Bfree>
 801718e:	465d      	mov	r5, fp
 8017190:	692b      	ldr	r3, [r5, #16]
 8017192:	1c5a      	adds	r2, r3, #1
 8017194:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8017198:	612a      	str	r2, [r5, #16]
 801719a:	2201      	movs	r2, #1
 801719c:	615a      	str	r2, [r3, #20]
 801719e:	e7c2      	b.n	8017126 <__gethex+0x390>
 80171a0:	692a      	ldr	r2, [r5, #16]
 80171a2:	454a      	cmp	r2, r9
 80171a4:	dd0b      	ble.n	80171be <__gethex+0x428>
 80171a6:	2101      	movs	r1, #1
 80171a8:	4628      	mov	r0, r5
 80171aa:	f7ff fda5 	bl	8016cf8 <rshift>
 80171ae:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80171b2:	3401      	adds	r4, #1
 80171b4:	42a3      	cmp	r3, r4
 80171b6:	f6ff aed9 	blt.w	8016f6c <__gethex+0x1d6>
 80171ba:	2701      	movs	r7, #1
 80171bc:	e7c7      	b.n	801714e <__gethex+0x3b8>
 80171be:	f016 061f 	ands.w	r6, r6, #31
 80171c2:	d0fa      	beq.n	80171ba <__gethex+0x424>
 80171c4:	449a      	add	sl, r3
 80171c6:	f1c6 0620 	rsb	r6, r6, #32
 80171ca:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 80171ce:	f000 f9c4 	bl	801755a <__hi0bits>
 80171d2:	42b0      	cmp	r0, r6
 80171d4:	dbe7      	blt.n	80171a6 <__gethex+0x410>
 80171d6:	e7f0      	b.n	80171ba <__gethex+0x424>

080171d8 <L_shift>:
 80171d8:	f1c2 0208 	rsb	r2, r2, #8
 80171dc:	0092      	lsls	r2, r2, #2
 80171de:	b570      	push	{r4, r5, r6, lr}
 80171e0:	f1c2 0620 	rsb	r6, r2, #32
 80171e4:	6843      	ldr	r3, [r0, #4]
 80171e6:	6804      	ldr	r4, [r0, #0]
 80171e8:	fa03 f506 	lsl.w	r5, r3, r6
 80171ec:	432c      	orrs	r4, r5
 80171ee:	40d3      	lsrs	r3, r2
 80171f0:	6004      	str	r4, [r0, #0]
 80171f2:	f840 3f04 	str.w	r3, [r0, #4]!
 80171f6:	4288      	cmp	r0, r1
 80171f8:	d3f4      	bcc.n	80171e4 <L_shift+0xc>
 80171fa:	bd70      	pop	{r4, r5, r6, pc}

080171fc <__match>:
 80171fc:	b530      	push	{r4, r5, lr}
 80171fe:	6803      	ldr	r3, [r0, #0]
 8017200:	3301      	adds	r3, #1
 8017202:	f811 4b01 	ldrb.w	r4, [r1], #1
 8017206:	b914      	cbnz	r4, 801720e <__match+0x12>
 8017208:	6003      	str	r3, [r0, #0]
 801720a:	2001      	movs	r0, #1
 801720c:	bd30      	pop	{r4, r5, pc}
 801720e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8017212:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8017216:	2d19      	cmp	r5, #25
 8017218:	bf98      	it	ls
 801721a:	3220      	addls	r2, #32
 801721c:	42a2      	cmp	r2, r4
 801721e:	d0f0      	beq.n	8017202 <__match+0x6>
 8017220:	2000      	movs	r0, #0
 8017222:	e7f3      	b.n	801720c <__match+0x10>

08017224 <__hexnan>:
 8017224:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017228:	680b      	ldr	r3, [r1, #0]
 801722a:	6801      	ldr	r1, [r0, #0]
 801722c:	115f      	asrs	r7, r3, #5
 801722e:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 8017232:	f013 031f 	ands.w	r3, r3, #31
 8017236:	b087      	sub	sp, #28
 8017238:	bf18      	it	ne
 801723a:	3704      	addne	r7, #4
 801723c:	2500      	movs	r5, #0
 801723e:	1f3e      	subs	r6, r7, #4
 8017240:	4682      	mov	sl, r0
 8017242:	4690      	mov	r8, r2
 8017244:	9301      	str	r3, [sp, #4]
 8017246:	f847 5c04 	str.w	r5, [r7, #-4]
 801724a:	46b1      	mov	r9, r6
 801724c:	4634      	mov	r4, r6
 801724e:	9502      	str	r5, [sp, #8]
 8017250:	46ab      	mov	fp, r5
 8017252:	784a      	ldrb	r2, [r1, #1]
 8017254:	1c4b      	adds	r3, r1, #1
 8017256:	9303      	str	r3, [sp, #12]
 8017258:	b342      	cbz	r2, 80172ac <__hexnan+0x88>
 801725a:	4610      	mov	r0, r2
 801725c:	9105      	str	r1, [sp, #20]
 801725e:	9204      	str	r2, [sp, #16]
 8017260:	f7ff fd84 	bl	8016d6c <__hexdig_fun>
 8017264:	2800      	cmp	r0, #0
 8017266:	d143      	bne.n	80172f0 <__hexnan+0xcc>
 8017268:	9a04      	ldr	r2, [sp, #16]
 801726a:	9905      	ldr	r1, [sp, #20]
 801726c:	2a20      	cmp	r2, #32
 801726e:	d818      	bhi.n	80172a2 <__hexnan+0x7e>
 8017270:	9b02      	ldr	r3, [sp, #8]
 8017272:	459b      	cmp	fp, r3
 8017274:	dd13      	ble.n	801729e <__hexnan+0x7a>
 8017276:	454c      	cmp	r4, r9
 8017278:	d206      	bcs.n	8017288 <__hexnan+0x64>
 801727a:	2d07      	cmp	r5, #7
 801727c:	dc04      	bgt.n	8017288 <__hexnan+0x64>
 801727e:	462a      	mov	r2, r5
 8017280:	4649      	mov	r1, r9
 8017282:	4620      	mov	r0, r4
 8017284:	f7ff ffa8 	bl	80171d8 <L_shift>
 8017288:	4544      	cmp	r4, r8
 801728a:	d944      	bls.n	8017316 <__hexnan+0xf2>
 801728c:	2300      	movs	r3, #0
 801728e:	f1a4 0904 	sub.w	r9, r4, #4
 8017292:	f844 3c04 	str.w	r3, [r4, #-4]
 8017296:	f8cd b008 	str.w	fp, [sp, #8]
 801729a:	464c      	mov	r4, r9
 801729c:	461d      	mov	r5, r3
 801729e:	9903      	ldr	r1, [sp, #12]
 80172a0:	e7d7      	b.n	8017252 <__hexnan+0x2e>
 80172a2:	2a29      	cmp	r2, #41	; 0x29
 80172a4:	d14a      	bne.n	801733c <__hexnan+0x118>
 80172a6:	3102      	adds	r1, #2
 80172a8:	f8ca 1000 	str.w	r1, [sl]
 80172ac:	f1bb 0f00 	cmp.w	fp, #0
 80172b0:	d044      	beq.n	801733c <__hexnan+0x118>
 80172b2:	454c      	cmp	r4, r9
 80172b4:	d206      	bcs.n	80172c4 <__hexnan+0xa0>
 80172b6:	2d07      	cmp	r5, #7
 80172b8:	dc04      	bgt.n	80172c4 <__hexnan+0xa0>
 80172ba:	462a      	mov	r2, r5
 80172bc:	4649      	mov	r1, r9
 80172be:	4620      	mov	r0, r4
 80172c0:	f7ff ff8a 	bl	80171d8 <L_shift>
 80172c4:	4544      	cmp	r4, r8
 80172c6:	d928      	bls.n	801731a <__hexnan+0xf6>
 80172c8:	4643      	mov	r3, r8
 80172ca:	f854 2b04 	ldr.w	r2, [r4], #4
 80172ce:	f843 2b04 	str.w	r2, [r3], #4
 80172d2:	42a6      	cmp	r6, r4
 80172d4:	d2f9      	bcs.n	80172ca <__hexnan+0xa6>
 80172d6:	2200      	movs	r2, #0
 80172d8:	f843 2b04 	str.w	r2, [r3], #4
 80172dc:	429e      	cmp	r6, r3
 80172de:	d2fb      	bcs.n	80172d8 <__hexnan+0xb4>
 80172e0:	6833      	ldr	r3, [r6, #0]
 80172e2:	b91b      	cbnz	r3, 80172ec <__hexnan+0xc8>
 80172e4:	4546      	cmp	r6, r8
 80172e6:	d127      	bne.n	8017338 <__hexnan+0x114>
 80172e8:	2301      	movs	r3, #1
 80172ea:	6033      	str	r3, [r6, #0]
 80172ec:	2005      	movs	r0, #5
 80172ee:	e026      	b.n	801733e <__hexnan+0x11a>
 80172f0:	3501      	adds	r5, #1
 80172f2:	2d08      	cmp	r5, #8
 80172f4:	f10b 0b01 	add.w	fp, fp, #1
 80172f8:	dd06      	ble.n	8017308 <__hexnan+0xe4>
 80172fa:	4544      	cmp	r4, r8
 80172fc:	d9cf      	bls.n	801729e <__hexnan+0x7a>
 80172fe:	2300      	movs	r3, #0
 8017300:	f844 3c04 	str.w	r3, [r4, #-4]
 8017304:	2501      	movs	r5, #1
 8017306:	3c04      	subs	r4, #4
 8017308:	6822      	ldr	r2, [r4, #0]
 801730a:	f000 000f 	and.w	r0, r0, #15
 801730e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8017312:	6020      	str	r0, [r4, #0]
 8017314:	e7c3      	b.n	801729e <__hexnan+0x7a>
 8017316:	2508      	movs	r5, #8
 8017318:	e7c1      	b.n	801729e <__hexnan+0x7a>
 801731a:	9b01      	ldr	r3, [sp, #4]
 801731c:	2b00      	cmp	r3, #0
 801731e:	d0df      	beq.n	80172e0 <__hexnan+0xbc>
 8017320:	f04f 32ff 	mov.w	r2, #4294967295
 8017324:	f1c3 0320 	rsb	r3, r3, #32
 8017328:	fa22 f303 	lsr.w	r3, r2, r3
 801732c:	f857 2c04 	ldr.w	r2, [r7, #-4]
 8017330:	401a      	ands	r2, r3
 8017332:	f847 2c04 	str.w	r2, [r7, #-4]
 8017336:	e7d3      	b.n	80172e0 <__hexnan+0xbc>
 8017338:	3e04      	subs	r6, #4
 801733a:	e7d1      	b.n	80172e0 <__hexnan+0xbc>
 801733c:	2004      	movs	r0, #4
 801733e:	b007      	add	sp, #28
 8017340:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08017344 <__locale_ctype_ptr_l>:
 8017344:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8017348:	4770      	bx	lr
	...

0801734c <__locale_ctype_ptr>:
 801734c:	4b04      	ldr	r3, [pc, #16]	; (8017360 <__locale_ctype_ptr+0x14>)
 801734e:	4a05      	ldr	r2, [pc, #20]	; (8017364 <__locale_ctype_ptr+0x18>)
 8017350:	681b      	ldr	r3, [r3, #0]
 8017352:	6a1b      	ldr	r3, [r3, #32]
 8017354:	2b00      	cmp	r3, #0
 8017356:	bf08      	it	eq
 8017358:	4613      	moveq	r3, r2
 801735a:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
 801735e:	4770      	bx	lr
 8017360:	2000000c 	.word	0x2000000c
 8017364:	20000070 	.word	0x20000070

08017368 <__localeconv_l>:
 8017368:	30f0      	adds	r0, #240	; 0xf0
 801736a:	4770      	bx	lr

0801736c <_localeconv_r>:
 801736c:	4b04      	ldr	r3, [pc, #16]	; (8017380 <_localeconv_r+0x14>)
 801736e:	681b      	ldr	r3, [r3, #0]
 8017370:	6a18      	ldr	r0, [r3, #32]
 8017372:	4b04      	ldr	r3, [pc, #16]	; (8017384 <_localeconv_r+0x18>)
 8017374:	2800      	cmp	r0, #0
 8017376:	bf08      	it	eq
 8017378:	4618      	moveq	r0, r3
 801737a:	30f0      	adds	r0, #240	; 0xf0
 801737c:	4770      	bx	lr
 801737e:	bf00      	nop
 8017380:	2000000c 	.word	0x2000000c
 8017384:	20000070 	.word	0x20000070

08017388 <malloc>:
 8017388:	4b02      	ldr	r3, [pc, #8]	; (8017394 <malloc+0xc>)
 801738a:	4601      	mov	r1, r0
 801738c:	6818      	ldr	r0, [r3, #0]
 801738e:	f000 bc7b 	b.w	8017c88 <_malloc_r>
 8017392:	bf00      	nop
 8017394:	2000000c 	.word	0x2000000c

08017398 <__ascii_mbtowc>:
 8017398:	b082      	sub	sp, #8
 801739a:	b901      	cbnz	r1, 801739e <__ascii_mbtowc+0x6>
 801739c:	a901      	add	r1, sp, #4
 801739e:	b142      	cbz	r2, 80173b2 <__ascii_mbtowc+0x1a>
 80173a0:	b14b      	cbz	r3, 80173b6 <__ascii_mbtowc+0x1e>
 80173a2:	7813      	ldrb	r3, [r2, #0]
 80173a4:	600b      	str	r3, [r1, #0]
 80173a6:	7812      	ldrb	r2, [r2, #0]
 80173a8:	1c10      	adds	r0, r2, #0
 80173aa:	bf18      	it	ne
 80173ac:	2001      	movne	r0, #1
 80173ae:	b002      	add	sp, #8
 80173b0:	4770      	bx	lr
 80173b2:	4610      	mov	r0, r2
 80173b4:	e7fb      	b.n	80173ae <__ascii_mbtowc+0x16>
 80173b6:	f06f 0001 	mvn.w	r0, #1
 80173ba:	e7f8      	b.n	80173ae <__ascii_mbtowc+0x16>

080173bc <memcpy>:
 80173bc:	b510      	push	{r4, lr}
 80173be:	1e43      	subs	r3, r0, #1
 80173c0:	440a      	add	r2, r1
 80173c2:	4291      	cmp	r1, r2
 80173c4:	d100      	bne.n	80173c8 <memcpy+0xc>
 80173c6:	bd10      	pop	{r4, pc}
 80173c8:	f811 4b01 	ldrb.w	r4, [r1], #1
 80173cc:	f803 4f01 	strb.w	r4, [r3, #1]!
 80173d0:	e7f7      	b.n	80173c2 <memcpy+0x6>

080173d2 <_Balloc>:
 80173d2:	b570      	push	{r4, r5, r6, lr}
 80173d4:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80173d6:	4604      	mov	r4, r0
 80173d8:	460e      	mov	r6, r1
 80173da:	b93d      	cbnz	r5, 80173ec <_Balloc+0x1a>
 80173dc:	2010      	movs	r0, #16
 80173de:	f7ff ffd3 	bl	8017388 <malloc>
 80173e2:	6260      	str	r0, [r4, #36]	; 0x24
 80173e4:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80173e8:	6005      	str	r5, [r0, #0]
 80173ea:	60c5      	str	r5, [r0, #12]
 80173ec:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80173ee:	68eb      	ldr	r3, [r5, #12]
 80173f0:	b183      	cbz	r3, 8017414 <_Balloc+0x42>
 80173f2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80173f4:	68db      	ldr	r3, [r3, #12]
 80173f6:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 80173fa:	b9b8      	cbnz	r0, 801742c <_Balloc+0x5a>
 80173fc:	2101      	movs	r1, #1
 80173fe:	fa01 f506 	lsl.w	r5, r1, r6
 8017402:	1d6a      	adds	r2, r5, #5
 8017404:	0092      	lsls	r2, r2, #2
 8017406:	4620      	mov	r0, r4
 8017408:	f000 fbe1 	bl	8017bce <_calloc_r>
 801740c:	b160      	cbz	r0, 8017428 <_Balloc+0x56>
 801740e:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8017412:	e00e      	b.n	8017432 <_Balloc+0x60>
 8017414:	2221      	movs	r2, #33	; 0x21
 8017416:	2104      	movs	r1, #4
 8017418:	4620      	mov	r0, r4
 801741a:	f000 fbd8 	bl	8017bce <_calloc_r>
 801741e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8017420:	60e8      	str	r0, [r5, #12]
 8017422:	68db      	ldr	r3, [r3, #12]
 8017424:	2b00      	cmp	r3, #0
 8017426:	d1e4      	bne.n	80173f2 <_Balloc+0x20>
 8017428:	2000      	movs	r0, #0
 801742a:	bd70      	pop	{r4, r5, r6, pc}
 801742c:	6802      	ldr	r2, [r0, #0]
 801742e:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8017432:	2300      	movs	r3, #0
 8017434:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8017438:	e7f7      	b.n	801742a <_Balloc+0x58>

0801743a <_Bfree>:
 801743a:	b570      	push	{r4, r5, r6, lr}
 801743c:	6a44      	ldr	r4, [r0, #36]	; 0x24
 801743e:	4606      	mov	r6, r0
 8017440:	460d      	mov	r5, r1
 8017442:	b93c      	cbnz	r4, 8017454 <_Bfree+0x1a>
 8017444:	2010      	movs	r0, #16
 8017446:	f7ff ff9f 	bl	8017388 <malloc>
 801744a:	6270      	str	r0, [r6, #36]	; 0x24
 801744c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8017450:	6004      	str	r4, [r0, #0]
 8017452:	60c4      	str	r4, [r0, #12]
 8017454:	b13d      	cbz	r5, 8017466 <_Bfree+0x2c>
 8017456:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8017458:	686a      	ldr	r2, [r5, #4]
 801745a:	68db      	ldr	r3, [r3, #12]
 801745c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8017460:	6029      	str	r1, [r5, #0]
 8017462:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8017466:	bd70      	pop	{r4, r5, r6, pc}

08017468 <__multadd>:
 8017468:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801746c:	690d      	ldr	r5, [r1, #16]
 801746e:	461f      	mov	r7, r3
 8017470:	4606      	mov	r6, r0
 8017472:	460c      	mov	r4, r1
 8017474:	f101 0c14 	add.w	ip, r1, #20
 8017478:	2300      	movs	r3, #0
 801747a:	f8dc 0000 	ldr.w	r0, [ip]
 801747e:	b281      	uxth	r1, r0
 8017480:	fb02 7101 	mla	r1, r2, r1, r7
 8017484:	0c0f      	lsrs	r7, r1, #16
 8017486:	0c00      	lsrs	r0, r0, #16
 8017488:	fb02 7000 	mla	r0, r2, r0, r7
 801748c:	b289      	uxth	r1, r1
 801748e:	3301      	adds	r3, #1
 8017490:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8017494:	429d      	cmp	r5, r3
 8017496:	ea4f 4710 	mov.w	r7, r0, lsr #16
 801749a:	f84c 1b04 	str.w	r1, [ip], #4
 801749e:	dcec      	bgt.n	801747a <__multadd+0x12>
 80174a0:	b1d7      	cbz	r7, 80174d8 <__multadd+0x70>
 80174a2:	68a3      	ldr	r3, [r4, #8]
 80174a4:	42ab      	cmp	r3, r5
 80174a6:	dc12      	bgt.n	80174ce <__multadd+0x66>
 80174a8:	6861      	ldr	r1, [r4, #4]
 80174aa:	4630      	mov	r0, r6
 80174ac:	3101      	adds	r1, #1
 80174ae:	f7ff ff90 	bl	80173d2 <_Balloc>
 80174b2:	6922      	ldr	r2, [r4, #16]
 80174b4:	3202      	adds	r2, #2
 80174b6:	f104 010c 	add.w	r1, r4, #12
 80174ba:	4680      	mov	r8, r0
 80174bc:	0092      	lsls	r2, r2, #2
 80174be:	300c      	adds	r0, #12
 80174c0:	f7ff ff7c 	bl	80173bc <memcpy>
 80174c4:	4621      	mov	r1, r4
 80174c6:	4630      	mov	r0, r6
 80174c8:	f7ff ffb7 	bl	801743a <_Bfree>
 80174cc:	4644      	mov	r4, r8
 80174ce:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80174d2:	3501      	adds	r5, #1
 80174d4:	615f      	str	r7, [r3, #20]
 80174d6:	6125      	str	r5, [r4, #16]
 80174d8:	4620      	mov	r0, r4
 80174da:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080174de <__s2b>:
 80174de:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80174e2:	460c      	mov	r4, r1
 80174e4:	4615      	mov	r5, r2
 80174e6:	461f      	mov	r7, r3
 80174e8:	2209      	movs	r2, #9
 80174ea:	3308      	adds	r3, #8
 80174ec:	4606      	mov	r6, r0
 80174ee:	fb93 f3f2 	sdiv	r3, r3, r2
 80174f2:	2100      	movs	r1, #0
 80174f4:	2201      	movs	r2, #1
 80174f6:	429a      	cmp	r2, r3
 80174f8:	db20      	blt.n	801753c <__s2b+0x5e>
 80174fa:	4630      	mov	r0, r6
 80174fc:	f7ff ff69 	bl	80173d2 <_Balloc>
 8017500:	9b08      	ldr	r3, [sp, #32]
 8017502:	6143      	str	r3, [r0, #20]
 8017504:	2d09      	cmp	r5, #9
 8017506:	f04f 0301 	mov.w	r3, #1
 801750a:	6103      	str	r3, [r0, #16]
 801750c:	dd19      	ble.n	8017542 <__s2b+0x64>
 801750e:	f104 0809 	add.w	r8, r4, #9
 8017512:	46c1      	mov	r9, r8
 8017514:	442c      	add	r4, r5
 8017516:	f819 3b01 	ldrb.w	r3, [r9], #1
 801751a:	4601      	mov	r1, r0
 801751c:	3b30      	subs	r3, #48	; 0x30
 801751e:	220a      	movs	r2, #10
 8017520:	4630      	mov	r0, r6
 8017522:	f7ff ffa1 	bl	8017468 <__multadd>
 8017526:	45a1      	cmp	r9, r4
 8017528:	d1f5      	bne.n	8017516 <__s2b+0x38>
 801752a:	eb08 0405 	add.w	r4, r8, r5
 801752e:	3c08      	subs	r4, #8
 8017530:	1b2d      	subs	r5, r5, r4
 8017532:	1963      	adds	r3, r4, r5
 8017534:	42bb      	cmp	r3, r7
 8017536:	db07      	blt.n	8017548 <__s2b+0x6a>
 8017538:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801753c:	0052      	lsls	r2, r2, #1
 801753e:	3101      	adds	r1, #1
 8017540:	e7d9      	b.n	80174f6 <__s2b+0x18>
 8017542:	340a      	adds	r4, #10
 8017544:	2509      	movs	r5, #9
 8017546:	e7f3      	b.n	8017530 <__s2b+0x52>
 8017548:	f814 3b01 	ldrb.w	r3, [r4], #1
 801754c:	4601      	mov	r1, r0
 801754e:	3b30      	subs	r3, #48	; 0x30
 8017550:	220a      	movs	r2, #10
 8017552:	4630      	mov	r0, r6
 8017554:	f7ff ff88 	bl	8017468 <__multadd>
 8017558:	e7eb      	b.n	8017532 <__s2b+0x54>

0801755a <__hi0bits>:
 801755a:	0c02      	lsrs	r2, r0, #16
 801755c:	0412      	lsls	r2, r2, #16
 801755e:	4603      	mov	r3, r0
 8017560:	b9b2      	cbnz	r2, 8017590 <__hi0bits+0x36>
 8017562:	0403      	lsls	r3, r0, #16
 8017564:	2010      	movs	r0, #16
 8017566:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 801756a:	bf04      	itt	eq
 801756c:	021b      	lsleq	r3, r3, #8
 801756e:	3008      	addeq	r0, #8
 8017570:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8017574:	bf04      	itt	eq
 8017576:	011b      	lsleq	r3, r3, #4
 8017578:	3004      	addeq	r0, #4
 801757a:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 801757e:	bf04      	itt	eq
 8017580:	009b      	lsleq	r3, r3, #2
 8017582:	3002      	addeq	r0, #2
 8017584:	2b00      	cmp	r3, #0
 8017586:	db06      	blt.n	8017596 <__hi0bits+0x3c>
 8017588:	005b      	lsls	r3, r3, #1
 801758a:	d503      	bpl.n	8017594 <__hi0bits+0x3a>
 801758c:	3001      	adds	r0, #1
 801758e:	4770      	bx	lr
 8017590:	2000      	movs	r0, #0
 8017592:	e7e8      	b.n	8017566 <__hi0bits+0xc>
 8017594:	2020      	movs	r0, #32
 8017596:	4770      	bx	lr

08017598 <__lo0bits>:
 8017598:	6803      	ldr	r3, [r0, #0]
 801759a:	f013 0207 	ands.w	r2, r3, #7
 801759e:	4601      	mov	r1, r0
 80175a0:	d00b      	beq.n	80175ba <__lo0bits+0x22>
 80175a2:	07da      	lsls	r2, r3, #31
 80175a4:	d423      	bmi.n	80175ee <__lo0bits+0x56>
 80175a6:	0798      	lsls	r0, r3, #30
 80175a8:	bf49      	itett	mi
 80175aa:	085b      	lsrmi	r3, r3, #1
 80175ac:	089b      	lsrpl	r3, r3, #2
 80175ae:	2001      	movmi	r0, #1
 80175b0:	600b      	strmi	r3, [r1, #0]
 80175b2:	bf5c      	itt	pl
 80175b4:	600b      	strpl	r3, [r1, #0]
 80175b6:	2002      	movpl	r0, #2
 80175b8:	4770      	bx	lr
 80175ba:	b298      	uxth	r0, r3
 80175bc:	b9a8      	cbnz	r0, 80175ea <__lo0bits+0x52>
 80175be:	0c1b      	lsrs	r3, r3, #16
 80175c0:	2010      	movs	r0, #16
 80175c2:	f013 0fff 	tst.w	r3, #255	; 0xff
 80175c6:	bf04      	itt	eq
 80175c8:	0a1b      	lsreq	r3, r3, #8
 80175ca:	3008      	addeq	r0, #8
 80175cc:	071a      	lsls	r2, r3, #28
 80175ce:	bf04      	itt	eq
 80175d0:	091b      	lsreq	r3, r3, #4
 80175d2:	3004      	addeq	r0, #4
 80175d4:	079a      	lsls	r2, r3, #30
 80175d6:	bf04      	itt	eq
 80175d8:	089b      	lsreq	r3, r3, #2
 80175da:	3002      	addeq	r0, #2
 80175dc:	07da      	lsls	r2, r3, #31
 80175de:	d402      	bmi.n	80175e6 <__lo0bits+0x4e>
 80175e0:	085b      	lsrs	r3, r3, #1
 80175e2:	d006      	beq.n	80175f2 <__lo0bits+0x5a>
 80175e4:	3001      	adds	r0, #1
 80175e6:	600b      	str	r3, [r1, #0]
 80175e8:	4770      	bx	lr
 80175ea:	4610      	mov	r0, r2
 80175ec:	e7e9      	b.n	80175c2 <__lo0bits+0x2a>
 80175ee:	2000      	movs	r0, #0
 80175f0:	4770      	bx	lr
 80175f2:	2020      	movs	r0, #32
 80175f4:	4770      	bx	lr

080175f6 <__i2b>:
 80175f6:	b510      	push	{r4, lr}
 80175f8:	460c      	mov	r4, r1
 80175fa:	2101      	movs	r1, #1
 80175fc:	f7ff fee9 	bl	80173d2 <_Balloc>
 8017600:	2201      	movs	r2, #1
 8017602:	6144      	str	r4, [r0, #20]
 8017604:	6102      	str	r2, [r0, #16]
 8017606:	bd10      	pop	{r4, pc}

08017608 <__multiply>:
 8017608:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801760c:	4614      	mov	r4, r2
 801760e:	690a      	ldr	r2, [r1, #16]
 8017610:	6923      	ldr	r3, [r4, #16]
 8017612:	429a      	cmp	r2, r3
 8017614:	bfb8      	it	lt
 8017616:	460b      	movlt	r3, r1
 8017618:	4688      	mov	r8, r1
 801761a:	bfbc      	itt	lt
 801761c:	46a0      	movlt	r8, r4
 801761e:	461c      	movlt	r4, r3
 8017620:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8017624:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8017628:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801762c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8017630:	eb07 0609 	add.w	r6, r7, r9
 8017634:	42b3      	cmp	r3, r6
 8017636:	bfb8      	it	lt
 8017638:	3101      	addlt	r1, #1
 801763a:	f7ff feca 	bl	80173d2 <_Balloc>
 801763e:	f100 0514 	add.w	r5, r0, #20
 8017642:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8017646:	462b      	mov	r3, r5
 8017648:	2200      	movs	r2, #0
 801764a:	4573      	cmp	r3, lr
 801764c:	d316      	bcc.n	801767c <__multiply+0x74>
 801764e:	f104 0214 	add.w	r2, r4, #20
 8017652:	f108 0114 	add.w	r1, r8, #20
 8017656:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 801765a:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 801765e:	9300      	str	r3, [sp, #0]
 8017660:	9b00      	ldr	r3, [sp, #0]
 8017662:	9201      	str	r2, [sp, #4]
 8017664:	4293      	cmp	r3, r2
 8017666:	d80c      	bhi.n	8017682 <__multiply+0x7a>
 8017668:	2e00      	cmp	r6, #0
 801766a:	dd03      	ble.n	8017674 <__multiply+0x6c>
 801766c:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8017670:	2b00      	cmp	r3, #0
 8017672:	d05d      	beq.n	8017730 <__multiply+0x128>
 8017674:	6106      	str	r6, [r0, #16]
 8017676:	b003      	add	sp, #12
 8017678:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801767c:	f843 2b04 	str.w	r2, [r3], #4
 8017680:	e7e3      	b.n	801764a <__multiply+0x42>
 8017682:	f8b2 b000 	ldrh.w	fp, [r2]
 8017686:	f1bb 0f00 	cmp.w	fp, #0
 801768a:	d023      	beq.n	80176d4 <__multiply+0xcc>
 801768c:	4689      	mov	r9, r1
 801768e:	46ac      	mov	ip, r5
 8017690:	f04f 0800 	mov.w	r8, #0
 8017694:	f859 4b04 	ldr.w	r4, [r9], #4
 8017698:	f8dc a000 	ldr.w	sl, [ip]
 801769c:	b2a3      	uxth	r3, r4
 801769e:	fa1f fa8a 	uxth.w	sl, sl
 80176a2:	fb0b a303 	mla	r3, fp, r3, sl
 80176a6:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 80176aa:	f8dc 4000 	ldr.w	r4, [ip]
 80176ae:	4443      	add	r3, r8
 80176b0:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80176b4:	fb0b 840a 	mla	r4, fp, sl, r8
 80176b8:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 80176bc:	46e2      	mov	sl, ip
 80176be:	b29b      	uxth	r3, r3
 80176c0:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80176c4:	454f      	cmp	r7, r9
 80176c6:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80176ca:	f84a 3b04 	str.w	r3, [sl], #4
 80176ce:	d82b      	bhi.n	8017728 <__multiply+0x120>
 80176d0:	f8cc 8004 	str.w	r8, [ip, #4]
 80176d4:	9b01      	ldr	r3, [sp, #4]
 80176d6:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 80176da:	3204      	adds	r2, #4
 80176dc:	f1ba 0f00 	cmp.w	sl, #0
 80176e0:	d020      	beq.n	8017724 <__multiply+0x11c>
 80176e2:	682b      	ldr	r3, [r5, #0]
 80176e4:	4689      	mov	r9, r1
 80176e6:	46a8      	mov	r8, r5
 80176e8:	f04f 0b00 	mov.w	fp, #0
 80176ec:	f8b9 c000 	ldrh.w	ip, [r9]
 80176f0:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 80176f4:	fb0a 440c 	mla	r4, sl, ip, r4
 80176f8:	445c      	add	r4, fp
 80176fa:	46c4      	mov	ip, r8
 80176fc:	b29b      	uxth	r3, r3
 80176fe:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8017702:	f84c 3b04 	str.w	r3, [ip], #4
 8017706:	f859 3b04 	ldr.w	r3, [r9], #4
 801770a:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 801770e:	0c1b      	lsrs	r3, r3, #16
 8017710:	fb0a b303 	mla	r3, sl, r3, fp
 8017714:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8017718:	454f      	cmp	r7, r9
 801771a:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 801771e:	d805      	bhi.n	801772c <__multiply+0x124>
 8017720:	f8c8 3004 	str.w	r3, [r8, #4]
 8017724:	3504      	adds	r5, #4
 8017726:	e79b      	b.n	8017660 <__multiply+0x58>
 8017728:	46d4      	mov	ip, sl
 801772a:	e7b3      	b.n	8017694 <__multiply+0x8c>
 801772c:	46e0      	mov	r8, ip
 801772e:	e7dd      	b.n	80176ec <__multiply+0xe4>
 8017730:	3e01      	subs	r6, #1
 8017732:	e799      	b.n	8017668 <__multiply+0x60>

08017734 <__pow5mult>:
 8017734:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8017738:	4615      	mov	r5, r2
 801773a:	f012 0203 	ands.w	r2, r2, #3
 801773e:	4606      	mov	r6, r0
 8017740:	460f      	mov	r7, r1
 8017742:	d007      	beq.n	8017754 <__pow5mult+0x20>
 8017744:	3a01      	subs	r2, #1
 8017746:	4c21      	ldr	r4, [pc, #132]	; (80177cc <__pow5mult+0x98>)
 8017748:	2300      	movs	r3, #0
 801774a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801774e:	f7ff fe8b 	bl	8017468 <__multadd>
 8017752:	4607      	mov	r7, r0
 8017754:	10ad      	asrs	r5, r5, #2
 8017756:	d035      	beq.n	80177c4 <__pow5mult+0x90>
 8017758:	6a74      	ldr	r4, [r6, #36]	; 0x24
 801775a:	b93c      	cbnz	r4, 801776c <__pow5mult+0x38>
 801775c:	2010      	movs	r0, #16
 801775e:	f7ff fe13 	bl	8017388 <malloc>
 8017762:	6270      	str	r0, [r6, #36]	; 0x24
 8017764:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8017768:	6004      	str	r4, [r0, #0]
 801776a:	60c4      	str	r4, [r0, #12]
 801776c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8017770:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8017774:	b94c      	cbnz	r4, 801778a <__pow5mult+0x56>
 8017776:	f240 2171 	movw	r1, #625	; 0x271
 801777a:	4630      	mov	r0, r6
 801777c:	f7ff ff3b 	bl	80175f6 <__i2b>
 8017780:	2300      	movs	r3, #0
 8017782:	f8c8 0008 	str.w	r0, [r8, #8]
 8017786:	4604      	mov	r4, r0
 8017788:	6003      	str	r3, [r0, #0]
 801778a:	f04f 0800 	mov.w	r8, #0
 801778e:	07eb      	lsls	r3, r5, #31
 8017790:	d50a      	bpl.n	80177a8 <__pow5mult+0x74>
 8017792:	4639      	mov	r1, r7
 8017794:	4622      	mov	r2, r4
 8017796:	4630      	mov	r0, r6
 8017798:	f7ff ff36 	bl	8017608 <__multiply>
 801779c:	4639      	mov	r1, r7
 801779e:	4681      	mov	r9, r0
 80177a0:	4630      	mov	r0, r6
 80177a2:	f7ff fe4a 	bl	801743a <_Bfree>
 80177a6:	464f      	mov	r7, r9
 80177a8:	106d      	asrs	r5, r5, #1
 80177aa:	d00b      	beq.n	80177c4 <__pow5mult+0x90>
 80177ac:	6820      	ldr	r0, [r4, #0]
 80177ae:	b938      	cbnz	r0, 80177c0 <__pow5mult+0x8c>
 80177b0:	4622      	mov	r2, r4
 80177b2:	4621      	mov	r1, r4
 80177b4:	4630      	mov	r0, r6
 80177b6:	f7ff ff27 	bl	8017608 <__multiply>
 80177ba:	6020      	str	r0, [r4, #0]
 80177bc:	f8c0 8000 	str.w	r8, [r0]
 80177c0:	4604      	mov	r4, r0
 80177c2:	e7e4      	b.n	801778e <__pow5mult+0x5a>
 80177c4:	4638      	mov	r0, r7
 80177c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80177ca:	bf00      	nop
 80177cc:	08018f78 	.word	0x08018f78

080177d0 <__lshift>:
 80177d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80177d4:	460c      	mov	r4, r1
 80177d6:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80177da:	6923      	ldr	r3, [r4, #16]
 80177dc:	6849      	ldr	r1, [r1, #4]
 80177de:	eb0a 0903 	add.w	r9, sl, r3
 80177e2:	68a3      	ldr	r3, [r4, #8]
 80177e4:	4607      	mov	r7, r0
 80177e6:	4616      	mov	r6, r2
 80177e8:	f109 0501 	add.w	r5, r9, #1
 80177ec:	42ab      	cmp	r3, r5
 80177ee:	db32      	blt.n	8017856 <__lshift+0x86>
 80177f0:	4638      	mov	r0, r7
 80177f2:	f7ff fdee 	bl	80173d2 <_Balloc>
 80177f6:	2300      	movs	r3, #0
 80177f8:	4680      	mov	r8, r0
 80177fa:	f100 0114 	add.w	r1, r0, #20
 80177fe:	461a      	mov	r2, r3
 8017800:	4553      	cmp	r3, sl
 8017802:	db2b      	blt.n	801785c <__lshift+0x8c>
 8017804:	6920      	ldr	r0, [r4, #16]
 8017806:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801780a:	f104 0314 	add.w	r3, r4, #20
 801780e:	f016 021f 	ands.w	r2, r6, #31
 8017812:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8017816:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 801781a:	d025      	beq.n	8017868 <__lshift+0x98>
 801781c:	f1c2 0e20 	rsb	lr, r2, #32
 8017820:	2000      	movs	r0, #0
 8017822:	681e      	ldr	r6, [r3, #0]
 8017824:	468a      	mov	sl, r1
 8017826:	4096      	lsls	r6, r2
 8017828:	4330      	orrs	r0, r6
 801782a:	f84a 0b04 	str.w	r0, [sl], #4
 801782e:	f853 0b04 	ldr.w	r0, [r3], #4
 8017832:	459c      	cmp	ip, r3
 8017834:	fa20 f00e 	lsr.w	r0, r0, lr
 8017838:	d814      	bhi.n	8017864 <__lshift+0x94>
 801783a:	6048      	str	r0, [r1, #4]
 801783c:	b108      	cbz	r0, 8017842 <__lshift+0x72>
 801783e:	f109 0502 	add.w	r5, r9, #2
 8017842:	3d01      	subs	r5, #1
 8017844:	4638      	mov	r0, r7
 8017846:	f8c8 5010 	str.w	r5, [r8, #16]
 801784a:	4621      	mov	r1, r4
 801784c:	f7ff fdf5 	bl	801743a <_Bfree>
 8017850:	4640      	mov	r0, r8
 8017852:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017856:	3101      	adds	r1, #1
 8017858:	005b      	lsls	r3, r3, #1
 801785a:	e7c7      	b.n	80177ec <__lshift+0x1c>
 801785c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8017860:	3301      	adds	r3, #1
 8017862:	e7cd      	b.n	8017800 <__lshift+0x30>
 8017864:	4651      	mov	r1, sl
 8017866:	e7dc      	b.n	8017822 <__lshift+0x52>
 8017868:	3904      	subs	r1, #4
 801786a:	f853 2b04 	ldr.w	r2, [r3], #4
 801786e:	f841 2f04 	str.w	r2, [r1, #4]!
 8017872:	459c      	cmp	ip, r3
 8017874:	d8f9      	bhi.n	801786a <__lshift+0x9a>
 8017876:	e7e4      	b.n	8017842 <__lshift+0x72>

08017878 <__mcmp>:
 8017878:	6903      	ldr	r3, [r0, #16]
 801787a:	690a      	ldr	r2, [r1, #16]
 801787c:	1a9b      	subs	r3, r3, r2
 801787e:	b530      	push	{r4, r5, lr}
 8017880:	d10c      	bne.n	801789c <__mcmp+0x24>
 8017882:	0092      	lsls	r2, r2, #2
 8017884:	3014      	adds	r0, #20
 8017886:	3114      	adds	r1, #20
 8017888:	1884      	adds	r4, r0, r2
 801788a:	4411      	add	r1, r2
 801788c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8017890:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8017894:	4295      	cmp	r5, r2
 8017896:	d003      	beq.n	80178a0 <__mcmp+0x28>
 8017898:	d305      	bcc.n	80178a6 <__mcmp+0x2e>
 801789a:	2301      	movs	r3, #1
 801789c:	4618      	mov	r0, r3
 801789e:	bd30      	pop	{r4, r5, pc}
 80178a0:	42a0      	cmp	r0, r4
 80178a2:	d3f3      	bcc.n	801788c <__mcmp+0x14>
 80178a4:	e7fa      	b.n	801789c <__mcmp+0x24>
 80178a6:	f04f 33ff 	mov.w	r3, #4294967295
 80178aa:	e7f7      	b.n	801789c <__mcmp+0x24>

080178ac <__mdiff>:
 80178ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80178b0:	460d      	mov	r5, r1
 80178b2:	4607      	mov	r7, r0
 80178b4:	4611      	mov	r1, r2
 80178b6:	4628      	mov	r0, r5
 80178b8:	4614      	mov	r4, r2
 80178ba:	f7ff ffdd 	bl	8017878 <__mcmp>
 80178be:	1e06      	subs	r6, r0, #0
 80178c0:	d108      	bne.n	80178d4 <__mdiff+0x28>
 80178c2:	4631      	mov	r1, r6
 80178c4:	4638      	mov	r0, r7
 80178c6:	f7ff fd84 	bl	80173d2 <_Balloc>
 80178ca:	2301      	movs	r3, #1
 80178cc:	e9c0 3604 	strd	r3, r6, [r0, #16]
 80178d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80178d4:	bfa4      	itt	ge
 80178d6:	4623      	movge	r3, r4
 80178d8:	462c      	movge	r4, r5
 80178da:	4638      	mov	r0, r7
 80178dc:	6861      	ldr	r1, [r4, #4]
 80178de:	bfa6      	itte	ge
 80178e0:	461d      	movge	r5, r3
 80178e2:	2600      	movge	r6, #0
 80178e4:	2601      	movlt	r6, #1
 80178e6:	f7ff fd74 	bl	80173d2 <_Balloc>
 80178ea:	692b      	ldr	r3, [r5, #16]
 80178ec:	60c6      	str	r6, [r0, #12]
 80178ee:	6926      	ldr	r6, [r4, #16]
 80178f0:	f105 0914 	add.w	r9, r5, #20
 80178f4:	f104 0214 	add.w	r2, r4, #20
 80178f8:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 80178fc:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8017900:	f100 0514 	add.w	r5, r0, #20
 8017904:	f04f 0e00 	mov.w	lr, #0
 8017908:	f852 ab04 	ldr.w	sl, [r2], #4
 801790c:	f859 4b04 	ldr.w	r4, [r9], #4
 8017910:	fa1e f18a 	uxtah	r1, lr, sl
 8017914:	b2a3      	uxth	r3, r4
 8017916:	1ac9      	subs	r1, r1, r3
 8017918:	0c23      	lsrs	r3, r4, #16
 801791a:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 801791e:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8017922:	b289      	uxth	r1, r1
 8017924:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8017928:	45c8      	cmp	r8, r9
 801792a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 801792e:	4694      	mov	ip, r2
 8017930:	f845 3b04 	str.w	r3, [r5], #4
 8017934:	d8e8      	bhi.n	8017908 <__mdiff+0x5c>
 8017936:	45bc      	cmp	ip, r7
 8017938:	d304      	bcc.n	8017944 <__mdiff+0x98>
 801793a:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 801793e:	b183      	cbz	r3, 8017962 <__mdiff+0xb6>
 8017940:	6106      	str	r6, [r0, #16]
 8017942:	e7c5      	b.n	80178d0 <__mdiff+0x24>
 8017944:	f85c 1b04 	ldr.w	r1, [ip], #4
 8017948:	fa1e f381 	uxtah	r3, lr, r1
 801794c:	141a      	asrs	r2, r3, #16
 801794e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8017952:	b29b      	uxth	r3, r3
 8017954:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8017958:	ea4f 4e22 	mov.w	lr, r2, asr #16
 801795c:	f845 3b04 	str.w	r3, [r5], #4
 8017960:	e7e9      	b.n	8017936 <__mdiff+0x8a>
 8017962:	3e01      	subs	r6, #1
 8017964:	e7e9      	b.n	801793a <__mdiff+0x8e>
	...

08017968 <__ulp>:
 8017968:	4b12      	ldr	r3, [pc, #72]	; (80179b4 <__ulp+0x4c>)
 801796a:	ee10 2a90 	vmov	r2, s1
 801796e:	401a      	ands	r2, r3
 8017970:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 8017974:	2b00      	cmp	r3, #0
 8017976:	dd04      	ble.n	8017982 <__ulp+0x1a>
 8017978:	2000      	movs	r0, #0
 801797a:	4619      	mov	r1, r3
 801797c:	ec41 0b10 	vmov	d0, r0, r1
 8017980:	4770      	bx	lr
 8017982:	425b      	negs	r3, r3
 8017984:	151b      	asrs	r3, r3, #20
 8017986:	2b13      	cmp	r3, #19
 8017988:	f04f 0000 	mov.w	r0, #0
 801798c:	f04f 0100 	mov.w	r1, #0
 8017990:	dc04      	bgt.n	801799c <__ulp+0x34>
 8017992:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8017996:	fa42 f103 	asr.w	r1, r2, r3
 801799a:	e7ef      	b.n	801797c <__ulp+0x14>
 801799c:	3b14      	subs	r3, #20
 801799e:	2b1e      	cmp	r3, #30
 80179a0:	f04f 0201 	mov.w	r2, #1
 80179a4:	bfda      	itte	le
 80179a6:	f1c3 031f 	rsble	r3, r3, #31
 80179aa:	fa02 f303 	lslle.w	r3, r2, r3
 80179ae:	4613      	movgt	r3, r2
 80179b0:	4618      	mov	r0, r3
 80179b2:	e7e3      	b.n	801797c <__ulp+0x14>
 80179b4:	7ff00000 	.word	0x7ff00000

080179b8 <__b2d>:
 80179b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80179ba:	6905      	ldr	r5, [r0, #16]
 80179bc:	f100 0714 	add.w	r7, r0, #20
 80179c0:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 80179c4:	1f2e      	subs	r6, r5, #4
 80179c6:	f855 4c04 	ldr.w	r4, [r5, #-4]
 80179ca:	4620      	mov	r0, r4
 80179cc:	f7ff fdc5 	bl	801755a <__hi0bits>
 80179d0:	f1c0 0320 	rsb	r3, r0, #32
 80179d4:	280a      	cmp	r0, #10
 80179d6:	600b      	str	r3, [r1, #0]
 80179d8:	f8df c074 	ldr.w	ip, [pc, #116]	; 8017a50 <__b2d+0x98>
 80179dc:	dc14      	bgt.n	8017a08 <__b2d+0x50>
 80179de:	f1c0 0e0b 	rsb	lr, r0, #11
 80179e2:	fa24 f10e 	lsr.w	r1, r4, lr
 80179e6:	42b7      	cmp	r7, r6
 80179e8:	ea41 030c 	orr.w	r3, r1, ip
 80179ec:	bf34      	ite	cc
 80179ee:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 80179f2:	2100      	movcs	r1, #0
 80179f4:	3015      	adds	r0, #21
 80179f6:	fa04 f000 	lsl.w	r0, r4, r0
 80179fa:	fa21 f10e 	lsr.w	r1, r1, lr
 80179fe:	ea40 0201 	orr.w	r2, r0, r1
 8017a02:	ec43 2b10 	vmov	d0, r2, r3
 8017a06:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8017a08:	42b7      	cmp	r7, r6
 8017a0a:	bf3a      	itte	cc
 8017a0c:	f1a5 0608 	subcc.w	r6, r5, #8
 8017a10:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8017a14:	2100      	movcs	r1, #0
 8017a16:	380b      	subs	r0, #11
 8017a18:	d015      	beq.n	8017a46 <__b2d+0x8e>
 8017a1a:	4084      	lsls	r4, r0
 8017a1c:	f1c0 0520 	rsb	r5, r0, #32
 8017a20:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
 8017a24:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 8017a28:	42be      	cmp	r6, r7
 8017a2a:	fa21 fc05 	lsr.w	ip, r1, r5
 8017a2e:	ea44 030c 	orr.w	r3, r4, ip
 8017a32:	bf8c      	ite	hi
 8017a34:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8017a38:	2400      	movls	r4, #0
 8017a3a:	fa01 f000 	lsl.w	r0, r1, r0
 8017a3e:	40ec      	lsrs	r4, r5
 8017a40:	ea40 0204 	orr.w	r2, r0, r4
 8017a44:	e7dd      	b.n	8017a02 <__b2d+0x4a>
 8017a46:	ea44 030c 	orr.w	r3, r4, ip
 8017a4a:	460a      	mov	r2, r1
 8017a4c:	e7d9      	b.n	8017a02 <__b2d+0x4a>
 8017a4e:	bf00      	nop
 8017a50:	3ff00000 	.word	0x3ff00000

08017a54 <__d2b>:
 8017a54:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8017a58:	460e      	mov	r6, r1
 8017a5a:	2101      	movs	r1, #1
 8017a5c:	ec59 8b10 	vmov	r8, r9, d0
 8017a60:	4615      	mov	r5, r2
 8017a62:	f7ff fcb6 	bl	80173d2 <_Balloc>
 8017a66:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8017a6a:	4607      	mov	r7, r0
 8017a6c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8017a70:	bb34      	cbnz	r4, 8017ac0 <__d2b+0x6c>
 8017a72:	9301      	str	r3, [sp, #4]
 8017a74:	f1b8 0300 	subs.w	r3, r8, #0
 8017a78:	d027      	beq.n	8017aca <__d2b+0x76>
 8017a7a:	a802      	add	r0, sp, #8
 8017a7c:	f840 3d08 	str.w	r3, [r0, #-8]!
 8017a80:	f7ff fd8a 	bl	8017598 <__lo0bits>
 8017a84:	9900      	ldr	r1, [sp, #0]
 8017a86:	b1f0      	cbz	r0, 8017ac6 <__d2b+0x72>
 8017a88:	9a01      	ldr	r2, [sp, #4]
 8017a8a:	f1c0 0320 	rsb	r3, r0, #32
 8017a8e:	fa02 f303 	lsl.w	r3, r2, r3
 8017a92:	430b      	orrs	r3, r1
 8017a94:	40c2      	lsrs	r2, r0
 8017a96:	617b      	str	r3, [r7, #20]
 8017a98:	9201      	str	r2, [sp, #4]
 8017a9a:	9b01      	ldr	r3, [sp, #4]
 8017a9c:	61bb      	str	r3, [r7, #24]
 8017a9e:	2b00      	cmp	r3, #0
 8017aa0:	bf14      	ite	ne
 8017aa2:	2102      	movne	r1, #2
 8017aa4:	2101      	moveq	r1, #1
 8017aa6:	6139      	str	r1, [r7, #16]
 8017aa8:	b1c4      	cbz	r4, 8017adc <__d2b+0x88>
 8017aaa:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8017aae:	4404      	add	r4, r0
 8017ab0:	6034      	str	r4, [r6, #0]
 8017ab2:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8017ab6:	6028      	str	r0, [r5, #0]
 8017ab8:	4638      	mov	r0, r7
 8017aba:	b003      	add	sp, #12
 8017abc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8017ac0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8017ac4:	e7d5      	b.n	8017a72 <__d2b+0x1e>
 8017ac6:	6179      	str	r1, [r7, #20]
 8017ac8:	e7e7      	b.n	8017a9a <__d2b+0x46>
 8017aca:	a801      	add	r0, sp, #4
 8017acc:	f7ff fd64 	bl	8017598 <__lo0bits>
 8017ad0:	9b01      	ldr	r3, [sp, #4]
 8017ad2:	617b      	str	r3, [r7, #20]
 8017ad4:	2101      	movs	r1, #1
 8017ad6:	6139      	str	r1, [r7, #16]
 8017ad8:	3020      	adds	r0, #32
 8017ada:	e7e5      	b.n	8017aa8 <__d2b+0x54>
 8017adc:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8017ae0:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8017ae4:	6030      	str	r0, [r6, #0]
 8017ae6:	6918      	ldr	r0, [r3, #16]
 8017ae8:	f7ff fd37 	bl	801755a <__hi0bits>
 8017aec:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8017af0:	e7e1      	b.n	8017ab6 <__d2b+0x62>

08017af2 <__ratio>:
 8017af2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017af6:	4688      	mov	r8, r1
 8017af8:	4669      	mov	r1, sp
 8017afa:	4681      	mov	r9, r0
 8017afc:	f7ff ff5c 	bl	80179b8 <__b2d>
 8017b00:	a901      	add	r1, sp, #4
 8017b02:	4640      	mov	r0, r8
 8017b04:	ec57 6b10 	vmov	r6, r7, d0
 8017b08:	f7ff ff56 	bl	80179b8 <__b2d>
 8017b0c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8017b10:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8017b14:	eba3 0c02 	sub.w	ip, r3, r2
 8017b18:	e9dd 3200 	ldrd	r3, r2, [sp]
 8017b1c:	1a9b      	subs	r3, r3, r2
 8017b1e:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8017b22:	ec5b ab10 	vmov	sl, fp, d0
 8017b26:	2b00      	cmp	r3, #0
 8017b28:	bfce      	itee	gt
 8017b2a:	463a      	movgt	r2, r7
 8017b2c:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8017b30:	465a      	movle	r2, fp
 8017b32:	4659      	mov	r1, fp
 8017b34:	463d      	mov	r5, r7
 8017b36:	bfd4      	ite	le
 8017b38:	eb02 5103 	addle.w	r1, r2, r3, lsl #20
 8017b3c:	eb02 5503 	addgt.w	r5, r2, r3, lsl #20
 8017b40:	4630      	mov	r0, r6
 8017b42:	ee10 2a10 	vmov	r2, s0
 8017b46:	460b      	mov	r3, r1
 8017b48:	4629      	mov	r1, r5
 8017b4a:	f7e8 fe97 	bl	800087c <__aeabi_ddiv>
 8017b4e:	ec41 0b10 	vmov	d0, r0, r1
 8017b52:	b003      	add	sp, #12
 8017b54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08017b58 <__copybits>:
 8017b58:	3901      	subs	r1, #1
 8017b5a:	b510      	push	{r4, lr}
 8017b5c:	1149      	asrs	r1, r1, #5
 8017b5e:	6914      	ldr	r4, [r2, #16]
 8017b60:	3101      	adds	r1, #1
 8017b62:	f102 0314 	add.w	r3, r2, #20
 8017b66:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8017b6a:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8017b6e:	42a3      	cmp	r3, r4
 8017b70:	4602      	mov	r2, r0
 8017b72:	d303      	bcc.n	8017b7c <__copybits+0x24>
 8017b74:	2300      	movs	r3, #0
 8017b76:	428a      	cmp	r2, r1
 8017b78:	d305      	bcc.n	8017b86 <__copybits+0x2e>
 8017b7a:	bd10      	pop	{r4, pc}
 8017b7c:	f853 2b04 	ldr.w	r2, [r3], #4
 8017b80:	f840 2b04 	str.w	r2, [r0], #4
 8017b84:	e7f3      	b.n	8017b6e <__copybits+0x16>
 8017b86:	f842 3b04 	str.w	r3, [r2], #4
 8017b8a:	e7f4      	b.n	8017b76 <__copybits+0x1e>

08017b8c <__any_on>:
 8017b8c:	f100 0214 	add.w	r2, r0, #20
 8017b90:	6900      	ldr	r0, [r0, #16]
 8017b92:	114b      	asrs	r3, r1, #5
 8017b94:	4298      	cmp	r0, r3
 8017b96:	b510      	push	{r4, lr}
 8017b98:	db11      	blt.n	8017bbe <__any_on+0x32>
 8017b9a:	dd0a      	ble.n	8017bb2 <__any_on+0x26>
 8017b9c:	f011 011f 	ands.w	r1, r1, #31
 8017ba0:	d007      	beq.n	8017bb2 <__any_on+0x26>
 8017ba2:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8017ba6:	fa24 f001 	lsr.w	r0, r4, r1
 8017baa:	fa00 f101 	lsl.w	r1, r0, r1
 8017bae:	428c      	cmp	r4, r1
 8017bb0:	d10b      	bne.n	8017bca <__any_on+0x3e>
 8017bb2:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8017bb6:	4293      	cmp	r3, r2
 8017bb8:	d803      	bhi.n	8017bc2 <__any_on+0x36>
 8017bba:	2000      	movs	r0, #0
 8017bbc:	bd10      	pop	{r4, pc}
 8017bbe:	4603      	mov	r3, r0
 8017bc0:	e7f7      	b.n	8017bb2 <__any_on+0x26>
 8017bc2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8017bc6:	2900      	cmp	r1, #0
 8017bc8:	d0f5      	beq.n	8017bb6 <__any_on+0x2a>
 8017bca:	2001      	movs	r0, #1
 8017bcc:	e7f6      	b.n	8017bbc <__any_on+0x30>

08017bce <_calloc_r>:
 8017bce:	b538      	push	{r3, r4, r5, lr}
 8017bd0:	fb02 f401 	mul.w	r4, r2, r1
 8017bd4:	4621      	mov	r1, r4
 8017bd6:	f000 f857 	bl	8017c88 <_malloc_r>
 8017bda:	4605      	mov	r5, r0
 8017bdc:	b118      	cbz	r0, 8017be6 <_calloc_r+0x18>
 8017bde:	4622      	mov	r2, r4
 8017be0:	2100      	movs	r1, #0
 8017be2:	f7fc fc9f 	bl	8014524 <memset>
 8017be6:	4628      	mov	r0, r5
 8017be8:	bd38      	pop	{r3, r4, r5, pc}
	...

08017bec <_free_r>:
 8017bec:	b538      	push	{r3, r4, r5, lr}
 8017bee:	4605      	mov	r5, r0
 8017bf0:	2900      	cmp	r1, #0
 8017bf2:	d045      	beq.n	8017c80 <_free_r+0x94>
 8017bf4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8017bf8:	1f0c      	subs	r4, r1, #4
 8017bfa:	2b00      	cmp	r3, #0
 8017bfc:	bfb8      	it	lt
 8017bfe:	18e4      	addlt	r4, r4, r3
 8017c00:	f000 fe30 	bl	8018864 <__malloc_lock>
 8017c04:	4a1f      	ldr	r2, [pc, #124]	; (8017c84 <_free_r+0x98>)
 8017c06:	6813      	ldr	r3, [r2, #0]
 8017c08:	4610      	mov	r0, r2
 8017c0a:	b933      	cbnz	r3, 8017c1a <_free_r+0x2e>
 8017c0c:	6063      	str	r3, [r4, #4]
 8017c0e:	6014      	str	r4, [r2, #0]
 8017c10:	4628      	mov	r0, r5
 8017c12:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8017c16:	f000 be26 	b.w	8018866 <__malloc_unlock>
 8017c1a:	42a3      	cmp	r3, r4
 8017c1c:	d90c      	bls.n	8017c38 <_free_r+0x4c>
 8017c1e:	6821      	ldr	r1, [r4, #0]
 8017c20:	1862      	adds	r2, r4, r1
 8017c22:	4293      	cmp	r3, r2
 8017c24:	bf04      	itt	eq
 8017c26:	681a      	ldreq	r2, [r3, #0]
 8017c28:	685b      	ldreq	r3, [r3, #4]
 8017c2a:	6063      	str	r3, [r4, #4]
 8017c2c:	bf04      	itt	eq
 8017c2e:	1852      	addeq	r2, r2, r1
 8017c30:	6022      	streq	r2, [r4, #0]
 8017c32:	6004      	str	r4, [r0, #0]
 8017c34:	e7ec      	b.n	8017c10 <_free_r+0x24>
 8017c36:	4613      	mov	r3, r2
 8017c38:	685a      	ldr	r2, [r3, #4]
 8017c3a:	b10a      	cbz	r2, 8017c40 <_free_r+0x54>
 8017c3c:	42a2      	cmp	r2, r4
 8017c3e:	d9fa      	bls.n	8017c36 <_free_r+0x4a>
 8017c40:	6819      	ldr	r1, [r3, #0]
 8017c42:	1858      	adds	r0, r3, r1
 8017c44:	42a0      	cmp	r0, r4
 8017c46:	d10b      	bne.n	8017c60 <_free_r+0x74>
 8017c48:	6820      	ldr	r0, [r4, #0]
 8017c4a:	4401      	add	r1, r0
 8017c4c:	1858      	adds	r0, r3, r1
 8017c4e:	4282      	cmp	r2, r0
 8017c50:	6019      	str	r1, [r3, #0]
 8017c52:	d1dd      	bne.n	8017c10 <_free_r+0x24>
 8017c54:	6810      	ldr	r0, [r2, #0]
 8017c56:	6852      	ldr	r2, [r2, #4]
 8017c58:	605a      	str	r2, [r3, #4]
 8017c5a:	4401      	add	r1, r0
 8017c5c:	6019      	str	r1, [r3, #0]
 8017c5e:	e7d7      	b.n	8017c10 <_free_r+0x24>
 8017c60:	d902      	bls.n	8017c68 <_free_r+0x7c>
 8017c62:	230c      	movs	r3, #12
 8017c64:	602b      	str	r3, [r5, #0]
 8017c66:	e7d3      	b.n	8017c10 <_free_r+0x24>
 8017c68:	6820      	ldr	r0, [r4, #0]
 8017c6a:	1821      	adds	r1, r4, r0
 8017c6c:	428a      	cmp	r2, r1
 8017c6e:	bf04      	itt	eq
 8017c70:	6811      	ldreq	r1, [r2, #0]
 8017c72:	6852      	ldreq	r2, [r2, #4]
 8017c74:	6062      	str	r2, [r4, #4]
 8017c76:	bf04      	itt	eq
 8017c78:	1809      	addeq	r1, r1, r0
 8017c7a:	6021      	streq	r1, [r4, #0]
 8017c7c:	605c      	str	r4, [r3, #4]
 8017c7e:	e7c7      	b.n	8017c10 <_free_r+0x24>
 8017c80:	bd38      	pop	{r3, r4, r5, pc}
 8017c82:	bf00      	nop
 8017c84:	200481d0 	.word	0x200481d0

08017c88 <_malloc_r>:
 8017c88:	b570      	push	{r4, r5, r6, lr}
 8017c8a:	1ccd      	adds	r5, r1, #3
 8017c8c:	f025 0503 	bic.w	r5, r5, #3
 8017c90:	3508      	adds	r5, #8
 8017c92:	2d0c      	cmp	r5, #12
 8017c94:	bf38      	it	cc
 8017c96:	250c      	movcc	r5, #12
 8017c98:	2d00      	cmp	r5, #0
 8017c9a:	4606      	mov	r6, r0
 8017c9c:	db01      	blt.n	8017ca2 <_malloc_r+0x1a>
 8017c9e:	42a9      	cmp	r1, r5
 8017ca0:	d903      	bls.n	8017caa <_malloc_r+0x22>
 8017ca2:	230c      	movs	r3, #12
 8017ca4:	6033      	str	r3, [r6, #0]
 8017ca6:	2000      	movs	r0, #0
 8017ca8:	bd70      	pop	{r4, r5, r6, pc}
 8017caa:	f000 fddb 	bl	8018864 <__malloc_lock>
 8017cae:	4a21      	ldr	r2, [pc, #132]	; (8017d34 <_malloc_r+0xac>)
 8017cb0:	6814      	ldr	r4, [r2, #0]
 8017cb2:	4621      	mov	r1, r4
 8017cb4:	b991      	cbnz	r1, 8017cdc <_malloc_r+0x54>
 8017cb6:	4c20      	ldr	r4, [pc, #128]	; (8017d38 <_malloc_r+0xb0>)
 8017cb8:	6823      	ldr	r3, [r4, #0]
 8017cba:	b91b      	cbnz	r3, 8017cc4 <_malloc_r+0x3c>
 8017cbc:	4630      	mov	r0, r6
 8017cbe:	f000 fc91 	bl	80185e4 <_sbrk_r>
 8017cc2:	6020      	str	r0, [r4, #0]
 8017cc4:	4629      	mov	r1, r5
 8017cc6:	4630      	mov	r0, r6
 8017cc8:	f000 fc8c 	bl	80185e4 <_sbrk_r>
 8017ccc:	1c43      	adds	r3, r0, #1
 8017cce:	d124      	bne.n	8017d1a <_malloc_r+0x92>
 8017cd0:	230c      	movs	r3, #12
 8017cd2:	6033      	str	r3, [r6, #0]
 8017cd4:	4630      	mov	r0, r6
 8017cd6:	f000 fdc6 	bl	8018866 <__malloc_unlock>
 8017cda:	e7e4      	b.n	8017ca6 <_malloc_r+0x1e>
 8017cdc:	680b      	ldr	r3, [r1, #0]
 8017cde:	1b5b      	subs	r3, r3, r5
 8017ce0:	d418      	bmi.n	8017d14 <_malloc_r+0x8c>
 8017ce2:	2b0b      	cmp	r3, #11
 8017ce4:	d90f      	bls.n	8017d06 <_malloc_r+0x7e>
 8017ce6:	600b      	str	r3, [r1, #0]
 8017ce8:	50cd      	str	r5, [r1, r3]
 8017cea:	18cc      	adds	r4, r1, r3
 8017cec:	4630      	mov	r0, r6
 8017cee:	f000 fdba 	bl	8018866 <__malloc_unlock>
 8017cf2:	f104 000b 	add.w	r0, r4, #11
 8017cf6:	1d23      	adds	r3, r4, #4
 8017cf8:	f020 0007 	bic.w	r0, r0, #7
 8017cfc:	1ac3      	subs	r3, r0, r3
 8017cfe:	d0d3      	beq.n	8017ca8 <_malloc_r+0x20>
 8017d00:	425a      	negs	r2, r3
 8017d02:	50e2      	str	r2, [r4, r3]
 8017d04:	e7d0      	b.n	8017ca8 <_malloc_r+0x20>
 8017d06:	428c      	cmp	r4, r1
 8017d08:	684b      	ldr	r3, [r1, #4]
 8017d0a:	bf16      	itet	ne
 8017d0c:	6063      	strne	r3, [r4, #4]
 8017d0e:	6013      	streq	r3, [r2, #0]
 8017d10:	460c      	movne	r4, r1
 8017d12:	e7eb      	b.n	8017cec <_malloc_r+0x64>
 8017d14:	460c      	mov	r4, r1
 8017d16:	6849      	ldr	r1, [r1, #4]
 8017d18:	e7cc      	b.n	8017cb4 <_malloc_r+0x2c>
 8017d1a:	1cc4      	adds	r4, r0, #3
 8017d1c:	f024 0403 	bic.w	r4, r4, #3
 8017d20:	42a0      	cmp	r0, r4
 8017d22:	d005      	beq.n	8017d30 <_malloc_r+0xa8>
 8017d24:	1a21      	subs	r1, r4, r0
 8017d26:	4630      	mov	r0, r6
 8017d28:	f000 fc5c 	bl	80185e4 <_sbrk_r>
 8017d2c:	3001      	adds	r0, #1
 8017d2e:	d0cf      	beq.n	8017cd0 <_malloc_r+0x48>
 8017d30:	6025      	str	r5, [r4, #0]
 8017d32:	e7db      	b.n	8017cec <_malloc_r+0x64>
 8017d34:	200481d0 	.word	0x200481d0
 8017d38:	200481d4 	.word	0x200481d4

08017d3c <__ssputs_r>:
 8017d3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8017d40:	688e      	ldr	r6, [r1, #8]
 8017d42:	429e      	cmp	r6, r3
 8017d44:	4682      	mov	sl, r0
 8017d46:	460c      	mov	r4, r1
 8017d48:	4690      	mov	r8, r2
 8017d4a:	4699      	mov	r9, r3
 8017d4c:	d837      	bhi.n	8017dbe <__ssputs_r+0x82>
 8017d4e:	898a      	ldrh	r2, [r1, #12]
 8017d50:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8017d54:	d031      	beq.n	8017dba <__ssputs_r+0x7e>
 8017d56:	6825      	ldr	r5, [r4, #0]
 8017d58:	6909      	ldr	r1, [r1, #16]
 8017d5a:	1a6f      	subs	r7, r5, r1
 8017d5c:	6965      	ldr	r5, [r4, #20]
 8017d5e:	2302      	movs	r3, #2
 8017d60:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8017d64:	fb95 f5f3 	sdiv	r5, r5, r3
 8017d68:	f109 0301 	add.w	r3, r9, #1
 8017d6c:	443b      	add	r3, r7
 8017d6e:	429d      	cmp	r5, r3
 8017d70:	bf38      	it	cc
 8017d72:	461d      	movcc	r5, r3
 8017d74:	0553      	lsls	r3, r2, #21
 8017d76:	d530      	bpl.n	8017dda <__ssputs_r+0x9e>
 8017d78:	4629      	mov	r1, r5
 8017d7a:	f7ff ff85 	bl	8017c88 <_malloc_r>
 8017d7e:	4606      	mov	r6, r0
 8017d80:	b950      	cbnz	r0, 8017d98 <__ssputs_r+0x5c>
 8017d82:	230c      	movs	r3, #12
 8017d84:	f8ca 3000 	str.w	r3, [sl]
 8017d88:	89a3      	ldrh	r3, [r4, #12]
 8017d8a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8017d8e:	81a3      	strh	r3, [r4, #12]
 8017d90:	f04f 30ff 	mov.w	r0, #4294967295
 8017d94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017d98:	463a      	mov	r2, r7
 8017d9a:	6921      	ldr	r1, [r4, #16]
 8017d9c:	f7ff fb0e 	bl	80173bc <memcpy>
 8017da0:	89a3      	ldrh	r3, [r4, #12]
 8017da2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8017da6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8017daa:	81a3      	strh	r3, [r4, #12]
 8017dac:	6126      	str	r6, [r4, #16]
 8017dae:	6165      	str	r5, [r4, #20]
 8017db0:	443e      	add	r6, r7
 8017db2:	1bed      	subs	r5, r5, r7
 8017db4:	6026      	str	r6, [r4, #0]
 8017db6:	60a5      	str	r5, [r4, #8]
 8017db8:	464e      	mov	r6, r9
 8017dba:	454e      	cmp	r6, r9
 8017dbc:	d900      	bls.n	8017dc0 <__ssputs_r+0x84>
 8017dbe:	464e      	mov	r6, r9
 8017dc0:	4632      	mov	r2, r6
 8017dc2:	4641      	mov	r1, r8
 8017dc4:	6820      	ldr	r0, [r4, #0]
 8017dc6:	f000 fd34 	bl	8018832 <memmove>
 8017dca:	68a3      	ldr	r3, [r4, #8]
 8017dcc:	1b9b      	subs	r3, r3, r6
 8017dce:	60a3      	str	r3, [r4, #8]
 8017dd0:	6823      	ldr	r3, [r4, #0]
 8017dd2:	441e      	add	r6, r3
 8017dd4:	6026      	str	r6, [r4, #0]
 8017dd6:	2000      	movs	r0, #0
 8017dd8:	e7dc      	b.n	8017d94 <__ssputs_r+0x58>
 8017dda:	462a      	mov	r2, r5
 8017ddc:	f000 fd44 	bl	8018868 <_realloc_r>
 8017de0:	4606      	mov	r6, r0
 8017de2:	2800      	cmp	r0, #0
 8017de4:	d1e2      	bne.n	8017dac <__ssputs_r+0x70>
 8017de6:	6921      	ldr	r1, [r4, #16]
 8017de8:	4650      	mov	r0, sl
 8017dea:	f7ff feff 	bl	8017bec <_free_r>
 8017dee:	e7c8      	b.n	8017d82 <__ssputs_r+0x46>

08017df0 <_svfiprintf_r>:
 8017df0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017df4:	461d      	mov	r5, r3
 8017df6:	898b      	ldrh	r3, [r1, #12]
 8017df8:	061f      	lsls	r7, r3, #24
 8017dfa:	b09d      	sub	sp, #116	; 0x74
 8017dfc:	4680      	mov	r8, r0
 8017dfe:	460c      	mov	r4, r1
 8017e00:	4616      	mov	r6, r2
 8017e02:	d50f      	bpl.n	8017e24 <_svfiprintf_r+0x34>
 8017e04:	690b      	ldr	r3, [r1, #16]
 8017e06:	b96b      	cbnz	r3, 8017e24 <_svfiprintf_r+0x34>
 8017e08:	2140      	movs	r1, #64	; 0x40
 8017e0a:	f7ff ff3d 	bl	8017c88 <_malloc_r>
 8017e0e:	6020      	str	r0, [r4, #0]
 8017e10:	6120      	str	r0, [r4, #16]
 8017e12:	b928      	cbnz	r0, 8017e20 <_svfiprintf_r+0x30>
 8017e14:	230c      	movs	r3, #12
 8017e16:	f8c8 3000 	str.w	r3, [r8]
 8017e1a:	f04f 30ff 	mov.w	r0, #4294967295
 8017e1e:	e0c8      	b.n	8017fb2 <_svfiprintf_r+0x1c2>
 8017e20:	2340      	movs	r3, #64	; 0x40
 8017e22:	6163      	str	r3, [r4, #20]
 8017e24:	2300      	movs	r3, #0
 8017e26:	9309      	str	r3, [sp, #36]	; 0x24
 8017e28:	2320      	movs	r3, #32
 8017e2a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8017e2e:	2330      	movs	r3, #48	; 0x30
 8017e30:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8017e34:	9503      	str	r5, [sp, #12]
 8017e36:	f04f 0b01 	mov.w	fp, #1
 8017e3a:	4637      	mov	r7, r6
 8017e3c:	463d      	mov	r5, r7
 8017e3e:	f815 3b01 	ldrb.w	r3, [r5], #1
 8017e42:	b10b      	cbz	r3, 8017e48 <_svfiprintf_r+0x58>
 8017e44:	2b25      	cmp	r3, #37	; 0x25
 8017e46:	d13e      	bne.n	8017ec6 <_svfiprintf_r+0xd6>
 8017e48:	ebb7 0a06 	subs.w	sl, r7, r6
 8017e4c:	d00b      	beq.n	8017e66 <_svfiprintf_r+0x76>
 8017e4e:	4653      	mov	r3, sl
 8017e50:	4632      	mov	r2, r6
 8017e52:	4621      	mov	r1, r4
 8017e54:	4640      	mov	r0, r8
 8017e56:	f7ff ff71 	bl	8017d3c <__ssputs_r>
 8017e5a:	3001      	adds	r0, #1
 8017e5c:	f000 80a4 	beq.w	8017fa8 <_svfiprintf_r+0x1b8>
 8017e60:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8017e62:	4453      	add	r3, sl
 8017e64:	9309      	str	r3, [sp, #36]	; 0x24
 8017e66:	783b      	ldrb	r3, [r7, #0]
 8017e68:	2b00      	cmp	r3, #0
 8017e6a:	f000 809d 	beq.w	8017fa8 <_svfiprintf_r+0x1b8>
 8017e6e:	2300      	movs	r3, #0
 8017e70:	f04f 32ff 	mov.w	r2, #4294967295
 8017e74:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8017e78:	9304      	str	r3, [sp, #16]
 8017e7a:	9307      	str	r3, [sp, #28]
 8017e7c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8017e80:	931a      	str	r3, [sp, #104]	; 0x68
 8017e82:	462f      	mov	r7, r5
 8017e84:	2205      	movs	r2, #5
 8017e86:	f817 1b01 	ldrb.w	r1, [r7], #1
 8017e8a:	4850      	ldr	r0, [pc, #320]	; (8017fcc <_svfiprintf_r+0x1dc>)
 8017e8c:	f7e8 f9c0 	bl	8000210 <memchr>
 8017e90:	9b04      	ldr	r3, [sp, #16]
 8017e92:	b9d0      	cbnz	r0, 8017eca <_svfiprintf_r+0xda>
 8017e94:	06d9      	lsls	r1, r3, #27
 8017e96:	bf44      	itt	mi
 8017e98:	2220      	movmi	r2, #32
 8017e9a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8017e9e:	071a      	lsls	r2, r3, #28
 8017ea0:	bf44      	itt	mi
 8017ea2:	222b      	movmi	r2, #43	; 0x2b
 8017ea4:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8017ea8:	782a      	ldrb	r2, [r5, #0]
 8017eaa:	2a2a      	cmp	r2, #42	; 0x2a
 8017eac:	d015      	beq.n	8017eda <_svfiprintf_r+0xea>
 8017eae:	9a07      	ldr	r2, [sp, #28]
 8017eb0:	462f      	mov	r7, r5
 8017eb2:	2000      	movs	r0, #0
 8017eb4:	250a      	movs	r5, #10
 8017eb6:	4639      	mov	r1, r7
 8017eb8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8017ebc:	3b30      	subs	r3, #48	; 0x30
 8017ebe:	2b09      	cmp	r3, #9
 8017ec0:	d94d      	bls.n	8017f5e <_svfiprintf_r+0x16e>
 8017ec2:	b1b8      	cbz	r0, 8017ef4 <_svfiprintf_r+0x104>
 8017ec4:	e00f      	b.n	8017ee6 <_svfiprintf_r+0xf6>
 8017ec6:	462f      	mov	r7, r5
 8017ec8:	e7b8      	b.n	8017e3c <_svfiprintf_r+0x4c>
 8017eca:	4a40      	ldr	r2, [pc, #256]	; (8017fcc <_svfiprintf_r+0x1dc>)
 8017ecc:	1a80      	subs	r0, r0, r2
 8017ece:	fa0b f000 	lsl.w	r0, fp, r0
 8017ed2:	4318      	orrs	r0, r3
 8017ed4:	9004      	str	r0, [sp, #16]
 8017ed6:	463d      	mov	r5, r7
 8017ed8:	e7d3      	b.n	8017e82 <_svfiprintf_r+0x92>
 8017eda:	9a03      	ldr	r2, [sp, #12]
 8017edc:	1d11      	adds	r1, r2, #4
 8017ede:	6812      	ldr	r2, [r2, #0]
 8017ee0:	9103      	str	r1, [sp, #12]
 8017ee2:	2a00      	cmp	r2, #0
 8017ee4:	db01      	blt.n	8017eea <_svfiprintf_r+0xfa>
 8017ee6:	9207      	str	r2, [sp, #28]
 8017ee8:	e004      	b.n	8017ef4 <_svfiprintf_r+0x104>
 8017eea:	4252      	negs	r2, r2
 8017eec:	f043 0302 	orr.w	r3, r3, #2
 8017ef0:	9207      	str	r2, [sp, #28]
 8017ef2:	9304      	str	r3, [sp, #16]
 8017ef4:	783b      	ldrb	r3, [r7, #0]
 8017ef6:	2b2e      	cmp	r3, #46	; 0x2e
 8017ef8:	d10c      	bne.n	8017f14 <_svfiprintf_r+0x124>
 8017efa:	787b      	ldrb	r3, [r7, #1]
 8017efc:	2b2a      	cmp	r3, #42	; 0x2a
 8017efe:	d133      	bne.n	8017f68 <_svfiprintf_r+0x178>
 8017f00:	9b03      	ldr	r3, [sp, #12]
 8017f02:	1d1a      	adds	r2, r3, #4
 8017f04:	681b      	ldr	r3, [r3, #0]
 8017f06:	9203      	str	r2, [sp, #12]
 8017f08:	2b00      	cmp	r3, #0
 8017f0a:	bfb8      	it	lt
 8017f0c:	f04f 33ff 	movlt.w	r3, #4294967295
 8017f10:	3702      	adds	r7, #2
 8017f12:	9305      	str	r3, [sp, #20]
 8017f14:	4d2e      	ldr	r5, [pc, #184]	; (8017fd0 <_svfiprintf_r+0x1e0>)
 8017f16:	7839      	ldrb	r1, [r7, #0]
 8017f18:	2203      	movs	r2, #3
 8017f1a:	4628      	mov	r0, r5
 8017f1c:	f7e8 f978 	bl	8000210 <memchr>
 8017f20:	b138      	cbz	r0, 8017f32 <_svfiprintf_r+0x142>
 8017f22:	2340      	movs	r3, #64	; 0x40
 8017f24:	1b40      	subs	r0, r0, r5
 8017f26:	fa03 f000 	lsl.w	r0, r3, r0
 8017f2a:	9b04      	ldr	r3, [sp, #16]
 8017f2c:	4303      	orrs	r3, r0
 8017f2e:	3701      	adds	r7, #1
 8017f30:	9304      	str	r3, [sp, #16]
 8017f32:	7839      	ldrb	r1, [r7, #0]
 8017f34:	4827      	ldr	r0, [pc, #156]	; (8017fd4 <_svfiprintf_r+0x1e4>)
 8017f36:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8017f3a:	2206      	movs	r2, #6
 8017f3c:	1c7e      	adds	r6, r7, #1
 8017f3e:	f7e8 f967 	bl	8000210 <memchr>
 8017f42:	2800      	cmp	r0, #0
 8017f44:	d038      	beq.n	8017fb8 <_svfiprintf_r+0x1c8>
 8017f46:	4b24      	ldr	r3, [pc, #144]	; (8017fd8 <_svfiprintf_r+0x1e8>)
 8017f48:	bb13      	cbnz	r3, 8017f90 <_svfiprintf_r+0x1a0>
 8017f4a:	9b03      	ldr	r3, [sp, #12]
 8017f4c:	3307      	adds	r3, #7
 8017f4e:	f023 0307 	bic.w	r3, r3, #7
 8017f52:	3308      	adds	r3, #8
 8017f54:	9303      	str	r3, [sp, #12]
 8017f56:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8017f58:	444b      	add	r3, r9
 8017f5a:	9309      	str	r3, [sp, #36]	; 0x24
 8017f5c:	e76d      	b.n	8017e3a <_svfiprintf_r+0x4a>
 8017f5e:	fb05 3202 	mla	r2, r5, r2, r3
 8017f62:	2001      	movs	r0, #1
 8017f64:	460f      	mov	r7, r1
 8017f66:	e7a6      	b.n	8017eb6 <_svfiprintf_r+0xc6>
 8017f68:	2300      	movs	r3, #0
 8017f6a:	3701      	adds	r7, #1
 8017f6c:	9305      	str	r3, [sp, #20]
 8017f6e:	4619      	mov	r1, r3
 8017f70:	250a      	movs	r5, #10
 8017f72:	4638      	mov	r0, r7
 8017f74:	f810 2b01 	ldrb.w	r2, [r0], #1
 8017f78:	3a30      	subs	r2, #48	; 0x30
 8017f7a:	2a09      	cmp	r2, #9
 8017f7c:	d903      	bls.n	8017f86 <_svfiprintf_r+0x196>
 8017f7e:	2b00      	cmp	r3, #0
 8017f80:	d0c8      	beq.n	8017f14 <_svfiprintf_r+0x124>
 8017f82:	9105      	str	r1, [sp, #20]
 8017f84:	e7c6      	b.n	8017f14 <_svfiprintf_r+0x124>
 8017f86:	fb05 2101 	mla	r1, r5, r1, r2
 8017f8a:	2301      	movs	r3, #1
 8017f8c:	4607      	mov	r7, r0
 8017f8e:	e7f0      	b.n	8017f72 <_svfiprintf_r+0x182>
 8017f90:	ab03      	add	r3, sp, #12
 8017f92:	9300      	str	r3, [sp, #0]
 8017f94:	4622      	mov	r2, r4
 8017f96:	4b11      	ldr	r3, [pc, #68]	; (8017fdc <_svfiprintf_r+0x1ec>)
 8017f98:	a904      	add	r1, sp, #16
 8017f9a:	4640      	mov	r0, r8
 8017f9c:	f7fc fb5e 	bl	801465c <_printf_float>
 8017fa0:	f1b0 3fff 	cmp.w	r0, #4294967295
 8017fa4:	4681      	mov	r9, r0
 8017fa6:	d1d6      	bne.n	8017f56 <_svfiprintf_r+0x166>
 8017fa8:	89a3      	ldrh	r3, [r4, #12]
 8017faa:	065b      	lsls	r3, r3, #25
 8017fac:	f53f af35 	bmi.w	8017e1a <_svfiprintf_r+0x2a>
 8017fb0:	9809      	ldr	r0, [sp, #36]	; 0x24
 8017fb2:	b01d      	add	sp, #116	; 0x74
 8017fb4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017fb8:	ab03      	add	r3, sp, #12
 8017fba:	9300      	str	r3, [sp, #0]
 8017fbc:	4622      	mov	r2, r4
 8017fbe:	4b07      	ldr	r3, [pc, #28]	; (8017fdc <_svfiprintf_r+0x1ec>)
 8017fc0:	a904      	add	r1, sp, #16
 8017fc2:	4640      	mov	r0, r8
 8017fc4:	f7fc fe00 	bl	8014bc8 <_printf_i>
 8017fc8:	e7ea      	b.n	8017fa0 <_svfiprintf_r+0x1b0>
 8017fca:	bf00      	nop
 8017fcc:	08018f84 	.word	0x08018f84
 8017fd0:	08018f8a 	.word	0x08018f8a
 8017fd4:	08018f8e 	.word	0x08018f8e
 8017fd8:	0801465d 	.word	0x0801465d
 8017fdc:	08017d3d 	.word	0x08017d3d

08017fe0 <_sungetc_r>:
 8017fe0:	b538      	push	{r3, r4, r5, lr}
 8017fe2:	1c4b      	adds	r3, r1, #1
 8017fe4:	4614      	mov	r4, r2
 8017fe6:	d103      	bne.n	8017ff0 <_sungetc_r+0x10>
 8017fe8:	f04f 35ff 	mov.w	r5, #4294967295
 8017fec:	4628      	mov	r0, r5
 8017fee:	bd38      	pop	{r3, r4, r5, pc}
 8017ff0:	8993      	ldrh	r3, [r2, #12]
 8017ff2:	f023 0320 	bic.w	r3, r3, #32
 8017ff6:	8193      	strh	r3, [r2, #12]
 8017ff8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8017ffa:	6852      	ldr	r2, [r2, #4]
 8017ffc:	b2cd      	uxtb	r5, r1
 8017ffe:	b18b      	cbz	r3, 8018024 <_sungetc_r+0x44>
 8018000:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8018002:	4293      	cmp	r3, r2
 8018004:	dd08      	ble.n	8018018 <_sungetc_r+0x38>
 8018006:	6823      	ldr	r3, [r4, #0]
 8018008:	1e5a      	subs	r2, r3, #1
 801800a:	6022      	str	r2, [r4, #0]
 801800c:	f803 5c01 	strb.w	r5, [r3, #-1]
 8018010:	6863      	ldr	r3, [r4, #4]
 8018012:	3301      	adds	r3, #1
 8018014:	6063      	str	r3, [r4, #4]
 8018016:	e7e9      	b.n	8017fec <_sungetc_r+0xc>
 8018018:	4621      	mov	r1, r4
 801801a:	f000 fbc3 	bl	80187a4 <__submore>
 801801e:	2800      	cmp	r0, #0
 8018020:	d0f1      	beq.n	8018006 <_sungetc_r+0x26>
 8018022:	e7e1      	b.n	8017fe8 <_sungetc_r+0x8>
 8018024:	6921      	ldr	r1, [r4, #16]
 8018026:	6823      	ldr	r3, [r4, #0]
 8018028:	b151      	cbz	r1, 8018040 <_sungetc_r+0x60>
 801802a:	4299      	cmp	r1, r3
 801802c:	d208      	bcs.n	8018040 <_sungetc_r+0x60>
 801802e:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8018032:	42a9      	cmp	r1, r5
 8018034:	d104      	bne.n	8018040 <_sungetc_r+0x60>
 8018036:	3b01      	subs	r3, #1
 8018038:	3201      	adds	r2, #1
 801803a:	6023      	str	r3, [r4, #0]
 801803c:	6062      	str	r2, [r4, #4]
 801803e:	e7d5      	b.n	8017fec <_sungetc_r+0xc>
 8018040:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 8018044:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8018048:	6363      	str	r3, [r4, #52]	; 0x34
 801804a:	2303      	movs	r3, #3
 801804c:	63a3      	str	r3, [r4, #56]	; 0x38
 801804e:	4623      	mov	r3, r4
 8018050:	f803 5f46 	strb.w	r5, [r3, #70]!
 8018054:	6023      	str	r3, [r4, #0]
 8018056:	2301      	movs	r3, #1
 8018058:	e7dc      	b.n	8018014 <_sungetc_r+0x34>

0801805a <__ssrefill_r>:
 801805a:	b510      	push	{r4, lr}
 801805c:	460c      	mov	r4, r1
 801805e:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8018060:	b169      	cbz	r1, 801807e <__ssrefill_r+0x24>
 8018062:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8018066:	4299      	cmp	r1, r3
 8018068:	d001      	beq.n	801806e <__ssrefill_r+0x14>
 801806a:	f7ff fdbf 	bl	8017bec <_free_r>
 801806e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8018070:	6063      	str	r3, [r4, #4]
 8018072:	2000      	movs	r0, #0
 8018074:	6360      	str	r0, [r4, #52]	; 0x34
 8018076:	b113      	cbz	r3, 801807e <__ssrefill_r+0x24>
 8018078:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 801807a:	6023      	str	r3, [r4, #0]
 801807c:	bd10      	pop	{r4, pc}
 801807e:	6923      	ldr	r3, [r4, #16]
 8018080:	6023      	str	r3, [r4, #0]
 8018082:	2300      	movs	r3, #0
 8018084:	6063      	str	r3, [r4, #4]
 8018086:	89a3      	ldrh	r3, [r4, #12]
 8018088:	f043 0320 	orr.w	r3, r3, #32
 801808c:	81a3      	strh	r3, [r4, #12]
 801808e:	f04f 30ff 	mov.w	r0, #4294967295
 8018092:	e7f3      	b.n	801807c <__ssrefill_r+0x22>

08018094 <__ssvfiscanf_r>:
 8018094:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018098:	f5ad 7d23 	sub.w	sp, sp, #652	; 0x28c
 801809c:	460c      	mov	r4, r1
 801809e:	2100      	movs	r1, #0
 80180a0:	9144      	str	r1, [sp, #272]	; 0x110
 80180a2:	9145      	str	r1, [sp, #276]	; 0x114
 80180a4:	499f      	ldr	r1, [pc, #636]	; (8018324 <__ssvfiscanf_r+0x290>)
 80180a6:	91a0      	str	r1, [sp, #640]	; 0x280
 80180a8:	f10d 0804 	add.w	r8, sp, #4
 80180ac:	499e      	ldr	r1, [pc, #632]	; (8018328 <__ssvfiscanf_r+0x294>)
 80180ae:	f8df 927c 	ldr.w	r9, [pc, #636]	; 801832c <__ssvfiscanf_r+0x298>
 80180b2:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 80180b6:	4606      	mov	r6, r0
 80180b8:	4692      	mov	sl, r2
 80180ba:	91a1      	str	r1, [sp, #644]	; 0x284
 80180bc:	9300      	str	r3, [sp, #0]
 80180be:	270a      	movs	r7, #10
 80180c0:	f89a 3000 	ldrb.w	r3, [sl]
 80180c4:	2b00      	cmp	r3, #0
 80180c6:	f000 812a 	beq.w	801831e <__ssvfiscanf_r+0x28a>
 80180ca:	4655      	mov	r5, sl
 80180cc:	f7ff f93e 	bl	801734c <__locale_ctype_ptr>
 80180d0:	f815 bb01 	ldrb.w	fp, [r5], #1
 80180d4:	4458      	add	r0, fp
 80180d6:	7843      	ldrb	r3, [r0, #1]
 80180d8:	f013 0308 	ands.w	r3, r3, #8
 80180dc:	d01c      	beq.n	8018118 <__ssvfiscanf_r+0x84>
 80180de:	6863      	ldr	r3, [r4, #4]
 80180e0:	2b00      	cmp	r3, #0
 80180e2:	dd12      	ble.n	801810a <__ssvfiscanf_r+0x76>
 80180e4:	f7ff f932 	bl	801734c <__locale_ctype_ptr>
 80180e8:	6823      	ldr	r3, [r4, #0]
 80180ea:	781a      	ldrb	r2, [r3, #0]
 80180ec:	4410      	add	r0, r2
 80180ee:	7842      	ldrb	r2, [r0, #1]
 80180f0:	0712      	lsls	r2, r2, #28
 80180f2:	d401      	bmi.n	80180f8 <__ssvfiscanf_r+0x64>
 80180f4:	46aa      	mov	sl, r5
 80180f6:	e7e3      	b.n	80180c0 <__ssvfiscanf_r+0x2c>
 80180f8:	9a45      	ldr	r2, [sp, #276]	; 0x114
 80180fa:	3201      	adds	r2, #1
 80180fc:	9245      	str	r2, [sp, #276]	; 0x114
 80180fe:	6862      	ldr	r2, [r4, #4]
 8018100:	3301      	adds	r3, #1
 8018102:	3a01      	subs	r2, #1
 8018104:	6062      	str	r2, [r4, #4]
 8018106:	6023      	str	r3, [r4, #0]
 8018108:	e7e9      	b.n	80180de <__ssvfiscanf_r+0x4a>
 801810a:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 801810c:	4621      	mov	r1, r4
 801810e:	4630      	mov	r0, r6
 8018110:	4798      	blx	r3
 8018112:	2800      	cmp	r0, #0
 8018114:	d0e6      	beq.n	80180e4 <__ssvfiscanf_r+0x50>
 8018116:	e7ed      	b.n	80180f4 <__ssvfiscanf_r+0x60>
 8018118:	f1bb 0f25 	cmp.w	fp, #37	; 0x25
 801811c:	f040 8082 	bne.w	8018224 <__ssvfiscanf_r+0x190>
 8018120:	9343      	str	r3, [sp, #268]	; 0x10c
 8018122:	9341      	str	r3, [sp, #260]	; 0x104
 8018124:	f89a 3001 	ldrb.w	r3, [sl, #1]
 8018128:	2b2a      	cmp	r3, #42	; 0x2a
 801812a:	d103      	bne.n	8018134 <__ssvfiscanf_r+0xa0>
 801812c:	2310      	movs	r3, #16
 801812e:	9341      	str	r3, [sp, #260]	; 0x104
 8018130:	f10a 0502 	add.w	r5, sl, #2
 8018134:	46aa      	mov	sl, r5
 8018136:	f815 1b01 	ldrb.w	r1, [r5], #1
 801813a:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 801813e:	2a09      	cmp	r2, #9
 8018140:	d922      	bls.n	8018188 <__ssvfiscanf_r+0xf4>
 8018142:	2203      	movs	r2, #3
 8018144:	4879      	ldr	r0, [pc, #484]	; (801832c <__ssvfiscanf_r+0x298>)
 8018146:	f7e8 f863 	bl	8000210 <memchr>
 801814a:	b138      	cbz	r0, 801815c <__ssvfiscanf_r+0xc8>
 801814c:	eba0 0309 	sub.w	r3, r0, r9
 8018150:	2001      	movs	r0, #1
 8018152:	4098      	lsls	r0, r3
 8018154:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8018156:	4318      	orrs	r0, r3
 8018158:	9041      	str	r0, [sp, #260]	; 0x104
 801815a:	46aa      	mov	sl, r5
 801815c:	f89a 3000 	ldrb.w	r3, [sl]
 8018160:	2b67      	cmp	r3, #103	; 0x67
 8018162:	f10a 0501 	add.w	r5, sl, #1
 8018166:	d82b      	bhi.n	80181c0 <__ssvfiscanf_r+0x12c>
 8018168:	2b65      	cmp	r3, #101	; 0x65
 801816a:	f080 809f 	bcs.w	80182ac <__ssvfiscanf_r+0x218>
 801816e:	2b47      	cmp	r3, #71	; 0x47
 8018170:	d810      	bhi.n	8018194 <__ssvfiscanf_r+0x100>
 8018172:	2b45      	cmp	r3, #69	; 0x45
 8018174:	f080 809a 	bcs.w	80182ac <__ssvfiscanf_r+0x218>
 8018178:	2b00      	cmp	r3, #0
 801817a:	d06c      	beq.n	8018256 <__ssvfiscanf_r+0x1c2>
 801817c:	2b25      	cmp	r3, #37	; 0x25
 801817e:	d051      	beq.n	8018224 <__ssvfiscanf_r+0x190>
 8018180:	2303      	movs	r3, #3
 8018182:	9347      	str	r3, [sp, #284]	; 0x11c
 8018184:	9742      	str	r7, [sp, #264]	; 0x108
 8018186:	e027      	b.n	80181d8 <__ssvfiscanf_r+0x144>
 8018188:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 801818a:	fb07 1303 	mla	r3, r7, r3, r1
 801818e:	3b30      	subs	r3, #48	; 0x30
 8018190:	9343      	str	r3, [sp, #268]	; 0x10c
 8018192:	e7cf      	b.n	8018134 <__ssvfiscanf_r+0xa0>
 8018194:	2b5b      	cmp	r3, #91	; 0x5b
 8018196:	d06a      	beq.n	801826e <__ssvfiscanf_r+0x1da>
 8018198:	d80c      	bhi.n	80181b4 <__ssvfiscanf_r+0x120>
 801819a:	2b58      	cmp	r3, #88	; 0x58
 801819c:	d1f0      	bne.n	8018180 <__ssvfiscanf_r+0xec>
 801819e:	9a41      	ldr	r2, [sp, #260]	; 0x104
 80181a0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80181a4:	9241      	str	r2, [sp, #260]	; 0x104
 80181a6:	2210      	movs	r2, #16
 80181a8:	9242      	str	r2, [sp, #264]	; 0x108
 80181aa:	2b6e      	cmp	r3, #110	; 0x6e
 80181ac:	bf8c      	ite	hi
 80181ae:	2304      	movhi	r3, #4
 80181b0:	2303      	movls	r3, #3
 80181b2:	e010      	b.n	80181d6 <__ssvfiscanf_r+0x142>
 80181b4:	2b63      	cmp	r3, #99	; 0x63
 80181b6:	d065      	beq.n	8018284 <__ssvfiscanf_r+0x1f0>
 80181b8:	2b64      	cmp	r3, #100	; 0x64
 80181ba:	d1e1      	bne.n	8018180 <__ssvfiscanf_r+0xec>
 80181bc:	9742      	str	r7, [sp, #264]	; 0x108
 80181be:	e7f4      	b.n	80181aa <__ssvfiscanf_r+0x116>
 80181c0:	2b70      	cmp	r3, #112	; 0x70
 80181c2:	d04b      	beq.n	801825c <__ssvfiscanf_r+0x1c8>
 80181c4:	d826      	bhi.n	8018214 <__ssvfiscanf_r+0x180>
 80181c6:	2b6e      	cmp	r3, #110	; 0x6e
 80181c8:	d062      	beq.n	8018290 <__ssvfiscanf_r+0x1fc>
 80181ca:	d84c      	bhi.n	8018266 <__ssvfiscanf_r+0x1d2>
 80181cc:	2b69      	cmp	r3, #105	; 0x69
 80181ce:	d1d7      	bne.n	8018180 <__ssvfiscanf_r+0xec>
 80181d0:	2300      	movs	r3, #0
 80181d2:	9342      	str	r3, [sp, #264]	; 0x108
 80181d4:	2303      	movs	r3, #3
 80181d6:	9347      	str	r3, [sp, #284]	; 0x11c
 80181d8:	6863      	ldr	r3, [r4, #4]
 80181da:	2b00      	cmp	r3, #0
 80181dc:	dd68      	ble.n	80182b0 <__ssvfiscanf_r+0x21c>
 80181de:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80181e0:	0659      	lsls	r1, r3, #25
 80181e2:	d407      	bmi.n	80181f4 <__ssvfiscanf_r+0x160>
 80181e4:	f7ff f8b2 	bl	801734c <__locale_ctype_ptr>
 80181e8:	6823      	ldr	r3, [r4, #0]
 80181ea:	781a      	ldrb	r2, [r3, #0]
 80181ec:	4410      	add	r0, r2
 80181ee:	7842      	ldrb	r2, [r0, #1]
 80181f0:	0712      	lsls	r2, r2, #28
 80181f2:	d464      	bmi.n	80182be <__ssvfiscanf_r+0x22a>
 80181f4:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 80181f6:	2b02      	cmp	r3, #2
 80181f8:	dc73      	bgt.n	80182e2 <__ssvfiscanf_r+0x24e>
 80181fa:	466b      	mov	r3, sp
 80181fc:	4622      	mov	r2, r4
 80181fe:	a941      	add	r1, sp, #260	; 0x104
 8018200:	4630      	mov	r0, r6
 8018202:	f000 f897 	bl	8018334 <_scanf_chars>
 8018206:	2801      	cmp	r0, #1
 8018208:	f000 8089 	beq.w	801831e <__ssvfiscanf_r+0x28a>
 801820c:	2802      	cmp	r0, #2
 801820e:	f47f af71 	bne.w	80180f4 <__ssvfiscanf_r+0x60>
 8018212:	e01d      	b.n	8018250 <__ssvfiscanf_r+0x1bc>
 8018214:	2b75      	cmp	r3, #117	; 0x75
 8018216:	d0d1      	beq.n	80181bc <__ssvfiscanf_r+0x128>
 8018218:	2b78      	cmp	r3, #120	; 0x78
 801821a:	d0c0      	beq.n	801819e <__ssvfiscanf_r+0x10a>
 801821c:	2b73      	cmp	r3, #115	; 0x73
 801821e:	d1af      	bne.n	8018180 <__ssvfiscanf_r+0xec>
 8018220:	2302      	movs	r3, #2
 8018222:	e7d8      	b.n	80181d6 <__ssvfiscanf_r+0x142>
 8018224:	6863      	ldr	r3, [r4, #4]
 8018226:	2b00      	cmp	r3, #0
 8018228:	dd0c      	ble.n	8018244 <__ssvfiscanf_r+0x1b0>
 801822a:	6823      	ldr	r3, [r4, #0]
 801822c:	781a      	ldrb	r2, [r3, #0]
 801822e:	455a      	cmp	r2, fp
 8018230:	d175      	bne.n	801831e <__ssvfiscanf_r+0x28a>
 8018232:	3301      	adds	r3, #1
 8018234:	6862      	ldr	r2, [r4, #4]
 8018236:	6023      	str	r3, [r4, #0]
 8018238:	9b45      	ldr	r3, [sp, #276]	; 0x114
 801823a:	3a01      	subs	r2, #1
 801823c:	3301      	adds	r3, #1
 801823e:	6062      	str	r2, [r4, #4]
 8018240:	9345      	str	r3, [sp, #276]	; 0x114
 8018242:	e757      	b.n	80180f4 <__ssvfiscanf_r+0x60>
 8018244:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8018246:	4621      	mov	r1, r4
 8018248:	4630      	mov	r0, r6
 801824a:	4798      	blx	r3
 801824c:	2800      	cmp	r0, #0
 801824e:	d0ec      	beq.n	801822a <__ssvfiscanf_r+0x196>
 8018250:	9844      	ldr	r0, [sp, #272]	; 0x110
 8018252:	2800      	cmp	r0, #0
 8018254:	d159      	bne.n	801830a <__ssvfiscanf_r+0x276>
 8018256:	f04f 30ff 	mov.w	r0, #4294967295
 801825a:	e05c      	b.n	8018316 <__ssvfiscanf_r+0x282>
 801825c:	9a41      	ldr	r2, [sp, #260]	; 0x104
 801825e:	f042 0220 	orr.w	r2, r2, #32
 8018262:	9241      	str	r2, [sp, #260]	; 0x104
 8018264:	e79b      	b.n	801819e <__ssvfiscanf_r+0x10a>
 8018266:	2308      	movs	r3, #8
 8018268:	9342      	str	r3, [sp, #264]	; 0x108
 801826a:	2304      	movs	r3, #4
 801826c:	e7b3      	b.n	80181d6 <__ssvfiscanf_r+0x142>
 801826e:	4629      	mov	r1, r5
 8018270:	4640      	mov	r0, r8
 8018272:	f000 f9c7 	bl	8018604 <__sccl>
 8018276:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8018278:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801827c:	9341      	str	r3, [sp, #260]	; 0x104
 801827e:	4605      	mov	r5, r0
 8018280:	2301      	movs	r3, #1
 8018282:	e7a8      	b.n	80181d6 <__ssvfiscanf_r+0x142>
 8018284:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8018286:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801828a:	9341      	str	r3, [sp, #260]	; 0x104
 801828c:	2300      	movs	r3, #0
 801828e:	e7a2      	b.n	80181d6 <__ssvfiscanf_r+0x142>
 8018290:	9841      	ldr	r0, [sp, #260]	; 0x104
 8018292:	06c3      	lsls	r3, r0, #27
 8018294:	f53f af2e 	bmi.w	80180f4 <__ssvfiscanf_r+0x60>
 8018298:	9b00      	ldr	r3, [sp, #0]
 801829a:	9a45      	ldr	r2, [sp, #276]	; 0x114
 801829c:	1d19      	adds	r1, r3, #4
 801829e:	9100      	str	r1, [sp, #0]
 80182a0:	681b      	ldr	r3, [r3, #0]
 80182a2:	07c0      	lsls	r0, r0, #31
 80182a4:	bf4c      	ite	mi
 80182a6:	801a      	strhmi	r2, [r3, #0]
 80182a8:	601a      	strpl	r2, [r3, #0]
 80182aa:	e723      	b.n	80180f4 <__ssvfiscanf_r+0x60>
 80182ac:	2305      	movs	r3, #5
 80182ae:	e792      	b.n	80181d6 <__ssvfiscanf_r+0x142>
 80182b0:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80182b2:	4621      	mov	r1, r4
 80182b4:	4630      	mov	r0, r6
 80182b6:	4798      	blx	r3
 80182b8:	2800      	cmp	r0, #0
 80182ba:	d090      	beq.n	80181de <__ssvfiscanf_r+0x14a>
 80182bc:	e7c8      	b.n	8018250 <__ssvfiscanf_r+0x1bc>
 80182be:	9a45      	ldr	r2, [sp, #276]	; 0x114
 80182c0:	3201      	adds	r2, #1
 80182c2:	9245      	str	r2, [sp, #276]	; 0x114
 80182c4:	6862      	ldr	r2, [r4, #4]
 80182c6:	3a01      	subs	r2, #1
 80182c8:	2a00      	cmp	r2, #0
 80182ca:	6062      	str	r2, [r4, #4]
 80182cc:	dd02      	ble.n	80182d4 <__ssvfiscanf_r+0x240>
 80182ce:	3301      	adds	r3, #1
 80182d0:	6023      	str	r3, [r4, #0]
 80182d2:	e787      	b.n	80181e4 <__ssvfiscanf_r+0x150>
 80182d4:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80182d6:	4621      	mov	r1, r4
 80182d8:	4630      	mov	r0, r6
 80182da:	4798      	blx	r3
 80182dc:	2800      	cmp	r0, #0
 80182de:	d081      	beq.n	80181e4 <__ssvfiscanf_r+0x150>
 80182e0:	e7b6      	b.n	8018250 <__ssvfiscanf_r+0x1bc>
 80182e2:	2b04      	cmp	r3, #4
 80182e4:	dc06      	bgt.n	80182f4 <__ssvfiscanf_r+0x260>
 80182e6:	466b      	mov	r3, sp
 80182e8:	4622      	mov	r2, r4
 80182ea:	a941      	add	r1, sp, #260	; 0x104
 80182ec:	4630      	mov	r0, r6
 80182ee:	f000 f885 	bl	80183fc <_scanf_i>
 80182f2:	e788      	b.n	8018206 <__ssvfiscanf_r+0x172>
 80182f4:	4b0e      	ldr	r3, [pc, #56]	; (8018330 <__ssvfiscanf_r+0x29c>)
 80182f6:	2b00      	cmp	r3, #0
 80182f8:	f43f aefc 	beq.w	80180f4 <__ssvfiscanf_r+0x60>
 80182fc:	466b      	mov	r3, sp
 80182fe:	4622      	mov	r2, r4
 8018300:	a941      	add	r1, sp, #260	; 0x104
 8018302:	4630      	mov	r0, r6
 8018304:	f7fc fd72 	bl	8014dec <_scanf_float>
 8018308:	e77d      	b.n	8018206 <__ssvfiscanf_r+0x172>
 801830a:	89a3      	ldrh	r3, [r4, #12]
 801830c:	f013 0f40 	tst.w	r3, #64	; 0x40
 8018310:	bf18      	it	ne
 8018312:	f04f 30ff 	movne.w	r0, #4294967295
 8018316:	f50d 7d23 	add.w	sp, sp, #652	; 0x28c
 801831a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801831e:	9844      	ldr	r0, [sp, #272]	; 0x110
 8018320:	e7f9      	b.n	8018316 <__ssvfiscanf_r+0x282>
 8018322:	bf00      	nop
 8018324:	08017fe1 	.word	0x08017fe1
 8018328:	0801805b 	.word	0x0801805b
 801832c:	08018f8a 	.word	0x08018f8a
 8018330:	08014ded 	.word	0x08014ded

08018334 <_scanf_chars>:
 8018334:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018338:	4615      	mov	r5, r2
 801833a:	688a      	ldr	r2, [r1, #8]
 801833c:	4680      	mov	r8, r0
 801833e:	460c      	mov	r4, r1
 8018340:	b932      	cbnz	r2, 8018350 <_scanf_chars+0x1c>
 8018342:	698a      	ldr	r2, [r1, #24]
 8018344:	2a00      	cmp	r2, #0
 8018346:	bf14      	ite	ne
 8018348:	f04f 32ff 	movne.w	r2, #4294967295
 801834c:	2201      	moveq	r2, #1
 801834e:	608a      	str	r2, [r1, #8]
 8018350:	6822      	ldr	r2, [r4, #0]
 8018352:	06d1      	lsls	r1, r2, #27
 8018354:	bf5f      	itttt	pl
 8018356:	681a      	ldrpl	r2, [r3, #0]
 8018358:	1d11      	addpl	r1, r2, #4
 801835a:	6019      	strpl	r1, [r3, #0]
 801835c:	6817      	ldrpl	r7, [r2, #0]
 801835e:	2600      	movs	r6, #0
 8018360:	69a3      	ldr	r3, [r4, #24]
 8018362:	b1db      	cbz	r3, 801839c <_scanf_chars+0x68>
 8018364:	2b01      	cmp	r3, #1
 8018366:	d107      	bne.n	8018378 <_scanf_chars+0x44>
 8018368:	682b      	ldr	r3, [r5, #0]
 801836a:	6962      	ldr	r2, [r4, #20]
 801836c:	781b      	ldrb	r3, [r3, #0]
 801836e:	5cd3      	ldrb	r3, [r2, r3]
 8018370:	b9a3      	cbnz	r3, 801839c <_scanf_chars+0x68>
 8018372:	2e00      	cmp	r6, #0
 8018374:	d132      	bne.n	80183dc <_scanf_chars+0xa8>
 8018376:	e006      	b.n	8018386 <_scanf_chars+0x52>
 8018378:	2b02      	cmp	r3, #2
 801837a:	d007      	beq.n	801838c <_scanf_chars+0x58>
 801837c:	2e00      	cmp	r6, #0
 801837e:	d12d      	bne.n	80183dc <_scanf_chars+0xa8>
 8018380:	69a3      	ldr	r3, [r4, #24]
 8018382:	2b01      	cmp	r3, #1
 8018384:	d12a      	bne.n	80183dc <_scanf_chars+0xa8>
 8018386:	2001      	movs	r0, #1
 8018388:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801838c:	f7fe ffde 	bl	801734c <__locale_ctype_ptr>
 8018390:	682b      	ldr	r3, [r5, #0]
 8018392:	781b      	ldrb	r3, [r3, #0]
 8018394:	4418      	add	r0, r3
 8018396:	7843      	ldrb	r3, [r0, #1]
 8018398:	071b      	lsls	r3, r3, #28
 801839a:	d4ef      	bmi.n	801837c <_scanf_chars+0x48>
 801839c:	6823      	ldr	r3, [r4, #0]
 801839e:	06da      	lsls	r2, r3, #27
 80183a0:	bf5e      	ittt	pl
 80183a2:	682b      	ldrpl	r3, [r5, #0]
 80183a4:	781b      	ldrbpl	r3, [r3, #0]
 80183a6:	703b      	strbpl	r3, [r7, #0]
 80183a8:	682a      	ldr	r2, [r5, #0]
 80183aa:	686b      	ldr	r3, [r5, #4]
 80183ac:	f102 0201 	add.w	r2, r2, #1
 80183b0:	602a      	str	r2, [r5, #0]
 80183b2:	68a2      	ldr	r2, [r4, #8]
 80183b4:	f103 33ff 	add.w	r3, r3, #4294967295
 80183b8:	f102 32ff 	add.w	r2, r2, #4294967295
 80183bc:	606b      	str	r3, [r5, #4]
 80183be:	f106 0601 	add.w	r6, r6, #1
 80183c2:	bf58      	it	pl
 80183c4:	3701      	addpl	r7, #1
 80183c6:	60a2      	str	r2, [r4, #8]
 80183c8:	b142      	cbz	r2, 80183dc <_scanf_chars+0xa8>
 80183ca:	2b00      	cmp	r3, #0
 80183cc:	dcc8      	bgt.n	8018360 <_scanf_chars+0x2c>
 80183ce:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80183d2:	4629      	mov	r1, r5
 80183d4:	4640      	mov	r0, r8
 80183d6:	4798      	blx	r3
 80183d8:	2800      	cmp	r0, #0
 80183da:	d0c1      	beq.n	8018360 <_scanf_chars+0x2c>
 80183dc:	6823      	ldr	r3, [r4, #0]
 80183de:	f013 0310 	ands.w	r3, r3, #16
 80183e2:	d105      	bne.n	80183f0 <_scanf_chars+0xbc>
 80183e4:	68e2      	ldr	r2, [r4, #12]
 80183e6:	3201      	adds	r2, #1
 80183e8:	60e2      	str	r2, [r4, #12]
 80183ea:	69a2      	ldr	r2, [r4, #24]
 80183ec:	b102      	cbz	r2, 80183f0 <_scanf_chars+0xbc>
 80183ee:	703b      	strb	r3, [r7, #0]
 80183f0:	6923      	ldr	r3, [r4, #16]
 80183f2:	441e      	add	r6, r3
 80183f4:	6126      	str	r6, [r4, #16]
 80183f6:	2000      	movs	r0, #0
 80183f8:	e7c6      	b.n	8018388 <_scanf_chars+0x54>
	...

080183fc <_scanf_i>:
 80183fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018400:	469a      	mov	sl, r3
 8018402:	4b74      	ldr	r3, [pc, #464]	; (80185d4 <_scanf_i+0x1d8>)
 8018404:	460c      	mov	r4, r1
 8018406:	4683      	mov	fp, r0
 8018408:	4616      	mov	r6, r2
 801840a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 801840e:	b087      	sub	sp, #28
 8018410:	ab03      	add	r3, sp, #12
 8018412:	68a7      	ldr	r7, [r4, #8]
 8018414:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8018418:	4b6f      	ldr	r3, [pc, #444]	; (80185d8 <_scanf_i+0x1dc>)
 801841a:	69a1      	ldr	r1, [r4, #24]
 801841c:	4a6f      	ldr	r2, [pc, #444]	; (80185dc <_scanf_i+0x1e0>)
 801841e:	2903      	cmp	r1, #3
 8018420:	bf08      	it	eq
 8018422:	461a      	moveq	r2, r3
 8018424:	1e7b      	subs	r3, r7, #1
 8018426:	f5b3 7fae 	cmp.w	r3, #348	; 0x15c
 801842a:	bf84      	itt	hi
 801842c:	f240 135d 	movwhi	r3, #349	; 0x15d
 8018430:	60a3      	strhi	r3, [r4, #8]
 8018432:	6823      	ldr	r3, [r4, #0]
 8018434:	9200      	str	r2, [sp, #0]
 8018436:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 801843a:	bf88      	it	hi
 801843c:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8018440:	f104 091c 	add.w	r9, r4, #28
 8018444:	6023      	str	r3, [r4, #0]
 8018446:	bf8c      	ite	hi
 8018448:	197f      	addhi	r7, r7, r5
 801844a:	2700      	movls	r7, #0
 801844c:	464b      	mov	r3, r9
 801844e:	f04f 0800 	mov.w	r8, #0
 8018452:	9301      	str	r3, [sp, #4]
 8018454:	6831      	ldr	r1, [r6, #0]
 8018456:	ab03      	add	r3, sp, #12
 8018458:	2202      	movs	r2, #2
 801845a:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 801845e:	7809      	ldrb	r1, [r1, #0]
 8018460:	f7e7 fed6 	bl	8000210 <memchr>
 8018464:	9b01      	ldr	r3, [sp, #4]
 8018466:	b330      	cbz	r0, 80184b6 <_scanf_i+0xba>
 8018468:	f1b8 0f01 	cmp.w	r8, #1
 801846c:	d15a      	bne.n	8018524 <_scanf_i+0x128>
 801846e:	6862      	ldr	r2, [r4, #4]
 8018470:	b92a      	cbnz	r2, 801847e <_scanf_i+0x82>
 8018472:	6822      	ldr	r2, [r4, #0]
 8018474:	2108      	movs	r1, #8
 8018476:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 801847a:	6061      	str	r1, [r4, #4]
 801847c:	6022      	str	r2, [r4, #0]
 801847e:	6822      	ldr	r2, [r4, #0]
 8018480:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 8018484:	6022      	str	r2, [r4, #0]
 8018486:	68a2      	ldr	r2, [r4, #8]
 8018488:	1e51      	subs	r1, r2, #1
 801848a:	60a1      	str	r1, [r4, #8]
 801848c:	b19a      	cbz	r2, 80184b6 <_scanf_i+0xba>
 801848e:	6832      	ldr	r2, [r6, #0]
 8018490:	1c51      	adds	r1, r2, #1
 8018492:	6031      	str	r1, [r6, #0]
 8018494:	7812      	ldrb	r2, [r2, #0]
 8018496:	701a      	strb	r2, [r3, #0]
 8018498:	1c5d      	adds	r5, r3, #1
 801849a:	6873      	ldr	r3, [r6, #4]
 801849c:	3b01      	subs	r3, #1
 801849e:	2b00      	cmp	r3, #0
 80184a0:	6073      	str	r3, [r6, #4]
 80184a2:	dc07      	bgt.n	80184b4 <_scanf_i+0xb8>
 80184a4:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80184a8:	4631      	mov	r1, r6
 80184aa:	4658      	mov	r0, fp
 80184ac:	4798      	blx	r3
 80184ae:	2800      	cmp	r0, #0
 80184b0:	f040 8086 	bne.w	80185c0 <_scanf_i+0x1c4>
 80184b4:	462b      	mov	r3, r5
 80184b6:	f108 0801 	add.w	r8, r8, #1
 80184ba:	f1b8 0f03 	cmp.w	r8, #3
 80184be:	d1c8      	bne.n	8018452 <_scanf_i+0x56>
 80184c0:	6862      	ldr	r2, [r4, #4]
 80184c2:	b90a      	cbnz	r2, 80184c8 <_scanf_i+0xcc>
 80184c4:	220a      	movs	r2, #10
 80184c6:	6062      	str	r2, [r4, #4]
 80184c8:	6862      	ldr	r2, [r4, #4]
 80184ca:	4945      	ldr	r1, [pc, #276]	; (80185e0 <_scanf_i+0x1e4>)
 80184cc:	6960      	ldr	r0, [r4, #20]
 80184ce:	9301      	str	r3, [sp, #4]
 80184d0:	1a89      	subs	r1, r1, r2
 80184d2:	f000 f897 	bl	8018604 <__sccl>
 80184d6:	9b01      	ldr	r3, [sp, #4]
 80184d8:	f04f 0800 	mov.w	r8, #0
 80184dc:	461d      	mov	r5, r3
 80184de:	68a3      	ldr	r3, [r4, #8]
 80184e0:	6822      	ldr	r2, [r4, #0]
 80184e2:	2b00      	cmp	r3, #0
 80184e4:	d03a      	beq.n	801855c <_scanf_i+0x160>
 80184e6:	6831      	ldr	r1, [r6, #0]
 80184e8:	6960      	ldr	r0, [r4, #20]
 80184ea:	f891 c000 	ldrb.w	ip, [r1]
 80184ee:	f810 000c 	ldrb.w	r0, [r0, ip]
 80184f2:	2800      	cmp	r0, #0
 80184f4:	d032      	beq.n	801855c <_scanf_i+0x160>
 80184f6:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 80184fa:	d121      	bne.n	8018540 <_scanf_i+0x144>
 80184fc:	0510      	lsls	r0, r2, #20
 80184fe:	d51f      	bpl.n	8018540 <_scanf_i+0x144>
 8018500:	f108 0801 	add.w	r8, r8, #1
 8018504:	b117      	cbz	r7, 801850c <_scanf_i+0x110>
 8018506:	3301      	adds	r3, #1
 8018508:	3f01      	subs	r7, #1
 801850a:	60a3      	str	r3, [r4, #8]
 801850c:	6873      	ldr	r3, [r6, #4]
 801850e:	3b01      	subs	r3, #1
 8018510:	2b00      	cmp	r3, #0
 8018512:	6073      	str	r3, [r6, #4]
 8018514:	dd1b      	ble.n	801854e <_scanf_i+0x152>
 8018516:	6833      	ldr	r3, [r6, #0]
 8018518:	3301      	adds	r3, #1
 801851a:	6033      	str	r3, [r6, #0]
 801851c:	68a3      	ldr	r3, [r4, #8]
 801851e:	3b01      	subs	r3, #1
 8018520:	60a3      	str	r3, [r4, #8]
 8018522:	e7dc      	b.n	80184de <_scanf_i+0xe2>
 8018524:	f1b8 0f02 	cmp.w	r8, #2
 8018528:	d1ad      	bne.n	8018486 <_scanf_i+0x8a>
 801852a:	6822      	ldr	r2, [r4, #0]
 801852c:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 8018530:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8018534:	d1bf      	bne.n	80184b6 <_scanf_i+0xba>
 8018536:	2110      	movs	r1, #16
 8018538:	6061      	str	r1, [r4, #4]
 801853a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 801853e:	e7a1      	b.n	8018484 <_scanf_i+0x88>
 8018540:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 8018544:	6022      	str	r2, [r4, #0]
 8018546:	780b      	ldrb	r3, [r1, #0]
 8018548:	702b      	strb	r3, [r5, #0]
 801854a:	3501      	adds	r5, #1
 801854c:	e7de      	b.n	801850c <_scanf_i+0x110>
 801854e:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8018552:	4631      	mov	r1, r6
 8018554:	4658      	mov	r0, fp
 8018556:	4798      	blx	r3
 8018558:	2800      	cmp	r0, #0
 801855a:	d0df      	beq.n	801851c <_scanf_i+0x120>
 801855c:	6823      	ldr	r3, [r4, #0]
 801855e:	05d9      	lsls	r1, r3, #23
 8018560:	d50c      	bpl.n	801857c <_scanf_i+0x180>
 8018562:	454d      	cmp	r5, r9
 8018564:	d908      	bls.n	8018578 <_scanf_i+0x17c>
 8018566:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 801856a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801856e:	4632      	mov	r2, r6
 8018570:	4658      	mov	r0, fp
 8018572:	4798      	blx	r3
 8018574:	1e6f      	subs	r7, r5, #1
 8018576:	463d      	mov	r5, r7
 8018578:	454d      	cmp	r5, r9
 801857a:	d029      	beq.n	80185d0 <_scanf_i+0x1d4>
 801857c:	6822      	ldr	r2, [r4, #0]
 801857e:	f012 0210 	ands.w	r2, r2, #16
 8018582:	d113      	bne.n	80185ac <_scanf_i+0x1b0>
 8018584:	702a      	strb	r2, [r5, #0]
 8018586:	6863      	ldr	r3, [r4, #4]
 8018588:	9e00      	ldr	r6, [sp, #0]
 801858a:	4649      	mov	r1, r9
 801858c:	4658      	mov	r0, fp
 801858e:	47b0      	blx	r6
 8018590:	f8da 3000 	ldr.w	r3, [sl]
 8018594:	6821      	ldr	r1, [r4, #0]
 8018596:	1d1a      	adds	r2, r3, #4
 8018598:	f8ca 2000 	str.w	r2, [sl]
 801859c:	f011 0f20 	tst.w	r1, #32
 80185a0:	681b      	ldr	r3, [r3, #0]
 80185a2:	d010      	beq.n	80185c6 <_scanf_i+0x1ca>
 80185a4:	6018      	str	r0, [r3, #0]
 80185a6:	68e3      	ldr	r3, [r4, #12]
 80185a8:	3301      	adds	r3, #1
 80185aa:	60e3      	str	r3, [r4, #12]
 80185ac:	eba5 0509 	sub.w	r5, r5, r9
 80185b0:	44a8      	add	r8, r5
 80185b2:	6925      	ldr	r5, [r4, #16]
 80185b4:	4445      	add	r5, r8
 80185b6:	6125      	str	r5, [r4, #16]
 80185b8:	2000      	movs	r0, #0
 80185ba:	b007      	add	sp, #28
 80185bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80185c0:	f04f 0800 	mov.w	r8, #0
 80185c4:	e7ca      	b.n	801855c <_scanf_i+0x160>
 80185c6:	07ca      	lsls	r2, r1, #31
 80185c8:	bf4c      	ite	mi
 80185ca:	8018      	strhmi	r0, [r3, #0]
 80185cc:	6018      	strpl	r0, [r3, #0]
 80185ce:	e7ea      	b.n	80185a6 <_scanf_i+0x1aa>
 80185d0:	2001      	movs	r0, #1
 80185d2:	e7f2      	b.n	80185ba <_scanf_i+0x1be>
 80185d4:	08018d24 	.word	0x08018d24
 80185d8:	08016009 	.word	0x08016009
 80185dc:	08018781 	.word	0x08018781
 80185e0:	08018fa5 	.word	0x08018fa5

080185e4 <_sbrk_r>:
 80185e4:	b538      	push	{r3, r4, r5, lr}
 80185e6:	4c06      	ldr	r4, [pc, #24]	; (8018600 <_sbrk_r+0x1c>)
 80185e8:	2300      	movs	r3, #0
 80185ea:	4605      	mov	r5, r0
 80185ec:	4608      	mov	r0, r1
 80185ee:	6023      	str	r3, [r4, #0]
 80185f0:	f7ef f82a 	bl	8007648 <_sbrk>
 80185f4:	1c43      	adds	r3, r0, #1
 80185f6:	d102      	bne.n	80185fe <_sbrk_r+0x1a>
 80185f8:	6823      	ldr	r3, [r4, #0]
 80185fa:	b103      	cbz	r3, 80185fe <_sbrk_r+0x1a>
 80185fc:	602b      	str	r3, [r5, #0]
 80185fe:	bd38      	pop	{r3, r4, r5, pc}
 8018600:	2004cb6c 	.word	0x2004cb6c

08018604 <__sccl>:
 8018604:	b570      	push	{r4, r5, r6, lr}
 8018606:	780b      	ldrb	r3, [r1, #0]
 8018608:	2b5e      	cmp	r3, #94	; 0x5e
 801860a:	bf13      	iteet	ne
 801860c:	1c4a      	addne	r2, r1, #1
 801860e:	1c8a      	addeq	r2, r1, #2
 8018610:	784b      	ldrbeq	r3, [r1, #1]
 8018612:	2100      	movne	r1, #0
 8018614:	bf08      	it	eq
 8018616:	2101      	moveq	r1, #1
 8018618:	1e44      	subs	r4, r0, #1
 801861a:	f100 05ff 	add.w	r5, r0, #255	; 0xff
 801861e:	f804 1f01 	strb.w	r1, [r4, #1]!
 8018622:	42ac      	cmp	r4, r5
 8018624:	d1fb      	bne.n	801861e <__sccl+0x1a>
 8018626:	b913      	cbnz	r3, 801862e <__sccl+0x2a>
 8018628:	3a01      	subs	r2, #1
 801862a:	4610      	mov	r0, r2
 801862c:	bd70      	pop	{r4, r5, r6, pc}
 801862e:	f081 0401 	eor.w	r4, r1, #1
 8018632:	54c4      	strb	r4, [r0, r3]
 8018634:	1c51      	adds	r1, r2, #1
 8018636:	f811 5c01 	ldrb.w	r5, [r1, #-1]
 801863a:	2d2d      	cmp	r5, #45	; 0x2d
 801863c:	f101 36ff 	add.w	r6, r1, #4294967295
 8018640:	460a      	mov	r2, r1
 8018642:	d006      	beq.n	8018652 <__sccl+0x4e>
 8018644:	2d5d      	cmp	r5, #93	; 0x5d
 8018646:	d0f0      	beq.n	801862a <__sccl+0x26>
 8018648:	b90d      	cbnz	r5, 801864e <__sccl+0x4a>
 801864a:	4632      	mov	r2, r6
 801864c:	e7ed      	b.n	801862a <__sccl+0x26>
 801864e:	462b      	mov	r3, r5
 8018650:	e7ef      	b.n	8018632 <__sccl+0x2e>
 8018652:	780e      	ldrb	r6, [r1, #0]
 8018654:	2e5d      	cmp	r6, #93	; 0x5d
 8018656:	d0fa      	beq.n	801864e <__sccl+0x4a>
 8018658:	42b3      	cmp	r3, r6
 801865a:	dcf8      	bgt.n	801864e <__sccl+0x4a>
 801865c:	3301      	adds	r3, #1
 801865e:	429e      	cmp	r6, r3
 8018660:	54c4      	strb	r4, [r0, r3]
 8018662:	dcfb      	bgt.n	801865c <__sccl+0x58>
 8018664:	3102      	adds	r1, #2
 8018666:	e7e6      	b.n	8018636 <__sccl+0x32>

08018668 <strncmp>:
 8018668:	b510      	push	{r4, lr}
 801866a:	b16a      	cbz	r2, 8018688 <strncmp+0x20>
 801866c:	3901      	subs	r1, #1
 801866e:	1884      	adds	r4, r0, r2
 8018670:	f810 3b01 	ldrb.w	r3, [r0], #1
 8018674:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8018678:	4293      	cmp	r3, r2
 801867a:	d103      	bne.n	8018684 <strncmp+0x1c>
 801867c:	42a0      	cmp	r0, r4
 801867e:	d001      	beq.n	8018684 <strncmp+0x1c>
 8018680:	2b00      	cmp	r3, #0
 8018682:	d1f5      	bne.n	8018670 <strncmp+0x8>
 8018684:	1a98      	subs	r0, r3, r2
 8018686:	bd10      	pop	{r4, pc}
 8018688:	4610      	mov	r0, r2
 801868a:	e7fc      	b.n	8018686 <strncmp+0x1e>

0801868c <_strtoul_l.isra.0>:
 801868c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8018690:	4680      	mov	r8, r0
 8018692:	4689      	mov	r9, r1
 8018694:	4692      	mov	sl, r2
 8018696:	461e      	mov	r6, r3
 8018698:	460f      	mov	r7, r1
 801869a:	463d      	mov	r5, r7
 801869c:	9808      	ldr	r0, [sp, #32]
 801869e:	f815 4b01 	ldrb.w	r4, [r5], #1
 80186a2:	f7fe fe4f 	bl	8017344 <__locale_ctype_ptr_l>
 80186a6:	4420      	add	r0, r4
 80186a8:	7843      	ldrb	r3, [r0, #1]
 80186aa:	f013 0308 	ands.w	r3, r3, #8
 80186ae:	d130      	bne.n	8018712 <_strtoul_l.isra.0+0x86>
 80186b0:	2c2d      	cmp	r4, #45	; 0x2d
 80186b2:	d130      	bne.n	8018716 <_strtoul_l.isra.0+0x8a>
 80186b4:	787c      	ldrb	r4, [r7, #1]
 80186b6:	1cbd      	adds	r5, r7, #2
 80186b8:	2101      	movs	r1, #1
 80186ba:	2e00      	cmp	r6, #0
 80186bc:	d05c      	beq.n	8018778 <_strtoul_l.isra.0+0xec>
 80186be:	2e10      	cmp	r6, #16
 80186c0:	d109      	bne.n	80186d6 <_strtoul_l.isra.0+0x4a>
 80186c2:	2c30      	cmp	r4, #48	; 0x30
 80186c4:	d107      	bne.n	80186d6 <_strtoul_l.isra.0+0x4a>
 80186c6:	782b      	ldrb	r3, [r5, #0]
 80186c8:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80186cc:	2b58      	cmp	r3, #88	; 0x58
 80186ce:	d14e      	bne.n	801876e <_strtoul_l.isra.0+0xe2>
 80186d0:	786c      	ldrb	r4, [r5, #1]
 80186d2:	2610      	movs	r6, #16
 80186d4:	3502      	adds	r5, #2
 80186d6:	f04f 32ff 	mov.w	r2, #4294967295
 80186da:	2300      	movs	r3, #0
 80186dc:	fbb2 f2f6 	udiv	r2, r2, r6
 80186e0:	fb06 fc02 	mul.w	ip, r6, r2
 80186e4:	ea6f 0c0c 	mvn.w	ip, ip
 80186e8:	4618      	mov	r0, r3
 80186ea:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 80186ee:	2f09      	cmp	r7, #9
 80186f0:	d817      	bhi.n	8018722 <_strtoul_l.isra.0+0x96>
 80186f2:	463c      	mov	r4, r7
 80186f4:	42a6      	cmp	r6, r4
 80186f6:	dd23      	ble.n	8018740 <_strtoul_l.isra.0+0xb4>
 80186f8:	2b00      	cmp	r3, #0
 80186fa:	db1e      	blt.n	801873a <_strtoul_l.isra.0+0xae>
 80186fc:	4282      	cmp	r2, r0
 80186fe:	d31c      	bcc.n	801873a <_strtoul_l.isra.0+0xae>
 8018700:	d101      	bne.n	8018706 <_strtoul_l.isra.0+0x7a>
 8018702:	45a4      	cmp	ip, r4
 8018704:	db19      	blt.n	801873a <_strtoul_l.isra.0+0xae>
 8018706:	fb00 4006 	mla	r0, r0, r6, r4
 801870a:	2301      	movs	r3, #1
 801870c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8018710:	e7eb      	b.n	80186ea <_strtoul_l.isra.0+0x5e>
 8018712:	462f      	mov	r7, r5
 8018714:	e7c1      	b.n	801869a <_strtoul_l.isra.0+0xe>
 8018716:	2c2b      	cmp	r4, #43	; 0x2b
 8018718:	bf04      	itt	eq
 801871a:	1cbd      	addeq	r5, r7, #2
 801871c:	787c      	ldrbeq	r4, [r7, #1]
 801871e:	4619      	mov	r1, r3
 8018720:	e7cb      	b.n	80186ba <_strtoul_l.isra.0+0x2e>
 8018722:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8018726:	2f19      	cmp	r7, #25
 8018728:	d801      	bhi.n	801872e <_strtoul_l.isra.0+0xa2>
 801872a:	3c37      	subs	r4, #55	; 0x37
 801872c:	e7e2      	b.n	80186f4 <_strtoul_l.isra.0+0x68>
 801872e:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 8018732:	2f19      	cmp	r7, #25
 8018734:	d804      	bhi.n	8018740 <_strtoul_l.isra.0+0xb4>
 8018736:	3c57      	subs	r4, #87	; 0x57
 8018738:	e7dc      	b.n	80186f4 <_strtoul_l.isra.0+0x68>
 801873a:	f04f 33ff 	mov.w	r3, #4294967295
 801873e:	e7e5      	b.n	801870c <_strtoul_l.isra.0+0x80>
 8018740:	2b00      	cmp	r3, #0
 8018742:	da09      	bge.n	8018758 <_strtoul_l.isra.0+0xcc>
 8018744:	2322      	movs	r3, #34	; 0x22
 8018746:	f8c8 3000 	str.w	r3, [r8]
 801874a:	f04f 30ff 	mov.w	r0, #4294967295
 801874e:	f1ba 0f00 	cmp.w	sl, #0
 8018752:	d107      	bne.n	8018764 <_strtoul_l.isra.0+0xd8>
 8018754:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8018758:	b101      	cbz	r1, 801875c <_strtoul_l.isra.0+0xd0>
 801875a:	4240      	negs	r0, r0
 801875c:	f1ba 0f00 	cmp.w	sl, #0
 8018760:	d0f8      	beq.n	8018754 <_strtoul_l.isra.0+0xc8>
 8018762:	b10b      	cbz	r3, 8018768 <_strtoul_l.isra.0+0xdc>
 8018764:	f105 39ff 	add.w	r9, r5, #4294967295
 8018768:	f8ca 9000 	str.w	r9, [sl]
 801876c:	e7f2      	b.n	8018754 <_strtoul_l.isra.0+0xc8>
 801876e:	2430      	movs	r4, #48	; 0x30
 8018770:	2e00      	cmp	r6, #0
 8018772:	d1b0      	bne.n	80186d6 <_strtoul_l.isra.0+0x4a>
 8018774:	2608      	movs	r6, #8
 8018776:	e7ae      	b.n	80186d6 <_strtoul_l.isra.0+0x4a>
 8018778:	2c30      	cmp	r4, #48	; 0x30
 801877a:	d0a4      	beq.n	80186c6 <_strtoul_l.isra.0+0x3a>
 801877c:	260a      	movs	r6, #10
 801877e:	e7aa      	b.n	80186d6 <_strtoul_l.isra.0+0x4a>

08018780 <_strtoul_r>:
 8018780:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8018782:	4c06      	ldr	r4, [pc, #24]	; (801879c <_strtoul_r+0x1c>)
 8018784:	4d06      	ldr	r5, [pc, #24]	; (80187a0 <_strtoul_r+0x20>)
 8018786:	6824      	ldr	r4, [r4, #0]
 8018788:	6a24      	ldr	r4, [r4, #32]
 801878a:	2c00      	cmp	r4, #0
 801878c:	bf08      	it	eq
 801878e:	462c      	moveq	r4, r5
 8018790:	9400      	str	r4, [sp, #0]
 8018792:	f7ff ff7b 	bl	801868c <_strtoul_l.isra.0>
 8018796:	b003      	add	sp, #12
 8018798:	bd30      	pop	{r4, r5, pc}
 801879a:	bf00      	nop
 801879c:	2000000c 	.word	0x2000000c
 80187a0:	20000070 	.word	0x20000070

080187a4 <__submore>:
 80187a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80187a8:	460c      	mov	r4, r1
 80187aa:	6b49      	ldr	r1, [r1, #52]	; 0x34
 80187ac:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80187b0:	4299      	cmp	r1, r3
 80187b2:	d11d      	bne.n	80187f0 <__submore+0x4c>
 80187b4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80187b8:	f7ff fa66 	bl	8017c88 <_malloc_r>
 80187bc:	b918      	cbnz	r0, 80187c6 <__submore+0x22>
 80187be:	f04f 30ff 	mov.w	r0, #4294967295
 80187c2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80187c6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80187ca:	63a3      	str	r3, [r4, #56]	; 0x38
 80187cc:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 80187d0:	6360      	str	r0, [r4, #52]	; 0x34
 80187d2:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 80187d6:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 80187da:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 80187de:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 80187e2:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 80187e6:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 80187ea:	6020      	str	r0, [r4, #0]
 80187ec:	2000      	movs	r0, #0
 80187ee:	e7e8      	b.n	80187c2 <__submore+0x1e>
 80187f0:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 80187f2:	0077      	lsls	r7, r6, #1
 80187f4:	463a      	mov	r2, r7
 80187f6:	f000 f837 	bl	8018868 <_realloc_r>
 80187fa:	4605      	mov	r5, r0
 80187fc:	2800      	cmp	r0, #0
 80187fe:	d0de      	beq.n	80187be <__submore+0x1a>
 8018800:	eb00 0806 	add.w	r8, r0, r6
 8018804:	4601      	mov	r1, r0
 8018806:	4632      	mov	r2, r6
 8018808:	4640      	mov	r0, r8
 801880a:	f7fe fdd7 	bl	80173bc <memcpy>
 801880e:	f8c4 8000 	str.w	r8, [r4]
 8018812:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 8018816:	e7e9      	b.n	80187ec <__submore+0x48>

08018818 <__ascii_wctomb>:
 8018818:	b149      	cbz	r1, 801882e <__ascii_wctomb+0x16>
 801881a:	2aff      	cmp	r2, #255	; 0xff
 801881c:	bf85      	ittet	hi
 801881e:	238a      	movhi	r3, #138	; 0x8a
 8018820:	6003      	strhi	r3, [r0, #0]
 8018822:	700a      	strbls	r2, [r1, #0]
 8018824:	f04f 30ff 	movhi.w	r0, #4294967295
 8018828:	bf98      	it	ls
 801882a:	2001      	movls	r0, #1
 801882c:	4770      	bx	lr
 801882e:	4608      	mov	r0, r1
 8018830:	4770      	bx	lr

08018832 <memmove>:
 8018832:	4288      	cmp	r0, r1
 8018834:	b510      	push	{r4, lr}
 8018836:	eb01 0302 	add.w	r3, r1, r2
 801883a:	d807      	bhi.n	801884c <memmove+0x1a>
 801883c:	1e42      	subs	r2, r0, #1
 801883e:	4299      	cmp	r1, r3
 8018840:	d00a      	beq.n	8018858 <memmove+0x26>
 8018842:	f811 4b01 	ldrb.w	r4, [r1], #1
 8018846:	f802 4f01 	strb.w	r4, [r2, #1]!
 801884a:	e7f8      	b.n	801883e <memmove+0xc>
 801884c:	4283      	cmp	r3, r0
 801884e:	d9f5      	bls.n	801883c <memmove+0xa>
 8018850:	1881      	adds	r1, r0, r2
 8018852:	1ad2      	subs	r2, r2, r3
 8018854:	42d3      	cmn	r3, r2
 8018856:	d100      	bne.n	801885a <memmove+0x28>
 8018858:	bd10      	pop	{r4, pc}
 801885a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801885e:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8018862:	e7f7      	b.n	8018854 <memmove+0x22>

08018864 <__malloc_lock>:
 8018864:	4770      	bx	lr

08018866 <__malloc_unlock>:
 8018866:	4770      	bx	lr

08018868 <_realloc_r>:
 8018868:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801886a:	4607      	mov	r7, r0
 801886c:	4614      	mov	r4, r2
 801886e:	460e      	mov	r6, r1
 8018870:	b921      	cbnz	r1, 801887c <_realloc_r+0x14>
 8018872:	4611      	mov	r1, r2
 8018874:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8018878:	f7ff ba06 	b.w	8017c88 <_malloc_r>
 801887c:	b922      	cbnz	r2, 8018888 <_realloc_r+0x20>
 801887e:	f7ff f9b5 	bl	8017bec <_free_r>
 8018882:	4625      	mov	r5, r4
 8018884:	4628      	mov	r0, r5
 8018886:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8018888:	f000 f814 	bl	80188b4 <_malloc_usable_size_r>
 801888c:	42a0      	cmp	r0, r4
 801888e:	d20f      	bcs.n	80188b0 <_realloc_r+0x48>
 8018890:	4621      	mov	r1, r4
 8018892:	4638      	mov	r0, r7
 8018894:	f7ff f9f8 	bl	8017c88 <_malloc_r>
 8018898:	4605      	mov	r5, r0
 801889a:	2800      	cmp	r0, #0
 801889c:	d0f2      	beq.n	8018884 <_realloc_r+0x1c>
 801889e:	4631      	mov	r1, r6
 80188a0:	4622      	mov	r2, r4
 80188a2:	f7fe fd8b 	bl	80173bc <memcpy>
 80188a6:	4631      	mov	r1, r6
 80188a8:	4638      	mov	r0, r7
 80188aa:	f7ff f99f 	bl	8017bec <_free_r>
 80188ae:	e7e9      	b.n	8018884 <_realloc_r+0x1c>
 80188b0:	4635      	mov	r5, r6
 80188b2:	e7e7      	b.n	8018884 <_realloc_r+0x1c>

080188b4 <_malloc_usable_size_r>:
 80188b4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80188b8:	1f18      	subs	r0, r3, #4
 80188ba:	2b00      	cmp	r3, #0
 80188bc:	bfbc      	itt	lt
 80188be:	580b      	ldrlt	r3, [r1, r0]
 80188c0:	18c0      	addlt	r0, r0, r3
 80188c2:	4770      	bx	lr

080188c4 <_init>:
 80188c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80188c6:	bf00      	nop
 80188c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80188ca:	bc08      	pop	{r3}
 80188cc:	469e      	mov	lr, r3
 80188ce:	4770      	bx	lr

080188d0 <_fini>:
 80188d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80188d2:	bf00      	nop
 80188d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80188d6:	bc08      	pop	{r3}
 80188d8:	469e      	mov	lr, r3
 80188da:	4770      	bx	lr
