$date
	Fri Mar 28 14:30:12 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module alu_tb $end
$var wire 4 ! result [3:0] $end
$var wire 1 " carry $end
$var wire 1 # borrow $end
$var reg 4 $ a [3:0] $end
$var reg 4 % b [3:0] $end
$var reg 3 & sel [2:0] $end
$scope module dut $end
$var wire 4 ' a [3:0] $end
$var wire 4 ( b [3:0] $end
$var wire 3 ) sel [2:0] $end
$var reg 1 # borrow $end
$var reg 1 " carry $end
$var reg 4 * result [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b11 *
b0 )
b110 (
b1101 '
b0 &
b110 %
b1101 $
x#
1"
b11 !
$end
#5000
1#
b1011 !
b1011 *
b1 &
b1 )
b1110 %
b1110 (
b1001 $
b1001 '
#10000
b1100 !
b1100 *
b10 &
b10 )
b1111 %
b1111 (
b1100 $
b1100 '
#15000
b11 !
b11 *
b11 &
b11 )
b11 %
b11 (
b11 $
b11 '
#20000
b100 &
b100 )
b1110 %
b1110 (
b1101 $
b1101 '
#25000
b0 !
b0 *
b101 &
b101 )
b0 %
b0 (
b1111 $
b1111 '
#30000
b1 !
b1 *
b110 &
b110 )
b1100 %
b1100 (
b1011 $
b1011 '
#35000
b0 !
b0 *
b111 &
b111 )
b1111 %
b1111 (
b1111 $
b1111 '
#40000
