;redcode
;assert 1
	SPL 0, <802
	CMP -207, <-120
	MOV -1, <-27
	MOV -4, <-20
	DJN -1, @-20
	JMN @12, #200
	JMP <121, 103
	ADD 270, 200
	ADD 270, 200
	SUB @121, 106
	DJN -1, @-20
	ADD 10, 9
	SLT 0, 0
	SUB @121, 103
	SUB 0, 1
	SUB @127, 120
	SUB @121, 106
	JMN @12, #206
	DJN -1, @-20
	DJN -1, @-20
	SUB @127, 120
	SUB @121, 306
	JMN @12, #206
	SUB <10, @502
	CMP 30, -7
	SLT 0, 0
	SUB #0, -80
	SPL 0, 1
	SUB #72, @200
	SUB #72, @200
	SUB -101, <-23
	SUB @121, 103
	SLT @121, 146
	SLT 0, 0
	JMN 12, <10
	CMP 210, 60
	SLT 0, 0
	SPL <300, 90
	DJN -101, @-23
	SUB 0, -0
	DJN -101, @-23
	JMN @12, @200
	DJN <121, -103
	CMP -207, <-120
	ADD 240, 60
	ADD 270, 200
	SPL 0, <802
	SLT 0, 0
	SUB 0, 100
	CMP -207, <-120
